Timing Analyzer report for PiLC
Mon May 17 12:41:05 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'dram_clk'
 16. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'dram_clk'
 19. Slow 1200mV 85C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Setup: 'dram_clk'
 31. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'dram_clk'
 34. Slow 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Setup: 'dram_clk'
 45. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 46. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'dram_clk'
 48. Fast 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. Timing Analyzer Messages
 70. Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; PiLC                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.3%      ;
;     Processor 3            ;   8.0%      ;
;     Processor 4            ;   6.9%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; PILC.sdc      ; OK     ; Mon May 17 12:41:03 2021 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                            ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                   ;                                                     ; { clk }                                               ;
; dram_clk                                          ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1]   ; { DRAM_CLK }                                          ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clk                                               ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk                                               ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 116.82 MHz ; 116.82 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 157.75 MHz ; 157.75 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.327 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.685 ; 0.000         ;
; dram_clk                                          ; 4.037 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.289 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.331 ; 0.000         ;
; dram_clk                                          ; 1.705 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 6.322 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 2.652 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 2.993 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.739 ; 0.000         ;
; dram_clk                                          ; 6.000 ; 0.000         ;
; clk                                               ; 9.835 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+-------+-------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[0]            ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[1]            ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[2]            ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[3]            ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[4]            ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[5]            ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[6]            ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[7]            ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[8]            ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[9]            ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[10]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[11]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[12]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[13]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[14]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[15]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[16]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[17]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.358      ;
; 0.397 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 6.202      ;
; 0.458 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.072     ; 6.131      ;
; 0.461 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.072     ; 6.128      ;
; 0.462 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.072     ; 6.127      ;
; 0.464 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.072     ; 6.125      ;
; 0.467 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.072     ; 6.122      ;
; 0.467 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.054     ; 6.140      ;
; 0.476 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.072     ; 6.113      ;
; 0.478 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.072     ; 6.111      ;
; 0.490 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.054     ; 6.117      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[18]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[19]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[20]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[21]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[22]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[23]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[24]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[25]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[26]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[27]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[28]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[29]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.517 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[30]           ; Delay_Gategenerator:inst4|Time1[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 6.167      ;
; 0.528 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.069      ;
; 0.531 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.066      ;
; 0.532 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.065      ;
; 0.534 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.063      ;
; 0.537 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.060      ;
; 0.546 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.051      ;
; 0.547 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 6.052      ;
; 0.548 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.049      ;
; 0.551 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.046      ;
; 0.554 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.043      ;
; 0.555 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.042      ;
; 0.557 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.040      ;
; 0.560 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.037      ;
; 0.569 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.028      ;
; 0.571 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.064     ; 6.026      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[18]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[19]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[20]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[21]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[22]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[23]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[24]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[25]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[26]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[27]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[28]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[29]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.610 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[30]           ; Delay_Gategenerator:inst|Time1[30]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.024      ; 6.075      ;
; 0.617 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.054     ; 5.990      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[0]            ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[1]            ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[2]            ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[3]            ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[4]            ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[5]            ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[6]            ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[7]            ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[8]            ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[9]            ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[10]           ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[11]           ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[12]           ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[13]           ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[14]           ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[15]           ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[16]           ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[17]           ; Delay_Gategenerator:inst4|Time1[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.409      ;
; 0.637 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[0]            ; Delay_Gategenerator:inst4|Time1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.013      ; 6.037      ;
; 0.637 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[1]            ; Delay_Gategenerator:inst4|Time1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.013      ; 6.037      ;
; 0.637 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[2]            ; Delay_Gategenerator:inst4|Time1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.013      ; 6.037      ;
; 0.637 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[3]            ; Delay_Gategenerator:inst4|Time1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.013      ; 6.037      ;
; 0.637 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[4]            ; Delay_Gategenerator:inst4|Time1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.013      ; 6.037      ;
; 0.637 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[5]            ; Delay_Gategenerator:inst4|Time1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.013      ; 6.037      ;
; 0.637 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[6]            ; Delay_Gategenerator:inst4|Time1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.013      ; 6.037      ;
; 0.637 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[7]            ; Delay_Gategenerator:inst4|Time1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.013      ; 6.037      ;
; 0.637 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[8]            ; Delay_Gategenerator:inst4|Time1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.013      ; 6.037      ;
; 0.637 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[9]            ; Delay_Gategenerator:inst4|Time1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.013      ; 6.037      ;
; 0.637 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[10]           ; Delay_Gategenerator:inst4|Time1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.013      ; 6.037      ;
; 0.637 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[11]           ; Delay_Gategenerator:inst4|Time1[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.013      ; 6.037      ;
+-------+-------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.685 ; DRAM_DQ[1]                                                                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[1]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.826     ; 0.891      ;
; 0.685 ; DRAM_DQ[0]                                                                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[0]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.826     ; 0.891      ;
; 0.706 ; DRAM_DQ[6]                                                                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[6]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.805     ; 0.891      ;
; 0.706 ; DRAM_DQ[5]                                                                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[5]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.805     ; 0.891      ;
; 0.707 ; DRAM_DQ[3]                                                                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[3]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.804     ; 0.891      ;
; 0.713 ; DRAM_DQ[15]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[15]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.798     ; 0.891      ;
; 0.713 ; DRAM_DQ[4]                                                                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[4]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.798     ; 0.891      ;
; 0.737 ; DRAM_DQ[12]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[12]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.777     ; 0.888      ;
; 0.738 ; DRAM_DQ[7]                                                                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[7]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.776     ; 0.888      ;
; 0.738 ; DRAM_DQ[2]                                                                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[2]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.776     ; 0.888      ;
; 0.740 ; DRAM_DQ[9]                                                                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[9]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.774     ; 0.888      ;
; 0.740 ; DRAM_DQ[8]                                                                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[8]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.774     ; 0.888      ;
; 0.741 ; DRAM_DQ[14]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[14]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.773     ; 0.888      ;
; 0.741 ; DRAM_DQ[13]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[13]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.773     ; 0.888      ;
; 0.741 ; DRAM_DQ[11]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[11]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.773     ; 0.888      ;
; 0.741 ; DRAM_DQ[10]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[10]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.773     ; 0.888      ;
; 1.440 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.046      ; 8.601      ;
; 1.448 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.038      ; 8.585      ;
; 1.584 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.046      ; 8.457      ;
; 1.584 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.046      ; 8.457      ;
; 1.588 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.046      ; 8.453      ;
; 1.593 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.038      ; 8.440      ;
; 1.593 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.038      ; 8.440      ;
; 1.595 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.038      ; 8.438      ;
; 1.623 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 8.400      ;
; 1.623 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 8.400      ;
; 1.626 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.062      ; 8.431      ;
; 1.630 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.036      ; 8.401      ;
; 1.632 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.036      ; 8.399      ;
; 1.635 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.054      ; 8.414      ;
; 1.641 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 8.380      ;
; 1.641 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 8.380      ;
; 1.644 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 8.377      ;
; 1.644 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 8.377      ;
; 1.644 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 8.377      ;
; 1.647 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.034      ; 8.382      ;
; 1.649 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.034      ; 8.380      ;
; 1.651 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.034      ; 8.378      ;
; 1.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.034      ; 8.377      ;
; 1.653 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.034      ; 8.376      ;
; 1.756 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.IDLE   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.058      ; 8.297      ;
; 1.784 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.046      ; 8.257      ;
; 1.793 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.038      ; 8.240      ;
; 1.800 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.IDLE   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.050      ; 8.245      ;
; 1.806 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 8.215      ;
; 1.809 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 8.212      ;
; 1.810 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 8.211      ;
; 1.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.034      ; 8.213      ;
; 1.819 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.034      ; 8.210      ;
; 1.820 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.034      ; 8.209      ;
; 1.900 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.126      ;
; 1.901 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.125      ;
; 1.901 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.125      ;
; 1.902 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.124      ;
; 1.902 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.124      ;
; 1.903 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.123      ;
; 1.904 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.122      ;
; 1.905 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.121      ;
; 1.907 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.119      ;
; 1.909 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.117      ;
; 1.909 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.109      ;
; 1.910 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.108      ;
; 1.910 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.108      ;
; 1.911 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.107      ;
; 1.911 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.107      ;
; 1.912 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.114      ;
; 1.912 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.106      ;
; 1.913 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.105      ;
; 1.914 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.112      ;
; 1.914 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.112      ;
; 1.914 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.104      ;
; 1.916 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.102      ;
; 1.917 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.109      ;
; 1.918 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.100      ;
; 1.921 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.031      ; 8.105      ;
; 1.921 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.097      ;
; 1.923 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.095      ;
; 1.923 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.095      ;
; 1.925 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.046      ; 8.116      ;
; 1.926 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.092      ;
; 1.930 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.088      ;
; 1.939 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.038      ; 8.094      ;
; 1.988 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.291      ; 8.298      ;
; 2.042 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.038      ; 7.991      ;
; 2.043 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 7.880      ;
; 2.052 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.046      ; 7.989      ;
; 2.068 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 7.855      ;
; 2.100 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.291      ; 8.186      ;
; 2.120 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.018      ; 7.893      ;
; 2.120 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.018      ; 7.893      ;
; 2.125 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.018      ; 7.888      ;
; 2.130 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 7.891      ;
; 2.130 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 7.891      ;
; 2.132 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.291      ; 8.154      ;
; 2.132 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.291      ; 8.154      ;
; 2.135 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 7.886      ;
; 2.136 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.291      ; 8.150      ;
; 2.157 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.286      ; 8.124      ;
; 2.162 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.286      ; 8.119      ;
; 2.170 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.281      ; 8.106      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dram_clk'                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node       ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 4.037 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.568      ; 6.921      ;
; 4.044 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.568      ; 6.914      ;
; 4.065 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.568      ; 6.893      ;
; 4.069 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.568      ; 6.889      ;
; 4.096 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.570      ; 6.864      ;
; 4.098 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.570      ; 6.862      ;
; 4.166 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.570      ; 6.794      ;
; 4.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.567      ; 6.771      ;
; 4.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.567      ; 6.763      ;
; 4.222 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.570      ; 6.738      ;
; 4.328 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.568      ; 6.630      ;
; 4.333 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.568      ; 6.625      ;
; 4.362 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.568      ; 6.596      ;
; 4.373 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.568      ; 6.585      ;
; 4.400 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.554      ;
; 4.409 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.199      ; 6.180      ;
; 4.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.567      ; 6.520      ;
; 4.473 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.568      ; 6.485      ;
; 4.496 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.567      ; 6.461      ;
; 4.514 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.568      ; 6.444      ;
; 4.624 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.330      ;
; 4.632 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM177                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.562      ; 6.320      ;
; 4.633 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.321      ;
; 4.648 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM175                                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.562      ; 6.304      ;
; 4.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.302      ;
; 4.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.302      ;
; 4.671 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.562      ; 6.281      ;
; 4.785 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.169      ;
; 4.804 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.150      ;
; 4.847 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.107      ;
; 4.847 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.107      ;
; 4.847 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.107      ;
; 4.847 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.107      ;
; 4.873 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.081      ;
; 4.877 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM179                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.562      ; 6.075      ;
; 4.921 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[1]                                                                                                                          ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.784      ;
; 4.934 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.020      ;
; 4.934 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 6.020      ;
; 4.939 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM181                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.562      ; 6.013      ;
; 4.955 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[12]                                                                                                                                  ; DRAM_ADDR[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.559      ; 5.994      ;
; 4.970 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[8]                                                                                                                                   ; DRAM_ADDR[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.571      ; 5.991      ;
; 5.042 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[7]                                                                                                                                   ; DRAM_ADDR[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.573      ; 5.921      ;
; 5.044 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[2]                                                                                                                              ; DRAM_RAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.557      ; 5.903      ;
; 5.053 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[1]                                                                                                                                     ; DRAM_BA[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.573      ; 5.910      ;
; 5.093 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 5.861      ;
; 5.093 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 5.861      ;
; 5.096 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[1]                                                                                                                                   ; DRAM_ADDR[1]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.573      ; 5.867      ;
; 5.098 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 5.856      ;
; 5.112 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 5.842      ;
; 5.124 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[0]                                                                                                                              ; DRAM_WE_N     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.557      ; 5.823      ;
; 5.125 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[0]                                                                                                                                     ; DRAM_BA[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.559      ; 5.824      ;
; 5.128 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[1]                                                                                                                              ; DRAM_CAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.557      ; 5.819      ;
; 5.162 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[11]                                                                                                                                  ; DRAM_ADDR[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.571      ; 5.799      ;
; 5.165 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.564      ; 5.789      ;
; 5.168 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[2]                                                                                                                                   ; DRAM_ADDR[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.570      ; 5.792      ;
; 5.183 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[9]                                                                                                                                   ; DRAM_ADDR[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.559      ; 5.766      ;
; 5.198 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[3]                                                                                                                                   ; DRAM_ADDR[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.570      ; 5.762      ;
; 5.209 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[4]                                                                                                                          ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.496      ;
; 5.216 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[6]                                                                                                                                   ; DRAM_ADDR[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.570      ; 5.744      ;
; 5.223 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[1]                                                                                                                                    ; DRAM_DQM[1]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.551      ; 5.718      ;
; 5.229 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[0]                                                                                                                                   ; DRAM_ADDR[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.573      ; 5.734      ;
; 5.247 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[12]                                                                                                                         ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.458      ;
; 5.259 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[0]                                                                                                                                    ; DRAM_DQM[0]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.551      ; 5.682      ;
; 5.282 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[10]                                                                                                                                  ; DRAM_ADDR[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.559      ; 5.667      ;
; 5.284 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[10]                                                                                                                         ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.421      ;
; 5.288 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[7]                                                                                                                          ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.417      ;
; 5.288 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[5]                                                                                                                                   ; DRAM_ADDR[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.570      ; 5.672      ;
; 5.290 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[14]                                                                                                                         ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.415      ;
; 5.290 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[4]                                                                                                                                   ; DRAM_ADDR[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.570      ; 5.670      ;
; 5.293 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[5]                                                                                                                          ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.412      ;
; 5.306 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[2]                                                                                                                          ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.399      ;
; 5.310 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[0]                                                                                                                          ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.395      ;
; 5.316 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[15]                                                                                                                         ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.389      ;
; 5.317 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[3]                                                                                                                          ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.388      ;
; 5.332 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[6]                                                                                                                          ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.373      ;
; 5.365 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[13]                                                                                                                         ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.340      ;
; 5.385 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[11]                                                                                                                         ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.320      ;
; 5.395 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[8]                                                                                                                          ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.310      ;
; 5.466 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[9]                                                                                                                          ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.315      ; 5.239      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.289 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[2]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.385      ; 0.861      ;
; 0.292 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[10]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.877      ;
; 0.296 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[6]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.869      ;
; 0.297 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[3]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.882      ;
; 0.301 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[15]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.385      ; 0.873      ;
; 0.301 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[16]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.874      ;
; 0.302 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[9]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.385      ; 0.874      ;
; 0.306 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[12]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.879      ;
; 0.308 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[17]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.385      ; 0.880      ;
; 0.308 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[19]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.881      ;
; 0.308 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[20]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.881      ;
; 0.314 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[11]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.899      ;
; 0.314 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                             ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.882      ;
; 0.316 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                             ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.884      ;
; 0.319 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[0]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.904      ;
; 0.319 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[1]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.904      ;
; 0.321 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[18]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.894      ;
; 0.323 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[5]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 0.909      ;
; 0.329 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[21]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.902      ;
; 0.336 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[14]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.921      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_WAIT                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_WAIT                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[13]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.917      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[1]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[1]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[2]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[2]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[0]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[0]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[3]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[3]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR1                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR1                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1                                                                                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2                                                                                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3                                                                                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[7]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 0.930      ;
; 0.348 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                             ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.916      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD1                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD1                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_FINISHED                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_FINISHED                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE1                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE1                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_MRS                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_MRS                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT1                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT1                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_done                                                                                                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_done                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_first_ref_done                                                                                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_first_ref_done                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.594      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.331 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[0] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 0.894      ;
; 0.342 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Gate_Delay                                                                            ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Gate_Delay                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Time                                                                                  ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Time                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Start                                                                                 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Start                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Delay_Gategenerator:inst4|Trigger_Gate_Start                                                                                        ; Delay_Gategenerator:inst4|Trigger_Gate_Start                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Delay_Gategenerator:inst4|Freerun_Gate_Start                                                                                        ; Delay_Gategenerator:inst4|Freerun_Gate_Start                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[19]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[19]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[17]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[17]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[18]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[18]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Gate_Delay                                                                             ; Delay_Gategenerator:inst|Gate_State.Wait_For_Gate_Delay                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Time                                                                                   ; Delay_Gategenerator:inst|Gate_State.Wait_For_Time                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset                                                                                 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[15]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[15]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[5]                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[5]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[7]                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[7]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[5]                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[5]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[6]                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[6]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[25]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[25]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[21]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[21]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[22]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[22]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[24]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[24]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[6]                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[6]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[7]                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[7]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[8]                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[8]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[9]                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[9]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[10]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[10]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[11]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[11]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[12]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[12]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[13]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[13]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[6]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[6]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[7]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[7]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[9]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[9]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[11]                                                                                         ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[11]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[12]                                                                                         ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[12]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[14]                                                                                         ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[14]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Start                                                                                  ; Delay_Gategenerator:inst|Gate_State.Wait_For_Start                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|State_counter.S_B_Config                                                                                    ; PiLC_Firmware_1_3:inst1|State_counter.S_B_Config                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|Burst_FiFO_EN                                                                                               ; PiLC_Firmware_1_3:inst1|Burst_FiFO_EN                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|Write_EN                                                                                                    ; PiLC_Firmware_1_3:inst1|Write_EN                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.346 ; Delay_Gategenerator:inst4|Quantity[0]                                                                                               ; Delay_Gategenerator:inst4|Quantity[0]                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.580      ;
; 0.346 ; Delay_Gategenerator:inst|Quantity[0]                                                                                                ; Delay_Gategenerator:inst|Quantity[0]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.580      ;
; 0.357 ; Delay_Gategenerator:inst|Delay[0]                                                                                                   ; Delay_Gategenerator:inst|Delay[0]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst|Delay[1]                                                                                                   ; Delay_Gategenerator:inst|Delay[1]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[1]                                                                                                  ; Delay_Gategenerator:inst4|Delay[1]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[0]                                                                                                  ; Delay_Gategenerator:inst4|Delay[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[23]_OTERM113                                                                                        ; Delay_Gategenerator:inst4|Delay[23]_OTERM113                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[22]_OTERM117                                                                                        ; Delay_Gategenerator:inst4|Delay[22]_OTERM117                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[21]_OTERM129                                                                                        ; Delay_Gategenerator:inst4|Delay[21]_OTERM129                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[20]_OTERM147                                                                                        ; Delay_Gategenerator:inst4|Delay[20]_OTERM147                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[19]_OTERM143                                                                                        ; Delay_Gategenerator:inst4|Delay[19]_OTERM143                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[18]_OTERM575                                                                                        ; Delay_Gategenerator:inst4|Delay[18]_OTERM575                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|EEPROM_EN                                                                                                   ; PiLC_Firmware_1_3:inst1|EEPROM_EN                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[0]                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[0]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[2]                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[2]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[4]                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[4]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[7]                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[7]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[8]                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[8]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[11]                                                                                                ; PiLC_Firmware_1_3:inst1|NTP_Time[11]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[13]                                                                                                ; PiLC_Firmware_1_3:inst1|NTP_Time[13]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[17]                                                                                                ; PiLC_Firmware_1_3:inst1|NTP_Time[17]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[19]                                                                                                ; PiLC_Firmware_1_3:inst1|NTP_Time[19]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[21]                                                                                                ; PiLC_Firmware_1_3:inst1|NTP_Time[21]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[22]                                                                                                ; PiLC_Firmware_1_3:inst1|NTP_Time[22]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[24]                                                                                                ; PiLC_Firmware_1_3:inst1|NTP_Time[24]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[25]                                                                                                ; PiLC_Firmware_1_3:inst1|NTP_Time[25]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[26]                                                                                                ; PiLC_Firmware_1_3:inst1|NTP_Time[26]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[28]                                                                                                ; PiLC_Firmware_1_3:inst1|NTP_Time[28]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|IO_Event_Out                                                                                                ; PiLC_Firmware_1_3:inst1|IO_Event_Out                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[14]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[14]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[23]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[23]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[27]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[27]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[28]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[28]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[30]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[30]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[16]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[16]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[13]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[13]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[11]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[11]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[9]                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[9]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[10]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[10]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[12]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[12]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[7]                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[7]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[6]                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[6]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[8]                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[8]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[17]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[17]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[19]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[19]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[18]                                                                                             ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[18]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[16]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[16]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[15]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[15]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[13]                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[13]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dram_clk'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node       ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.705 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[9]                                                                                                                          ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.051      ;
; 1.716 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[3]                                                                                                                          ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.062      ;
; 1.717 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.318      ;
; 1.725 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[8]                                                                                                                          ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.071      ;
; 1.731 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[11]                                                                                                                         ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.077      ;
; 1.733 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[5]                                                                                                                                   ; DRAM_ADDR[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.697      ; 5.340      ;
; 1.754 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[10]                                                                                                                         ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.100      ;
; 1.765 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[0]                                                                                                                                    ; DRAM_DQM[0]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.678      ; 5.353      ;
; 1.768 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[13]                                                                                                                         ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.114      ;
; 1.792 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[1]                                                                                                                                    ; DRAM_DQM[1]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.678      ; 5.380      ;
; 1.798 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[4]                                                                                                                                   ; DRAM_ADDR[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.697      ; 5.405      ;
; 1.801 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[10]                                                                                                                                  ; DRAM_ADDR[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.686      ; 5.397      ;
; 1.813 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[6]                                                                                                                          ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.159      ;
; 1.813 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.414      ;
; 1.813 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.414      ;
; 1.813 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.414      ;
; 1.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[12]                                                                                                                         ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.161      ;
; 1.824 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[0]                                                                                                                          ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.170      ;
; 1.824 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[4]                                                                                                                          ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.170      ;
; 1.826 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[3]                                                                                                                                   ; DRAM_ADDR[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.697      ; 5.433      ;
; 1.835 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.436      ;
; 1.839 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[11]                                                                                                                                  ; DRAM_ADDR[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.697      ; 5.446      ;
; 1.842 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[15]                                                                                                                         ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.188      ;
; 1.843 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[0]                                                                                                                                   ; DRAM_ADDR[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.700      ; 5.453      ;
; 1.846 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[2]                                                                                                                          ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.192      ;
; 1.846 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[1]                                                                                                                                     ; DRAM_BA[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.700      ; 5.456      ;
; 1.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[5]                                                                                                                          ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.198      ;
; 1.854 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[14]                                                                                                                         ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.200      ;
; 1.858 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[2]                                                                                                                                   ; DRAM_ADDR[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.697      ; 5.465      ;
; 1.861 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[6]                                                                                                                                   ; DRAM_ADDR[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.697      ; 5.468      ;
; 1.877 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[0]                                                                                                                              ; DRAM_WE_N     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.684      ; 5.471      ;
; 1.879 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[9]                                                                                                                                   ; DRAM_ADDR[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.686      ; 5.475      ;
; 1.881 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[7]                                                                                                                          ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.227      ;
; 1.897 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[0]                                                                                                                                     ; DRAM_BA[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.686      ; 5.493      ;
; 1.898 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[1]                                                                                                                                   ; DRAM_ADDR[1]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.700      ; 5.508      ;
; 1.924 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[2]                                                                                                                              ; DRAM_RAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.684      ; 5.518      ;
; 1.947 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.548      ;
; 1.947 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.548      ;
; 1.953 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[7]                                                                                                                                   ; DRAM_ADDR[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.700      ; 5.563      ;
; 1.956 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[1]                                                                                                                              ; DRAM_CAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.684      ; 5.550      ;
; 1.957 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[8]                                                                                                                                   ; DRAM_ADDR[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.697      ; 5.564      ;
; 1.968 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.569      ;
; 1.980 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[12]                                                                                                                                  ; DRAM_ADDR[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.686      ; 5.576      ;
; 1.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.598      ;
; 1.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.598      ;
; 1.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.598      ;
; 1.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.598      ;
; 2.044 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.645      ;
; 2.139 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.697      ; 5.746      ;
; 2.140 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM181                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.689      ; 5.739      ;
; 2.163 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM179                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.689      ; 5.762      ;
; 2.183 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[1]                                                                                                                          ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.436      ; 5.529      ;
; 2.215 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.697      ; 5.822      ;
; 2.220 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.821      ;
; 2.220 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.821      ;
; 2.255 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.856      ;
; 2.257 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.697      ; 5.864      ;
; 2.266 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.697      ; 5.873      ;
; 2.280 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.689      ; 5.879      ;
; 2.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM175                                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.689      ; 5.933      ;
; 2.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM177                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.689      ; 5.939      ;
; 2.397 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 5.998      ;
; 2.399 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 6.000      ;
; 2.441 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.691      ; 6.042      ;
; 2.575 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.695      ; 6.180      ;
; 2.580 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.694      ; 6.184      ;
; 2.584 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.695      ; 6.189      ;
; 2.589 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.694      ; 6.193      ;
; 2.648 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.341      ; 5.899      ;
; 2.711 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.695      ; 6.316      ;
; 2.717 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.695      ; 6.322      ;
; 2.720 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.695      ; 6.325      ;
; 2.731 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.695      ; 6.336      ;
; 2.795 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.694      ; 6.399      ;
; 2.809 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.694      ; 6.413      ;
; 2.908 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.695      ; 6.513      ;
; 2.921 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.695      ; 6.526      ;
; 2.924 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.695      ; 6.529      ;
; 2.925 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.695      ; 6.530      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.322 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.185      ; 3.891      ;
; 6.331 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram|ram_block11a0~portb_address_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.194      ; 3.891      ;
; 6.331 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.192      ; 3.889      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.491      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.495      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.493      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 3.490      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 3.488      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.069     ; 3.488      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.068     ; 3.489      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.497      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.497      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.497      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.494      ;
; 6.440 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.493      ;
; 6.440 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.493      ;
; 6.440 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM185                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.493      ;
; 6.440 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM179                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.493      ;
; 6.440 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM175                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.493      ;
; 6.440 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM177                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.493      ;
; 6.440 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM181                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.493      ;
; 6.440 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~2_OTERM183                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.493      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 3.229      ;
; 2.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 3.229      ;
; 2.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 3.229      ;
; 2.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 3.229      ;
; 2.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 3.229      ;
; 2.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 3.229      ;
; 2.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 3.229      ;
; 2.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 3.229      ;
; 2.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 3.229      ;
; 2.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.420      ; 3.229      ;
; 2.659 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 3.228      ;
; 2.677 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 3.232      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM185                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM179                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM175                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM177                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM181                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~2_OTERM183                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[3]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[5]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.231      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 3.235      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 3.235      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 3.235      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.013 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.232      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.233      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.231      ;
; 3.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.057      ; 3.228      ;
; 3.015 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.228      ;
; 3.015 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.228      ;
; 3.015 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.228      ;
; 3.015 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.228      ;
; 3.015 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.228      ;
; 3.015 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.228      ;
; 3.015 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.228      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
Worst Case Available Settling Time: 8.291 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 129.72 MHz ; 129.72 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 177.12 MHz ; 177.12 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.020 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1.099 ; 0.000         ;
; dram_clk                                          ; 4.432 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.283 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.298 ; 0.000         ;
; dram_clk                                          ; 1.462 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 6.697 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 2.390 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3.019 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.736 ; 0.000         ;
; dram_clk                                          ; 6.000 ; 0.000         ;
; clk                                               ; 9.818 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                               ;
+-------+-------------------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                      ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[0]            ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[1]            ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[2]            ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[3]            ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[4]            ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[5]            ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[6]            ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[7]            ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[8]            ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[9]            ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[10]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[11]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[12]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[13]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[14]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[15]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[16]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.020 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[17]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.673      ;
; 1.033 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[3]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.055     ; 5.573      ;
; 1.080 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[14]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.065     ; 5.516      ;
; 1.082 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[16]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.065     ; 5.514      ;
; 1.083 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[12]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.065     ; 5.513      ;
; 1.084 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[5]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.065     ; 5.512      ;
; 1.088 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[15]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.065     ; 5.508      ;
; 1.095 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[3]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.047     ; 5.519      ;
; 1.097 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[13]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.065     ; 5.499      ;
; 1.098 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[17]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.065     ; 5.498      ;
; 1.135 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[3]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.047     ; 5.479      ;
; 1.142 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[14]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.462      ;
; 1.144 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[16]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.460      ;
; 1.145 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[12]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.459      ;
; 1.146 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[5]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.458      ;
; 1.150 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[15]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.454      ;
; 1.159 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[13]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.445      ;
; 1.160 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[16]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.435      ;
; 1.160 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[17]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.435      ;
; 1.160 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[18]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.435      ;
; 1.160 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[19]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.435      ;
; 1.160 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[20]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.435      ;
; 1.160 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[21]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.435      ;
; 1.160 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[22]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.435      ;
; 1.160 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[23]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.435      ;
; 1.160 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[26]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.435      ;
; 1.160 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[6]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.055     ; 5.446      ;
; 1.160 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[17]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.444      ;
; 1.165 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[16]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.430      ;
; 1.165 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[17]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.430      ;
; 1.165 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[18]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.430      ;
; 1.165 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[19]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.430      ;
; 1.165 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[20]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.430      ;
; 1.165 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[21]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.430      ;
; 1.165 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[22]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.430      ;
; 1.165 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[23]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.430      ;
; 1.165 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[26]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.430      ;
; 1.182 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[14]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.422      ;
; 1.184 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[16]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.420      ;
; 1.185 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[12]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.419      ;
; 1.186 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[5]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.418      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[18]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[19]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[20]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[21]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[22]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[23]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[24]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[25]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[26]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[27]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[28]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[29]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[30]           ; Delay_Gategenerator:inst4|Time1[29]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.502      ;
; 1.190 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[15]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.414      ;
; 1.199 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[13]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.405      ;
; 1.200 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[17]          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.057     ; 5.404      ;
; 1.222 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[6]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.047     ; 5.392      ;
; 1.262 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[6]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.047     ; 5.352      ;
; 1.289 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30]_OTERM77      ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[31]     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.268      ; 5.640      ;
; 1.297 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30]_OTERM77      ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[30]     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.268      ; 5.632      ;
; 1.301 ; Delay_Gategenerator:inst|Time1[11]                    ; Delay_Gategenerator:inst|Quantity[16]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.294      ;
; 1.301 ; Delay_Gategenerator:inst|Time1[11]                    ; Delay_Gategenerator:inst|Quantity[17]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.294      ;
; 1.301 ; Delay_Gategenerator:inst|Time1[11]                    ; Delay_Gategenerator:inst|Quantity[18]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.294      ;
; 1.301 ; Delay_Gategenerator:inst|Time1[11]                    ; Delay_Gategenerator:inst|Quantity[19]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.294      ;
; 1.301 ; Delay_Gategenerator:inst|Time1[11]                    ; Delay_Gategenerator:inst|Quantity[20]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.294      ;
; 1.301 ; Delay_Gategenerator:inst|Time1[11]                    ; Delay_Gategenerator:inst|Quantity[21]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.294      ;
; 1.301 ; Delay_Gategenerator:inst|Time1[11]                    ; Delay_Gategenerator:inst|Quantity[22]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.294      ;
; 1.301 ; Delay_Gategenerator:inst|Time1[11]                    ; Delay_Gategenerator:inst|Quantity[23]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.294      ;
; 1.301 ; Delay_Gategenerator:inst|Time1[11]                    ; Delay_Gategenerator:inst|Quantity[26]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.066     ; 5.294      ;
; 1.303 ; Delay_Gategenerator:inst4|Delay[31]_OTERM5_OTERM451   ; Delay_Gategenerator:inst4|Delay[3]           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.049     ; 5.309      ;
; 1.310 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[25]_OTERM135 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.062     ; 5.289      ;
; 1.313 ; Delay_Gategenerator:inst4|Time1[26]_OTERM477          ; Delay_Gategenerator:inst4|Quantity[4]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.229      ; 5.577      ;
; 1.313 ; Delay_Gategenerator:inst4|Time1[26]_OTERM477          ; Delay_Gategenerator:inst4|Quantity[5]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.229      ; 5.577      ;
; 1.313 ; Delay_Gategenerator:inst4|Time1[26]_OTERM477          ; Delay_Gategenerator:inst4|Quantity[6]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.229      ; 5.577      ;
; 1.313 ; Delay_Gategenerator:inst4|Time1[26]_OTERM477          ; Delay_Gategenerator:inst4|Quantity[7]        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.229      ; 5.577      ;
; 1.313 ; Delay_Gategenerator:inst4|Time1[26]_OTERM477          ; Delay_Gategenerator:inst4|Quantity[16]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.229      ; 5.577      ;
; 1.313 ; Delay_Gategenerator:inst4|Time1[26]_OTERM477          ; Delay_Gategenerator:inst4|Quantity[17]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.229      ; 5.577      ;
; 1.313 ; Delay_Gategenerator:inst4|Time1[26]_OTERM477          ; Delay_Gategenerator:inst4|Quantity[18]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.229      ; 5.577      ;
; 1.313 ; Delay_Gategenerator:inst4|Time1[26]_OTERM477          ; Delay_Gategenerator:inst4|Quantity[19]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.229      ; 5.577      ;
; 1.313 ; Delay_Gategenerator:inst4|Time1[26]_OTERM477          ; Delay_Gategenerator:inst4|Quantity[20]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.229      ; 5.577      ;
; 1.313 ; Delay_Gategenerator:inst4|Time1[26]_OTERM477          ; Delay_Gategenerator:inst4|Quantity[21]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.229      ; 5.577      ;
; 1.313 ; Delay_Gategenerator:inst4|Time1[26]_OTERM477          ; Delay_Gategenerator:inst4|Quantity[22]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.229      ; 5.577      ;
+-------+-------------------------------------------------------+----------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.099 ; DRAM_DQ[1]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[1]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.479     ; 0.829      ;
; 1.099 ; DRAM_DQ[0]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[0]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.479     ; 0.829      ;
; 1.120 ; DRAM_DQ[6]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[6]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.458     ; 0.829      ;
; 1.120 ; DRAM_DQ[5]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[5]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.458     ; 0.829      ;
; 1.120 ; DRAM_DQ[3]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[3]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.458     ; 0.829      ;
; 1.126 ; DRAM_DQ[15]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[15]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.452     ; 0.829      ;
; 1.126 ; DRAM_DQ[4]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[4]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.452     ; 0.829      ;
; 1.144 ; DRAM_DQ[12]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[12]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.433     ; 0.830      ;
; 1.144 ; DRAM_DQ[7]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[7]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.433     ; 0.830      ;
; 1.145 ; DRAM_DQ[2]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[2]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.432     ; 0.830      ;
; 1.147 ; DRAM_DQ[14]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[14]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.430     ; 0.830      ;
; 1.147 ; DRAM_DQ[13]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[13]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.430     ; 0.830      ;
; 1.147 ; DRAM_DQ[11]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[11]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.430     ; 0.830      ;
; 1.147 ; DRAM_DQ[10]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[10]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.430     ; 0.830      ;
; 1.147 ; DRAM_DQ[9]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[9]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.430     ; 0.830      ;
; 1.147 ; DRAM_DQ[8]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[8]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.430     ; 0.830      ;
; 2.291 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.045      ; 7.749      ;
; 2.349 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.039      ; 7.685      ;
; 2.417 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.045      ; 7.623      ;
; 2.417 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.045      ; 7.623      ;
; 2.420 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.045      ; 7.620      ;
; 2.453 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.062      ; 7.604      ;
; 2.460 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.033      ; 7.568      ;
; 2.462 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.033      ; 7.566      ;
; 2.471 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.033      ; 7.557      ;
; 2.473 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.033      ; 7.555      ;
; 2.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.033      ; 7.553      ;
; 2.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.039      ; 7.559      ;
; 2.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.039      ; 7.559      ;
; 2.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.033      ; 7.552      ;
; 2.477 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.033      ; 7.551      ;
; 2.478 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.039      ; 7.556      ;
; 2.499 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.027      ; 7.523      ;
; 2.499 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.027      ; 7.523      ;
; 2.511 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.056      ; 7.540      ;
; 2.517 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.027      ; 7.505      ;
; 2.517 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.027      ; 7.505      ;
; 2.520 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.027      ; 7.502      ;
; 2.520 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.027      ; 7.502      ;
; 2.520 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.027      ; 7.502      ;
; 2.595 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.IDLE   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.057      ; 7.457      ;
; 2.604 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.045      ; 7.436      ;
; 2.649 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 7.381      ;
; 2.650 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 7.380      ;
; 2.651 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 7.379      ;
; 2.662 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.039      ; 7.372      ;
; 2.679 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.IDLE   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.051      ; 7.367      ;
; 2.691 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.029      ; 7.333      ;
; 2.694 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.029      ; 7.330      ;
; 2.695 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.029      ; 7.329      ;
; 2.699 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.326      ;
; 2.701 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.324      ;
; 2.702 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.323      ;
; 2.703 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.322      ;
; 2.703 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.322      ;
; 2.704 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.321      ;
; 2.705 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.320      ;
; 2.706 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.319      ;
; 2.708 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.317      ;
; 2.710 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.315      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.312      ;
; 2.715 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.310      ;
; 2.717 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.308      ;
; 2.718 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.307      ;
; 2.722 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.030      ; 7.303      ;
; 2.746 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.045      ; 7.294      ;
; 2.757 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.262      ;
; 2.759 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.260      ;
; 2.760 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.259      ;
; 2.761 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.258      ;
; 2.761 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.258      ;
; 2.762 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.257      ;
; 2.763 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.256      ;
; 2.764 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.255      ;
; 2.766 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.253      ;
; 2.768 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.251      ;
; 2.771 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.248      ;
; 2.773 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.246      ;
; 2.775 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.244      ;
; 2.776 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.243      ;
; 2.780 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.239      ;
; 2.785 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.261      ; 7.471      ;
; 2.801 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.039      ; 7.233      ;
; 2.832 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 7.101      ;
; 2.855 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 7.078      ;
; 2.869 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.045      ; 7.171      ;
; 2.882 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.261      ; 7.374      ;
; 2.899 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 7.122      ;
; 2.899 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.039      ; 7.135      ;
; 2.900 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 7.121      ;
; 2.901 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.026      ; 7.120      ;
; 2.911 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.261      ; 7.345      ;
; 2.911 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.261      ; 7.345      ;
; 2.914 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.261      ; 7.342      ;
; 2.933 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.249      ; 7.311      ;
; 2.933 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.249      ; 7.311      ;
; 2.947 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.278      ; 7.326      ;
; 2.951 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.249      ; 7.293      ;
; 2.951 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.249      ; 7.293      ;
; 2.954 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.249      ; 7.290      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dram_clk'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node       ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 4.432 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.241      ; 6.199      ;
; 4.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.241      ; 6.193      ;
; 4.466 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.241      ; 6.165      ;
; 4.468 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.241      ; 6.163      ;
; 4.522 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.111      ;
; 4.525 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.108      ;
; 4.551 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.240      ; 6.079      ;
; 4.560 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.240      ; 6.070      ;
; 4.585 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.048      ;
; 4.632 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.001      ;
; 4.688 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.241      ; 5.943      ;
; 4.693 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.241      ; 5.938      ;
; 4.730 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.241      ; 5.901      ;
; 4.740 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.241      ; 5.891      ;
; 4.774 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.240      ; 5.856      ;
; 4.782 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.911      ; 5.519      ;
; 4.817 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.241      ; 5.814      ;
; 4.828 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.799      ;
; 4.830 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.240      ; 5.800      ;
; 4.860 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.241      ; 5.771      ;
; 4.974 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.653      ;
; 4.982 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.645      ;
; 5.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM177                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.235      ; 5.617      ;
; 5.023 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM175                                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.235      ; 5.602      ;
; 5.027 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.600      ;
; 5.027 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.600      ;
; 5.038 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.235      ; 5.587      ;
; 5.113 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.514      ;
; 5.210 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.417      ;
; 5.224 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM179                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.235      ; 5.401      ;
; 5.236 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[1]                                                                                                                          ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 5.172      ;
; 5.248 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.379      ;
; 5.248 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.379      ;
; 5.248 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.379      ;
; 5.248 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.379      ;
; 5.260 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM181                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.235      ; 5.365      ;
; 5.275 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.352      ;
; 5.277 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[12]                                                                                                                                  ; DRAM_ADDR[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.234      ; 5.347      ;
; 5.295 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.332      ;
; 5.295 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.332      ;
; 5.297 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[8]                                                                                                                                   ; DRAM_ADDR[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.244      ; 5.337      ;
; 5.345 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[7]                                                                                                                                   ; DRAM_ADDR[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.292      ;
; 5.353 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[1]                                                                                                                                     ; DRAM_BA[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.284      ;
; 5.367 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[2]                                                                                                                              ; DRAM_RAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.231      ; 5.254      ;
; 5.399 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[1]                                                                                                                              ; DRAM_CAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.231      ; 5.222      ;
; 5.416 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[1]                                                                                                                                   ; DRAM_ADDR[1]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.221      ;
; 5.420 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[0]                                                                                                                              ; DRAM_WE_N     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.231      ; 5.201      ;
; 5.435 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.192      ;
; 5.435 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.192      ;
; 5.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[0]                                                                                                                                     ; DRAM_BA[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.234      ; 5.186      ;
; 5.457 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.170      ;
; 5.466 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[9]                                                                                                                                   ; DRAM_ADDR[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.234      ; 5.158      ;
; 5.473 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[11]                                                                                                                                  ; DRAM_ADDR[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.244      ; 5.161      ;
; 5.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.152      ;
; 5.495 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[2]                                                                                                                                   ; DRAM_ADDR[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.244      ; 5.139      ;
; 5.495 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[6]                                                                                                                                   ; DRAM_ADDR[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.244      ; 5.139      ;
; 5.505 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[4]                                                                                                                          ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.903      ;
; 5.518 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[0]                                                                                                                                   ; DRAM_ADDR[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.119      ;
; 5.522 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.237      ; 5.105      ;
; 5.526 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[3]                                                                                                                                   ; DRAM_ADDR[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.244      ; 5.108      ;
; 5.528 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[6]                                                                                                                          ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.880      ;
; 5.535 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[7]                                                                                                                          ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.873      ;
; 5.544 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[5]                                                                                                                          ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.864      ;
; 5.553 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[0]                                                                                                                          ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.855      ;
; 5.555 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[12]                                                                                                                         ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.853      ;
; 5.557 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[10]                                                                                                                                  ; DRAM_ADDR[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.234      ; 5.067      ;
; 5.559 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[14]                                                                                                                         ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.849      ;
; 5.559 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[1]                                                                                                                                    ; DRAM_DQM[1]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.225      ; 5.056      ;
; 5.560 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[15]                                                                                                                         ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.848      ;
; 5.581 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[2]                                                                                                                          ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.827      ;
; 5.596 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[10]                                                                                                                         ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.812      ;
; 5.597 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[0]                                                                                                                                    ; DRAM_DQM[0]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.225      ; 5.018      ;
; 5.604 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[4]                                                                                                                                   ; DRAM_ADDR[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.244      ; 5.030      ;
; 5.626 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[5]                                                                                                                                   ; DRAM_ADDR[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.244      ; 5.008      ;
; 5.636 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[3]                                                                                                                          ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.772      ;
; 5.641 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[13]                                                                                                                         ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.767      ;
; 5.671 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[11]                                                                                                                         ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.737      ;
; 5.692 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[8]                                                                                                                          ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.716      ;
; 5.709 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[9]                                                                                                                          ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.018      ; 4.699      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.283 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[2]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 0.798      ;
; 0.283 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[10]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 0.811      ;
; 0.288 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[3]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 0.816      ;
; 0.289 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[6]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 0.805      ;
; 0.291 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[9]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 0.806      ;
; 0.294 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[15]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 0.809      ;
; 0.294 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[16]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 0.810      ;
; 0.297 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[12]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 0.813      ;
; 0.297 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[17]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 0.812      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_WAIT                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_WAIT                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR1                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR1                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1                                                                                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2                                                                                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3                                                                                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[20]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 0.816      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[1]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[1]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[2]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[2]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[0]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[0]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[3]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[3]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[19]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 0.817      ;
; 0.303 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                             ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 0.812      ;
; 0.304 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[11]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 0.832      ;
; 0.309 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[0]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 0.837      ;
; 0.309 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[1]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.359      ; 0.837      ;
; 0.309 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                             ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 0.818      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[18]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 0.828      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD1                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD1                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_FINISHED                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_FINISHED                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE1                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE1                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_MRS                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_MRS                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT1                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT1                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_done                                                                                                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_done                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_first_ref_done                                                                                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_first_ref_done                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[5]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.358      ; 0.841      ;
; 0.319 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[21]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 0.835      ;
; 0.323 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[14]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.358      ; 0.850      ;
; 0.327 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.539      ;
; 0.328 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.540      ;
; 0.330 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.529      ;
; 0.330 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.529      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.298 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Gate_Delay ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Gate_Delay ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Time       ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Time       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset      ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Start      ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Start      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Delay_Gategenerator:inst4|Trigger_Gate_Start             ; Delay_Gategenerator:inst4|Trigger_Gate_Start             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Delay_Gategenerator:inst4|Freerun_Gate_Start             ; Delay_Gategenerator:inst4|Freerun_Gate_Start             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[5]                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[5]                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[25]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[25]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[21]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[21]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[22]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[22]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[24]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[24]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[6]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[6]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[7]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[7]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[9]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[9]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[11]              ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[11]              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[12]              ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[12]              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Gate_Delay  ; Delay_Gategenerator:inst|Gate_State.Wait_For_Gate_Delay  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Time        ; Delay_Gategenerator:inst|Gate_State.Wait_For_Time        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[15]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[15]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[7]                ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[7]                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[5]                ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[5]                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[6]                ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[6]                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[19]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[19]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[17]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[17]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[18]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[18]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[6]                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[6]                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[7]                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[7]                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[8]                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[8]                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[9]                ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[9]                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[10]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[10]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[11]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[11]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[12]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[12]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[13]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[13]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[14]              ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[14]              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|State_counter.S_B_Config         ; PiLC_Firmware_1_3:inst1|State_counter.S_B_Config         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|Burst_FiFO_EN                    ; PiLC_Firmware_1_3:inst1|Burst_FiFO_EN                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|Write_EN                         ; PiLC_Firmware_1_3:inst1|Write_EN                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Start       ; Delay_Gategenerator:inst|Gate_State.Wait_For_Start       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.307 ; Delay_Gategenerator:inst4|Quantity[0]                    ; Delay_Gategenerator:inst4|Quantity[0]                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; Delay_Gategenerator:inst|Quantity[0]                     ; Delay_Gategenerator:inst|Quantity[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
; 0.311 ; Delay_Gategenerator:inst|Delay[0]                        ; Delay_Gategenerator:inst|Delay[0]                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst|Delay[1]                        ; Delay_Gategenerator:inst|Delay[1]                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst|Delay[31]_OTERM81               ; Delay_Gategenerator:inst|Delay[31]_OTERM81               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst|Delay[30]_OTERM87               ; Delay_Gategenerator:inst|Delay[30]_OTERM87               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst|Delay[27]_OTERM95               ; Delay_Gategenerator:inst|Delay[27]_OTERM95               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst|Delay[26]_OTERM105              ; Delay_Gategenerator:inst|Delay[26]_OTERM105              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst|Delay[25]_OTERM109              ; Delay_Gategenerator:inst|Delay[25]_OTERM109              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst|Delay[24]_OTERM121              ; Delay_Gategenerator:inst|Delay[24]_OTERM121              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst|Delay[18]_OTERM661              ; Delay_Gategenerator:inst|Delay[18]_OTERM661              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Delay[27]_OTERM15              ; Delay_Gategenerator:inst4|Delay[27]_OTERM15              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Delay[24]_OTERM91              ; Delay_Gategenerator:inst4|Delay[24]_OTERM91              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|EEPROM_EN                        ; PiLC_Firmware_1_3:inst1|EEPROM_EN                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[11]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[11]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[14]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[14]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[15]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[15]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[16]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[16]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[17]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[17]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[18]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[18]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[19]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[19]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[20]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[20]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[21]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[21]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[22]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[22]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[23]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[23]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[24]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[24]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[25]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[25]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[26]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[26]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[27]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[27]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[28]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[28]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[29]                     ; PiLC_Firmware_1_3:inst1|NTP_Time[29]                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|IO_Event_Out                     ; PiLC_Firmware_1_3:inst1|IO_Event_Out                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[23]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[23]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[27]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[27]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[28]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[28]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[30]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[30]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[9]                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[9]                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[7]                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[7]                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[6]                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[6]                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[8]                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[8]                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[14]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[14]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[23]               ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[23]               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[13]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[13]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[12]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[12]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[11]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[11]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[10]                  ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[10]                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[9]                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[9]                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[8]                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[8]                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[7]                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[7]                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[6]                   ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[6]                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dram_clk'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node       ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.462 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[9]                                                                                                                          ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.499      ;
; 1.501 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[11]                                                                                                                         ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.538      ;
; 1.510 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[3]                                                                                                                          ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.547      ;
; 1.511 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[8]                                                                                                                          ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.548      ;
; 1.515 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[13]                                                                                                                         ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.552      ;
; 1.532 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[5]                                                                                                                                   ; DRAM_ADDR[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.356      ; 4.798      ;
; 1.539 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 4.799      ;
; 1.548 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[10]                                                                                                                         ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.585      ;
; 1.553 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[0]                                                                                                                                    ; DRAM_DQM[0]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.338      ; 4.801      ;
; 1.577 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[6]                                                                                                                          ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.614      ;
; 1.580 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[4]                                                                                                                                   ; DRAM_ADDR[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.356      ; 4.846      ;
; 1.586 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[2]                                                                                                                          ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.623      ;
; 1.593 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[1]                                                                                                                                    ; DRAM_DQM[1]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.338      ; 4.841      ;
; 1.595 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[12]                                                                                                                         ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.632      ;
; 1.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[0]                                                                                                                          ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.639      ;
; 1.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[15]                                                                                                                         ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.644      ;
; 1.610 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[3]                                                                                                                                   ; DRAM_ADDR[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.356      ; 4.876      ;
; 1.613 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 4.873      ;
; 1.613 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 4.873      ;
; 1.615 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[14]                                                                                                                         ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.652      ;
; 1.627 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[5]                                                                                                                          ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.664      ;
; 1.627 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[10]                                                                                                                                  ; DRAM_ADDR[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.347      ; 4.884      ;
; 1.628 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 4.888      ;
; 1.637 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[7]                                                                                                                          ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.674      ;
; 1.639 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[1]                                                                                                                                     ; DRAM_BA[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.908      ;
; 1.641 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[6]                                                                                                                                   ; DRAM_ADDR[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.356      ; 4.907      ;
; 1.643 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[11]                                                                                                                                  ; DRAM_ADDR[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.357      ; 4.910      ;
; 1.648 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[0]                                                                                                                                   ; DRAM_ADDR[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.917      ;
; 1.651 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[4]                                                                                                                          ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.688      ;
; 1.653 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 4.913      ;
; 1.654 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[2]                                                                                                                                   ; DRAM_ADDR[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.356      ; 4.920      ;
; 1.679 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[0]                                                                                                                                     ; DRAM_BA[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.347      ; 4.936      ;
; 1.683 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[1]                                                                                                                                   ; DRAM_ADDR[1]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.952      ;
; 1.683 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[9]                                                                                                                                   ; DRAM_ADDR[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.347      ; 4.940      ;
; 1.694 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[0]                                                                                                                              ; DRAM_WE_N     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.344      ; 4.948      ;
; 1.730 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[7]                                                                                                                                   ; DRAM_ADDR[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.999      ;
; 1.732 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[2]                                                                                                                              ; DRAM_RAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.344      ; 4.986      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.004      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.004      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[8]                                                                                                                                   ; DRAM_ADDR[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.357      ; 5.012      ;
; 1.757 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[12]                                                                                                                                  ; DRAM_ADDR[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.347      ; 5.014      ;
; 1.765 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.025      ;
; 1.768 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[1]                                                                                                                              ; DRAM_CAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.344      ; 5.022      ;
; 1.792 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.052      ;
; 1.792 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.052      ;
; 1.792 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.052      ;
; 1.792 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.052      ;
; 1.837 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.097      ;
; 1.882 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.356      ; 5.148      ;
; 1.893 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM181                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.348      ; 5.151      ;
; 1.914 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM179                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.348      ; 5.172      ;
; 1.917 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[1]                                                                                                                          ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.127      ; 4.954      ;
; 1.928 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.356      ; 5.194      ;
; 1.984 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.356      ; 5.250      ;
; 1.987 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.356      ; 5.253      ;
; 1.993 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.253      ;
; 1.995 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.255      ;
; 1.995 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.255      ;
; 2.020 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.348      ; 5.278      ;
; 2.067 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM175                                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.348      ; 5.325      ;
; 2.071 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM177                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.348      ; 5.329      ;
; 2.121 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.381      ;
; 2.122 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.382      ;
; 2.203 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.350      ; 5.463      ;
; 2.255 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.353      ; 5.518      ;
; 2.258 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.354      ; 5.522      ;
; 2.270 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.353      ; 5.533      ;
; 2.274 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.354      ; 5.538      ;
; 2.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.037      ; 5.305      ;
; 2.374 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.354      ; 5.638      ;
; 2.383 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.354      ; 5.647      ;
; 2.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.354      ; 5.654      ;
; 2.400 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.354      ; 5.664      ;
; 2.456 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.353      ; 5.719      ;
; 2.477 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.353      ; 5.740      ;
; 2.564 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.354      ; 5.828      ;
; 2.574 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.354      ; 5.838      ;
; 2.578 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.354      ; 5.842      ;
; 2.582 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.354      ; 5.846      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.697 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.160      ; 3.483      ;
; 6.704 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.165      ; 3.481      ;
; 6.705 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram|ram_block11a0~portb_address_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.168      ; 3.483      ;
; 6.814 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.123      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 3.120      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.118      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.062     ; 3.118      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.119      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.127      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.127      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.127      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.124      ;
; 6.817 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.123      ;
; 6.817 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.123      ;
; 6.817 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM185                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.123      ;
; 6.817 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM179                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.123      ;
; 6.817 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM175                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.123      ;
; 6.817 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM177                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.123      ;
; 6.817 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM181                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.123      ;
; 6.817 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~2_OTERM183                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.123      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.907      ;
; 2.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.907      ;
; 2.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.907      ;
; 2.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.907      ;
; 2.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.907      ;
; 2.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.907      ;
; 2.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.907      ;
; 2.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.907      ;
; 2.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.907      ;
; 2.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.373      ; 2.907      ;
; 2.396 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.367      ; 2.907      ;
; 2.414 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM185                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM179                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM175                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM177                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM181                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~2_OTERM183                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[3]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.907      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.907      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.906      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.906      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.906      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.906      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.906      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.906      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.906      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.906      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.907      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.907      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.907      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.915      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.915      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.915      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[5]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.713 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.912      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.913      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.908      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.908      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.908      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.908      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.907      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.908      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.908      ;
; 2.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.908      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
Worst Case Available Settling Time: 8.818 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1.977 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3.063 ; 0.000         ;
; dram_clk                                          ; 5.862 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.136 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.159 ; 0.000         ;
; dram_clk                                          ; 0.549 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 7.802 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1.550 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3.084 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.749 ; 0.000         ;
; dram_clk                                          ; 6.000 ; 0.000         ;
; clk                                               ; 9.587 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.977 ; DRAM_DQ[1]                                                                                                                                                                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[1]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.737     ; 0.734      ;
; 1.977 ; DRAM_DQ[0]                                                                                                                                                                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[0]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.737     ; 0.734      ;
; 1.991 ; DRAM_DQ[3]                                                                                                                                                                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[3]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.723     ; 0.734      ;
; 1.993 ; DRAM_DQ[6]                                                                                                                                                                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[6]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.721     ; 0.734      ;
; 1.993 ; DRAM_DQ[5]                                                                                                                                                                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[5]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.721     ; 0.734      ;
; 1.996 ; DRAM_DQ[15]                                                                                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[15]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 0.734      ;
; 1.996 ; DRAM_DQ[4]                                                                                                                                                                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[4]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 0.734      ;
; 2.003 ; DRAM_DQ[12]                                                                                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[12]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.710     ; 0.734      ;
; 2.005 ; DRAM_DQ[7]                                                                                                                                                                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[7]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.708     ; 0.734      ;
; 2.005 ; DRAM_DQ[2]                                                                                                                                                                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[2]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.708     ; 0.734      ;
; 2.006 ; DRAM_DQ[8]                                                                                                                                                                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[8]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.707     ; 0.734      ;
; 2.007 ; DRAM_DQ[14]                                                                                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[14]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.706     ; 0.734      ;
; 2.007 ; DRAM_DQ[13]                                                                                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[13]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.706     ; 0.734      ;
; 2.007 ; DRAM_DQ[11]                                                                                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[11]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.706     ; 0.734      ;
; 2.007 ; DRAM_DQ[10]                                                                                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[10]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.706     ; 0.734      ;
; 2.007 ; DRAM_DQ[9]                                                                                                                                                                                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[9]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.706     ; 0.734      ;
; 5.364 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.015      ; 4.638      ;
; 5.368 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.010      ; 4.629      ;
; 5.447 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.007      ; 4.547      ;
; 5.448 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.015      ; 4.554      ;
; 5.448 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.007      ; 4.546      ;
; 5.451 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.015      ; 4.551      ;
; 5.452 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.015      ; 4.550      ;
; 5.455 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.010      ; 4.542      ;
; 5.457 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.010      ; 4.540      ;
; 5.458 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.010      ; 4.539      ;
; 5.467 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.002      ; 4.522      ;
; 5.468 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.002      ; 4.521      ;
; 5.469 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.008      ; 4.526      ;
; 5.471 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.008      ; 4.524      ;
; 5.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.008      ; 4.521      ;
; 5.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.008      ; 4.520      ;
; 5.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.025      ; 4.536      ;
; 5.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.008      ; 4.519      ;
; 5.477 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.020      ; 4.530      ;
; 5.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.152      ; 4.655      ;
; 5.489 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.003      ; 4.501      ;
; 5.491 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.003      ; 4.499      ;
; 5.493 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.IDLE   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.017      ; 4.511      ;
; 5.494 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.003      ; 4.496      ;
; 5.495 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.003      ; 4.495      ;
; 5.496 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.003      ; 4.494      ;
; 5.496 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.IDLE   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.022      ; 4.513      ;
; 5.530 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.415      ;
; 5.542 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.403      ;
; 5.548 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.445      ;
; 5.548 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.016      ; 4.455      ;
; 5.549 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.444      ;
; 5.552 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.441      ;
; 5.553 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.152      ; 4.586      ;
; 5.567 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 4.564      ;
; 5.568 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.152      ; 4.571      ;
; 5.568 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 4.563      ;
; 5.568 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.011      ; 4.430      ;
; 5.571 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.152      ; 4.568      ;
; 5.572 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.152      ; 4.567      ;
; 5.576 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.011      ; 4.422      ;
; 5.577 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.011      ; 4.421      ;
; 5.580 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.011      ; 4.418      ;
; 5.589 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.145      ; 4.543      ;
; 5.591 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.145      ; 4.541      ;
; 5.592 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.545      ;
; 5.594 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.145      ; 4.538      ;
; 5.595 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.145      ; 4.537      ;
; 5.595 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.542      ;
; 5.596 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.162      ; 4.553      ;
; 5.596 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.145      ; 4.536      ;
; 5.613 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 4.324      ;
; 5.614 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.331      ;
; 5.614 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 4.323      ;
; 5.617 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.328      ;
; 5.618 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.327      ;
; 5.625 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 4.312      ;
; 5.626 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.367      ;
; 5.626 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.367      ;
; 5.626 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.319      ;
; 5.626 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 4.311      ;
; 5.627 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.366      ;
; 5.628 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.365      ;
; 5.629 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.364      ;
; 5.629 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.364      ;
; 5.629 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.316      ;
; 5.630 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.363      ;
; 5.630 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.315      ;
; 5.631 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.362      ;
; 5.633 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.360      ;
; 5.634 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.359      ;
; 5.635 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.303      ;
; 5.636 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.357      ;
; 5.636 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 4.495      ;
; 5.637 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.356      ;
; 5.637 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.152      ; 4.502      ;
; 5.637 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 4.494      ;
; 5.637 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.301      ;
; 5.638 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.153      ; 4.502      ;
; 5.638 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.153      ; 4.502      ;
; 5.639 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.354      ;
; 5.640 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.006      ; 4.353      ;
; 5.640 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.152      ; 4.499      ;
; 5.640 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 4.298      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                        ;
+-------+-------------------------------------------------------+---------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+---------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.063 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[3]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.036     ; 3.554      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[0]            ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[1]            ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[2]            ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[3]            ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[4]            ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[5]            ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[6]            ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[7]            ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[8]            ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[9]            ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[10]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[11]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[12]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[13]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[14]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[15]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[16]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.080 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[17]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.577      ;
; 3.082 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[14]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.045     ; 3.526      ;
; 3.086 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[12]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.045     ; 3.522      ;
; 3.086 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[16]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.045     ; 3.522      ;
; 3.089 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[5]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.045     ; 3.519      ;
; 3.094 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[15]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.045     ; 3.514      ;
; 3.097 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[13]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.045     ; 3.511      ;
; 3.098 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[17]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.045     ; 3.510      ;
; 3.155 ; Delay_Gategenerator:inst4|Delay[31]_OTERM3            ; Delay_Gategenerator:inst4|Delay[6]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.036     ; 3.462      ;
; 3.164 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[3]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.030     ; 3.459      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[0]            ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[1]            ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[2]            ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[3]            ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[4]            ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[5]            ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[6]            ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[7]            ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[8]            ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[9]            ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[10]           ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[11]           ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[12]           ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[13]           ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[14]           ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[15]           ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[16]           ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[17]           ; Delay_Gategenerator:inst4|Time1[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.194      ; 3.664      ;
; 3.183 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[14]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.431      ;
; 3.187 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[12]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.427      ;
; 3.187 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[16]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.427      ;
; 3.189 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[3]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.030     ; 3.434      ;
; 3.190 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[5]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.424      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[18]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[19]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[20]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[21]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[22]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[23]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[24]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[25]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[26]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[27]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[28]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[29]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[30]           ; Delay_Gategenerator:inst4|Time1[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.003      ; 3.461      ;
; 3.195 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[15]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.419      ;
; 3.198 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[13]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.416      ;
; 3.199 ; Delay_Gategenerator:inst4|Delay[30]_OTERM9_OTERM455   ; Delay_Gategenerator:inst4|Delay[17]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.415      ;
; 3.208 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[14]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.406      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[18]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[19]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[20]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[21]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[22]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[23]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[24]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[25]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[26]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[27]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[28]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[29]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[30]           ; Delay_Gategenerator:inst|Time1[30]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.447      ;
; 3.212 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[12]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.402      ;
; 3.212 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[16]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.402      ;
; 3.215 ; Delay_Gategenerator:inst4|Delay[23]_OTERM115_OTERM541 ; Delay_Gategenerator:inst4|Delay[5]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.399      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[12]                    ; Delay_Gategenerator:inst|Quantity[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
; 3.217 ; Delay_Gategenerator:inst|Time1[1]                     ; Delay_Gategenerator:inst|Quantity[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.042     ; 3.394      ;
+-------+-------------------------------------------------------+---------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dram_clk'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node       ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 5.862 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.586      ; 4.114      ;
; 5.868 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.586      ; 4.108      ;
; 5.876 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 4.098      ;
; 5.883 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 4.091      ;
; 5.894 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.586      ; 4.082      ;
; 5.907 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 4.067      ;
; 5.913 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 4.061      ;
; 5.935 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 4.037      ;
; 5.941 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.586      ; 4.035      ;
; 5.972 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 4.002      ;
; 5.975 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 3.999      ;
; 6.031 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.386      ; 3.745      ;
; 6.048 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 3.926      ;
; 6.053 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 3.921      ;
; 6.079 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 3.895      ;
; 6.082 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 3.892      ;
; 6.097 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.875      ;
; 6.097 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.875      ;
; 6.118 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 3.856      ;
; 6.131 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 3.843      ;
; 6.139 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM177                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.581      ; 3.832      ;
; 6.147 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 3.827      ;
; 6.147 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.825      ;
; 6.148 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM175                                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.581      ; 3.823      ;
; 6.156 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.816      ;
; 6.162 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.580      ; 3.808      ;
; 6.162 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.584      ; 3.812      ;
; 6.206 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[12]                                                                                                                                  ; DRAM_ADDR[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.581      ; 3.765      ;
; 6.220 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.752      ;
; 6.225 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[1]                                                                                                                          ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.606      ;
; 6.228 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[8]                                                                                                                                   ; DRAM_ADDR[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.587      ; 3.749      ;
; 6.241 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[7]                                                                                                                                   ; DRAM_ADDR[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.590      ; 3.739      ;
; 6.243 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.729      ;
; 6.253 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.719      ;
; 6.253 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.719      ;
; 6.253 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.719      ;
; 6.253 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.719      ;
; 6.258 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[1]                                                                                                                                     ; DRAM_BA[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.590      ; 3.722      ;
; 6.278 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.694      ;
; 6.278 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM179                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.581      ; 3.693      ;
; 6.286 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[2]                                                                                                                              ; DRAM_RAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.579      ; 3.683      ;
; 6.290 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.682      ;
; 6.290 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.682      ;
; 6.302 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[1]                                                                                                                              ; DRAM_CAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.579      ; 3.667      ;
; 6.306 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM181                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.581      ; 3.665      ;
; 6.308 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[0]                                                                                                                                     ; DRAM_BA[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.581      ; 3.663      ;
; 6.308 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[0]                                                                                                                              ; DRAM_WE_N     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.579      ; 3.661      ;
; 6.320 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[9]                                                                                                                                   ; DRAM_ADDR[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.581      ; 3.651      ;
; 6.327 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[1]                                                                                                                                   ; DRAM_ADDR[1]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.590      ; 3.653      ;
; 6.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[11]                                                                                                                                  ; DRAM_ADDR[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.587      ; 3.633      ;
; 6.378 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[0]                                                                                                                                   ; DRAM_ADDR[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.590      ; 3.602      ;
; 6.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.582      ;
; 6.390 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.582      ;
; 6.393 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[2]                                                                                                                                   ; DRAM_ADDR[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.587      ; 3.584      ;
; 6.393 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[10]                                                                                                                                  ; DRAM_ADDR[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.581      ; 3.578      ;
; 6.399 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[6]                                                                                                                                   ; DRAM_ADDR[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.587      ; 3.578      ;
; 6.405 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[3]                                                                                                                                   ; DRAM_ADDR[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.587      ; 3.572      ;
; 6.409 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.563      ;
; 6.418 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[4]                                                                                                                          ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.413      ;
; 6.421 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.551      ;
; 6.440 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[1]                                                                                                                                    ; DRAM_DQM[1]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.574      ; 3.524      ;
; 6.449 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[7]                                                                                                                          ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.382      ;
; 6.452 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[12]                                                                                                                         ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.379      ;
; 6.453 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.582      ; 3.519      ;
; 6.458 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[0]                                                                                                                                    ; DRAM_DQM[0]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.574      ; 3.506      ;
; 6.458 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[4]                                                                                                                                   ; DRAM_ADDR[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.587      ; 3.519      ;
; 6.464 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[5]                                                                                                                                   ; DRAM_ADDR[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.587      ; 3.513      ;
; 6.465 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[6]                                                                                                                          ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.366      ;
; 6.471 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[5]                                                                                                                          ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.360      ;
; 6.472 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[2]                                                                                                                          ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.359      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[14]                                                                                                                         ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.356      ;
; 6.489 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[10]                                                                                                                         ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.342      ;
; 6.492 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[0]                                                                                                                          ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.339      ;
; 6.501 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[15]                                                                                                                         ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.330      ;
; 6.507 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[3]                                                                                                                          ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.324      ;
; 6.548 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[13]                                                                                                                         ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.283      ;
; 6.560 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[11]                                                                                                                         ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.271      ;
; 6.574 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[8]                                                                                                                          ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.257      ;
; 6.580 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[9]                                                                                                                          ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.441      ; 3.251      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.136 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[2]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.465      ;
; 0.141 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[6]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.470      ;
; 0.142 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[10]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.479      ;
; 0.144 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[9]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[15]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[16]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.473      ;
; 0.145 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[3]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.482      ;
; 0.148 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[17]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[20]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.477      ;
; 0.149 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[12]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.478      ;
; 0.150 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[19]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.479      ;
; 0.152 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[11]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.489      ;
; 0.153 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                             ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[0]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.491      ;
; 0.154 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[1]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.491      ;
; 0.155 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[18]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                             ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.482      ;
; 0.157 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[21]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[14]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.494      ;
; 0.161 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[5]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_datain_reg0  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.500      ;
; 0.165 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[13]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.494      ;
; 0.168 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[7]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.233      ; 0.505      ;
; 0.170 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                             ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.497      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_WAIT                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_WAIT                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[1]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[1]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[2]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[2]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[0]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[0]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[3]                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[3]                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR1                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR1                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1                                                                                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2                                                                                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3                                                                                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[21]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[20]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]                                                                                                                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD1                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD1                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT1                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT1                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_FINISHED                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_FINISHED                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE1                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE1                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_MRS                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_MRS                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_done                                                                                                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_done                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_first_ref_done                                                                                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_first_ref_done                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.159 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[0]                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.482      ;
; 0.178 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Gate_Delay                                                                                                              ; Delay_Gategenerator:inst|Gate_State.Wait_For_Gate_Delay                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Time                                                                                                                    ; Delay_Gategenerator:inst|Gate_State.Wait_For_Time                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Gate_Delay                                                                                                             ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Gate_Delay                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Time                                                                                                                   ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Time                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset                                                                                                                  ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Start                                                                                                                  ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Start                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Delay_Gategenerator:inst4|Trigger_Gate_Start                                                                                                                         ; Delay_Gategenerator:inst4|Trigger_Gate_Start                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Delay_Gategenerator:inst4|Freerun_Gate_Start                                                                                                                         ; Delay_Gategenerator:inst4|Freerun_Gate_Start                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[5]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[5]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[25]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[25]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[6]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[6]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[7]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[7]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[9]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[9]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[11]                                                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[11]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[12]                                                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[12]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[14]                                                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[14]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|State_counter.S_B_Config                                                                                                                     ; PiLC_Firmware_1_3:inst1|State_counter.S_B_Config                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|Burst_FiFO_EN                                                                                                                                ; PiLC_Firmware_1_3:inst1|Burst_FiFO_EN                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|Write_EN                                                                                                                                     ; PiLC_Firmware_1_3:inst1|Write_EN                                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Start                                                                                                                   ; Delay_Gategenerator:inst|Gate_State.Wait_For_Start                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[15]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[15]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[7]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[7]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[5]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[5]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[6]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[6]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[21]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[21]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[22]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[22]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[24]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[24]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[19]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[19]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[17]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[17]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[18]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[18]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[6]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[6]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[7]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[7]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[8]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[8]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[9]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[9]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[10]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[10]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[11]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[11]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[12]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[12]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[13]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[13]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; Delay_Gategenerator:inst|Quantity[0]                                                                                                                                 ; Delay_Gategenerator:inst|Quantity[0]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; Delay_Gategenerator:inst4|Time1[0]                                                                                                                                   ; Delay_Gategenerator:inst4|Time1[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Time1[0]                                                                                                                                    ; Delay_Gategenerator:inst|Time1[0]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Quantity[0]                                                                                                                                ; Delay_Gategenerator:inst4|Quantity[0]                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Delay_Gategenerator:inst|Gate                                                                                                                                        ; Delay_Gategenerator:inst|Gate                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[0]                                                                                                                                    ; Delay_Gategenerator:inst|Delay[0]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[1]                                                                                                                                    ; Delay_Gategenerator:inst|Delay[1]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[31]_OTERM81                                                                                                                           ; Delay_Gategenerator:inst|Delay[31]_OTERM81                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[30]_OTERM87                                                                                                                           ; Delay_Gategenerator:inst|Delay[30]_OTERM87                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[27]_OTERM95                                                                                                                           ; Delay_Gategenerator:inst|Delay[27]_OTERM95                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[26]_OTERM105                                                                                                                          ; Delay_Gategenerator:inst|Delay[26]_OTERM105                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[25]_OTERM109                                                                                                                          ; Delay_Gategenerator:inst|Delay[25]_OTERM109                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[24]_OTERM121                                                                                                                          ; Delay_Gategenerator:inst|Delay[24]_OTERM121                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[18]_OTERM661                                                                                                                          ; Delay_Gategenerator:inst|Delay[18]_OTERM661                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[1]                                                                                                                                   ; Delay_Gategenerator:inst4|Delay[1]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[0]                                                                                                                                   ; Delay_Gategenerator:inst4|Delay[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[31]_OTERM1                                                                                                                           ; Delay_Gategenerator:inst4|Delay[31]_OTERM1                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[30]_OTERM7                                                                                                                           ; Delay_Gategenerator:inst4|Delay[30]_OTERM7                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[28]_OTERM11                                                                                                                          ; Delay_Gategenerator:inst4|Delay[28]_OTERM11                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[27]_OTERM15                                                                                                                          ; Delay_Gategenerator:inst4|Delay[27]_OTERM15                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[24]_OTERM91                                                                                                                          ; Delay_Gategenerator:inst4|Delay[24]_OTERM91                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|Spi_MISO_En                                                                                                                                  ; PiLC_Firmware_1_3:inst1|Spi_MISO_En                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|EEPROM_EN                                                                                                                                    ; PiLC_Firmware_1_3:inst1|EEPROM_EN                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[1]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[1]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[3]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[3]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[5]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[5]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[6]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[6]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[9]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[9]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[10]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[10]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[11]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[11]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[12]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[12]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[14]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[14]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[15]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[15]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[16]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[16]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[17]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[17]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[18]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[18]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[19]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[19]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[20]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[20]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[21]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[21]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[22]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[22]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[23]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[23]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[24]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[24]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dram_clk'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node       ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.549 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[8]                                                                                                                          ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 2.973      ;
; 0.561 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[11]                                                                                                                         ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 2.985      ;
; 0.564 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[9]                                                                                                                          ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 2.988      ;
; 0.589 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[13]                                                                                                                         ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.013      ;
; 0.589 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.156      ;
; 0.590 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[3]                                                                                                                          ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.014      ;
; 0.595 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[0]                                                                                                                          ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.019      ;
; 0.595 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[15]                                                                                                                         ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.019      ;
; 0.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[10]                                                                                                                         ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.031      ;
; 0.617 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[5]                                                                                                                                   ; DRAM_ADDR[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.189      ;
; 0.619 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[1]                                                                                                                                    ; DRAM_DQM[1]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.650      ; 3.179      ;
; 0.619 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[4]                                                                                                                                   ; DRAM_ADDR[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.191      ;
; 0.621 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.188      ;
; 0.623 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[6]                                                                                                                          ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.047      ;
; 0.624 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[5]                                                                                                                          ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.048      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[0]                                                                                                                                    ; DRAM_DQM[0]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.650      ; 3.187      ;
; 0.633 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.200      ;
; 0.639 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[14]                                                                                                                         ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.063      ;
; 0.641 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[10]                                                                                                                                  ; DRAM_ADDR[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.208      ;
; 0.642 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[12]                                                                                                                         ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.066      ;
; 0.642 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[2]                                                                                                                                   ; DRAM_ADDR[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.214      ;
; 0.645 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[4]                                                                                                                          ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.069      ;
; 0.650 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[2]                                                                                                                          ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.074      ;
; 0.654 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[0]                                                                                                                                   ; DRAM_ADDR[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.665      ; 3.229      ;
; 0.658 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[7]                                                                                                                          ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.082      ;
; 0.662 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.229      ;
; 0.662 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.229      ;
; 0.666 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[6]                                                                                                                                   ; DRAM_ADDR[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.238      ;
; 0.667 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[11]                                                                                                                                  ; DRAM_ADDR[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.239      ;
; 0.668 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[3]                                                                                                                                   ; DRAM_ADDR[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.240      ;
; 0.684 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[9]                                                                                                                                   ; DRAM_ADDR[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.251      ;
; 0.685 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[1]                                                                                                                                   ; DRAM_ADDR[1]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.665      ; 3.260      ;
; 0.696 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[0]                                                                                                                              ; DRAM_WE_N     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.654      ; 3.260      ;
; 0.707 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[2]                                                                                                                              ; DRAM_RAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.654      ; 3.271      ;
; 0.709 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[1]                                                                                                                              ; DRAM_CAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.654      ; 3.273      ;
; 0.716 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[0]                                                                                                                                     ; DRAM_BA[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.283      ;
; 0.721 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.293      ;
; 0.724 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[1]                                                                                                                                     ; DRAM_BA[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.665      ; 3.299      ;
; 0.741 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.308      ;
; 0.743 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[8]                                                                                                                                   ; DRAM_ADDR[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.315      ;
; 0.746 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM181                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.656      ; 3.312      ;
; 0.749 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.316      ;
; 0.749 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.316      ;
; 0.762 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.329      ;
; 0.762 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.329      ;
; 0.762 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.329      ;
; 0.762 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.329      ;
; 0.765 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM179                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.656      ; 3.331      ;
; 0.765 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.337      ;
; 0.766 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[12]                                                                                                                                  ; DRAM_ADDR[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.333      ;
; 0.772 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[7]                                                                                                                                   ; DRAM_ADDR[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.665      ; 3.347      ;
; 0.784 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.351      ;
; 0.796 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.368      ;
; 0.796 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.368      ;
; 0.809 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.376      ;
; 0.827 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[1]                                                                                                                          ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.514      ; 3.251      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.655      ; 3.399      ;
; 0.862 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM175                                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.656      ; 3.428      ;
; 0.866 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM177                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.656      ; 3.432      ;
; 0.891 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.458      ;
; 0.893 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.460      ;
; 0.910 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.477      ;
; 0.910 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.477      ;
; 1.014 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.469      ; 3.393      ;
; 1.021 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.660      ; 3.591      ;
; 1.024 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.657      ; 3.591      ;
; 1.024 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.660      ; 3.594      ;
; 1.036 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.659      ; 3.605      ;
; 1.037 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.659      ; 3.606      ;
; 1.098 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.660      ; 3.668      ;
; 1.100 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.660      ; 3.670      ;
; 1.107 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.660      ; 3.677      ;
; 1.110 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.660      ; 3.680      ;
; 1.147 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.659      ; 3.716      ;
; 1.162 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.659      ; 3.731      ;
; 1.208 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.660      ; 3.778      ;
; 1.224 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.660      ; 3.794      ;
; 1.230 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.660      ; 3.800      ;
; 1.233 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.660      ; 3.803      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.802 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.100      ; 2.307      ;
; 7.808 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram|ram_block11a0~portb_address_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.106      ; 2.307      ;
; 7.809 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.104      ; 2.304      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.100      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.096      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.096      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.096      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.096      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.096      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.096      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.096      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.096      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.102      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.102      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 2.102      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 2.098      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM185                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM179                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM175                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM177                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM181                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~2_OTERM183                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[3]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.096      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.096      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.096      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.096      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 2.096      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.095      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[5]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.098      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
; 7.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.099      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.550 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 1.862      ;
; 1.550 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 1.862      ;
; 1.550 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 1.862      ;
; 1.550 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 1.862      ;
; 1.550 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 1.862      ;
; 1.550 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 1.862      ;
; 1.550 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 1.862      ;
; 1.550 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 1.862      ;
; 1.550 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 1.862      ;
; 1.550 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 1.862      ;
; 1.555 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 1.862      ;
; 1.563 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 1.866      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.744 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.867      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM185                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM179                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM175                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM177                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM181                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~2_OTERM183                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[3]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.862      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 1.865      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.869      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 1.869      ;
; 1.745 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 1.866      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
Worst Case Available Settling Time: 10.437 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 0.327 ; 0.136 ; 6.322    ; 1.550   ; 2.993               ;
;  clk                                               ; N/A   ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  dram_clk                                          ; 4.037 ; 0.549 ; N/A      ; N/A     ; 6.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.327 ; 0.159 ; N/A      ; N/A     ; 2.993               ;
;  inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.685 ; 0.136 ; 6.322    ; 1.550   ; 4.736               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  dram_clk                                          ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATAIN        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NSCO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_Event_Out  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADXL345_CS    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADCL345_clk   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_MISO      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO2           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO3           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO4           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO5           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO6           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO7           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO9           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO10          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO11          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO12          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO13          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO14          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO15          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADXL345_SDIO  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; IO1          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO2          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO3          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO4          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO5          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO6          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO7          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO9          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO10         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO11         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO12         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO13         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO14         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO15         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADXL345_SDIO ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_CLK      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_MOSI     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADXL345_Int  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATAOUT      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_EN       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+--------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; DATAIN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.22e-09 V                   ; 2.36 V              ; -0.00931 V          ; 0.166 V                              ; 0.052 V                              ; 8.88e-10 s                  ; 8.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.22e-09 V                  ; 2.36 V             ; -0.00931 V         ; 0.166 V                             ; 0.052 V                             ; 8.88e-10 s                 ; 8.92e-10 s                 ; No                        ; Yes                       ;
; NSCO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.22e-09 V                   ; 2.36 V              ; -0.00931 V          ; 0.166 V                              ; 0.052 V                              ; 8.88e-10 s                  ; 8.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.22e-09 V                  ; 2.36 V             ; -0.00931 V         ; 0.166 V                             ; 0.052 V                             ; 8.88e-10 s                 ; 8.92e-10 s                 ; No                        ; Yes                       ;
; IO_Event_Out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ADXL345_CS    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ADCL345_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SPI_MISO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Event_Out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; IO2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO8           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO9           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO10          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; IO11          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; IO12          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; IO13          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; IO14          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO15          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; IO16          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ADXL345_SDIO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; DATAIN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.36e-06 V                   ; 2.34 V              ; -0.00419 V          ; 0.147 V                              ; 0.03 V                               ; 1.09e-09 s                  ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.36e-06 V                  ; 2.34 V             ; -0.00419 V         ; 0.147 V                             ; 0.03 V                              ; 1.09e-09 s                 ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; NSCO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.36e-06 V                   ; 2.34 V              ; -0.00419 V          ; 0.147 V                              ; 0.03 V                               ; 1.09e-09 s                  ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.36e-06 V                  ; 2.34 V             ; -0.00419 V         ; 0.147 V                             ; 0.03 V                              ; 1.09e-09 s                 ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; IO_Event_Out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; ADXL345_CS    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ADCL345_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SPI_MISO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; Event_Out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; IO2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO8           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO9           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO10          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; IO11          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; IO12          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; IO13          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; IO14          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO15          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; IO16          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ADXL345_SDIO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; DATAIN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; NSCO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; IO_Event_Out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ADXL345_CS    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ADCL345_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SPI_MISO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Event_Out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO8           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO9           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO10          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO11          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO12          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO13          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO14          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO15          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO16          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADXL345_SDIO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk                                          ; 83         ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 114921     ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 16         ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 154137     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk                                          ; 83         ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 114921     ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 16         ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 154137     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 125        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 125        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 1227  ; 1227 ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+---------------------------------------------------+---------------------------------------------------+-----------+---------------+
; Target                                            ; Clock                                             ; Type      ; Status        ;
+---------------------------------------------------+---------------------------------------------------+-----------+---------------+
; DRAM_CLK                                          ; dram_clk                                          ; Generated ; Constrained   ;
; PiLC_Firmware_1_3:inst1|Spi_MISO_En               ;                                                   ; Base      ; Unconstrained ;
; SPI_CLK                                           ;                                                   ; Base      ; Unconstrained ;
; clk                                               ; clk                                               ; Base      ; Constrained   ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
+---------------------------------------------------+---------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ADXL345_Int ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATAOUT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO3         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO5         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO6         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO7         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO8         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO9         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO10        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO11        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO12        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO13        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO14        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO15        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO16        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_CLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_EN      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MOSI    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ADCL345_clk  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATAIN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DCLK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO9          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO10         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO11         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO12         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO13         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO14         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO15         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO16         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO_Event_Out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NSCO         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MISO     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ADXL345_Int ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATAOUT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO3         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO5         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO6         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO7         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO8         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO9         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO10        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO11        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO12        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO13        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO14        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO15        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO16        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_CLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_EN      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MOSI    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ADCL345_clk  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATAIN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DCLK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO9          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO10         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO11         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO12         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO13         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO14         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO15         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO16         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO_Event_Out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NSCO         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MISO     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May 17 12:41:02 2021
Info: Command: quartus_sta PiLC -c PiLC
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_63k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_iam1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_p2k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Info (332104): Reading SDC File: 'PILC.sdc'
Warning (332174): Ignored filter at PILC.sdc(213): *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* could not be matched with a keeper File: D:/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PILC.sdc Line: 213
Warning (332049): Ignored set_false_path at PILC.sdc(213): Argument <to> is an empty collection File: D:/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PILC.sdc Line: 213
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a*}] File: D:/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PILC.sdc Line: 213
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.685               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.037               0.000 dram_clk 
Info (332146): Worst-case hold slack is 0.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.289               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.331               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.705               0.000 dram_clk 
Info (332146): Worst-case recovery slack is 6.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.322               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.652               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 2.993
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.993               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.739               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.000               0.000 dram_clk 
    Info (332119):     9.835               0.000 clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
    Info (332114): Worst Case Available Settling Time: 8.291 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 1.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.020               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.099               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.432               0.000 dram_clk 
Info (332146): Worst-case hold slack is 0.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.283               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.298               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.462               0.000 dram_clk 
Info (332146): Worst-case recovery slack is 6.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.697               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.390               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 3.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.019               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.736               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.000               0.000 dram_clk 
    Info (332119):     9.818               0.000 clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
    Info (332114): Worst Case Available Settling Time: 8.818 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 1.977
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.977               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.063               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.862               0.000 dram_clk 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.136               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.159               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.549               0.000 dram_clk 
Info (332146): Worst-case recovery slack is 7.802
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.802               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.550               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 3.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.084               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.749               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.000               0.000 dram_clk 
    Info (332119):     9.587               0.000 clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
    Info (332114): Worst Case Available Settling Time: 10.437 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (144001): Generated suppressed messages file D:/PiLC/SXR_Delay_Gate/FPGA Software V1.1/output_files/PiLC.sta.smsg
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 756 megabytes
    Info: Processing ended: Mon May 17 12:41:05 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+-------------------------------------+
; Timing Analyzer Suppressed Messages ;
+-------------------------------------+
The suppressed messages can be found in D:/PiLC/SXR_Delay_Gate/FPGA Software V1.1/output_files/PiLC.sta.smsg.


