<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32520 Peripheral Driver API: spi_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32520 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32520</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('spi__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">spi_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spi__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32520_INCLUDE_SPI_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32520_INCLUDE_SPI_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__spi__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a2daee9060df10c8ab4143e9d17ae4a7d">   78</a></span>&#160;        __IO uint32_t <a class="code" href="group__spi__registers.html#a2daee9060df10c8ab4143e9d17ae4a7d">data32</a>;           </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__spi__registers.html#ae11b73e624e946ab2645f23538ec2083">   79</a></span>&#160;        __IO uint16_t data16[2];        </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a7cb0501c3f4c44f074057ea0a162aa18">   80</a></span>&#160;        __IO uint8_t  data8[4];         </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    };</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__spi__registers.html#ad09a8b5ebe8bdeddf426083b43f60ab6">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#ad09a8b5ebe8bdeddf426083b43f60ab6">mstr_cntl</a>;            </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a931ca0cbf1f8f5128d747d86fff9b11d">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a931ca0cbf1f8f5128d747d86fff9b11d">trnmt_size</a>;           </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a05f22352cb00f20a1559692f1827211e">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a05f22352cb00f20a1559692f1827211e">static_config</a>;        </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a86e747d72e3f115caa508519dc0a79ea">   85</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a86e747d72e3f115caa508519dc0a79ea">ss_time</a>;              </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a6a9e511e2bdcb191bc05a5fea3434753">   86</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a6a9e511e2bdcb191bc05a5fea3434753">clk_config</a>;           </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    __R  uint32_t rsv_0x18;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__spi__registers.html#aab1cd293f21e42b2e6b96937ad70f02a">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#aab1cd293f21e42b2e6b96937ad70f02a">dma</a>;                  </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a082142366c4b8762be50630a277cafd1">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a082142366c4b8762be50630a277cafd1">int_fl</a>;               </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">int_en</a>;               </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a39d55c109f2708c78b74ca86d9666cfe">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a39d55c109f2708c78b74ca86d9666cfe">wake_fl</a>;              </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__spi__registers.html#affedcd0310ea8b53fcecb4538a47b550">   92</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#affedcd0310ea8b53fcecb4538a47b550">wake_en</a>;              </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a165ffa7e0db53fbc622c375b63a436d7">   93</a></span>&#160;    __I  uint32_t <a class="code" href="group__spi__registers.html#a165ffa7e0db53fbc622c375b63a436d7">stat</a>;                 </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="group__spi__registers.html#structmxc__spi__regs__t">mxc_spi_regs_t</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Register offsets for module SPI */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga9ed2cc2e25ead5f1ed10f6ddf5a3ba81">  103</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_DATA32                   ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga4de6420930a37e00cdde4d92c0ad7ccc">  104</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_DATA16                   ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga4d4f56b1d44e3f0c41a6380c06151c53">  105</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_DATA8                    ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#gac59796626c00fdc026b4d6a0160561ce">  106</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_MSTR_CNTL                ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#gaebb3f2fa17d40c68d23ee358ddce4cb6">  107</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_TRNMT_SIZE               ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga34375937a60e820add2418a42cd8b7f6">  108</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_STATIC_CONFIG            ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga354b352e759102cfe05b45a3a54e2b1a">  109</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_SS_TIME                  ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga3a34a63d72294dad906331d5335e2da7">  110</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_CLK_CONFIG               ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga507e42880beb10495d120d0a6008a3b8">  111</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_DMA                      ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#gadfdcd06c0aa50e33a5fa75a0129b4d57">  112</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_INT_FL                   ((uint32_t)0x00000020UL) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga6b9c5496ae195ad5b3971733377e281d">  113</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_INT_EN                   ((uint32_t)0x00000024UL) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga2dcc4547223469afe451974ad3ba3b12">  114</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_WAKE_FL                  ((uint32_t)0x00000028UL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga252472585643b1684569d3f42b377a20">  115</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_WAKE_EN                  ((uint32_t)0x0000002CUL) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga5c72fb9f8da384e7b8e8b38ad18dc734">  116</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_STAT                     ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_p_i___d_a_t_a32.html#ga46485ee1f8113cb21782428bc0b9bda6">  125</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DATA32_DATA_POS                      0 </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_p_i___d_a_t_a32.html#ga77868288268d3706fb04600f69f66c42">  126</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DATA32_DATA                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_SPI_DATA32_DATA_POS)) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_p_i___d_a_t_a16.html#gadc0c836f230ae8b4bcd4db896c291ca1">  136</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DATA16_DATA_POS                      0 </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_p_i___d_a_t_a16.html#ga246d21561521717d6a526afb886da53a">  137</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DATA16_DATA                          ((uint16_t)(0xFFFFUL &lt;&lt; MXC_F_SPI_DATA16_DATA_POS)) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_p_i___d_a_t_a8.html#ga03ea485d2ce55a12845b180b59a7b726">  147</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DATA8_DATA_POS                       0 </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_p_i___d_a_t_a8.html#ga1262acd3fb63c71e9c8c89aef2571d00">  148</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DATA8_DATA                           ((uint8_t)(0xFFUL &lt;&lt; MXC_F_SPI_DATA8_DATA_POS)) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#ga60b65c4120083a8c847161a312bd2bcb">  158</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_MSTR_CNTL_SPIEN_POS                  0 </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#ga5971f12559301a48d4b3608dbc391a3e">  159</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_MSTR_CNTL_SPIEN                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_MSTR_CNTL_SPIEN_POS)) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#ga117227d6a9fb3ab076d79146dd459309">  161</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_MSTR_CNTL_MMEN_POS                   1 </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#ga01417cabe8164334c4b3007e837325b2">  162</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_MSTR_CNTL_MMEN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_MSTR_CNTL_MMEN_POS)) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#ga54bb5775fb601d37a96aa59b2d4b4129">  164</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_MSTR_CNTL_SSIO_POS                   4 </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#gaceef5d1e6fa91c5983a71bdb33359e2e">  165</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_MSTR_CNTL_SSIO                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_MSTR_CNTL_SSIO_POS)) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#gaf279f5d7dcf00bb12a23edb0fabfe5de">  167</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_MSTR_CNTL_START_POS                  5 </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#gacb457c4fbfc486fc8df75dcc1420c0ac">  168</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_MSTR_CNTL_START                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_MSTR_CNTL_START_POS)) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#ga2d308d420128c74b95c8ee57fde98d6b">  170</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_MSTR_CNTL_SSCTRL_POS                 8 </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#gad8d2fbf093a69a55f70e51049f4d724f">  171</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_MSTR_CNTL_SSCTRL                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_MSTR_CNTL_SSCTRL_POS)) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#ga560d8246cd5bf918024d34b3b3cfbddc">  173</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_MSTR_CNTL_SS_POS                     16 </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#ga6914ca071f654dfbd8f9d08422da5e19">  174</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_MSTR_CNTL_SS                         ((uint32_t)(0x7UL &lt;&lt; MXC_F_SPI_MSTR_CNTL_SS_POS)) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#ga486454f19a4be5a0eeb835bbee9d448f">  175</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_MSTR_CNTL_SS_SS0                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#gacb7513ff0007dec1ca9154a2a24e4f65">  176</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_MSTR_CNTL_SS_SS0                     (MXC_V_SPI_MSTR_CNTL_SS_SS0 &lt;&lt; MXC_F_SPI_MSTR_CNTL_SS_POS) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#gaef6261a768d41ec5d443a945fffdfcc0">  177</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_MSTR_CNTL_SS_SS1                     ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#ga60e3cf1ea8e52c81f374d9bc646a1f03">  178</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_MSTR_CNTL_SS_SS1                     (MXC_V_SPI_MSTR_CNTL_SS_SS1 &lt;&lt; MXC_F_SPI_MSTR_CNTL_SS_POS) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#ga08f151cf0706766cd0fd0d7c2561843a">  179</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_MSTR_CNTL_SS_SS2                     ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_p_i___m_s_t_r___c_n_t_l.html#gaa0fbe9df8bddea60c665376801b6d83b">  180</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_MSTR_CNTL_SS_SS2                     (MXC_V_SPI_MSTR_CNTL_SS_SS2 &lt;&lt; MXC_F_SPI_MSTR_CNTL_SS_POS) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_p_i___t_r_n_m_t___s_i_z_e.html#gacc23c151d765f22d91418a486ae8f635">  190</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_TRNMT_SIZE_TX_NUM_CHAR_POS           0 </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_p_i___t_r_n_m_t___s_i_z_e.html#ga1f1ff606657c60bf99158fe1f24d2c9e">  191</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_TRNMT_SIZE_TX_NUM_CHAR               ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_SPI_TRNMT_SIZE_TX_NUM_CHAR_POS)) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_p_i___t_r_n_m_t___s_i_z_e.html#ga18ac7725d8c60783e442cdccf1d38249">  193</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_TRNMT_SIZE_RX_NUM_CHAR_POS           16 </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_p_i___t_r_n_m_t___s_i_z_e.html#ga8fd11f8bc0d94fdcbba9755a7df9c1c6">  194</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_TRNMT_SIZE_RX_NUM_CHAR               ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_SPI_TRNMT_SIZE_RX_NUM_CHAR_POS)) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga7be4bbbc031615f7c66198a1c21aef2c">  204</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STATIC_CONFIG_PHASE_POS              0 </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga65f3f2697b3ed85febb690873c06225f">  205</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STATIC_CONFIG_PHASE                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_STATIC_CONFIG_PHASE_POS)) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga880e34ed8fdf8db227835192ec1ad195">  207</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STATIC_CONFIG_CLKPOL_POS             1 </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#gae8509a6f4bb62f8b789b02413b11c499">  208</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STATIC_CONFIG_CLKPOL                 ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_STATIC_CONFIG_CLKPOL_POS)) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#gadcb4dec9c1b5afbdf038cff5871d0426">  210</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STATIC_CONFIG_NUMBITS_POS            8 </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#gad323709f5d968c6c97882fa298e8c5be">  211</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STATIC_CONFIG_NUMBITS                ((uint32_t)(0xFUL &lt;&lt; MXC_F_SPI_STATIC_CONFIG_NUMBITS_POS)) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga27a95446e837e522892fc4fdf2eba3c6">  212</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_STATIC_CONFIG_NUMBITS_0              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#gaf0bd74d77e473dd3d83bc6c3016226ad">  213</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_STATIC_CONFIG_NUMBITS_0              (MXC_V_SPI_STATIC_CONFIG_NUMBITS_0 &lt;&lt; MXC_F_SPI_STATIC_CONFIG_NUMBITS_POS) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga642859f7d4923e43133da489b27b2895">  215</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STATIC_CONFIG_DATAWIDTH_POS          12 </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#gafd51738cbde452494fdf4a42a323283f">  216</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STATIC_CONFIG_DATAWIDTH              ((uint32_t)(0x3UL &lt;&lt; MXC_F_SPI_STATIC_CONFIG_DATAWIDTH_POS)) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga787c7162868da20bbd40a36a4cae073b">  217</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_STATIC_CONFIG_DATAWIDTH_MONO         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga3c82ce89188420d2aba8cee34ada7619">  218</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_STATIC_CONFIG_DATAWIDTH_MONO         (MXC_V_SPI_STATIC_CONFIG_DATAWIDTH_MONO &lt;&lt; MXC_F_SPI_STATIC_CONFIG_DATAWIDTH_POS) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#gab5d986b0da84122456631716167de5c9">  219</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_STATIC_CONFIG_DATAWIDTH_DUAL         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#gae7a059ec1b19bba4c7640ddaf2c7dcec">  220</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_STATIC_CONFIG_DATAWIDTH_DUAL         (MXC_V_SPI_STATIC_CONFIG_DATAWIDTH_DUAL &lt;&lt; MXC_F_SPI_STATIC_CONFIG_DATAWIDTH_POS) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga2f336734707f781b023f8fecb8e4c777">  221</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_STATIC_CONFIG_DATAWIDTH_QUAD         ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#gab87bc6c0ab54d53210994bbf510eebcf">  222</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_STATIC_CONFIG_DATAWIDTH_QUAD         (MXC_V_SPI_STATIC_CONFIG_DATAWIDTH_QUAD &lt;&lt; MXC_F_SPI_STATIC_CONFIG_DATAWIDTH_POS) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga5cb9b86099c7fa388df095e2778e18b7">  224</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STATIC_CONFIG_3WIRE_POS              15 </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#gaa0edc33986d1611d9901b9aa79f7b07d">  225</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STATIC_CONFIG_3WIRE                  ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_STATIC_CONFIG_3WIRE_POS)) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#gaf9653d1fe819eb182ef9feac9142c690">  227</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STATIC_CONFIG_SSPOL_POS              16 </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga27edab410aa41a5904259bde8d6a74fa">  228</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STATIC_CONFIG_SSPOL                  ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_STATIC_CONFIG_SSPOL_POS)) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga3cacba0b06e6b71f57f4e27347b02c29">  229</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_STATIC_CONFIG_SSPOL_SS0_HIGH         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga53d79faf6b20d7d366343678a9008010">  230</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_STATIC_CONFIG_SSPOL_SS0_HIGH         (MXC_V_SPI_STATIC_CONFIG_SSPOL_SS0_HIGH &lt;&lt; MXC_F_SPI_STATIC_CONFIG_SSPOL_POS) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga1a92ab65e864ac6ac22b41d5b2857acf">  231</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_STATIC_CONFIG_SSPOL_SS1_HIGH         ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#gaa1ffda0ce96a48e245edd5b60e848c3e">  232</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_STATIC_CONFIG_SSPOL_SS1_HIGH         (MXC_V_SPI_STATIC_CONFIG_SSPOL_SS1_HIGH &lt;&lt; MXC_F_SPI_STATIC_CONFIG_SSPOL_POS) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#ga8df322c6e5c440881534b5bc4dc57364">  233</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_STATIC_CONFIG_SSPOL_SS2_HIGH         ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t_i_c___c_o_n_f_i_g.html#gad783b6a095ea63e27d4df611967b8042">  234</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_STATIC_CONFIG_SSPOL_SS2_HIGH         (MXC_V_SPI_STATIC_CONFIG_SSPOL_SS2_HIGH &lt;&lt; MXC_F_SPI_STATIC_CONFIG_SSPOL_POS) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#gabfe7fdf93eeba0209a278be8e4492fe9">  244</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_PRE_POS                      0 </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga2131bd057dcd47d896bf6382c64a15e1">  245</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_PRE                          ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_SS_TIME_PRE_POS)) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga318d0ed71d577238d4e70d9e4e2ee013">  246</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_SS_TIME_PRE_256                      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga32178e710b2b80e02e28fe210c456a99">  247</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_SS_TIME_PRE_256                      (MXC_V_SPI_SS_TIME_PRE_256 &lt;&lt; MXC_F_SPI_SS_TIME_PRE_POS) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#gad47136f6e82b03d1f851ca6adac509ce">  249</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_POST_POS                     8 </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga686a59caeeca7a4625fb961761c8155c">  250</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_POST                         ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_SS_TIME_POST_POS)) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga4a0831253f2a8b78602f326d2a1a2762">  251</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_SS_TIME_POST_256                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga5ce56da4958db8c516cfe534d3a904e4">  252</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_SS_TIME_POST_256                     (MXC_V_SPI_SS_TIME_POST_256 &lt;&lt; MXC_F_SPI_SS_TIME_POST_POS) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga6448f6907f469e1e38590a1d0e9ead49">  254</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_INACT_POS                    16 </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#gafa54df88691df20e56ae4c2122264fd8">  255</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_INACT                        ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_SS_TIME_INACT_POS)) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga5bf1f74a5b4ce7a0b1397e8eba176323">  256</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_SS_TIME_INACT_256                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#gad0785da5b87c99159004b0773faf8a21">  257</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_SS_TIME_INACT_256                    (MXC_V_SPI_SS_TIME_INACT_256 &lt;&lt; MXC_F_SPI_SS_TIME_INACT_POS) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_o_n_f_i_g.html#ga8aa0bf1641d1d954c0e7280919f73794">  267</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CONFIG_LOW_POS                   0 </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_o_n_f_i_g.html#ga17b14005b33cf1b83590260d1aafa183">  268</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CONFIG_LOW                       ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_CLK_CONFIG_LOW_POS)) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_o_n_f_i_g.html#ga2ff9332a427653222f6046f31a7b1850">  269</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CONFIG_LOW_DIS                   ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_o_n_f_i_g.html#ga2dfe2a9e5810b586da136e9c4d12a0e8">  270</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CONFIG_LOW_DIS                   (MXC_V_SPI_CLK_CONFIG_LOW_DIS &lt;&lt; MXC_F_SPI_CLK_CONFIG_LOW_POS) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_o_n_f_i_g.html#ga8fbf400ea0ee9f1de8d39735fc7ff01c">  272</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CONFIG_HIGH_POS                  8 </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_o_n_f_i_g.html#ga597a7e50a0c7f9b8257d9c7f913f5523">  273</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CONFIG_HIGH                      ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_CLK_CONFIG_HIGH_POS)) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_o_n_f_i_g.html#ga52ed6cd64c5993bb45d83c74f60213e6">  274</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CONFIG_HIGH_DIS                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_o_n_f_i_g.html#gaac1f1750cb2f7cdea78bcf5e38cc635a">  275</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CONFIG_HIGH_DIS                  (MXC_V_SPI_CLK_CONFIG_HIGH_DIS &lt;&lt; MXC_F_SPI_CLK_CONFIG_HIGH_POS) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_o_n_f_i_g.html#gaf1e9472f939a7e992bd1799c9697b32b">  277</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CONFIG_SCALE_POS                 16 </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_o_n_f_i_g.html#gadd665dd72a575713920a87d823546062">  278</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CONFIG_SCALE                     ((uint32_t)(0xFUL &lt;&lt; MXC_F_SPI_CLK_CONFIG_SCALE_POS)) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga59a81f1b3c3e3261c15522fb16c6a979">  288</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_LEVEL_POS                0 </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga21b589a9e125769346fe2e5e9a658f6c">  289</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_LEVEL                    ((uint32_t)(0x1FUL &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_LEVEL_POS)) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga6cae04f6c62b6a2573948eac26f0168f">  291</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_EN_POS                   6 </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gaf2bb6fed8b27b16e6fdfd5268925c0a0">  292</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_EN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_EN_POS)) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga2f5dc1d8fde8455c4443042be98836be">  294</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_CLEAR_POS                7 </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga97480050dbe16697196f2aff558ae8b3">  295</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_CLEAR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_CLEAR_POS)) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga91b0f26d58b78c105fab98a6251ce870">  297</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_CNT_POS                  8 </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga2eeaf188fa3cd3e810837265d3161255">  298</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_CNT                      ((uint32_t)(0x3FUL &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_CNT_POS)) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga94f7773e564146aada79ee7b3a96de77">  300</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_DMA_EN_POS                    15 </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gad0cf27c75d618042901b92d9bfa0dd31">  301</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_DMA_EN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_TX_DMA_EN_POS)) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga80781f0ca435ff0455ad507bc889ab2b">  303</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_LEVEL_POS                16 </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga11f398c1721379d1dc7b9e9649a4b5e1">  304</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_LEVEL                    ((uint32_t)(0x1FUL &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_LEVEL_POS)) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga8aef8be7ab432554d3ac02865549753d">  306</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_EN_POS                   22 </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gaba21515d0b431624845fef1b92fecdc7">  307</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_EN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_EN_POS)) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga5b315c8670f0b9a3f8d3772ef115410f">  309</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_CLEAR_POS                23 </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gae77ba9fec4a259dc04dc83a536324884">  310</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_CLEAR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_CLEAR_POS)) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gab25d38e74df1fa44bd14371c049449ce">  312</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_CNT_POS                  24 </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga9772cb47b1c546bf774174ee1c596acd">  313</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_CNT                      ((uint32_t)(0x3FUL &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_CNT_POS)) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga5ca08aa9708bc238e0ccca8ec28a933a">  315</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_DMA_EN_POS                    31 </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga340d971626a7adf866dd18aab46db62f">  316</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_DMA_EN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_RX_DMA_EN_POS)) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga52701006d2fe9573b0d300d6e85c506f">  327</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TXTHRLD_POS                   0 </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaafab009300e614a5fd5ad4c0a04ca8a2">  328</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TXTHRLD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_TXTHRLD_POS)) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga0f2ef721d227803136c939a1f1f92c41">  330</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TXEMPTY_POS                   1 </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga0878a35933d615e7048e47022ca3d078">  331</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TXEMPTY                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_TXEMPTY_POS)) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaf91e1db8f31574c712a8eb77117e6dda">  333</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RXTHRLD_POS                   2 </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gad2c1cf564c6a23e8b5b1d1dff019ab05">  334</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RXTHRLD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_RXTHRLD_POS)) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gabca49094acb8cf9a0fa9f2985c4eae7f">  336</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RXFULL_POS                    3 </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga70aa21ad20d67dc2e0cf769fcf9ed59f">  337</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RXFULL                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_RXFULL_POS)) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga55ed8879ffc01bf4057e2836784f611f">  339</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_SSA_POS                       4 </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga767da7f6eb38661a377be7c7af2eba9d">  340</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_SSA                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_SSA_POS)) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaca5d967d724ea2bf36d5c589a68b76e4">  342</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_SSD_POS                       5 </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gab2abd0e5ac57e84f0e470b27d3dc9882">  343</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_SSD                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_SSD_POS)) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga0abdc68076f03cecb75073a8da3a5398">  345</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_FAULT_POS                     8 </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gab517e9e809218a37094cd0bfa62594a0">  346</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_FAULT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_FAULT_POS)) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga6cb9061bc97de16f84202e2efa4f9596">  348</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_ABORT_POS                     9 </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga5e9fd45544d266fc6c25ae9d947c5e78">  349</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_ABORT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_ABORT_POS)) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga2f569c1512e60f88627d5620f1f9225f">  351</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_MSTRDONE_POS                  11 </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga23ab227a276519915433364f7ff37769">  352</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_MSTRDONE                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_MSTRDONE_POS)) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga3951b819832061c39e6398d6f6182a35">  354</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TXOVR_POS                     12 </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gae1c90be4b01beddfec8a9f9a11bff58d">  355</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TXOVR                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_TXOVR_POS)) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gabf7e86ef9b426fb7b1354ebd15f2a23f">  357</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TXUNDR_POS                    13 </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gac71ba095afc5d90a74f2eab536d0297e">  358</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TXUNDR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_TXUNDR_POS)) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaea41d925acd9ab4e1246e5d88fdf5ba0">  360</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RXOVR_POS                     14 </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gae320ebe26fc563158bc15c2748c5bfae">  361</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RXOVR                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_RXOVR_POS)) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga4c7ddbc3a43c0530cc5e1296e6ceb00b">  363</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RXUNDR_POS                    15 </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga12081b97c3763f02ce6aed43d6ab0be2">  364</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RXUNDR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_RXUNDR_POS)) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaa78d66707a3ffa423b1e0df3847f5d58">  374</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TXTHRLD_POS                   0 </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gadf8f8d579cf25942b50683804b0d4489">  375</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TXTHRLD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_TXTHRLD_POS)) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga7ceb2d8b3193e49762e81d0b18c03a4e">  377</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TXEMPTY_POS                   1 </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga99ab14934f7d60ed7c3937e2beb67aff">  378</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TXEMPTY                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_TXEMPTY_POS)) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga615d9433d3c8da16f32ea151aa9709b7">  380</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RXTHRLD_POS                   2 </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gac75040c7247497e487142acd5b7d3c28">  381</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RXTHRLD                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_RXTHRLD_POS)) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga46e3fada92d40af0fa3d75bc74e9a42b">  383</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RXFULL_POS                    3 </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaf6b2eed86e61bd50039a571aaad5864c">  384</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RXFULL                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_RXFULL_POS)) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga1f103fda5900bc808169612befece718">  386</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_SSA_POS                       4 </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga0fdafb8cc6209c67f781938205199ee1">  387</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_SSA                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_SSA_POS)) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga7cc59a2e882217ee72f6103430a11a82">  389</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_SSD_POS                       5 </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gae4f2800c8936de7512e0a283a9854088">  390</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_SSD                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_SSD_POS)) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga19e49e2932960597104553610380d164">  392</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_FAULT_POS                     8 </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaba4058880723ae87a2f15c06672c9713">  393</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_FAULT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_FAULT_POS)) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga293f46e9431a11c499f7587e0969065d">  395</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_ABORT_POS                     9 </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga18f262c3f79799ad1c5f90666512cf43">  396</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_ABORT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_ABORT_POS)) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga79bfc4bc5de61358d76fc0f69b27a98a">  398</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_MSTRDONE_POS                  11 </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga6204f9a91e2fbd4c67afdc69c4e29611">  399</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_MSTRDONE                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_MSTRDONE_POS)) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga61bc3d4075ad5ab421a1af1a72d8428b">  401</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TXOVR_POS                     12 </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gab86a22fa65b71069500c2dc4a3d1f514">  402</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TXOVR                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_TXOVR_POS)) </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaadcc170276c45bc6f7473741915140e3">  404</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TXUNDR_POS                    13 </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga60ed84ddd4bb342a0bcc7be2fc822e37">  405</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TXUNDR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_TXUNDR_POS)) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gadad8fc7057c515c7bf384330632929cd">  407</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RXOVR_POS                     14 </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga781f2e2ae1d7f169543ab360266dfef5">  408</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RXOVR                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_RXOVR_POS)) </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaff785fd0f245e2719b69418376337391">  410</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RXUNDR_POS                    15 </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga275913783749d376ceb45f6c93e54d37">  411</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RXUNDR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_RXUNDR_POS)) </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga84d9a0d92b323a68ed5cf6c9864eb734">  421</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_TXTHRLD_POS                  0 </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#gab6448586297250edaac6dab1544f5396">  422</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_TXTHRLD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_FL_TXTHRLD_POS)) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#gabb008b1ff021b1d575a0381893f67b61">  424</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_TXEMPTY_POS                  1 </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#gafd52562407ad4fe724596865dbb9209b">  425</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_TXEMPTY                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_FL_TXEMPTY_POS)) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga934f0f2a5df22b443e1ed8fd4242fefb">  427</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_RXTHRLD_POS                  2 </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga1b5837a880781934a7ecca4f87e488e6">  428</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_RXTHRLD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_FL_RXTHRLD_POS)) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga73a914b97f2b91b31c343c87b93bc6f5">  430</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_RXFULL_POS                   3 </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#gae179ba54659b96c614a22d486fa431b6">  431</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_RXFULL                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_FL_RXFULL_POS)) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga14ce65285a6df58370eb92c8a26a2f68">  441</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_TXTHRLD_POS                  0 </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga60517dc8cee30fb77b144373dd3ddbfc">  442</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_TXTHRLD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_EN_TXTHRLD_POS)) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#gadf79ad30871e0118b84d3bb950ffdfba">  444</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_TXEMPTY_POS                  1 </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#gaafb7908fa03586fb8ea5fc6e2239f4da">  445</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_TXEMPTY                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_EN_TXEMPTY_POS)) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga7de8eef9d767b3758f407405484ce5fb">  447</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_RXTHRLD_POS                  2 </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#gab37c1d39a79f45c0c1e28f087740859f">  448</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_RXTHRLD                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_EN_RXTHRLD_POS)) </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga99de825f288e7408ec8f069cbe12cad8">  450</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_RXFULL_POS                   3 </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga11032aa10ed7117fee60284369a9698c">  451</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_RXFULL                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_EN_RXFULL_POS)) </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t.html#gaaeab1eab3c309f7662452a57db4f19eb">  461</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STAT_BUSY_POS                        0 </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t.html#ga3db3abbf9ff337378e5efa30301efb3e">  462</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STAT_BUSY                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_STAT_BUSY_POS)) </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;}</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32520_INCLUDE_SPI_REGS_H_</span></div><div class="ttc" id="group__spi__registers_html_a165ffa7e0db53fbc622c375b63a436d7"><div class="ttname"><a href="group__spi__registers.html#a165ffa7e0db53fbc622c375b63a436d7">mxc_spi_regs_t::stat</a></div><div class="ttdeci">__I uint32_t stat</div><div class="ttdef"><b>Definition:</b> spi_regs.h:93</div></div>
<div class="ttc" id="group__spi__registers_html_a3e6d001d1e0e8d1e47c89262c1acc0f2"><div class="ttname"><a href="group__spi__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">mxc_spi_regs_t::int_en</a></div><div class="ttdeci">__IO uint32_t int_en</div><div class="ttdef"><b>Definition:</b> spi_regs.h:90</div></div>
<div class="ttc" id="group__spi__registers_html_structmxc__spi__regs__t"><div class="ttname"><a href="group__spi__registers.html#structmxc__spi__regs__t">mxc_spi_regs_t</a></div><div class="ttdef"><b>Definition:</b> spi_regs.h:76</div></div>
<div class="ttc" id="group__spi__registers_html_a86e747d72e3f115caa508519dc0a79ea"><div class="ttname"><a href="group__spi__registers.html#a86e747d72e3f115caa508519dc0a79ea">mxc_spi_regs_t::ss_time</a></div><div class="ttdeci">__IO uint32_t ss_time</div><div class="ttdef"><b>Definition:</b> spi_regs.h:85</div></div>
<div class="ttc" id="group__spi__registers_html_a082142366c4b8762be50630a277cafd1"><div class="ttname"><a href="group__spi__registers.html#a082142366c4b8762be50630a277cafd1">mxc_spi_regs_t::int_fl</a></div><div class="ttdeci">__IO uint32_t int_fl</div><div class="ttdef"><b>Definition:</b> spi_regs.h:89</div></div>
<div class="ttc" id="group__spi__registers_html_aab1cd293f21e42b2e6b96937ad70f02a"><div class="ttname"><a href="group__spi__registers.html#aab1cd293f21e42b2e6b96937ad70f02a">mxc_spi_regs_t::dma</a></div><div class="ttdeci">__IO uint32_t dma</div><div class="ttdef"><b>Definition:</b> spi_regs.h:88</div></div>
<div class="ttc" id="group__spi__registers_html_a05f22352cb00f20a1559692f1827211e"><div class="ttname"><a href="group__spi__registers.html#a05f22352cb00f20a1559692f1827211e">mxc_spi_regs_t::static_config</a></div><div class="ttdeci">__IO uint32_t static_config</div><div class="ttdef"><b>Definition:</b> spi_regs.h:84</div></div>
<div class="ttc" id="group__spi__registers_html_ad09a8b5ebe8bdeddf426083b43f60ab6"><div class="ttname"><a href="group__spi__registers.html#ad09a8b5ebe8bdeddf426083b43f60ab6">mxc_spi_regs_t::mstr_cntl</a></div><div class="ttdeci">__IO uint32_t mstr_cntl</div><div class="ttdef"><b>Definition:</b> spi_regs.h:82</div></div>
<div class="ttc" id="group__spi__registers_html_a2daee9060df10c8ab4143e9d17ae4a7d"><div class="ttname"><a href="group__spi__registers.html#a2daee9060df10c8ab4143e9d17ae4a7d">mxc_spi_regs_t::data32</a></div><div class="ttdeci">__IO uint32_t data32</div><div class="ttdef"><b>Definition:</b> spi_regs.h:78</div></div>
<div class="ttc" id="group__spi__registers_html_a931ca0cbf1f8f5128d747d86fff9b11d"><div class="ttname"><a href="group__spi__registers.html#a931ca0cbf1f8f5128d747d86fff9b11d">mxc_spi_regs_t::trnmt_size</a></div><div class="ttdeci">__IO uint32_t trnmt_size</div><div class="ttdef"><b>Definition:</b> spi_regs.h:83</div></div>
<div class="ttc" id="group__spi__registers_html_a6a9e511e2bdcb191bc05a5fea3434753"><div class="ttname"><a href="group__spi__registers.html#a6a9e511e2bdcb191bc05a5fea3434753">mxc_spi_regs_t::clk_config</a></div><div class="ttdeci">__IO uint32_t clk_config</div><div class="ttdef"><b>Definition:</b> spi_regs.h:86</div></div>
<div class="ttc" id="group__spi__registers_html_a39d55c109f2708c78b74ca86d9666cfe"><div class="ttname"><a href="group__spi__registers.html#a39d55c109f2708c78b74ca86d9666cfe">mxc_spi_regs_t::wake_fl</a></div><div class="ttdeci">__IO uint32_t wake_fl</div><div class="ttdef"><b>Definition:</b> spi_regs.h:91</div></div>
<div class="ttc" id="group__spi__registers_html_affedcd0310ea8b53fcecb4538a47b550"><div class="ttname"><a href="group__spi__registers.html#affedcd0310ea8b53fcecb4538a47b550">mxc_spi_regs_t::wake_en</a></div><div class="ttdeci">__IO uint32_t wake_en</div><div class="ttdef"><b>Definition:</b> spi_regs.h:92</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_36289053de817412f4827d5b9e323d6d.html">MAX32520</a></li><li class="navelem"><a class="el" href="dir_a4a036bf7cd2cfc1453551f78106c2c8.html">Include</a></li><li class="navelem"><a class="el" href="spi__regs_8h.html">spi_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 14:46:13 for MAX32520 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
