{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 22:25:04 2009 " "Info: Processing started: Wed Nov 11 22:25:04 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 16 -c E2PROM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 16 -c E2PROM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 46 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_25m " "Info: Detected ripple clock \"clk_25m\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 87 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_25m_2 " "Info: Detected ripple clock \"clk_25m_2\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 88 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_25m_4 " "Info: Detected ripple clock \"clk_25m_4\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 89 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m_4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_25m_8 " "Info: Detected ripple clock \"clk_25m_8\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 90 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m_8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_25m_16~reg0 " "Info: Detected ripple clock \"clk_25m_16~reg0\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 204 0 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25m_16~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clk_200k " "Info: Detected ripple clock \"clk_200k\" as buffer" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 72 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_200k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sys_clk register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[2\] register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[1\] 137.02 MHz 7.298 ns Internal " "Info: Clock \"sys_clk\" has Internal fmax of 137.02 MHz between source register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[2\]\" and destination register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[1\]\" (period= 7.298 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.041 ns + Longest register register " "Info: + Longest register to register delay is 7.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[2\] 1 REG LCFF_X17_Y10_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y10_N9; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.651 ns) 1.771 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~120 2 COMB LCCOMB_X19_Y10_N8 1 " "Info: 2: + IC(1.120 ns) + CELL(0.651 ns) = 1.771 ns; Loc. = LCCOMB_X19_Y10_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~120'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~120 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.589 ns) 2.725 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~123 3 COMB LCCOMB_X19_Y10_N10 2 " "Info: 3: + IC(0.365 ns) + CELL(0.589 ns) = 2.725 ns; Loc. = LCCOMB_X19_Y10_N10; Fanout = 2; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~123'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~120 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~123 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.303 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~126 4 COMB LCCOMB_X19_Y10_N12 16 " "Info: 4: + IC(0.372 ns) + CELL(0.206 ns) = 3.303 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 16; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|Equal1~126'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~123 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~126 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 3.886 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~50 5 COMB LCCOMB_X19_Y10_N0 11 " "Info: 5: + IC(0.377 ns) + CELL(0.206 ns) = 3.886 ns; Loc. = LCCOMB_X19_Y10_N0; Fanout = 11; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~50'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~126 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~50 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.202 ns) 4.837 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~126 6 COMB LCCOMB_X19_Y11_N2 3 " "Info: 6: + IC(0.749 ns) + CELL(0.202 ns) = 4.837 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 3; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|offset_count~126'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.951 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~50 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~126 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.744 ns) + CELL(0.460 ns) 7.041 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[1\] 7 REG LCFF_X19_Y11_N13 23 " "Info: 7: + IC(1.744 ns) + CELL(0.460 ns) = 7.041 ns; Loc. = LCFF_X19_Y11_N13; Fanout = 23; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~126 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.314 ns ( 32.86 % ) " "Info: Total cell delay = 2.314 ns ( 32.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.727 ns ( 67.14 % ) " "Info: Total interconnect delay = 4.727 ns ( 67.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.041 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~120 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~123 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~126 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~50 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~126 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.041 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~120 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~123 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~126 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~50 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~126 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1] {} } { 0.000ns 1.120ns 0.365ns 0.372ns 0.377ns 0.749ns 1.744ns } { 0.000ns 0.651ns 0.589ns 0.206ns 0.206ns 0.202ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 11.925 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 11.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.970 ns) 3.357 ns clk_25m 2 REG LCFF_X3_Y5_N31 2 " "Info: 2: + IC(1.287 ns) + CELL(0.970 ns) = 3.357 ns; Loc. = LCFF_X3_Y5_N31; Fanout = 2; REG Node = 'clk_25m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { sys_clk clk_25m } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.970 ns) 4.930 ns clk_25m_2 3 REG LCFF_X2_Y5_N1 2 " "Info: 3: + IC(0.603 ns) + CELL(0.970 ns) = 4.930 ns; Loc. = LCFF_X2_Y5_N1; Fanout = 2; REG Node = 'clk_25m_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_25m clk_25m_2 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 6.287 ns clk_25m_4 4 REG LCFF_X2_Y5_N15 2 " "Info: 4: + IC(0.387 ns) + CELL(0.970 ns) = 6.287 ns; Loc. = LCFF_X2_Y5_N15; Fanout = 2; REG Node = 'clk_25m_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_2 clk_25m_4 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.970 ns) 7.858 ns clk_25m_8 5 REG LCFF_X1_Y5_N3 2 " "Info: 5: + IC(0.601 ns) + CELL(0.970 ns) = 7.858 ns; Loc. = LCFF_X1_Y5_N3; Fanout = 2; REG Node = 'clk_25m_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_25m_4 clk_25m_8 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 9.215 ns clk_25m_16~reg0 6 REG LCFF_X1_Y5_N13 4 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 9.215 ns; Loc. = LCFF_X1_Y5_N13; Fanout = 4; REG Node = 'clk_25m_16~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_8 clk_25m_16~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 204 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.000 ns) 10.408 ns clk_25m_16~reg0clkctrl 7 COMB CLKCTRL_G1 1042 " "Info: 7: + IC(1.193 ns) + CELL(0.000 ns) = 10.408 ns; Loc. = CLKCTRL_G1; Fanout = 1042; COMB Node = 'clk_25m_16~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { clk_25m_16~reg0 clk_25m_16~reg0clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.666 ns) 11.925 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[1\] 8 REG LCFF_X19_Y11_N13 23 " "Info: 8: + IC(0.851 ns) + CELL(0.666 ns) = 11.925 ns; Loc. = LCFF_X19_Y11_N13; Fanout = 23; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|next_address\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.616 ns ( 55.48 % ) " "Info: Total cell delay = 6.616 ns ( 55.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.309 ns ( 44.52 % ) " "Info: Total interconnect delay = 5.309 ns ( 44.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.925 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.925 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1] {} } { 0.000ns 0.000ns 1.287ns 0.603ns 0.387ns 0.601ns 0.387ns 1.193ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 11.918 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 11.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.970 ns) 3.357 ns clk_25m 2 REG LCFF_X3_Y5_N31 2 " "Info: 2: + IC(1.287 ns) + CELL(0.970 ns) = 3.357 ns; Loc. = LCFF_X3_Y5_N31; Fanout = 2; REG Node = 'clk_25m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { sys_clk clk_25m } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.970 ns) 4.930 ns clk_25m_2 3 REG LCFF_X2_Y5_N1 2 " "Info: 3: + IC(0.603 ns) + CELL(0.970 ns) = 4.930 ns; Loc. = LCFF_X2_Y5_N1; Fanout = 2; REG Node = 'clk_25m_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_25m clk_25m_2 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 6.287 ns clk_25m_4 4 REG LCFF_X2_Y5_N15 2 " "Info: 4: + IC(0.387 ns) + CELL(0.970 ns) = 6.287 ns; Loc. = LCFF_X2_Y5_N15; Fanout = 2; REG Node = 'clk_25m_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_2 clk_25m_4 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.970 ns) 7.858 ns clk_25m_8 5 REG LCFF_X1_Y5_N3 2 " "Info: 5: + IC(0.601 ns) + CELL(0.970 ns) = 7.858 ns; Loc. = LCFF_X1_Y5_N3; Fanout = 2; REG Node = 'clk_25m_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_25m_4 clk_25m_8 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 9.215 ns clk_25m_16~reg0 6 REG LCFF_X1_Y5_N13 4 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 9.215 ns; Loc. = LCFF_X1_Y5_N13; Fanout = 4; REG Node = 'clk_25m_16~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_8 clk_25m_16~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 204 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.000 ns) 10.408 ns clk_25m_16~reg0clkctrl 7 COMB CLKCTRL_G1 1042 " "Info: 7: + IC(1.193 ns) + CELL(0.000 ns) = 10.408 ns; Loc. = CLKCTRL_G1; Fanout = 1042; COMB Node = 'clk_25m_16~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { clk_25m_16~reg0 clk_25m_16~reg0clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 11.918 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[2\] 8 REG LCFF_X17_Y10_N9 4 " "Info: 8: + IC(0.844 ns) + CELL(0.666 ns) = 11.918 ns; Loc. = LCFF_X17_Y10_N9; Fanout = 4; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|counter\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.616 ns ( 55.51 % ) " "Info: Total cell delay = 6.616 ns ( 55.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.302 ns ( 44.49 % ) " "Info: Total interconnect delay = 5.302 ns ( 44.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.918 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.918 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] {} } { 0.000ns 0.000ns 1.287ns 0.603ns 0.387ns 0.601ns 0.387ns 1.193ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.925 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.925 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1] {} } { 0.000ns 0.000ns 1.287ns 0.603ns 0.387ns 0.601ns 0.387ns 1.193ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.918 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.918 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] {} } { 0.000ns 0.000ns 1.287ns 0.603ns 0.387ns 0.601ns 0.387ns 1.193ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 109 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.041 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~120 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~123 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~126 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~50 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~126 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.041 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~120 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~123 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~126 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~50 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~126 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1] {} } { 0.000ns 1.120ns 0.365ns 0.372ns 0.377ns 0.749ns 1.744ns } { 0.000ns 0.651ns 0.589ns 0.206ns 0.206ns 0.202ns 0.460ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.925 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.925 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|next_address[1] {} } { 0.000ns 0.000ns 1.287ns 0.603ns 0.387ns 0.601ns 0.387ns 1.193ns 0.851ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.918 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.918 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2] {} } { 0.000ns 0.000ns 1.287ns 0.603ns 0.387ns 0.601ns 0.387ns 1.193ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|jtag_debug_mode register sld_hub:sld_hub_inst\|hub_tdo_reg 96.88 MHz 10.322 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 96.88 MHz between source register \"sld_hub:sld_hub_inst\|jtag_debug_mode\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 10.322 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.896 ns + Longest register register " "Info: + Longest register to register delay is 4.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|jtag_debug_mode 1 REG LCFF_X20_Y12_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.624 ns) 1.071 ns sld_hub:sld_hub_inst\|node_ena~10 2 COMB LCCOMB_X20_Y12_N30 6 " "Info: 2: + IC(0.447 ns) + CELL(0.624 ns) = 1.071 ns; Loc. = LCCOMB_X20_Y12_N30; Fanout = 6; COMB Node = 'sld_hub:sld_hub_inst\|node_ena~10'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.206 ns) 1.913 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31 3 COMB LCCOMB_X19_Y12_N18 4 " "Info: 3: + IC(0.636 ns) + CELL(0.206 ns) = 1.913 ns; Loc. = LCCOMB_X19_Y12_N18; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~31'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 803 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 2.504 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55 4 COMB LCCOMB_X19_Y12_N2 18 " "Info: 4: + IC(0.385 ns) + CELL(0.206 ns) = 2.504 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|status_shift_enable~55'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 3.085 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425 5 COMB LCCOMB_X19_Y12_N0 1 " "Info: 5: + IC(0.375 ns) + CELL(0.206 ns) = 3.085 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~425'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 3.653 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428 6 COMB LCCOMB_X19_Y12_N28 1 " "Info: 6: + IC(0.362 ns) + CELL(0.206 ns) = 3.653 ns; Loc. = LCCOMB_X19_Y12_N28; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~428'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 512 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.206 ns) 4.210 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 7 COMB LCCOMB_X19_Y12_N22 1 " "Info: 7: + IC(0.351 ns) + CELL(0.206 ns) = 4.210 ns; Loc. = LCCOMB_X19_Y12_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 4.788 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 8 COMB LCCOMB_X19_Y12_N8 1 " "Info: 8: + IC(0.372 ns) + CELL(0.206 ns) = 4.788 ns; Loc. = LCCOMB_X19_Y12_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.896 ns sld_hub:sld_hub_inst\|hub_tdo_reg 9 REG LCFF_X19_Y12_N9 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 4.896 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.968 ns ( 40.20 % ) " "Info: Total cell delay = 1.968 ns ( 40.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.928 ns ( 59.80 % ) " "Info: Total interconnect delay = 2.928 ns ( 59.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.896 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.896 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.447ns 0.636ns 0.385ns 0.375ns 0.362ns 0.351ns 0.372ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 5.331 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 5.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 730 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G0; Fanout = 730; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.666 ns) 5.331 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X19_Y12_N9 2 " "Info: 3: + IC(0.854 ns) + CELL(0.666 ns) = 5.331 ns; Loc. = LCFF_X19_Y12_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.49 % ) " "Info: Total cell delay = 0.666 ns ( 12.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.665 ns ( 87.51 % ) " "Info: Total interconnect delay = 4.665 ns ( 87.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.331 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.854ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 5.332 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 5.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y7_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y7_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(0.000 ns) 3.811 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 730 " "Info: 2: + IC(3.811 ns) + CELL(0.000 ns) = 3.811 ns; Loc. = CLKCTRL_G0; Fanout = 730; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.811 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.666 ns) 5.332 ns sld_hub:sld_hub_inst\|jtag_debug_mode 3 REG LCFF_X20_Y12_N23 2 " "Info: 3: + IC(0.855 ns) + CELL(0.666 ns) = 5.332 ns; Loc. = LCFF_X20_Y12_N23; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|jtag_debug_mode'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 12.49 % ) " "Info: Total cell delay = 0.666 ns ( 12.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.666 ns ( 87.51 % ) " "Info: Total interconnect delay = 4.666 ns ( 87.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 3.811ns 0.855ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.331 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.854ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 3.811ns 0.855ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 394 -1 0 } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.896 ns" { sld_hub:sld_hub_inst|jtag_debug_mode sld_hub:sld_hub_inst|node_ena~10 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.896 ns" { sld_hub:sld_hub_inst|jtag_debug_mode {} sld_hub:sld_hub_inst|node_ena~10 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~31 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~55 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~425 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~428 {} sld_hub:sld_hub_inst|hub_tdo_reg~294 {} sld_hub:sld_hub_inst|hub_tdo_reg~295 {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 0.447ns 0.636ns 0.385ns 0.375ns 0.362ns 0.351ns 0.372ns 0.000ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.331 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|hub_tdo_reg {} } { 0.000ns 3.811ns 0.854ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.332 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.332 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:sld_hub_inst|jtag_debug_mode {} } { 0.000ns 3.811ns 0.855ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sys_clk 146 " "Warning: Circuit may not operate. Detected 146 non-operational path(s) clocked by clock \"sys_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "counter_div\[5\] sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[26\] sys_clk 7.722 ns " "Info: Found hold time violation between source  pin or register \"counter_div\[5\]\" and destination pin or register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[26\]\" for clock \"sys_clk\" (Hold time is 7.722 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.167 ns + Largest " "Info: + Largest clock skew is 9.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 11.899 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 11.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.970 ns) 3.357 ns clk_25m 2 REG LCFF_X3_Y5_N31 2 " "Info: 2: + IC(1.287 ns) + CELL(0.970 ns) = 3.357 ns; Loc. = LCFF_X3_Y5_N31; Fanout = 2; REG Node = 'clk_25m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { sys_clk clk_25m } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.970 ns) 4.930 ns clk_25m_2 3 REG LCFF_X2_Y5_N1 2 " "Info: 3: + IC(0.603 ns) + CELL(0.970 ns) = 4.930 ns; Loc. = LCFF_X2_Y5_N1; Fanout = 2; REG Node = 'clk_25m_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_25m clk_25m_2 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 6.287 ns clk_25m_4 4 REG LCFF_X2_Y5_N15 2 " "Info: 4: + IC(0.387 ns) + CELL(0.970 ns) = 6.287 ns; Loc. = LCFF_X2_Y5_N15; Fanout = 2; REG Node = 'clk_25m_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_2 clk_25m_4 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.970 ns) 7.858 ns clk_25m_8 5 REG LCFF_X1_Y5_N3 2 " "Info: 5: + IC(0.601 ns) + CELL(0.970 ns) = 7.858 ns; Loc. = LCFF_X1_Y5_N3; Fanout = 2; REG Node = 'clk_25m_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_25m_4 clk_25m_8 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 9.215 ns clk_25m_16~reg0 6 REG LCFF_X1_Y5_N13 4 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 9.215 ns; Loc. = LCFF_X1_Y5_N13; Fanout = 4; REG Node = 'clk_25m_16~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_8 clk_25m_16~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 204 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.000 ns) 10.408 ns clk_25m_16~reg0clkctrl 7 COMB CLKCTRL_G1 1042 " "Info: 7: + IC(1.193 ns) + CELL(0.000 ns) = 10.408 ns; Loc. = CLKCTRL_G1; Fanout = 1042; COMB Node = 'clk_25m_16~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { clk_25m_16~reg0 clk_25m_16~reg0clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.666 ns) 11.899 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[26\] 8 REG LCFF_X5_Y5_N23 1 " "Info: 8: + IC(0.825 ns) + CELL(0.666 ns) = 11.899 ns; Loc. = LCFF_X5_Y5_N23; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[26\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.491 ns" { clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.616 ns ( 55.60 % ) " "Info: Total cell delay = 6.616 ns ( 55.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.283 ns ( 44.40 % ) " "Info: Total interconnect delay = 5.283 ns ( 44.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.899 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.899 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26] {} } { 0.000ns 0.000ns 1.287ns 0.603ns 0.387ns 0.601ns 0.387ns 1.193ns 0.825ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.732 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to source register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 48 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 48; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.732 ns counter_div\[5\] 3 REG LCFF_X3_Y5_N15 10 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X3_Y5_N15; Fanout = 10; REG Node = 'counter_div\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.489 ns" { sys_clk~clkctrl counter_div[5] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.64 % ) " "Info: Total cell delay = 1.766 ns ( 64.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.966 ns ( 35.36 % ) " "Info: Total interconnect delay = 0.966 ns ( 35.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl counter_div[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} counter_div[5] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.899 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.899 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26] {} } { 0.000ns 0.000ns 1.287ns 0.603ns 0.387ns 0.601ns 0.387ns 1.193ns 0.825ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl counter_div[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} counter_div[5] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.447 ns - Shortest register register " "Info: - Shortest register to register delay is 1.447 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_div\[5\] 1 REG LCFF_X3_Y5_N15 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y5_N15; Fanout = 10; REG Node = 'counter_div\[5\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_div[5] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.206 ns) 1.339 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[26\]~feeder 2 COMB LCCOMB_X5_Y5_N22 1 " "Info: 2: + IC(1.133 ns) + CELL(0.206 ns) = 1.339 ns; Loc. = LCCOMB_X5_Y5_N22; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[26\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { counter_div[5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]~feeder } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.447 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[26\] 3 REG LCFF_X5_Y5_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.447 ns; Loc. = LCFF_X5_Y5_N23; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[26\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 21.70 % ) " "Info: Total cell delay = 0.314 ns ( 21.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 78.30 % ) " "Info: Total interconnect delay = 1.133 ns ( 78.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { counter_div[5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.447 ns" { counter_div[5] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26] {} } { 0.000ns 1.133ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.899 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.899 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26] {} } { 0.000ns 0.000ns 1.287ns 0.603ns 0.387ns 0.601ns 0.387ns 1.193ns 0.825ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { sys_clk sys_clk~clkctrl counter_div[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} counter_div[5] {} } { 0.000ns 0.000ns 0.143ns 0.823ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { counter_div[5] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "1.447 ns" { counter_div[5] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26] {} } { 0.000ns 1.133ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "ack_1~reg0 sda_port sys_clk 4.923 ns register " "Info: tsu for register \"ack_1~reg0\" (data pin = \"sda_port\", clock pin = \"sys_clk\") is 4.923 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.719 ns + Longest pin register " "Info: + Longest pin to register delay is 7.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda_port 1 PIN PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_60; Fanout = 1; PIN Node = 'sda_port'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda_port } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns sda_port~1 2 COMB IOC_X14_Y0_N0 7 " "Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOC_X14_Y0_N0; Fanout = 7; COMB Node = 'sda_port~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { sda_port sda_port~1 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.016 ns) + CELL(0.651 ns) 7.611 ns ack_1~126 3 COMB LCCOMB_X13_Y1_N8 1 " "Info: 3: + IC(6.016 ns) + CELL(0.651 ns) = 7.611 ns; Loc. = LCCOMB_X13_Y1_N8; Fanout = 1; COMB Node = 'ack_1~126'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.667 ns" { sda_port~1 ack_1~126 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.719 ns ack_1~reg0 4 REG LCFF_X13_Y1_N9 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.719 ns; Loc. = LCFF_X13_Y1_N9; Fanout = 3; REG Node = 'ack_1~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ack_1~126 ack_1~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 651 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 22.06 % ) " "Info: Total cell delay = 1.703 ns ( 22.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.016 ns ( 77.94 % ) " "Info: Total interconnect delay = 6.016 ns ( 77.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { sda_port sda_port~1 ack_1~126 ack_1~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { sda_port {} sda_port~1 {} ack_1~126 {} ack_1~reg0 {} } { 0.000ns 0.000ns 6.016ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 651 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.756 ns - Shortest register " "Info: - Shortest clock path from clock \"sys_clk\" to destination register is 2.756 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 48 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 48; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 2.756 ns ack_1~reg0 3 REG LCFF_X13_Y1_N9 3 " "Info: 3: + IC(0.847 ns) + CELL(0.666 ns) = 2.756 ns; Loc. = LCFF_X13_Y1_N9; Fanout = 3; REG Node = 'ack_1~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { sys_clk~clkctrl ack_1~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 651 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.08 % ) " "Info: Total cell delay = 1.766 ns ( 64.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 35.92 % ) " "Info: Total interconnect delay = 0.990 ns ( 35.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { sys_clk sys_clk~clkctrl ack_1~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ack_1~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.719 ns" { sda_port sda_port~1 ack_1~126 ack_1~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.719 ns" { sda_port {} sda_port~1 {} ack_1~126 {} ack_1~reg0 {} } { 0.000ns 0.000ns 6.016ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.756 ns" { sys_clk sys_clk~clkctrl ack_1~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.756 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} ack_1~reg0 {} } { 0.000ns 0.000ns 0.143ns 0.847ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk enable counter\[7\] 16.501 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"enable\" through register \"counter\[7\]\" is 16.501 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 6.038 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 6.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.970 ns) 3.364 ns clk_200k 2 REG LCFF_X4_Y5_N1 4 " "Info: 2: + IC(1.294 ns) + CELL(0.970 ns) = 3.364 ns; Loc. = LCFF_X4_Y5_N1; Fanout = 4; REG Node = 'clk_200k'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.264 ns" { sys_clk clk_200k } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.000 ns) 4.525 ns clk_200k~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(1.161 ns) + CELL(0.000 ns) = 4.525 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_200k~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { clk_200k clk_200k~clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.666 ns) 6.038 ns counter\[7\] 4 REG LCFF_X13_Y1_N23 14 " "Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 6.038 ns; Loc. = LCFF_X13_Y1_N23; Fanout = 14; REG Node = 'counter\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { clk_200k~clkctrl counter[7] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 45.31 % ) " "Info: Total cell delay = 2.736 ns ( 45.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.302 ns ( 54.69 % ) " "Info: Total interconnect delay = 3.302 ns ( 54.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.038 ns" { sys_clk clk_200k clk_200k~clkctrl counter[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.038 ns" { sys_clk {} sys_clk~combout {} clk_200k {} clk_200k~clkctrl {} counter[7] {} } { 0.000ns 0.000ns 1.294ns 1.161ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 305 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.159 ns + Longest register pin " "Info: + Longest register to pin delay is 10.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[7\] 1 REG LCFF_X13_Y1_N23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y1_N23; Fanout = 14; REG Node = 'counter\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[7] } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.202 ns) 1.393 ns WideOr22~857 2 COMB LCCOMB_X14_Y1_N24 1 " "Info: 2: + IC(1.191 ns) + CELL(0.202 ns) = 1.393 ns; Loc. = LCCOMB_X14_Y1_N24; Fanout = 1; COMB Node = 'WideOr22~857'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { counter[7] WideOr22~857 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 495 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.370 ns) 2.876 ns WideOr22~860 3 COMB LCCOMB_X10_Y1_N4 1 " "Info: 3: + IC(1.113 ns) + CELL(0.370 ns) = 2.876 ns; Loc. = LCCOMB_X10_Y1_N4; Fanout = 1; COMB Node = 'WideOr22~860'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { WideOr22~857 WideOr22~860 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 495 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.319 ns) 4.240 ns WideOr22~862 4 COMB LCCOMB_X12_Y1_N4 2 " "Info: 4: + IC(1.045 ns) + CELL(0.319 ns) = 4.240 ns; Loc. = LCCOMB_X12_Y1_N4; Fanout = 2; COMB Node = 'WideOr22~862'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { WideOr22~860 WideOr22~862 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 495 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.319 ns) 4.955 ns altera_auto_signaltap_0_enable_signaltap_lcell 5 COMB LCCOMB_X12_Y1_N24 4 " "Info: 5: + IC(0.396 ns) + CELL(0.319 ns) = 4.955 ns; Loc. = LCCOMB_X12_Y1_N24; Fanout = 4; COMB Node = 'altera_auto_signaltap_0_enable_signaltap_lcell'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { WideOr22~862 altera_auto_signaltap_0_enable_signaltap_lcell } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.968 ns) + CELL(3.236 ns) 10.159 ns enable 6 PIN PIN_65 0 " "Info: 6: + IC(1.968 ns) + CELL(3.236 ns) = 10.159 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'enable'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.204 ns" { altera_auto_signaltap_0_enable_signaltap_lcell enable } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.446 ns ( 43.76 % ) " "Info: Total cell delay = 4.446 ns ( 43.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.713 ns ( 56.24 % ) " "Info: Total interconnect delay = 5.713 ns ( 56.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.159 ns" { counter[7] WideOr22~857 WideOr22~860 WideOr22~862 altera_auto_signaltap_0_enable_signaltap_lcell enable } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.159 ns" { counter[7] {} WideOr22~857 {} WideOr22~860 {} WideOr22~862 {} altera_auto_signaltap_0_enable_signaltap_lcell {} enable {} } { 0.000ns 1.191ns 1.113ns 1.045ns 0.396ns 1.968ns } { 0.000ns 0.202ns 0.370ns 0.319ns 0.319ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.038 ns" { sys_clk clk_200k clk_200k~clkctrl counter[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.038 ns" { sys_clk {} sys_clk~combout {} clk_200k {} clk_200k~clkctrl {} counter[7] {} } { 0.000ns 0.000ns 1.294ns 1.161ns 0.847ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.159 ns" { counter[7] WideOr22~857 WideOr22~860 WideOr22~862 altera_auto_signaltap_0_enable_signaltap_lcell enable } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.159 ns" { counter[7] {} WideOr22~857 {} WideOr22~860 {} WideOr22~862 {} altera_auto_signaltap_0_enable_signaltap_lcell {} enable {} } { 0.000ns 1.191ns 1.113ns 1.045ns 0.396ns 1.968ns } { 0.000ns 0.202ns 0.370ns 0.319ns 0.319ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "enable_cnt altera_auto_signaltap_0_enable_cnt_ae 8.332 ns Longest " "Info: Longest tpd from source pin \"enable_cnt\" to destination pin \"altera_auto_signaltap_0_enable_cnt_ae\" is 8.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns enable_cnt 1 PIN PIN_63 35 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 35; PIN Node = 'enable_cnt'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable_cnt } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.612 ns) + CELL(0.206 ns) 7.762 ns altera_auto_signaltap_0_enable_cnt_signaltap_lcell 2 COMB LCCOMB_X24_Y8_N14 1 " "Info: 2: + IC(6.612 ns) + CELL(0.206 ns) = 7.762 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 1; COMB Node = 'altera_auto_signaltap_0_enable_cnt_signaltap_lcell'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { enable_cnt altera_auto_signaltap_0_enable_cnt_signaltap_lcell } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(0.000 ns) 8.332 ns altera_auto_signaltap_0_enable_cnt_ae 3 PIN LCCOMB_X25_Y8_N0 0 " "Info: 3: + IC(0.570 ns) + CELL(0.000 ns) = 8.332 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 0; PIN Node = 'altera_auto_signaltap_0_enable_cnt_ae'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { altera_auto_signaltap_0_enable_cnt_signaltap_lcell altera_auto_signaltap_0_enable_cnt_ae } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.150 ns ( 13.80 % ) " "Info: Total cell delay = 1.150 ns ( 13.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.182 ns ( 86.20 % ) " "Info: Total interconnect delay = 7.182 ns ( 86.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.332 ns" { enable_cnt altera_auto_signaltap_0_enable_cnt_signaltap_lcell altera_auto_signaltap_0_enable_cnt_ae } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.332 ns" { enable_cnt {} enable_cnt~combout {} altera_auto_signaltap_0_enable_cnt_signaltap_lcell {} altera_auto_signaltap_0_enable_cnt_ae {} } { 0.000ns 0.000ns 6.612ns 0.570ns } { 0.000ns 0.944ns 0.206ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[66\] sda_port sys_clk 4.937 ns register " "Info: th for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[66\]\" (data pin = \"sda_port\", clock pin = \"sys_clk\") is 4.937 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 11.904 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to destination register is 11.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.287 ns) + CELL(0.970 ns) 3.357 ns clk_25m 2 REG LCFF_X3_Y5_N31 2 " "Info: 2: + IC(1.287 ns) + CELL(0.970 ns) = 3.357 ns; Loc. = LCFF_X3_Y5_N31; Fanout = 2; REG Node = 'clk_25m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.257 ns" { sys_clk clk_25m } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.970 ns) 4.930 ns clk_25m_2 3 REG LCFF_X2_Y5_N1 2 " "Info: 3: + IC(0.603 ns) + CELL(0.970 ns) = 4.930 ns; Loc. = LCFF_X2_Y5_N1; Fanout = 2; REG Node = 'clk_25m_2'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_25m clk_25m_2 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 6.287 ns clk_25m_4 4 REG LCFF_X2_Y5_N15 2 " "Info: 4: + IC(0.387 ns) + CELL(0.970 ns) = 6.287 ns; Loc. = LCFF_X2_Y5_N15; Fanout = 2; REG Node = 'clk_25m_4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_2 clk_25m_4 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.970 ns) 7.858 ns clk_25m_8 5 REG LCFF_X1_Y5_N3 2 " "Info: 5: + IC(0.601 ns) + CELL(0.970 ns) = 7.858 ns; Loc. = LCFF_X1_Y5_N3; Fanout = 2; REG Node = 'clk_25m_8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_25m_4 clk_25m_8 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 9.215 ns clk_25m_16~reg0 6 REG LCFF_X1_Y5_N13 4 " "Info: 6: + IC(0.387 ns) + CELL(0.970 ns) = 9.215 ns; Loc. = LCFF_X1_Y5_N13; Fanout = 4; REG Node = 'clk_25m_16~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { clk_25m_8 clk_25m_16~reg0 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 204 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.000 ns) 10.408 ns clk_25m_16~reg0clkctrl 7 COMB CLKCTRL_G1 1042 " "Info: 7: + IC(1.193 ns) + CELL(0.000 ns) = 10.408 ns; Loc. = CLKCTRL_G1; Fanout = 1042; COMB Node = 'clk_25m_16~reg0clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.193 ns" { clk_25m_16~reg0 clk_25m_16~reg0clkctrl } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.666 ns) 11.904 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[66\] 8 REG LCFF_X14_Y3_N13 1 " "Info: 8: + IC(0.830 ns) + CELL(0.666 ns) = 11.904 ns; Loc. = LCFF_X14_Y3_N13; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[66\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.616 ns ( 55.58 % ) " "Info: Total cell delay = 6.616 ns ( 55.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.288 ns ( 44.42 % ) " "Info: Total interconnect delay = 5.288 ns ( 44.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.904 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.904 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66] {} } { 0.000ns 0.000ns 1.287ns 0.603ns 0.387ns 0.601ns 0.387ns 1.193ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.273 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda_port 1 PIN PIN_60 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_60; Fanout = 1; PIN Node = 'sda_port'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sda_port } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns sda_port~1 2 COMB IOC_X14_Y0_N0 7 " "Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOC_X14_Y0_N0; Fanout = 7; COMB Node = 'sda_port~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { sda_port sda_port~1 } "NODE_NAME" } } { "RTL/E2PROM.v" "" { Text "C:/Documents and Settings/Administrator/My Documents/My QQ Files/16_write/RTL/E2PROM.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.015 ns) + CELL(0.206 ns) 7.165 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[66\]~feeder 3 COMB LCCOMB_X14_Y3_N12 1 " "Info: 3: + IC(6.015 ns) + CELL(0.206 ns) = 7.165 ns; Loc. = LCCOMB_X14_Y3_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[66\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.221 ns" { sda_port~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66]~feeder } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.273 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[66\] 4 REG LCFF_X14_Y3_N13 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.273 ns; Loc. = LCFF_X14_Y3_N13; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_data_in_reg\[66\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66] } "NODE_NAME" } } { "../../../../../altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "C:/altera/72/quartus/libraries/megafunctions/sld_signaltap.vhd" 939 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.258 ns ( 17.30 % ) " "Info: Total cell delay = 1.258 ns ( 17.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.015 ns ( 82.70 % ) " "Info: Total interconnect delay = 6.015 ns ( 82.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.273 ns" { sda_port sda_port~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.273 ns" { sda_port {} sda_port~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66] {} } { 0.000ns 0.000ns 6.015ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "11.904 ns" { sys_clk clk_25m clk_25m_2 clk_25m_4 clk_25m_8 clk_25m_16~reg0 clk_25m_16~reg0clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "11.904 ns" { sys_clk {} sys_clk~combout {} clk_25m {} clk_25m_2 {} clk_25m_4 {} clk_25m_8 {} clk_25m_16~reg0 {} clk_25m_16~reg0clkctrl {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66] {} } { 0.000ns 0.000ns 1.287ns 0.603ns 0.387ns 0.601ns 0.387ns 1.193ns 0.830ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.273 ns" { sda_port sda_port~1 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66]~feeder sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.273 ns" { sda_port {} sda_port~1 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66]~feeder {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[66] {} } { 0.000ns 0.000ns 6.015ns 0.000ns } { 0.000ns 0.944ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "125 " "Info: Allocated 125 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 22:25:06 2009 " "Info: Processing ended: Wed Nov 11 22:25:06 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
