
usbcan_fw_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005760  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  080058e8  080058e8  000158e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005950  08005950  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  08005950  08005950  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005950  08005950  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005950  08005950  00015950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005958  08005958  00015958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800595c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000145c  200001d8  08005b34  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00003004  20001634  08005b34  00021634  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001beb4  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000452a  00000000  00000000  0003c0ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010d8  00000000  00000000  00040630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f9d  00000000  00000000  00041708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023b0b  00000000  00000000  000426a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d76e  00000000  00000000  000661b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b3841  00000000  00000000  0008391e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002ab8  00000000  00000000  00137160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000bb08  00000000  00000000  00139c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004e  00000000  00000000  00145720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001d8 	.word	0x200001d8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080058d0 	.word	0x080058d0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001dc 	.word	0x200001dc
 80001c4:	080058d0 	.word	0x080058d0

080001c8 <_ZN9MotorCtrl7setModeEPh>:
		param.e_pre[ReceiveID-0x201]=e;
	}
	return true;
}

inline void MotorCtrl::setMode(uint8_t usb_msg[]){
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 80001d2:	2300      	movs	r3, #0
 80001d4:	60fb      	str	r3, [r7, #12]
 80001d6:	e031      	b.n	800023c <_ZN9MotorCtrl7setModeEPh+0x74>
		if(usb_msg[i]==0){
 80001d8:	68fb      	ldr	r3, [r7, #12]
 80001da:	683a      	ldr	r2, [r7, #0]
 80001dc:	4413      	add	r3, r2
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d105      	bne.n	80001f0 <_ZN9MotorCtrl7setModeEPh+0x28>
			param.mode[i] = Mode::dis;
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	68fa      	ldr	r2, [r7, #12]
 80001e8:	2100      	movs	r1, #0
 80001ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80001ee:	e022      	b.n	8000236 <_ZN9MotorCtrl7setModeEPh+0x6e>
		}else if(usb_msg[i]==1){
 80001f0:	68fb      	ldr	r3, [r7, #12]
 80001f2:	683a      	ldr	r2, [r7, #0]
 80001f4:	4413      	add	r3, r2
 80001f6:	781b      	ldrb	r3, [r3, #0]
 80001f8:	2b01      	cmp	r3, #1
 80001fa:	d105      	bne.n	8000208 <_ZN9MotorCtrl7setModeEPh+0x40>
			param.mode[i] = Mode::vel;
 80001fc:	687b      	ldr	r3, [r7, #4]
 80001fe:	68fa      	ldr	r2, [r7, #12]
 8000200:	2101      	movs	r1, #1
 8000202:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000206:	e016      	b.n	8000236 <_ZN9MotorCtrl7setModeEPh+0x6e>
		}else if(usb_msg[i]==2){
 8000208:	68fb      	ldr	r3, [r7, #12]
 800020a:	683a      	ldr	r2, [r7, #0]
 800020c:	4413      	add	r3, r2
 800020e:	781b      	ldrb	r3, [r3, #0]
 8000210:	2b02      	cmp	r3, #2
 8000212:	d105      	bne.n	8000220 <_ZN9MotorCtrl7setModeEPh+0x58>
			param.mode[i] = Mode::pos;
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	68fa      	ldr	r2, [r7, #12]
 8000218:	2102      	movs	r1, #2
 800021a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800021e:	e00a      	b.n	8000236 <_ZN9MotorCtrl7setModeEPh+0x6e>
		}else if(usb_msg[i]==3){
 8000220:	68fb      	ldr	r3, [r7, #12]
 8000222:	683a      	ldr	r2, [r7, #0]
 8000224:	4413      	add	r3, r2
 8000226:	781b      	ldrb	r3, [r3, #0]
 8000228:	2b03      	cmp	r3, #3
 800022a:	d104      	bne.n	8000236 <_ZN9MotorCtrl7setModeEPh+0x6e>
			param.mode[i] = Mode::hom;
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	68fa      	ldr	r2, [r7, #12]
 8000230:	2103      	movs	r1, #3
 8000232:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(int i =0;i<8;i++){
 8000236:	68fb      	ldr	r3, [r7, #12]
 8000238:	3301      	adds	r3, #1
 800023a:	60fb      	str	r3, [r7, #12]
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	2b07      	cmp	r3, #7
 8000240:	ddca      	ble.n	80001d8 <_ZN9MotorCtrl7setModeEPh+0x10>
		}
	}
	if(usb_msg[8] == 1){
 8000242:	683b      	ldr	r3, [r7, #0]
 8000244:	3308      	adds	r3, #8
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	2b01      	cmp	r3, #1
 800024a:	d104      	bne.n	8000256 <_ZN9MotorCtrl7setModeEPh+0x8e>
		diag=1;
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	2201      	movs	r2, #1
 8000250:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	}else if(usb_msg[8] == 1){
		diag=0;
	}
}
 8000254:	e008      	b.n	8000268 <_ZN9MotorCtrl7setModeEPh+0xa0>
	}else if(usb_msg[8] == 1){
 8000256:	683b      	ldr	r3, [r7, #0]
 8000258:	3308      	adds	r3, #8
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	2b01      	cmp	r3, #1
 800025e:	d103      	bne.n	8000268 <_ZN9MotorCtrl7setModeEPh+0xa0>
		diag=0;
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	2200      	movs	r2, #0
 8000264:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
}
 8000268:	bf00      	nop
 800026a:	3714      	adds	r7, #20
 800026c:	46bd      	mov	sp, r7
 800026e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000272:	4770      	bx	lr

08000274 <_ZN9MotorCtrl7setTempEPh>:

inline void MotorCtrl::setTemp(uint8_t usb_msg[]){
 8000274:	b480      	push	{r7}
 8000276:	b085      	sub	sp, #20
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	6039      	str	r1, [r7, #0]
	for(int i = 0;i<8;i++){
 800027e:	2300      	movs	r3, #0
 8000280:	60fb      	str	r3, [r7, #12]
 8000282:	e00c      	b.n	800029e <_ZN9MotorCtrl7setTempEPh+0x2a>
		param.limitTemp[i]=usb_msg[i];
 8000284:	68fb      	ldr	r3, [r7, #12]
 8000286:	683a      	ldr	r2, [r7, #0]
 8000288:	4413      	add	r3, r2
 800028a:	7819      	ldrb	r1, [r3, #0]
 800028c:	687a      	ldr	r2, [r7, #4]
 800028e:	68fb      	ldr	r3, [r7, #12]
 8000290:	4413      	add	r3, r2
 8000292:	33e8      	adds	r3, #232	; 0xe8
 8000294:	460a      	mov	r2, r1
 8000296:	701a      	strb	r2, [r3, #0]
	for(int i = 0;i<8;i++){
 8000298:	68fb      	ldr	r3, [r7, #12]
 800029a:	3301      	adds	r3, #1
 800029c:	60fb      	str	r3, [r7, #12]
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	2b07      	cmp	r3, #7
 80002a2:	ddef      	ble.n	8000284 <_ZN9MotorCtrl7setTempEPh+0x10>
	}
}
 80002a4:	bf00      	nop
 80002a6:	bf00      	nop
 80002a8:	3714      	adds	r7, #20
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr

080002b2 <_ZN9MotorCtrl9setTargetEPh>:

inline void MotorCtrl::setTarget(uint8_t usb_msg[]){
 80002b2:	b480      	push	{r7}
 80002b4:	b085      	sub	sp, #20
 80002b6:	af00      	add	r7, sp, #0
 80002b8:	6078      	str	r0, [r7, #4]
 80002ba:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 80002bc:	2300      	movs	r3, #0
 80002be:	60fb      	str	r3, [r7, #12]
 80002c0:	e028      	b.n	8000314 <_ZN9MotorCtrl9setTargetEPh+0x62>
		uint32_t buf = (usb_msg[4*i] << 24) | (usb_msg[4*i+1] << 16) | (usb_msg[4*i+2] << 8) | (usb_msg[4*i+3] << 0);
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	009b      	lsls	r3, r3, #2
 80002c6:	461a      	mov	r2, r3
 80002c8:	683b      	ldr	r3, [r7, #0]
 80002ca:	4413      	add	r3, r2
 80002cc:	781b      	ldrb	r3, [r3, #0]
 80002ce:	061a      	lsls	r2, r3, #24
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	009b      	lsls	r3, r3, #2
 80002d4:	3301      	adds	r3, #1
 80002d6:	6839      	ldr	r1, [r7, #0]
 80002d8:	440b      	add	r3, r1
 80002da:	781b      	ldrb	r3, [r3, #0]
 80002dc:	041b      	lsls	r3, r3, #16
 80002de:	431a      	orrs	r2, r3
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	009b      	lsls	r3, r3, #2
 80002e4:	3302      	adds	r3, #2
 80002e6:	6839      	ldr	r1, [r7, #0]
 80002e8:	440b      	add	r3, r1
 80002ea:	781b      	ldrb	r3, [r3, #0]
 80002ec:	021b      	lsls	r3, r3, #8
 80002ee:	4313      	orrs	r3, r2
 80002f0:	68fa      	ldr	r2, [r7, #12]
 80002f2:	0092      	lsls	r2, r2, #2
 80002f4:	3203      	adds	r2, #3
 80002f6:	6839      	ldr	r1, [r7, #0]
 80002f8:	440a      	add	r2, r1
 80002fa:	7812      	ldrb	r2, [r2, #0]
 80002fc:	4313      	orrs	r3, r2
 80002fe:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.target[i],&buf,1);
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	3310      	adds	r3, #16
 8000304:	009b      	lsls	r3, r3, #2
 8000306:	687a      	ldr	r2, [r7, #4]
 8000308:	4413      	add	r3, r2
 800030a:	7a3a      	ldrb	r2, [r7, #8]
 800030c:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	3301      	adds	r3, #1
 8000312:	60fb      	str	r3, [r7, #12]
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	2b07      	cmp	r3, #7
 8000318:	ddd3      	ble.n	80002c2 <_ZN9MotorCtrl9setTargetEPh+0x10>
	}
}
 800031a:	bf00      	nop
 800031c:	bf00      	nop
 800031e:	3714      	adds	r7, #20
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr

08000328 <_ZN9MotorCtrl5setKpEPh>:

inline void MotorCtrl::setKp(uint8_t usb_msg[]){
 8000328:	b480      	push	{r7}
 800032a:	b085      	sub	sp, #20
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
 8000330:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 8000332:	2300      	movs	r3, #0
 8000334:	60fb      	str	r3, [r7, #12]
 8000336:	e028      	b.n	800038a <_ZN9MotorCtrl5setKpEPh+0x62>
		uint32_t buf = (usb_msg[4*i] << 24) | (usb_msg[4*i+1] << 16) | (usb_msg[4*i+2] << 8) | (usb_msg[4*i+3] << 0);
 8000338:	68fb      	ldr	r3, [r7, #12]
 800033a:	009b      	lsls	r3, r3, #2
 800033c:	461a      	mov	r2, r3
 800033e:	683b      	ldr	r3, [r7, #0]
 8000340:	4413      	add	r3, r2
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	061a      	lsls	r2, r3, #24
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	009b      	lsls	r3, r3, #2
 800034a:	3301      	adds	r3, #1
 800034c:	6839      	ldr	r1, [r7, #0]
 800034e:	440b      	add	r3, r1
 8000350:	781b      	ldrb	r3, [r3, #0]
 8000352:	041b      	lsls	r3, r3, #16
 8000354:	431a      	orrs	r2, r3
 8000356:	68fb      	ldr	r3, [r7, #12]
 8000358:	009b      	lsls	r3, r3, #2
 800035a:	3302      	adds	r3, #2
 800035c:	6839      	ldr	r1, [r7, #0]
 800035e:	440b      	add	r3, r1
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	021b      	lsls	r3, r3, #8
 8000364:	4313      	orrs	r3, r2
 8000366:	68fa      	ldr	r2, [r7, #12]
 8000368:	0092      	lsls	r2, r2, #2
 800036a:	3203      	adds	r2, #3
 800036c:	6839      	ldr	r1, [r7, #0]
 800036e:	440a      	add	r2, r1
 8000370:	7812      	ldrb	r2, [r2, #0]
 8000372:	4313      	orrs	r3, r2
 8000374:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.Kp[i],&buf,1);
 8000376:	68fb      	ldr	r3, [r7, #12]
 8000378:	333c      	adds	r3, #60	; 0x3c
 800037a:	009b      	lsls	r3, r3, #2
 800037c:	687a      	ldr	r2, [r7, #4]
 800037e:	4413      	add	r3, r2
 8000380:	7a3a      	ldrb	r2, [r7, #8]
 8000382:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 8000384:	68fb      	ldr	r3, [r7, #12]
 8000386:	3301      	adds	r3, #1
 8000388:	60fb      	str	r3, [r7, #12]
 800038a:	68fb      	ldr	r3, [r7, #12]
 800038c:	2b07      	cmp	r3, #7
 800038e:	ddd3      	ble.n	8000338 <_ZN9MotorCtrl5setKpEPh+0x10>
	}
}
 8000390:	bf00      	nop
 8000392:	bf00      	nop
 8000394:	3714      	adds	r7, #20
 8000396:	46bd      	mov	sp, r7
 8000398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039c:	4770      	bx	lr

0800039e <_ZN9MotorCtrl5setKiEPh>:

inline void MotorCtrl::setKi(uint8_t usb_msg[]){
 800039e:	b480      	push	{r7}
 80003a0:	b085      	sub	sp, #20
 80003a2:	af00      	add	r7, sp, #0
 80003a4:	6078      	str	r0, [r7, #4]
 80003a6:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 80003a8:	2300      	movs	r3, #0
 80003aa:	60fb      	str	r3, [r7, #12]
 80003ac:	e028      	b.n	8000400 <_ZN9MotorCtrl5setKiEPh+0x62>
		uint32_t buf = (usb_msg[4*i] << 24) | (usb_msg[4*i+1] << 16) | (usb_msg[4*i+2] << 8) | (usb_msg[4*i+3] << 0);
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	009b      	lsls	r3, r3, #2
 80003b2:	461a      	mov	r2, r3
 80003b4:	683b      	ldr	r3, [r7, #0]
 80003b6:	4413      	add	r3, r2
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	061a      	lsls	r2, r3, #24
 80003bc:	68fb      	ldr	r3, [r7, #12]
 80003be:	009b      	lsls	r3, r3, #2
 80003c0:	3301      	adds	r3, #1
 80003c2:	6839      	ldr	r1, [r7, #0]
 80003c4:	440b      	add	r3, r1
 80003c6:	781b      	ldrb	r3, [r3, #0]
 80003c8:	041b      	lsls	r3, r3, #16
 80003ca:	431a      	orrs	r2, r3
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	009b      	lsls	r3, r3, #2
 80003d0:	3302      	adds	r3, #2
 80003d2:	6839      	ldr	r1, [r7, #0]
 80003d4:	440b      	add	r3, r1
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	021b      	lsls	r3, r3, #8
 80003da:	4313      	orrs	r3, r2
 80003dc:	68fa      	ldr	r2, [r7, #12]
 80003de:	0092      	lsls	r2, r2, #2
 80003e0:	3203      	adds	r2, #3
 80003e2:	6839      	ldr	r1, [r7, #0]
 80003e4:	440a      	add	r2, r1
 80003e6:	7812      	ldrb	r2, [r2, #0]
 80003e8:	4313      	orrs	r3, r2
 80003ea:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.Ki[i],&buf,1);
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	3344      	adds	r3, #68	; 0x44
 80003f0:	009b      	lsls	r3, r3, #2
 80003f2:	687a      	ldr	r2, [r7, #4]
 80003f4:	4413      	add	r3, r2
 80003f6:	7a3a      	ldrb	r2, [r7, #8]
 80003f8:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	3301      	adds	r3, #1
 80003fe:	60fb      	str	r3, [r7, #12]
 8000400:	68fb      	ldr	r3, [r7, #12]
 8000402:	2b07      	cmp	r3, #7
 8000404:	ddd3      	ble.n	80003ae <_ZN9MotorCtrl5setKiEPh+0x10>
	}
}
 8000406:	bf00      	nop
 8000408:	bf00      	nop
 800040a:	3714      	adds	r7, #20
 800040c:	46bd      	mov	sp, r7
 800040e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000412:	4770      	bx	lr

08000414 <_ZN9MotorCtrl5setKdEPh>:

inline void MotorCtrl::setKd(uint8_t usb_msg[]){
 8000414:	b480      	push	{r7}
 8000416:	b085      	sub	sp, #20
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
 800041c:	6039      	str	r1, [r7, #0]
	for(int i =0;i<8;i++){
 800041e:	2300      	movs	r3, #0
 8000420:	60fb      	str	r3, [r7, #12]
 8000422:	e028      	b.n	8000476 <_ZN9MotorCtrl5setKdEPh+0x62>
		uint32_t buf = (usb_msg[4*i] << 24) | (usb_msg[4*i+1] << 16) | (usb_msg[4*i+2] << 8) | (usb_msg[4*i+3] << 0);
 8000424:	68fb      	ldr	r3, [r7, #12]
 8000426:	009b      	lsls	r3, r3, #2
 8000428:	461a      	mov	r2, r3
 800042a:	683b      	ldr	r3, [r7, #0]
 800042c:	4413      	add	r3, r2
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	061a      	lsls	r2, r3, #24
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	009b      	lsls	r3, r3, #2
 8000436:	3301      	adds	r3, #1
 8000438:	6839      	ldr	r1, [r7, #0]
 800043a:	440b      	add	r3, r1
 800043c:	781b      	ldrb	r3, [r3, #0]
 800043e:	041b      	lsls	r3, r3, #16
 8000440:	431a      	orrs	r2, r3
 8000442:	68fb      	ldr	r3, [r7, #12]
 8000444:	009b      	lsls	r3, r3, #2
 8000446:	3302      	adds	r3, #2
 8000448:	6839      	ldr	r1, [r7, #0]
 800044a:	440b      	add	r3, r1
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	021b      	lsls	r3, r3, #8
 8000450:	4313      	orrs	r3, r2
 8000452:	68fa      	ldr	r2, [r7, #12]
 8000454:	0092      	lsls	r2, r2, #2
 8000456:	3203      	adds	r2, #3
 8000458:	6839      	ldr	r1, [r7, #0]
 800045a:	440a      	add	r2, r1
 800045c:	7812      	ldrb	r2, [r2, #0]
 800045e:	4313      	orrs	r3, r2
 8000460:	60bb      	str	r3, [r7, #8]
		std::memcpy(&param.Kp[i],&buf,1);
 8000462:	68fb      	ldr	r3, [r7, #12]
 8000464:	333c      	adds	r3, #60	; 0x3c
 8000466:	009b      	lsls	r3, r3, #2
 8000468:	687a      	ldr	r2, [r7, #4]
 800046a:	4413      	add	r3, r2
 800046c:	7a3a      	ldrb	r2, [r7, #8]
 800046e:	701a      	strb	r2, [r3, #0]
	for(int i =0;i<8;i++){
 8000470:	68fb      	ldr	r3, [r7, #12]
 8000472:	3301      	adds	r3, #1
 8000474:	60fb      	str	r3, [r7, #12]
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	2b07      	cmp	r3, #7
 800047a:	ddd3      	ble.n	8000424 <_ZN9MotorCtrl5setKdEPh+0x10>
	}
}
 800047c:	bf00      	nop
 800047e:	bf00      	nop
 8000480:	3714      	adds	r7, #20
 8000482:	46bd      	mov	sp, r7
 8000484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000488:	4770      	bx	lr
	...

0800048c <usb_process>:
void usb_to_can(uint8_t usb_msg[], const uint8_t len);
void robomaster(uint8_t usb_msg[], const uint8_t len);

// it process  all usb messages
void usb_process(uint8_t usb_msg[], const uint8_t len)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b082      	sub	sp, #8
 8000490:	af00      	add	r7, sp, #0
 8000492:	6078      	str	r0, [r7, #4]
 8000494:	460b      	mov	r3, r1
 8000496:	70fb      	strb	r3, [r7, #3]
    ... : some data
    */

    // if you want to add new command, you can add it here
    // attention: it is called in interrupt, so it should be short
    switch (usb_msg[0] >> 4)
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	091b      	lsrs	r3, r3, #4
 800049e:	b2db      	uxtb	r3, r3
 80004a0:	2b03      	cmp	r3, #3
 80004a2:	d010      	beq.n	80004c6 <usb_process+0x3a>
 80004a4:	2b03      	cmp	r3, #3
 80004a6:	dc13      	bgt.n	80004d0 <usb_process+0x44>
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d002      	beq.n	80004b2 <usb_process+0x26>
 80004ac:	2b01      	cmp	r3, #1
 80004ae:	d006      	beq.n	80004be <usb_process+0x32>
    case 0x03: //robomaster_set_parameter
    {
    	robomaster(usb_msg, len);
    }
    default:
        break;
 80004b0:	e00e      	b.n	80004d0 <usb_process+0x44>
        usb_to_can(usb_msg, len);
 80004b2:	78fb      	ldrb	r3, [r7, #3]
 80004b4:	4619      	mov	r1, r3
 80004b6:	6878      	ldr	r0, [r7, #4]
 80004b8:	f000 f812 	bl	80004e0 <_Z10usb_to_canPhh>
    break;
 80004bc:	e009      	b.n	80004d2 <usb_process+0x46>
        CDC_Transmit_FS(HelloSLCAN_encoded, 11 + 2);
 80004be:	210d      	movs	r1, #13
 80004c0:	4806      	ldr	r0, [pc, #24]	; (80004dc <usb_process+0x50>)
 80004c2:	f004 fffd 	bl	80054c0 <CDC_Transmit_FS>
    	robomaster(usb_msg, len);
 80004c6:	78fb      	ldrb	r3, [r7, #3]
 80004c8:	4619      	mov	r1, r3
 80004ca:	6878      	ldr	r0, [r7, #4]
 80004cc:	f000 f87a 	bl	80005c4 <_Z10robomasterPhh>
        break;
 80004d0:	bf00      	nop
    }
}
 80004d2:	bf00      	nop
 80004d4:	3708      	adds	r7, #8
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	20000000 	.word	0x20000000

080004e0 <_Z10usb_to_canPhh>:

CAN_TxHeaderTypeDef TxHeader;
uint32_t TxMailbox;
// it process usb messages to normal can messages
void usb_to_can(uint8_t usb_msg[], const uint8_t len)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
 80004e8:	460b      	mov	r3, r1
 80004ea:	70fb      	strb	r3, [r7, #3]
    uint8_t command & frame_type: (command: if it is normal can frame, it is 0x00.)<<4 | is_rtr << 2 | is_extended << 1 | is_error
    uint8_t id[4] : can id
    uint8_t dlc : data length
    uint8_t data[8] : data
    */
    if (usb_msg[0] & 0x02)
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	f003 0302 	and.w	r3, r3, #2
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d018      	beq.n	800052a <_Z10usb_to_canPhh+0x4a>
    {
        // extended id
        TxHeader.IDE = CAN_ID_EXT;
 80004f8:	4b2f      	ldr	r3, [pc, #188]	; (80005b8 <_Z10usb_to_canPhh+0xd8>)
 80004fa:	2204      	movs	r2, #4
 80004fc:	609a      	str	r2, [r3, #8]
        TxHeader.ExtId = (usb_msg[1] << 24) | (usb_msg[2] << 16) | (usb_msg[3] << 8) | (usb_msg[4] << 0);
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	3301      	adds	r3, #1
 8000502:	781b      	ldrb	r3, [r3, #0]
 8000504:	061a      	lsls	r2, r3, #24
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	3302      	adds	r3, #2
 800050a:	781b      	ldrb	r3, [r3, #0]
 800050c:	041b      	lsls	r3, r3, #16
 800050e:	431a      	orrs	r2, r3
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	3303      	adds	r3, #3
 8000514:	781b      	ldrb	r3, [r3, #0]
 8000516:	021b      	lsls	r3, r3, #8
 8000518:	4313      	orrs	r3, r2
 800051a:	687a      	ldr	r2, [r7, #4]
 800051c:	3204      	adds	r2, #4
 800051e:	7812      	ldrb	r2, [r2, #0]
 8000520:	4313      	orrs	r3, r2
 8000522:	461a      	mov	r2, r3
 8000524:	4b24      	ldr	r3, [pc, #144]	; (80005b8 <_Z10usb_to_canPhh+0xd8>)
 8000526:	605a      	str	r2, [r3, #4]
 8000528:	e017      	b.n	800055a <_Z10usb_to_canPhh+0x7a>
    }
    else
    {
        // standard id
        TxHeader.IDE = CAN_ID_STD;
 800052a:	4b23      	ldr	r3, [pc, #140]	; (80005b8 <_Z10usb_to_canPhh+0xd8>)
 800052c:	2200      	movs	r2, #0
 800052e:	609a      	str	r2, [r3, #8]
        TxHeader.StdId = (usb_msg[1] << 24) | (usb_msg[2] << 16) | (usb_msg[3] << 8) | (usb_msg[4] << 0);
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	3301      	adds	r3, #1
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	061a      	lsls	r2, r3, #24
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	3302      	adds	r3, #2
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	041b      	lsls	r3, r3, #16
 8000540:	431a      	orrs	r2, r3
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	3303      	adds	r3, #3
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	021b      	lsls	r3, r3, #8
 800054a:	4313      	orrs	r3, r2
 800054c:	687a      	ldr	r2, [r7, #4]
 800054e:	3204      	adds	r2, #4
 8000550:	7812      	ldrb	r2, [r2, #0]
 8000552:	4313      	orrs	r3, r2
 8000554:	461a      	mov	r2, r3
 8000556:	4b18      	ldr	r3, [pc, #96]	; (80005b8 <_Z10usb_to_canPhh+0xd8>)
 8000558:	601a      	str	r2, [r3, #0]
    }

    // is_rtr
    if (usb_msg[0] & 0x04)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	f003 0304 	and.w	r3, r3, #4
 8000562:	2b00      	cmp	r3, #0
 8000564:	d003      	beq.n	800056e <_Z10usb_to_canPhh+0x8e>
    {
        TxHeader.RTR = CAN_RTR_REMOTE;
 8000566:	4b14      	ldr	r3, [pc, #80]	; (80005b8 <_Z10usb_to_canPhh+0xd8>)
 8000568:	2202      	movs	r2, #2
 800056a:	60da      	str	r2, [r3, #12]
 800056c:	e002      	b.n	8000574 <_Z10usb_to_canPhh+0x94>
    }
    else
    {
        TxHeader.RTR = CAN_RTR_DATA;
 800056e:	4b12      	ldr	r3, [pc, #72]	; (80005b8 <_Z10usb_to_canPhh+0xd8>)
 8000570:	2200      	movs	r2, #0
 8000572:	60da      	str	r2, [r3, #12]
    }

    // is_error
    //?

    TxHeader.TransmitGlobalTime = DISABLE;
 8000574:	4b10      	ldr	r3, [pc, #64]	; (80005b8 <_Z10usb_to_canPhh+0xd8>)
 8000576:	2200      	movs	r2, #0
 8000578:	751a      	strb	r2, [r3, #20]
    // dlc
    TxHeader.DLC = usb_msg[5];
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	3305      	adds	r3, #5
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	461a      	mov	r2, r3
 8000582:	4b0d      	ldr	r3, [pc, #52]	; (80005b8 <_Z10usb_to_canPhh+0xd8>)
 8000584:	611a      	str	r2, [r3, #16]

    if (0 < HAL_CAN_GetTxMailboxesFreeLevel(&hcan))
 8000586:	480d      	ldr	r0, [pc, #52]	; (80005bc <_Z10usb_to_canPhh+0xdc>)
 8000588:	f000 fd63 	bl	8001052 <HAL_CAN_GetTxMailboxesFreeLevel>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	bf14      	ite	ne
 8000592:	2301      	movne	r3, #1
 8000594:	2300      	moveq	r3, #0
 8000596:	b2db      	uxtb	r3, r3
 8000598:	2b00      	cmp	r3, #0
 800059a:	d009      	beq.n	80005b0 <_Z10usb_to_canPhh+0xd0>
    {
        led_on(can);
 800059c:	2000      	movs	r0, #0
 800059e:	f000 f851 	bl	8000644 <led_on>
        HAL_CAN_AddTxMessage(&hcan, &TxHeader, usb_msg + 6, &TxMailbox);
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	1d9a      	adds	r2, r3, #6
 80005a6:	4b06      	ldr	r3, [pc, #24]	; (80005c0 <_Z10usb_to_canPhh+0xe0>)
 80005a8:	4903      	ldr	r1, [pc, #12]	; (80005b8 <_Z10usb_to_canPhh+0xd8>)
 80005aa:	4804      	ldr	r0, [pc, #16]	; (80005bc <_Z10usb_to_canPhh+0xdc>)
 80005ac:	f000 fcda 	bl	8000f64 <HAL_CAN_AddTxMessage>
    }
}
 80005b0:	bf00      	nop
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	200001f4 	.word	0x200001f4
 80005bc:	20000210 	.word	0x20000210
 80005c0:	2000020c 	.word	0x2000020c

080005c4 <_Z10robomasterPhh>:

void robomaster(uint8_t usb_msg[], const uint8_t len){
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
 80005cc:	460b      	mov	r3, r1
 80005ce:	70fb      	strb	r3, [r7, #3]
	// data structure
	/*
	uint8_t command & prosess_id: (command: if it is normal can frame,
	uint8_t data[8or9or32] : data
    */
	switch (usb_msg[0] & 0x0f){
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	f003 030f 	and.w	r3, r3, #15
 80005d8:	2b05      	cmp	r3, #5
 80005da:	d82d      	bhi.n	8000638 <_Z10robomasterPhh+0x74>
 80005dc:	a201      	add	r2, pc, #4	; (adr r2, 80005e4 <_Z10robomasterPhh+0x20>)
 80005de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005e2:	bf00      	nop
 80005e4:	080005fd 	.word	0x080005fd
 80005e8:	08000607 	.word	0x08000607
 80005ec:	08000611 	.word	0x08000611
 80005f0:	0800061b 	.word	0x0800061b
 80005f4:	08000625 	.word	0x08000625
 80005f8:	0800062f 	.word	0x0800062f
	case 0x00:{
		motor.setMode(usb_msg);
 80005fc:	6879      	ldr	r1, [r7, #4]
 80005fe:	4810      	ldr	r0, [pc, #64]	; (8000640 <_Z10robomasterPhh+0x7c>)
 8000600:	f7ff fde2 	bl	80001c8 <_ZN9MotorCtrl7setModeEPh>
		break;
 8000604:	e018      	b.n	8000638 <_Z10robomasterPhh+0x74>
	}case 0x01:{
		motor.setTemp(usb_msg);
 8000606:	6879      	ldr	r1, [r7, #4]
 8000608:	480d      	ldr	r0, [pc, #52]	; (8000640 <_Z10robomasterPhh+0x7c>)
 800060a:	f7ff fe33 	bl	8000274 <_ZN9MotorCtrl7setTempEPh>
		break;
 800060e:	e013      	b.n	8000638 <_Z10robomasterPhh+0x74>
	}case 0x02:{
		motor.setTarget(usb_msg);
 8000610:	6879      	ldr	r1, [r7, #4]
 8000612:	480b      	ldr	r0, [pc, #44]	; (8000640 <_Z10robomasterPhh+0x7c>)
 8000614:	f7ff fe4d 	bl	80002b2 <_ZN9MotorCtrl9setTargetEPh>
		break;
 8000618:	e00e      	b.n	8000638 <_Z10robomasterPhh+0x74>
	}case 0x03:{
		motor.setKp(usb_msg);
 800061a:	6879      	ldr	r1, [r7, #4]
 800061c:	4808      	ldr	r0, [pc, #32]	; (8000640 <_Z10robomasterPhh+0x7c>)
 800061e:	f7ff fe83 	bl	8000328 <_ZN9MotorCtrl5setKpEPh>
		break;
 8000622:	e009      	b.n	8000638 <_Z10robomasterPhh+0x74>
	}case 0x04:{
		motor.setKi(usb_msg);
 8000624:	6879      	ldr	r1, [r7, #4]
 8000626:	4806      	ldr	r0, [pc, #24]	; (8000640 <_Z10robomasterPhh+0x7c>)
 8000628:	f7ff feb9 	bl	800039e <_ZN9MotorCtrl5setKiEPh>
		break;
 800062c:	e004      	b.n	8000638 <_Z10robomasterPhh+0x74>
	}case 0x05:{
		motor.setKd(usb_msg);
 800062e:	6879      	ldr	r1, [r7, #4]
 8000630:	4803      	ldr	r0, [pc, #12]	; (8000640 <_Z10robomasterPhh+0x7c>)
 8000632:	f7ff feef 	bl	8000414 <_ZN9MotorCtrl5setKdEPh>
	}
	}
}
 8000636:	e7ff      	b.n	8000638 <_Z10robomasterPhh+0x74>
 8000638:	bf00      	nop
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	20000284 	.word	0x20000284

08000644 <led_on>:
};

void led_on(led name)
{
    // if the led is off.
    if (led_list[name].is_high == 0)
 8000644:	4b0b      	ldr	r3, [pc, #44]	; (8000674 <led_on+0x30>)
 8000646:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 800064a:	7b1b      	ldrb	r3, [r3, #12]
 800064c:	b103      	cbz	r3, 8000650 <led_on+0xc>
 800064e:	4770      	bx	lr
{
 8000650:	b510      	push	{r4, lr}
    {
    	led_list[name].is_high = 1;
 8000652:	4b08      	ldr	r3, [pc, #32]	; (8000674 <led_on+0x30>)
 8000654:	ea4f 1c00 	mov.w	ip, r0, lsl #4
 8000658:	eb03 1400 	add.w	r4, r3, r0, lsl #4
 800065c:	2201      	movs	r2, #1
 800065e:	7322      	strb	r2, [r4, #12]
        HAL_GPIO_WritePin(led_list[name].gpio, led_list[name].pin, GPIO_PIN_SET);
 8000660:	88a1      	ldrh	r1, [r4, #4]
 8000662:	f853 000c 	ldr.w	r0, [r3, ip]
 8000666:	f000 ff95 	bl	8001594 <HAL_GPIO_WritePin>
        led_list[name].before_tick = HAL_GetTick();
 800066a:	f000 fb35 	bl	8000cd8 <HAL_GetTick>
 800066e:	60a0      	str	r0, [r4, #8]
    }
}
 8000670:	bd10      	pop	{r4, pc}
 8000672:	bf00      	nop
 8000674:	20000010 	.word	0x20000010

08000678 <led_process>:

void led_process(void)
{
 8000678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    for (int i = 0; i < LED_LIST_SIZE; i++)
 800067a:	4c0d      	ldr	r4, [pc, #52]	; (80006b0 <led_process+0x38>)
 800067c:	f104 0740 	add.w	r7, r4, #64	; 0x40
    {
        if (led_list[i].is_high || HAL_GetTick() - led_list[i].before_tick > LED_INTERVAL)
        {
            HAL_GPIO_WritePin(led_list[i].gpio, led_list[i].pin, GPIO_PIN_RESET);
 8000680:	2600      	movs	r6, #0
 8000682:	e008      	b.n	8000696 <led_process+0x1e>
 8000684:	4632      	mov	r2, r6
 8000686:	88a9      	ldrh	r1, [r5, #4]
 8000688:	6828      	ldr	r0, [r5, #0]
 800068a:	f000 ff83 	bl	8001594 <HAL_GPIO_WritePin>
            led_list[i].is_high = 0;
 800068e:	732e      	strb	r6, [r5, #12]
    for (int i = 0; i < LED_LIST_SIZE; i++)
 8000690:	3410      	adds	r4, #16
 8000692:	42bc      	cmp	r4, r7
 8000694:	d00b      	beq.n	80006ae <led_process+0x36>
        if (led_list[i].is_high || HAL_GetTick() - led_list[i].before_tick > LED_INTERVAL)
 8000696:	4625      	mov	r5, r4
 8000698:	7b23      	ldrb	r3, [r4, #12]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d1f2      	bne.n	8000684 <led_process+0xc>
 800069e:	f000 fb1b 	bl	8000cd8 <HAL_GetTick>
 80006a2:	68a3      	ldr	r3, [r4, #8]
 80006a4:	1ac0      	subs	r0, r0, r3
 80006a6:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
 80006aa:	d9f1      	bls.n	8000690 <led_process+0x18>
 80006ac:	e7ea      	b.n	8000684 <led_process+0xc>
        }
    }
}
 80006ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006b0:	20000010 	.word	0x20000010

080006b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006b4:	b508      	push	{r3, lr}
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006b6:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80006b8:	4e04      	ldr	r6, [pc, #16]	; (80006cc <Error_Handler+0x18>)
 80006ba:	2501      	movs	r5, #1
 80006bc:	2480      	movs	r4, #128	; 0x80
 80006be:	462a      	mov	r2, r5
 80006c0:	4621      	mov	r1, r4
 80006c2:	4630      	mov	r0, r6
 80006c4:	f000 ff66 	bl	8001594 <HAL_GPIO_WritePin>
  while (1)
 80006c8:	e7f9      	b.n	80006be <Error_Handler+0xa>
 80006ca:	bf00      	nop
 80006cc:	48000400 	.word	0x48000400

080006d0 <SystemClock_Config>:
{
 80006d0:	b500      	push	{lr}
 80006d2:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006d4:	2100      	movs	r1, #0
 80006d6:	9114      	str	r1, [sp, #80]	; 0x50
 80006d8:	9115      	str	r1, [sp, #84]	; 0x54
 80006da:	9117      	str	r1, [sp, #92]	; 0x5c
 80006dc:	9118      	str	r1, [sp, #96]	; 0x60
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006de:	910d      	str	r1, [sp, #52]	; 0x34
 80006e0:	910e      	str	r1, [sp, #56]	; 0x38
 80006e2:	910f      	str	r1, [sp, #60]	; 0x3c
 80006e4:	9110      	str	r1, [sp, #64]	; 0x40
 80006e6:	9111      	str	r1, [sp, #68]	; 0x44
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006e8:	2234      	movs	r2, #52	; 0x34
 80006ea:	4668      	mov	r0, sp
 80006ec:	f005 f8c3 	bl	8005876 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006f0:	2201      	movs	r2, #1
 80006f2:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006f8:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006fa:	9216      	str	r2, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006fc:	2202      	movs	r2, #2
 80006fe:	9219      	str	r2, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000700:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000702:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000706:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000708:	a812      	add	r0, sp, #72	; 0x48
 800070a:	f001 ff35 	bl	8002578 <HAL_RCC_OscConfig>
 800070e:	b9c8      	cbnz	r0, 8000744 <SystemClock_Config+0x74>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000710:	230f      	movs	r3, #15
 8000712:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000714:	2102      	movs	r1, #2
 8000716:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800071c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000720:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000722:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000724:	a80d      	add	r0, sp, #52	; 0x34
 8000726:	f002 fa49 	bl	8002bbc <HAL_RCC_ClockConfig>
 800072a:	b968      	cbnz	r0, 8000748 <SystemClock_Config+0x78>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800072c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000730:	9300      	str	r3, [sp, #0]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000732:	2300      	movs	r3, #0
 8000734:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000736:	4668      	mov	r0, sp
 8000738:	f002 fb0a 	bl	8002d50 <HAL_RCCEx_PeriphCLKConfig>
 800073c:	b930      	cbnz	r0, 800074c <SystemClock_Config+0x7c>
}
 800073e:	b01d      	add	sp, #116	; 0x74
 8000740:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000744:	f7ff ffb6 	bl	80006b4 <Error_Handler>
    Error_Handler();
 8000748:	f7ff ffb4 	bl	80006b4 <Error_Handler>
    Error_Handler();
 800074c:	f7ff ffb2 	bl	80006b4 <Error_Handler>

08000750 <main>:
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b09c      	sub	sp, #112	; 0x70
  HAL_Init();
 8000754:	f000 faa2 	bl	8000c9c <HAL_Init>
  SystemClock_Config();
 8000758:	f7ff ffba 	bl	80006d0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075c:	2400      	movs	r4, #0
 800075e:	940b      	str	r4, [sp, #44]	; 0x2c
 8000760:	940c      	str	r4, [sp, #48]	; 0x30
 8000762:	940d      	str	r4, [sp, #52]	; 0x34
 8000764:	940e      	str	r4, [sp, #56]	; 0x38
 8000766:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000768:	4b6f      	ldr	r3, [pc, #444]	; (8000928 <main+0x1d8>)
 800076a:	695a      	ldr	r2, [r3, #20]
 800076c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000770:	615a      	str	r2, [r3, #20]
 8000772:	695a      	ldr	r2, [r3, #20]
 8000774:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8000778:	9201      	str	r2, [sp, #4]
 800077a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077c:	695a      	ldr	r2, [r3, #20]
 800077e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000782:	615a      	str	r2, [r3, #20]
 8000784:	695a      	ldr	r2, [r3, #20]
 8000786:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800078a:	9202      	str	r2, [sp, #8]
 800078c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800078e:	695a      	ldr	r2, [r3, #20]
 8000790:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000794:	615a      	str	r2, [r3, #20]
 8000796:	695b      	ldr	r3, [r3, #20]
 8000798:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800079c:	9303      	str	r3, [sp, #12]
 800079e:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port, USB_PULLUP_Pin, GPIO_PIN_RESET);
 80007a0:	4622      	mov	r2, r4
 80007a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007aa:	f000 fef3 	bl	8001594 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, LED_CAN_Pin|LED_GREEN_Pin|LED_YELLOW_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 80007ae:	4f5f      	ldr	r7, [pc, #380]	; (800092c <main+0x1dc>)
 80007b0:	4622      	mov	r2, r4
 80007b2:	21f0      	movs	r1, #240	; 0xf0
 80007b4:	4638      	mov	r0, r7
 80007b6:	f000 feed 	bl	8001594 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = EMS_Pin;
 80007ba:	2602      	movs	r6, #2
 80007bc:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80007be:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80007c2:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007c4:	960d      	str	r6, [sp, #52]	; 0x34
  HAL_GPIO_Init(EMS_GPIO_Port, &GPIO_InitStruct);
 80007c6:	a90b      	add	r1, sp, #44	; 0x2c
 80007c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007cc:	f000 fe08 	bl	80013e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_PULLUP_Pin;
 80007d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007d4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d6:	2501      	movs	r5, #1
 80007d8:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007da:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007dc:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(USB_PULLUP_GPIO_Port, &GPIO_InitStruct);
 80007de:	a90b      	add	r1, sp, #44	; 0x2c
 80007e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007e4:	f000 fdfc 	bl	80013e0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_CAN_Pin|LED_GREEN_Pin|LED_YELLOW_Pin|LED_RED_Pin;
 80007e8:	23f0      	movs	r3, #240	; 0xf0
 80007ea:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ec:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f0:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f2:	a90b      	add	r1, sp, #44	; 0x2c
 80007f4:	4638      	mov	r0, r7
 80007f6:	f000 fdf3 	bl	80013e0 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80007fa:	4622      	mov	r2, r4
 80007fc:	4629      	mov	r1, r5
 80007fe:	2007      	movs	r0, #7
 8000800:	f000 fd96 	bl	8001330 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000804:	2007      	movs	r0, #7
 8000806:	f000 fdc9 	bl	800139c <HAL_NVIC_EnableIRQ>
  MX_USB_DEVICE_Init();
 800080a:	f004 fd85 	bl	8005318 <MX_USB_DEVICE_Init>
  hcan.Instance = CAN;
 800080e:	4848      	ldr	r0, [pc, #288]	; (8000930 <main+0x1e0>)
 8000810:	4b48      	ldr	r3, [pc, #288]	; (8000934 <main+0x1e4>)
 8000812:	6003      	str	r3, [r0, #0]
  hcan.Init.Prescaler = 2;
 8000814:	6046      	str	r6, [r0, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000816:	6084      	str	r4, [r0, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000818:	60c4      	str	r4, [r0, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 800081a:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 800081e:	6103      	str	r3, [r0, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000820:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000824:	6143      	str	r3, [r0, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000826:	7604      	strb	r4, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000828:	7644      	strb	r4, [r0, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 800082a:	7685      	strb	r5, [r0, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800082c:	76c4      	strb	r4, [r0, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800082e:	7704      	strb	r4, [r0, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000830:	7744      	strb	r4, [r0, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000832:	f000 fa57 	bl	8000ce4 <HAL_CAN_Init>
 8000836:	2800      	cmp	r0, #0
 8000838:	d160      	bne.n	80008fc <main+0x1ac>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800083a:	2300      	movs	r3, #0
 800083c:	9307      	str	r3, [sp, #28]
 800083e:	9308      	str	r3, [sp, #32]
 8000840:	9309      	str	r3, [sp, #36]	; 0x24
 8000842:	930a      	str	r3, [sp, #40]	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000844:	9304      	str	r3, [sp, #16]
 8000846:	9305      	str	r3, [sp, #20]
 8000848:	9306      	str	r3, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800084a:	930b      	str	r3, [sp, #44]	; 0x2c
 800084c:	930c      	str	r3, [sp, #48]	; 0x30
 800084e:	930d      	str	r3, [sp, #52]	; 0x34
 8000850:	930e      	str	r3, [sp, #56]	; 0x38
 8000852:	930f      	str	r3, [sp, #60]	; 0x3c
 8000854:	9310      	str	r3, [sp, #64]	; 0x40
 8000856:	9311      	str	r3, [sp, #68]	; 0x44
  htim3.Instance = TIM3;
 8000858:	4837      	ldr	r0, [pc, #220]	; (8000938 <main+0x1e8>)
 800085a:	4a38      	ldr	r2, [pc, #224]	; (800093c <main+0x1ec>)
 800085c:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 71;
 800085e:	2247      	movs	r2, #71	; 0x47
 8000860:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000862:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 999;
 8000864:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000868:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800086a:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800086c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800086e:	f002 fdf9 	bl	8003464 <HAL_TIM_Base_Init>
 8000872:	2800      	cmp	r0, #0
 8000874:	d144      	bne.n	8000900 <main+0x1b0>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000876:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800087a:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800087c:	a907      	add	r1, sp, #28
 800087e:	482e      	ldr	r0, [pc, #184]	; (8000938 <main+0x1e8>)
 8000880:	f002 ff38 	bl	80036f4 <HAL_TIM_ConfigClockSource>
 8000884:	2800      	cmp	r0, #0
 8000886:	d13d      	bne.n	8000904 <main+0x1b4>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000888:	482b      	ldr	r0, [pc, #172]	; (8000938 <main+0x1e8>)
 800088a:	f002 fe1b 	bl	80034c4 <HAL_TIM_PWM_Init>
 800088e:	2800      	cmp	r0, #0
 8000890:	d13a      	bne.n	8000908 <main+0x1b8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000892:	2300      	movs	r3, #0
 8000894:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000896:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000898:	a904      	add	r1, sp, #16
 800089a:	4827      	ldr	r0, [pc, #156]	; (8000938 <main+0x1e8>)
 800089c:	f002 ffe0 	bl	8003860 <HAL_TIMEx_MasterConfigSynchronization>
 80008a0:	2800      	cmp	r0, #0
 80008a2:	d133      	bne.n	800090c <main+0x1bc>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008a4:	2360      	movs	r3, #96	; 0x60
 80008a6:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 100;
 80008a8:	2364      	movs	r3, #100	; 0x64
 80008aa:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008ac:	2200      	movs	r2, #0
 80008ae:	920d      	str	r2, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008b0:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008b2:	a90b      	add	r1, sp, #44	; 0x2c
 80008b4:	4820      	ldr	r0, [pc, #128]	; (8000938 <main+0x1e8>)
 80008b6:	f002 fe73 	bl	80035a0 <HAL_TIM_PWM_ConfigChannel>
 80008ba:	bb48      	cbnz	r0, 8000910 <main+0x1c0>
  led_on(green);
 80008bc:	2001      	movs	r0, #1
 80008be:	f7ff fec1 	bl	8000644 <led_on>
  led_on(yellow);
 80008c2:	2002      	movs	r0, #2
 80008c4:	f7ff febe 	bl	8000644 <led_on>
  led_on(red);
 80008c8:	2003      	movs	r0, #3
 80008ca:	f7ff febb 	bl	8000644 <led_on>
  led_on(can);
 80008ce:	2000      	movs	r0, #0
 80008d0:	f7ff feb8 	bl	8000644 <led_on>
  filter.FilterIdHigh         = 0;                        // „Éï„Ç£„É´„Çø„ÉºID(‰∏äÔøΩ?16„Éì„ÉÉ???????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?)
 80008d4:	2300      	movs	r3, #0
 80008d6:	9312      	str	r3, [sp, #72]	; 0x48
  filter.FilterIdLow          = 0;                        // „Éï„Ç£„É´„Çø„ÉºID(‰∏ãÔøΩ?16„Éì„ÉÉ???????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?)
 80008d8:	9313      	str	r3, [sp, #76]	; 0x4c
  filter.FilterMaskIdHigh     = 0;                        // „Éï„Ç£„É´„Çø„Éº„Éû„Çπ„ÇØ(‰∏äÔøΩ?16„Éì„ÉÉ???????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?)
 80008da:	9314      	str	r3, [sp, #80]	; 0x50
  filter.FilterMaskIdLow      = 0;                        // „Éï„Ç£„É´„Çø„Éº„Éû„Çπ„ÇØ(‰∏ãÔøΩ?16„Éì„ÉÉ???????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?)
 80008dc:	9315      	str	r3, [sp, #84]	; 0x54
  filter.FilterScale          = CAN_FILTERSCALE_32BIT;    // „Éï„Ç£„É´„Çø„Éº„Çπ„Ç±„Éº„É´
 80008de:	2201      	movs	r2, #1
 80008e0:	9219      	str	r2, [sp, #100]	; 0x64
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;         // „Éï„Ç£„É´„Çø„Éº„Å´Ââ≤„ÇäÂΩì„Å¶„ÇãFIFO
 80008e2:	9316      	str	r3, [sp, #88]	; 0x58
  filter.FilterBank           = 0;                        // „Éï„Ç£„É´„Çø„Éº„Éê„É≥„ÇØNo
 80008e4:	9317      	str	r3, [sp, #92]	; 0x5c
  filter.FilterMode           = CAN_FILTERMODE_IDMASK;    // „Éï„Ç£„É´„Çø„Éº„É¢„Éº???????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?
 80008e6:	9318      	str	r3, [sp, #96]	; 0x60
  filter.SlaveStartFilterBank = 14;                       // „Çπ„É¨„Éº„ÉñCAN„ÅÆÈñãÂßã„Éï„Ç£„É´„Çø„Éº„Éê„É≥„ÇØNo
 80008e8:	230e      	movs	r3, #14
 80008ea:	931b      	str	r3, [sp, #108]	; 0x6c
  filter.FilterActivation     = ENABLE;                   // „Éï„Ç£„É´„Çø„ÉºÁÑ°Âäπ????????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ???????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ??????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ?????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩ????øΩ?øΩ??øΩ?øΩ???øΩ?øΩ??øΩ?øΩÊúâÂäπ
 80008ec:	921a      	str	r2, [sp, #104]	; 0x68
  if(HAL_CAN_ConfigFilter(&hcan, &filter)!=HAL_OK ){
 80008ee:	a912      	add	r1, sp, #72	; 0x48
 80008f0:	480f      	ldr	r0, [pc, #60]	; (8000930 <main+0x1e0>)
 80008f2:	f000 fa86 	bl	8000e02 <HAL_CAN_ConfigFilter>
 80008f6:	b168      	cbz	r0, 8000914 <main+0x1c4>
	  Error_Handler();
 80008f8:	f7ff fedc 	bl	80006b4 <Error_Handler>
    Error_Handler();
 80008fc:	f7ff feda 	bl	80006b4 <Error_Handler>
    Error_Handler();
 8000900:	f7ff fed8 	bl	80006b4 <Error_Handler>
    Error_Handler();
 8000904:	f7ff fed6 	bl	80006b4 <Error_Handler>
    Error_Handler();
 8000908:	f7ff fed4 	bl	80006b4 <Error_Handler>
    Error_Handler();
 800090c:	f7ff fed2 	bl	80006b4 <Error_Handler>
    Error_Handler();
 8000910:	f7ff fed0 	bl	80006b4 <Error_Handler>
  if(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)!=HAL_OK){
 8000914:	2102      	movs	r1, #2
 8000916:	4806      	ldr	r0, [pc, #24]	; (8000930 <main+0x1e0>)
 8000918:	f000 fbb2 	bl	8001080 <HAL_CAN_ActivateNotification>
 800091c:	b108      	cbz	r0, 8000922 <main+0x1d2>
	  Error_Handler();
 800091e:	f7ff fec9 	bl	80006b4 <Error_Handler>
  main_cpp();
 8000922:	f000 f8c9 	bl	8000ab8 <main_cpp>
  while (1)
 8000926:	e7fe      	b.n	8000926 <main+0x1d6>
 8000928:	40021000 	.word	0x40021000
 800092c:	48000400 	.word	0x48000400
 8000930:	20000210 	.word	0x20000210
 8000934:	40006400 	.word	0x40006400
 8000938:	20000238 	.word	0x20000238
 800093c:	40000400 	.word	0x40000400

08000940 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000940:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000942:	4b0a      	ldr	r3, [pc, #40]	; (800096c <HAL_MspInit+0x2c>)
 8000944:	699a      	ldr	r2, [r3, #24]
 8000946:	f042 0201 	orr.w	r2, r2, #1
 800094a:	619a      	str	r2, [r3, #24]
 800094c:	699a      	ldr	r2, [r3, #24]
 800094e:	f002 0201 	and.w	r2, r2, #1
 8000952:	9200      	str	r2, [sp, #0]
 8000954:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000956:	69da      	ldr	r2, [r3, #28]
 8000958:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800095c:	61da      	str	r2, [r3, #28]
 800095e:	69db      	ldr	r3, [r3, #28]
 8000960:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000964:	9301      	str	r3, [sp, #4]
 8000966:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000968:	b002      	add	sp, #8
 800096a:	4770      	bx	lr
 800096c:	40021000 	.word	0x40021000

08000970 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000970:	b500      	push	{lr}
 8000972:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000974:	2300      	movs	r3, #0
 8000976:	9303      	str	r3, [sp, #12]
 8000978:	9304      	str	r3, [sp, #16]
 800097a:	9305      	str	r3, [sp, #20]
 800097c:	9306      	str	r3, [sp, #24]
 800097e:	9307      	str	r3, [sp, #28]
  if(hcan->Instance==CAN)
 8000980:	6802      	ldr	r2, [r0, #0]
 8000982:	4b18      	ldr	r3, [pc, #96]	; (80009e4 <HAL_CAN_MspInit+0x74>)
 8000984:	429a      	cmp	r2, r3
 8000986:	d002      	beq.n	800098e <HAL_CAN_MspInit+0x1e>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000988:	b009      	add	sp, #36	; 0x24
 800098a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_CAN1_CLK_ENABLE();
 800098e:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8000992:	69da      	ldr	r2, [r3, #28]
 8000994:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000998:	61da      	str	r2, [r3, #28]
 800099a:	69da      	ldr	r2, [r3, #28]
 800099c:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80009a0:	9201      	str	r2, [sp, #4]
 80009a2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a4:	695a      	ldr	r2, [r3, #20]
 80009a6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80009aa:	615a      	str	r2, [r3, #20]
 80009ac:	695b      	ldr	r3, [r3, #20]
 80009ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80009b2:	9302      	str	r3, [sp, #8]
 80009b4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80009b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80009ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009bc:	2302      	movs	r3, #2
 80009be:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009c0:	2303      	movs	r3, #3
 80009c2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 80009c4:	2309      	movs	r3, #9
 80009c6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c8:	a903      	add	r1, sp, #12
 80009ca:	4807      	ldr	r0, [pc, #28]	; (80009e8 <HAL_CAN_MspInit+0x78>)
 80009cc:	f000 fd08 	bl	80013e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 1, 0);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2101      	movs	r1, #1
 80009d4:	2014      	movs	r0, #20
 80009d6:	f000 fcab 	bl	8001330 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 80009da:	2014      	movs	r0, #20
 80009dc:	f000 fcde 	bl	800139c <HAL_NVIC_EnableIRQ>
}
 80009e0:	e7d2      	b.n	8000988 <HAL_CAN_MspInit+0x18>
 80009e2:	bf00      	nop
 80009e4:	40006400 	.word	0x40006400
 80009e8:	48000400 	.word	0x48000400

080009ec <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM3)
 80009ec:	6802      	ldr	r2, [r0, #0]
 80009ee:	4b0e      	ldr	r3, [pc, #56]	; (8000a28 <HAL_TIM_Base_MspInit+0x3c>)
 80009f0:	429a      	cmp	r2, r3
 80009f2:	d000      	beq.n	80009f6 <HAL_TIM_Base_MspInit+0xa>
 80009f4:	4770      	bx	lr
{
 80009f6:	b500      	push	{lr}
 80009f8:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80009fa:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 80009fe:	69da      	ldr	r2, [r3, #28]
 8000a00:	f042 0202 	orr.w	r2, r2, #2
 8000a04:	61da      	str	r2, [r3, #28]
 8000a06:	69db      	ldr	r3, [r3, #28]
 8000a08:	f003 0302 	and.w	r3, r3, #2
 8000a0c:	9301      	str	r3, [sp, #4]
 8000a0e:	9b01      	ldr	r3, [sp, #4]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000a10:	2200      	movs	r2, #0
 8000a12:	4611      	mov	r1, r2
 8000a14:	201d      	movs	r0, #29
 8000a16:	f000 fc8b 	bl	8001330 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000a1a:	201d      	movs	r0, #29
 8000a1c:	f000 fcbe 	bl	800139c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000a20:	b003      	add	sp, #12
 8000a22:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a26:	bf00      	nop
 8000a28:	40000400 	.word	0x40000400

08000a2c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <NMI_Handler>

08000a2e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a2e:	e7fe      	b.n	8000a2e <HardFault_Handler>

08000a30 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a30:	e7fe      	b.n	8000a30 <MemManage_Handler>

08000a32 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a32:	e7fe      	b.n	8000a32 <BusFault_Handler>

08000a34 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a34:	e7fe      	b.n	8000a34 <UsageFault_Handler>

08000a36 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a36:	4770      	bx	lr

08000a38 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a38:	4770      	bx	lr

08000a3a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a3a:	4770      	bx	lr

08000a3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a3c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a3e:	f000 f93f 	bl	8000cc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a42:	bd08      	pop	{r3, pc}

08000a44 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000a44:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EMS_Pin);
 8000a46:	2002      	movs	r0, #2
 8000a48:	f000 fdaa 	bl	80015a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000a4c:	bd08      	pop	{r3, pc}
	...

08000a50 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000a50:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */
	led_on(green);
 8000a52:	2001      	movs	r0, #1
 8000a54:	f7ff fdf6 	bl	8000644 <led_on>
  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000a58:	4801      	ldr	r0, [pc, #4]	; (8000a60 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8000a5a:	f000 fb30 	bl	80010be <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8000a5e:	bd08      	pop	{r3, pc}
 8000a60:	20000210 	.word	0x20000210

08000a64 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000a64:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000a66:	4802      	ldr	r0, [pc, #8]	; (8000a70 <TIM3_IRQHandler+0xc>)
 8000a68:	f002 fbaa 	bl	80031c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000a6c:	bd08      	pop	{r3, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000238 	.word	0x20000238

08000a74 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8000a74:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000a76:	4802      	ldr	r0, [pc, #8]	; (8000a80 <USB_LP_IRQHandler+0xc>)
 8000a78:	f000 fe31 	bl	80016de <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8000a7c:	bd08      	pop	{r3, pc}
 8000a7e:	bf00      	nop
 8000a80:	20001128 	.word	0x20001128

08000a84 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a84:	4a03      	ldr	r2, [pc, #12]	; (8000a94 <SystemInit+0x10>)
 8000a86:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000a8a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a8e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a92:	4770      	bx	lr
 8000a94:	e000ed00 	.word	0xe000ed00

08000a98 <_ZN9MotorCtrlC1Ev>:
class MotorCtrl{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	4618      	mov	r0, r3
 8000aac:	370c      	adds	r7, #12
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
	...

08000ab8 <main_cpp>:

CAN_TxHeaderTypeDef TxHeader1;
CAN_TxHeaderTypeDef TxHeader2;

void main_cpp()
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
	HAL_CAN_Start(&hcan);
 8000abe:	483b      	ldr	r0, [pc, #236]	; (8000bac <main_cpp+0xf4>)
 8000ac0:	f000 fa22 	bl	8000f08 <HAL_CAN_Start>

	TxHeader1.IDE = CAN_ID_STD;
 8000ac4:	4b3a      	ldr	r3, [pc, #232]	; (8000bb0 <main_cpp+0xf8>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	609a      	str	r2, [r3, #8]
	TxHeader1.RTR = CAN_RTR_DATA;
 8000aca:	4b39      	ldr	r3, [pc, #228]	; (8000bb0 <main_cpp+0xf8>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	60da      	str	r2, [r3, #12]
	TxHeader1.StdId = 0x200;
 8000ad0:	4b37      	ldr	r3, [pc, #220]	; (8000bb0 <main_cpp+0xf8>)
 8000ad2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ad6:	601a      	str	r2, [r3, #0]
	TxHeader1.DLC = 8;
 8000ad8:	4b35      	ldr	r3, [pc, #212]	; (8000bb0 <main_cpp+0xf8>)
 8000ada:	2208      	movs	r2, #8
 8000adc:	611a      	str	r2, [r3, #16]
	TxHeader1.TransmitGlobalTime = DISABLE;
 8000ade:	4b34      	ldr	r3, [pc, #208]	; (8000bb0 <main_cpp+0xf8>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	751a      	strb	r2, [r3, #20]
	TxHeader2.IDE = CAN_ID_STD;
 8000ae4:	4b33      	ldr	r3, [pc, #204]	; (8000bb4 <main_cpp+0xfc>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
	TxHeader2.RTR = CAN_RTR_DATA;
 8000aea:	4b32      	ldr	r3, [pc, #200]	; (8000bb4 <main_cpp+0xfc>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	60da      	str	r2, [r3, #12]
	TxHeader2.StdId = 0x1ff;
 8000af0:	4b30      	ldr	r3, [pc, #192]	; (8000bb4 <main_cpp+0xfc>)
 8000af2:	f240 12ff 	movw	r2, #511	; 0x1ff
 8000af6:	601a      	str	r2, [r3, #0]
	TxHeader2.DLC = 8;
 8000af8:	4b2e      	ldr	r3, [pc, #184]	; (8000bb4 <main_cpp+0xfc>)
 8000afa:	2208      	movs	r2, #8
 8000afc:	611a      	str	r2, [r3, #16]
	TxHeader2.TransmitGlobalTime = DISABLE;
 8000afe:	4b2d      	ldr	r3, [pc, #180]	; (8000bb4 <main_cpp+0xfc>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	751a      	strb	r2, [r3, #20]

	uint8_t debug_state = 0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	71fb      	strb	r3, [r7, #7]
	while (true)
	{
		if (READ_BIT(CAN->MSR, CAN_MSR_INAK) == 1)
 8000b08:	4b2b      	ldr	r3, [pc, #172]	; (8000bb8 <main_cpp+0x100>)
 8000b0a:	685b      	ldr	r3, [r3, #4]
 8000b0c:	f003 0301 	and.w	r3, r3, #1
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	bf0c      	ite	eq
 8000b14:	2301      	moveq	r3, #1
 8000b16:	2300      	movne	r3, #0
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d008      	beq.n	8000b30 <main_cpp+0x78>
		{
			// can start
			CLEAR_BIT(CAN->MCR, CAN_MCR_INRQ);
 8000b1e:	4b26      	ldr	r3, [pc, #152]	; (8000bb8 <main_cpp+0x100>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a25      	ldr	r2, [pc, #148]	; (8000bb8 <main_cpp+0x100>)
 8000b24:	f023 0301 	bic.w	r3, r3, #1
 8000b28:	6013      	str	r3, [r2, #0]
			led_on(green);
 8000b2a:	2001      	movs	r0, #1
 8000b2c:	f7ff fd8a 	bl	8000644 <led_on>
		}
		if (debug_state == 0)
 8000b30:	79fb      	ldrb	r3, [r7, #7]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d125      	bne.n	8000b82 <main_cpp+0xca>
		{
			switch (hUsbDeviceFS.dev_state)
 8000b36:	4b21      	ldr	r3, [pc, #132]	; (8000bbc <main_cpp+0x104>)
 8000b38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	2b03      	cmp	r3, #3
 8000b40:	d831      	bhi.n	8000ba6 <main_cpp+0xee>
 8000b42:	a201      	add	r2, pc, #4	; (adr r2, 8000b48 <main_cpp+0x90>)
 8000b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b48:	08000b59 	.word	0x08000b59
 8000b4c:	08000b61 	.word	0x08000b61
 8000b50:	08000b77 	.word	0x08000b77
 8000b54:	08000b69 	.word	0x08000b69
			{
			case USBD_STATE_DEFAULT:
				led_on(red);
 8000b58:	2003      	movs	r0, #3
 8000b5a:	f7ff fd73 	bl	8000644 <led_on>
				break;
 8000b5e:	e022      	b.n	8000ba6 <main_cpp+0xee>
			case USBD_STATE_ADDRESSED:
				led_on(yellow);
 8000b60:	2002      	movs	r0, #2
 8000b62:	f7ff fd6f 	bl	8000644 <led_on>
				break;
 8000b66:	e01e      	b.n	8000ba6 <main_cpp+0xee>
			case USBD_STATE_SUSPENDED:
				led_on(yellow);
 8000b68:	2002      	movs	r0, #2
 8000b6a:	f7ff fd6b 	bl	8000644 <led_on>
				led_on(red);
 8000b6e:	2003      	movs	r0, #3
 8000b70:	f7ff fd68 	bl	8000644 <led_on>
				break;
 8000b74:	e017      	b.n	8000ba6 <main_cpp+0xee>
			case USBD_STATE_CONFIGURED:
				led_on(green);
 8000b76:	2001      	movs	r0, #1
 8000b78:	f7ff fd64 	bl	8000644 <led_on>
				debug_state = 1;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	71fb      	strb	r3, [r7, #7]
				break;
 8000b80:	e011      	b.n	8000ba6 <main_cpp+0xee>
			}
		}
		else if (debug_state == 1)
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	2b01      	cmp	r3, #1
 8000b86:	d10e      	bne.n	8000ba6 <main_cpp+0xee>
		{
			switch (hcan.ErrorCode)
 8000b88:	4b08      	ldr	r3, [pc, #32]	; (8000bac <main_cpp+0xf4>)
 8000b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b8c:	2b20      	cmp	r3, #32
 8000b8e:	d005      	beq.n	8000b9c <main_cpp+0xe4>
 8000b90:	2b80      	cmp	r3, #128	; 0x80
 8000b92:	d107      	bne.n	8000ba4 <main_cpp+0xec>
			{
			case HAL_CAN_ERROR_BD: // bit dominant error
				led_on(red);
 8000b94:	2003      	movs	r0, #3
 8000b96:	f7ff fd55 	bl	8000644 <led_on>
				break;
 8000b9a:	e004      	b.n	8000ba6 <main_cpp+0xee>
			case HAL_CAN_ERROR_ACK: // acknowledge error
				led_on(yellow);
 8000b9c:	2002      	movs	r0, #2
 8000b9e:	f7ff fd51 	bl	8000644 <led_on>
				break;
 8000ba2:	e000      	b.n	8000ba6 <main_cpp+0xee>
			default:
				break;
 8000ba4:	bf00      	nop
			}
		}

		led_process(); //turn off all led
 8000ba6:	f7ff fd67 	bl	8000678 <led_process>
		if (READ_BIT(CAN->MSR, CAN_MSR_INAK) == 1)
 8000baa:	e7ad      	b.n	8000b08 <main_cpp+0x50>
 8000bac:	20000210 	.word	0x20000210
 8000bb0:	200003e8 	.word	0x200003e8
 8000bb4:	20000400 	.word	0x20000400
 8000bb8:	40006400 	.word	0x40006400
 8000bbc:	20000420 	.word	0x20000420

08000bc0 <_Z41__static_initialization_and_destruction_0ii>:
	}
}
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
 8000bc8:	6039      	str	r1, [r7, #0]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d107      	bne.n	8000be0 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d102      	bne.n	8000be0 <_Z41__static_initialization_and_destruction_0ii+0x20>
MotorCtrl motor;
 8000bda:	4803      	ldr	r0, [pc, #12]	; (8000be8 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8000bdc:	f7ff ff5c 	bl	8000a98 <_ZN9MotorCtrlC1Ev>
}
 8000be0:	bf00      	nop
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20000284 	.word	0x20000284

08000bec <_GLOBAL__sub_I_motor>:
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000bf4:	2001      	movs	r0, #1
 8000bf6:	f7ff ffe3 	bl	8000bc0 <_Z41__static_initialization_and_destruction_0ii>
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000bfc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c34 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c00:	480d      	ldr	r0, [pc, #52]	; (8000c38 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c02:	490e      	ldr	r1, [pc, #56]	; (8000c3c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c04:	4a0e      	ldr	r2, [pc, #56]	; (8000c40 <LoopForever+0xe>)
  movs r3, #0
 8000c06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c08:	e002      	b.n	8000c10 <LoopCopyDataInit>

08000c0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c0e:	3304      	adds	r3, #4

08000c10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c14:	d3f9      	bcc.n	8000c0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c16:	4a0b      	ldr	r2, [pc, #44]	; (8000c44 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c18:	4c0b      	ldr	r4, [pc, #44]	; (8000c48 <LoopForever+0x16>)
  movs r3, #0
 8000c1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c1c:	e001      	b.n	8000c22 <LoopFillZerobss>

08000c1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c20:	3204      	adds	r2, #4

08000c22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c24:	d3fb      	bcc.n	8000c1e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c26:	f7ff ff2d 	bl	8000a84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c2a:	f004 fe2d 	bl	8005888 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c2e:	f7ff fd8f 	bl	8000750 <main>

08000c32 <LoopForever>:

LoopForever:
    b LoopForever
 8000c32:	e7fe      	b.n	8000c32 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c34:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000c38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c3c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8000c40:	0800595c 	.word	0x0800595c
  ldr r2, =_sbss
 8000c44:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8000c48:	20001634 	.word	0x20001634

08000c4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c4c:	e7fe      	b.n	8000c4c <ADC1_2_IRQHandler>
	...

08000c50 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c50:	b510      	push	{r4, lr}
 8000c52:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c54:	4b0e      	ldr	r3, [pc, #56]	; (8000c90 <HAL_InitTick+0x40>)
 8000c56:	781a      	ldrb	r2, [r3, #0]
 8000c58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000c60:	4a0c      	ldr	r2, [pc, #48]	; (8000c94 <HAL_InitTick+0x44>)
 8000c62:	6810      	ldr	r0, [r2, #0]
 8000c64:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c68:	f000 fba6 	bl	80013b8 <HAL_SYSTICK_Config>
 8000c6c:	b968      	cbnz	r0, 8000c8a <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c6e:	2c0f      	cmp	r4, #15
 8000c70:	d901      	bls.n	8000c76 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000c72:	2001      	movs	r0, #1
 8000c74:	e00a      	b.n	8000c8c <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c76:	2200      	movs	r2, #0
 8000c78:	4621      	mov	r1, r4
 8000c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8000c7e:	f000 fb57 	bl	8001330 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c82:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <HAL_InitTick+0x48>)
 8000c84:	601c      	str	r4, [r3, #0]
  }
   /* Return function status */
  return HAL_OK;
 8000c86:	2000      	movs	r0, #0
 8000c88:	e000      	b.n	8000c8c <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000c8a:	2001      	movs	r0, #1
}
 8000c8c:	bd10      	pop	{r4, pc}
 8000c8e:	bf00      	nop
 8000c90:	20000054 	.word	0x20000054
 8000c94:	20000050 	.word	0x20000050
 8000c98:	20000058 	.word	0x20000058

08000c9c <HAL_Init>:
{
 8000c9c:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c9e:	4a07      	ldr	r2, [pc, #28]	; (8000cbc <HAL_Init+0x20>)
 8000ca0:	6813      	ldr	r3, [r2, #0]
 8000ca2:	f043 0310 	orr.w	r3, r3, #16
 8000ca6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca8:	2003      	movs	r0, #3
 8000caa:	f000 fb2f 	bl	800130c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cae:	200f      	movs	r0, #15
 8000cb0:	f7ff ffce 	bl	8000c50 <HAL_InitTick>
  HAL_MspInit();
 8000cb4:	f7ff fe44 	bl	8000940 <HAL_MspInit>
}
 8000cb8:	2000      	movs	r0, #0
 8000cba:	bd08      	pop	{r3, pc}
 8000cbc:	40022000 	.word	0x40022000

08000cc0 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000cc0:	4a03      	ldr	r2, [pc, #12]	; (8000cd0 <HAL_IncTick+0x10>)
 8000cc2:	6811      	ldr	r1, [r2, #0]
 8000cc4:	4b03      	ldr	r3, [pc, #12]	; (8000cd4 <HAL_IncTick+0x14>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	440b      	add	r3, r1
 8000cca:	6013      	str	r3, [r2, #0]
}
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	20000418 	.word	0x20000418
 8000cd4:	20000054 	.word	0x20000054

08000cd8 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000cd8:	4b01      	ldr	r3, [pc, #4]	; (8000ce0 <HAL_GetTick+0x8>)
 8000cda:	6818      	ldr	r0, [r3, #0]
}
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	20000418 	.word	0x20000418

08000ce4 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000ce4:	2800      	cmp	r0, #0
 8000ce6:	f000 808a 	beq.w	8000dfe <HAL_CAN_Init+0x11a>
{
 8000cea:	b538      	push	{r3, r4, r5, lr}
 8000cec:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000cee:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000cf2:	b1d3      	cbz	r3, 8000d2a <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000cf4:	6822      	ldr	r2, [r4, #0]
 8000cf6:	6813      	ldr	r3, [r2, #0]
 8000cf8:	f043 0301 	orr.w	r3, r3, #1
 8000cfc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cfe:	f7ff ffeb 	bl	8000cd8 <HAL_GetTick>
 8000d02:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000d04:	6823      	ldr	r3, [r4, #0]
 8000d06:	685a      	ldr	r2, [r3, #4]
 8000d08:	f012 0f01 	tst.w	r2, #1
 8000d0c:	d110      	bne.n	8000d30 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d0e:	f7ff ffe3 	bl	8000cd8 <HAL_GetTick>
 8000d12:	1b40      	subs	r0, r0, r5
 8000d14:	280a      	cmp	r0, #10
 8000d16:	d9f5      	bls.n	8000d04 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d1e:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d20:	2305      	movs	r3, #5
 8000d22:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8000d26:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000d28:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8000d2a:	f7ff fe21 	bl	8000970 <HAL_CAN_MspInit>
 8000d2e:	e7e1      	b.n	8000cf4 <HAL_CAN_Init+0x10>
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	f022 0202 	bic.w	r2, r2, #2
 8000d36:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000d38:	f7ff ffce 	bl	8000cd8 <HAL_GetTick>
 8000d3c:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d3e:	6823      	ldr	r3, [r4, #0]
 8000d40:	685a      	ldr	r2, [r3, #4]
 8000d42:	f012 0f02 	tst.w	r2, #2
 8000d46:	d00d      	beq.n	8000d64 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d48:	f7ff ffc6 	bl	8000cd8 <HAL_GetTick>
 8000d4c:	1b40      	subs	r0, r0, r5
 8000d4e:	280a      	cmp	r0, #10
 8000d50:	d9f5      	bls.n	8000d3e <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d58:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d5a:	2305      	movs	r3, #5
 8000d5c:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8000d60:	2001      	movs	r0, #1
 8000d62:	e7e1      	b.n	8000d28 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000d64:	7e22      	ldrb	r2, [r4, #24]
 8000d66:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	bf0c      	ite	eq
 8000d6c:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d70:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8000d74:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d76:	7e63      	ldrb	r3, [r4, #25]
 8000d78:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d7a:	6822      	ldr	r2, [r4, #0]
 8000d7c:	6813      	ldr	r3, [r2, #0]
 8000d7e:	bf0c      	ite	eq
 8000d80:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d84:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 8000d88:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000d8a:	7ea3      	ldrb	r3, [r4, #26]
 8000d8c:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d8e:	6822      	ldr	r2, [r4, #0]
 8000d90:	6813      	ldr	r3, [r2, #0]
 8000d92:	bf0c      	ite	eq
 8000d94:	f043 0320 	orreq.w	r3, r3, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d98:	f023 0320 	bicne.w	r3, r3, #32
 8000d9c:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000d9e:	7ee3      	ldrb	r3, [r4, #27]
 8000da0:	2b01      	cmp	r3, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000da2:	6822      	ldr	r2, [r4, #0]
 8000da4:	6813      	ldr	r3, [r2, #0]
 8000da6:	bf0c      	ite	eq
 8000da8:	f023 0310 	biceq.w	r3, r3, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000dac:	f043 0310 	orrne.w	r3, r3, #16
 8000db0:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000db2:	7f23      	ldrb	r3, [r4, #28]
 8000db4:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000db6:	6822      	ldr	r2, [r4, #0]
 8000db8:	6813      	ldr	r3, [r2, #0]
 8000dba:	bf0c      	ite	eq
 8000dbc:	f043 0308 	orreq.w	r3, r3, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000dc0:	f023 0308 	bicne.w	r3, r3, #8
 8000dc4:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000dc6:	7f63      	ldrb	r3, [r4, #29]
 8000dc8:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000dca:	6822      	ldr	r2, [r4, #0]
 8000dcc:	6813      	ldr	r3, [r2, #0]
 8000dce:	bf0c      	ite	eq
 8000dd0:	f043 0304 	orreq.w	r3, r3, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000dd4:	f023 0304 	bicne.w	r3, r3, #4
 8000dd8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000dda:	6821      	ldr	r1, [r4, #0]
 8000ddc:	68a3      	ldr	r3, [r4, #8]
 8000dde:	68e2      	ldr	r2, [r4, #12]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	6922      	ldr	r2, [r4, #16]
 8000de4:	4313      	orrs	r3, r2
 8000de6:	6962      	ldr	r2, [r4, #20]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	6862      	ldr	r2, [r4, #4]
 8000dec:	3a01      	subs	r2, #1
 8000dee:	4313      	orrs	r3, r2
 8000df0:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000df2:	2000      	movs	r0, #0
 8000df4:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8000df6:	2301      	movs	r3, #1
 8000df8:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 8000dfc:	e794      	b.n	8000d28 <HAL_CAN_Init+0x44>
    return HAL_ERROR;
 8000dfe:	2001      	movs	r0, #1
}
 8000e00:	4770      	bx	lr

08000e02 <HAL_CAN_ConfigFilter>:
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000e02:	6802      	ldr	r2, [r0, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e04:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8000e08:	3b01      	subs	r3, #1
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	2b01      	cmp	r3, #1
 8000e0e:	d905      	bls.n	8000e1c <HAL_CAN_ConfigFilter+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e10:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000e12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e16:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000e18:	2001      	movs	r0, #1
  }
}
 8000e1a:	4770      	bx	lr
{
 8000e1c:	b430      	push	{r4, r5}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e1e:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8000e22:	f043 0301 	orr.w	r3, r3, #1
 8000e26:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000e2a:	694b      	ldr	r3, [r1, #20]
 8000e2c:	f003 031f 	and.w	r3, r3, #31
 8000e30:	2001      	movs	r0, #1
 8000e32:	fa00 f303 	lsl.w	r3, r0, r3
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000e36:	f8d2 021c 	ldr.w	r0, [r2, #540]	; 0x21c
 8000e3a:	ea6f 0c03 	mvn.w	ip, r3
 8000e3e:	ea20 0003 	bic.w	r0, r0, r3
 8000e42:	f8c2 021c 	str.w	r0, [r2, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000e46:	69c8      	ldr	r0, [r1, #28]
 8000e48:	b9b0      	cbnz	r0, 8000e78 <HAL_CAN_ConfigFilter+0x76>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000e4a:	f8d2 020c 	ldr.w	r0, [r2, #524]	; 0x20c
 8000e4e:	ea0c 0000 	and.w	r0, ip, r0
 8000e52:	f8c2 020c 	str.w	r0, [r2, #524]	; 0x20c
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e56:	6948      	ldr	r0, [r1, #20]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000e58:	888c      	ldrh	r4, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000e5a:	68cd      	ldr	r5, [r1, #12]
 8000e5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e60:	3048      	adds	r0, #72	; 0x48
 8000e62:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e66:	6948      	ldr	r0, [r1, #20]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000e68:	880c      	ldrh	r4, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e6a:	688d      	ldr	r5, [r1, #8]
 8000e6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e70:	3048      	adds	r0, #72	; 0x48
 8000e72:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8000e76:	6044      	str	r4, [r0, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000e78:	69c8      	ldr	r0, [r1, #28]
 8000e7a:	2801      	cmp	r0, #1
 8000e7c:	d01b      	beq.n	8000eb6 <HAL_CAN_ConfigFilter+0xb4>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000e7e:	6988      	ldr	r0, [r1, #24]
 8000e80:	bb80      	cbnz	r0, 8000ee4 <HAL_CAN_ConfigFilter+0xe2>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000e82:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8000e86:	ea0c 0000 	and.w	r0, ip, r0
 8000e8a:	f8c2 0204 	str.w	r0, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000e8e:	6908      	ldr	r0, [r1, #16]
 8000e90:	bb70      	cbnz	r0, 8000ef0 <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e92:	f8d2 0214 	ldr.w	r0, [r2, #532]	; 0x214
 8000e96:	ea0c 0000 	and.w	r0, ip, r0
 8000e9a:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000e9e:	6a09      	ldr	r1, [r1, #32]
 8000ea0:	2901      	cmp	r1, #1
 8000ea2:	d02b      	beq.n	8000efc <HAL_CAN_ConfigFilter+0xfa>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000ea4:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8000ea8:	f023 0301 	bic.w	r3, r3, #1
 8000eac:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    return HAL_OK;
 8000eb0:	2000      	movs	r0, #0
}
 8000eb2:	bc30      	pop	{r4, r5}
 8000eb4:	4770      	bx	lr
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000eb6:	f8d2 020c 	ldr.w	r0, [r2, #524]	; 0x20c
 8000eba:	4318      	orrs	r0, r3
 8000ebc:	f8c2 020c 	str.w	r0, [r2, #524]	; 0x20c
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ec0:	6948      	ldr	r0, [r1, #20]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000ec2:	888c      	ldrh	r4, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000ec4:	680d      	ldr	r5, [r1, #0]
 8000ec6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000eca:	3048      	adds	r0, #72	; 0x48
 8000ecc:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ed0:	6948      	ldr	r0, [r1, #20]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000ed2:	898c      	ldrh	r4, [r1, #12]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ed4:	688d      	ldr	r5, [r1, #8]
 8000ed6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000eda:	3048      	adds	r0, #72	; 0x48
 8000edc:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8000ee0:	6044      	str	r4, [r0, #4]
 8000ee2:	e7cc      	b.n	8000e7e <HAL_CAN_ConfigFilter+0x7c>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000ee4:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8000ee8:	4318      	orrs	r0, r3
 8000eea:	f8c2 0204 	str.w	r0, [r2, #516]	; 0x204
 8000eee:	e7ce      	b.n	8000e8e <HAL_CAN_ConfigFilter+0x8c>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ef0:	f8d2 0214 	ldr.w	r0, [r2, #532]	; 0x214
 8000ef4:	4318      	orrs	r0, r3
 8000ef6:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
 8000efa:	e7d0      	b.n	8000e9e <HAL_CAN_ConfigFilter+0x9c>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000efc:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 8000f00:	430b      	orrs	r3, r1
 8000f02:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
 8000f06:	e7cd      	b.n	8000ea4 <HAL_CAN_ConfigFilter+0xa2>

08000f08 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000f08:	b570      	push	{r4, r5, r6, lr}
 8000f0a:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000f0c:	f890 5020 	ldrb.w	r5, [r0, #32]
 8000f10:	b2ed      	uxtb	r5, r5
 8000f12:	2d01      	cmp	r5, #1
 8000f14:	d006      	beq.n	8000f24 <HAL_CAN_Start+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000f16:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000f18:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f1c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000f1e:	2501      	movs	r5, #1
  }
}
 8000f20:	4628      	mov	r0, r5
 8000f22:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000f24:	2302      	movs	r3, #2
 8000f26:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f2a:	6802      	ldr	r2, [r0, #0]
 8000f2c:	6813      	ldr	r3, [r2, #0]
 8000f2e:	f023 0301 	bic.w	r3, r3, #1
 8000f32:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8000f34:	f7ff fed0 	bl	8000cd8 <HAL_GetTick>
 8000f38:	4606      	mov	r6, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000f3a:	6823      	ldr	r3, [r4, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f013 0f01 	tst.w	r3, #1
 8000f42:	d00c      	beq.n	8000f5e <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f44:	f7ff fec8 	bl	8000cd8 <HAL_GetTick>
 8000f48:	1b83      	subs	r3, r0, r6
 8000f4a:	2b0a      	cmp	r3, #10
 8000f4c:	d9f5      	bls.n	8000f3a <HAL_CAN_Start+0x32>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000f50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f54:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000f56:	2305      	movs	r3, #5
 8000f58:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8000f5c:	e7e0      	b.n	8000f20 <HAL_CAN_Start+0x18>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000f5e:	2500      	movs	r5, #0
 8000f60:	6265      	str	r5, [r4, #36]	; 0x24
    return HAL_OK;
 8000f62:	e7dd      	b.n	8000f20 <HAL_CAN_Start+0x18>

08000f64 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000f64:	b570      	push	{r4, r5, r6, lr}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f66:	f890 c020 	ldrb.w	ip, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000f6a:	6804      	ldr	r4, [r0, #0]
 8000f6c:	68a4      	ldr	r4, [r4, #8]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f6e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8000f72:	fa5f fc8c 	uxtb.w	ip, ip
 8000f76:	f1bc 0f01 	cmp.w	ip, #1
 8000f7a:	d864      	bhi.n	8001046 <HAL_CAN_AddTxMessage+0xe2>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f7c:	f014 5fe0 	tst.w	r4, #469762048	; 0x1c000000
 8000f80:	d05b      	beq.n	800103a <HAL_CAN_AddTxMessage+0xd6>
        ((tsr & CAN_TSR_TME1) != 0U) ||
        ((tsr & CAN_TSR_TME2) != 0U))
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000f82:	f3c4 6c01 	ubfx	ip, r4, #24, #2

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000f86:	2401      	movs	r4, #1
 8000f88:	fa04 f40c 	lsl.w	r4, r4, ip
 8000f8c:	601c      	str	r4, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000f8e:	688b      	ldr	r3, [r1, #8]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d13b      	bne.n	800100c <HAL_CAN_AddTxMessage+0xa8>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f94:	6804      	ldr	r4, [r0, #0]
 8000f96:	680d      	ldr	r5, [r1, #0]
 8000f98:	68cb      	ldr	r3, [r1, #12]
 8000f9a:	ea43 5545 	orr.w	r5, r3, r5, lsl #21
 8000f9e:	f10c 0318 	add.w	r3, ip, #24
 8000fa2:	011b      	lsls	r3, r3, #4
 8000fa4:	50e5      	str	r5, [r4, r3]
                                                           pHeader->IDE |
                                                           pHeader->RTR);
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000fa6:	6803      	ldr	r3, [r0, #0]
 8000fa8:	690c      	ldr	r4, [r1, #16]
 8000faa:	f10c 0e18 	add.w	lr, ip, #24
 8000fae:	eb03 130e 	add.w	r3, r3, lr, lsl #4
 8000fb2:	605c      	str	r4, [r3, #4]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000fb4:	7d0b      	ldrb	r3, [r1, #20]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d035      	beq.n	8001026 <HAL_CAN_AddTxMessage+0xc2>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000fba:	6801      	ldr	r1, [r0, #0]
 8000fbc:	79d4      	ldrb	r4, [r2, #7]
 8000fbe:	7993      	ldrb	r3, [r2, #6]
 8000fc0:	041b      	lsls	r3, r3, #16
 8000fc2:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8000fc6:	7914      	ldrb	r4, [r2, #4]
 8000fc8:	4323      	orrs	r3, r4
 8000fca:	7954      	ldrb	r4, [r2, #5]
 8000fcc:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8000fd0:	eb01 110c 	add.w	r1, r1, ip, lsl #4
 8000fd4:	f8c1 318c 	str.w	r3, [r1, #396]	; 0x18c
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000fd8:	6801      	ldr	r1, [r0, #0]
 8000fda:	78d4      	ldrb	r4, [r2, #3]
 8000fdc:	7893      	ldrb	r3, [r2, #2]
 8000fde:	041b      	lsls	r3, r3, #16
 8000fe0:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8000fe4:	7814      	ldrb	r4, [r2, #0]
 8000fe6:	4323      	orrs	r3, r4
 8000fe8:	7852      	ldrb	r2, [r2, #1]
 8000fea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000fee:	eb01 110c 	add.w	r1, r1, ip, lsl #4
 8000ff2:	f8c1 3188 	str.w	r3, [r1, #392]	; 0x188
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000ff6:	6803      	ldr	r3, [r0, #0]
 8000ff8:	eb03 130c 	add.w	r3, r3, ip, lsl #4
 8000ffc:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8001000:	f042 0201 	orr.w	r2, r2, #1
 8001004:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

      /* Return function status */
      return HAL_OK;
 8001008:	2000      	movs	r0, #0
 800100a:	e021      	b.n	8001050 <HAL_CAN_AddTxMessage+0xec>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800100c:	6804      	ldr	r4, [r0, #0]
 800100e:	684d      	ldr	r5, [r1, #4]
                                                           pHeader->IDE |
 8001010:	68ce      	ldr	r6, [r1, #12]
 8001012:	4333      	orrs	r3, r6
 8001014:	ea43 03c5 	orr.w	r3, r3, r5, lsl #3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001018:	f10c 0e18 	add.w	lr, ip, #24
 800101c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
 8001020:	f844 300e 	str.w	r3, [r4, lr]
 8001024:	e7bf      	b.n	8000fa6 <HAL_CAN_AddTxMessage+0x42>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001026:	6803      	ldr	r3, [r0, #0]
 8001028:	eb03 130c 	add.w	r3, r3, ip, lsl #4
 800102c:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 8001030:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001034:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
 8001038:	e7bf      	b.n	8000fba <HAL_CAN_AddTxMessage+0x56>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800103a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800103c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001040:	6243      	str	r3, [r0, #36]	; 0x24

      return HAL_ERROR;
 8001042:	2001      	movs	r0, #1
 8001044:	e004      	b.n	8001050 <HAL_CAN_AddTxMessage+0xec>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001046:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001048:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800104c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800104e:	2001      	movs	r0, #1
  }
}
 8001050:	bd70      	pop	{r4, r5, r6, pc}

08001052 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
  uint32_t freelevel = 0U;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001052:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001056:	3b01      	subs	r3, #1
 8001058:	b2db      	uxtb	r3, r3
 800105a:	2b01      	cmp	r3, #1
 800105c:	d901      	bls.n	8001062 <HAL_CAN_GetTxMailboxesFreeLevel+0x10>
  uint32_t freelevel = 0U;
 800105e:	2000      	movs	r0, #0
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
}
 8001060:	4770      	bx	lr
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001062:	6803      	ldr	r3, [r0, #0]
 8001064:	6898      	ldr	r0, [r3, #8]
 8001066:	f3c0 6080 	ubfx	r0, r0, #26, #1
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800106a:	689a      	ldr	r2, [r3, #8]
 800106c:	f012 6f00 	tst.w	r2, #134217728	; 0x8000000
      freelevel++;
 8001070:	bf18      	it	ne
 8001072:	3001      	addne	r0, #1
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001074:	689b      	ldr	r3, [r3, #8]
 8001076:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800107a:	d0f1      	beq.n	8001060 <HAL_CAN_GetTxMailboxesFreeLevel+0xe>
      freelevel++;
 800107c:	3001      	adds	r0, #1
 800107e:	4770      	bx	lr

08001080 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8001080:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001084:	3b01      	subs	r3, #1
 8001086:	b2db      	uxtb	r3, r3
 8001088:	2b01      	cmp	r3, #1
 800108a:	d905      	bls.n	8001098 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800108c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800108e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001092:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001094:	2001      	movs	r0, #1
  }
}
 8001096:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001098:	6802      	ldr	r2, [r0, #0]
 800109a:	6953      	ldr	r3, [r2, #20]
 800109c:	430b      	orrs	r3, r1
 800109e:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 80010a0:	2000      	movs	r0, #0
 80010a2:	4770      	bx	lr

080010a4 <HAL_CAN_TxMailbox0CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80010a4:	4770      	bx	lr

080010a6 <HAL_CAN_TxMailbox1CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80010a6:	4770      	bx	lr

080010a8 <HAL_CAN_TxMailbox2CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80010a8:	4770      	bx	lr

080010aa <HAL_CAN_TxMailbox0AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80010aa:	4770      	bx	lr

080010ac <HAL_CAN_TxMailbox1AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80010ac:	4770      	bx	lr

080010ae <HAL_CAN_TxMailbox2AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80010ae:	4770      	bx	lr

080010b0 <HAL_CAN_RxFifo0MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80010b0:	4770      	bx	lr

080010b2 <HAL_CAN_RxFifo0FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80010b2:	4770      	bx	lr

080010b4 <HAL_CAN_RxFifo1MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80010b4:	4770      	bx	lr

080010b6 <HAL_CAN_RxFifo1FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80010b6:	4770      	bx	lr

080010b8 <HAL_CAN_SleepCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80010b8:	4770      	bx	lr

080010ba <HAL_CAN_WakeUpFromRxMsgCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80010ba:	4770      	bx	lr

080010bc <HAL_CAN_ErrorCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80010bc:	4770      	bx	lr

080010be <HAL_CAN_IRQHandler>:
{
 80010be:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010c2:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80010c4:	6803      	ldr	r3, [r0, #0]
 80010c6:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80010c8:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80010cc:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80010ce:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80010d2:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80010d6:	f8d3 9018 	ldr.w	r9, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80010da:	f014 0601 	ands.w	r6, r4, #1
 80010de:	d03b      	beq.n	8001158 <HAL_CAN_IRQHandler+0x9a>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80010e0:	f017 0601 	ands.w	r6, r7, #1
 80010e4:	d016      	beq.n	8001114 <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80010e6:	2201      	movs	r2, #1
 80010e8:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80010ea:	f017 0f02 	tst.w	r7, #2
 80010ee:	d108      	bne.n	8001102 <HAL_CAN_IRQHandler+0x44>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80010f0:	f017 0f04 	tst.w	r7, #4
 80010f4:	d10c      	bne.n	8001110 <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80010f6:	f017 0608 	ands.w	r6, r7, #8
 80010fa:	d006      	beq.n	800110a <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80010fc:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 8001100:	e008      	b.n	8001114 <HAL_CAN_IRQHandler+0x56>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001102:	f7ff ffcf 	bl	80010a4 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001106:	2600      	movs	r6, #0
 8001108:	e004      	b.n	8001114 <HAL_CAN_IRQHandler+0x56>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800110a:	f7ff ffce 	bl	80010aa <HAL_CAN_TxMailbox0AbortCallback>
 800110e:	e001      	b.n	8001114 <HAL_CAN_IRQHandler+0x56>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001110:	f44f 6600 	mov.w	r6, #2048	; 0x800
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001114:	f417 7f80 	tst.w	r7, #256	; 0x100
 8001118:	d00d      	beq.n	8001136 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800111a:	682b      	ldr	r3, [r5, #0]
 800111c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001120:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001122:	f417 7f00 	tst.w	r7, #512	; 0x200
 8001126:	f040 8087 	bne.w	8001238 <HAL_CAN_IRQHandler+0x17a>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800112a:	f417 6f80 	tst.w	r7, #1024	; 0x400
 800112e:	f000 8087 	beq.w	8001240 <HAL_CAN_IRQHandler+0x182>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001132:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001136:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 800113a:	d00d      	beq.n	8001158 <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800113c:	682b      	ldr	r3, [r5, #0]
 800113e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001142:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001144:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001148:	f040 8084 	bne.w	8001254 <HAL_CAN_IRQHandler+0x196>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800114c:	f417 2f80 	tst.w	r7, #262144	; 0x40000
 8001150:	f000 8084 	beq.w	800125c <HAL_CAN_IRQHandler+0x19e>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001154:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001158:	f014 0f08 	tst.w	r4, #8
 800115c:	d007      	beq.n	800116e <HAL_CAN_IRQHandler+0xb0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800115e:	f01b 0f10 	tst.w	fp, #16
 8001162:	d004      	beq.n	800116e <HAL_CAN_IRQHandler+0xb0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001164:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001168:	682b      	ldr	r3, [r5, #0]
 800116a:	2210      	movs	r2, #16
 800116c:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800116e:	f014 0f04 	tst.w	r4, #4
 8001172:	d002      	beq.n	800117a <HAL_CAN_IRQHandler+0xbc>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001174:	f01b 0f08 	tst.w	fp, #8
 8001178:	d17a      	bne.n	8001270 <HAL_CAN_IRQHandler+0x1b2>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800117a:	f014 0f02 	tst.w	r4, #2
 800117e:	d004      	beq.n	800118a <HAL_CAN_IRQHandler+0xcc>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001180:	682b      	ldr	r3, [r5, #0]
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	f013 0f03 	tst.w	r3, #3
 8001188:	d179      	bne.n	800127e <HAL_CAN_IRQHandler+0x1c0>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800118a:	f014 0f40 	tst.w	r4, #64	; 0x40
 800118e:	d007      	beq.n	80011a0 <HAL_CAN_IRQHandler+0xe2>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001190:	f01a 0f10 	tst.w	sl, #16
 8001194:	d004      	beq.n	80011a0 <HAL_CAN_IRQHandler+0xe2>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001196:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800119a:	682b      	ldr	r3, [r5, #0]
 800119c:	2210      	movs	r2, #16
 800119e:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80011a0:	f014 0f20 	tst.w	r4, #32
 80011a4:	d002      	beq.n	80011ac <HAL_CAN_IRQHandler+0xee>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80011a6:	f01a 0f08 	tst.w	sl, #8
 80011aa:	d16c      	bne.n	8001286 <HAL_CAN_IRQHandler+0x1c8>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80011ac:	f014 0f10 	tst.w	r4, #16
 80011b0:	d004      	beq.n	80011bc <HAL_CAN_IRQHandler+0xfe>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80011b2:	682b      	ldr	r3, [r5, #0]
 80011b4:	691b      	ldr	r3, [r3, #16]
 80011b6:	f013 0f03 	tst.w	r3, #3
 80011ba:	d16b      	bne.n	8001294 <HAL_CAN_IRQHandler+0x1d6>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80011bc:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 80011c0:	d002      	beq.n	80011c8 <HAL_CAN_IRQHandler+0x10a>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80011c2:	f018 0f10 	tst.w	r8, #16
 80011c6:	d169      	bne.n	800129c <HAL_CAN_IRQHandler+0x1de>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80011c8:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 80011cc:	d002      	beq.n	80011d4 <HAL_CAN_IRQHandler+0x116>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80011ce:	f018 0f08 	tst.w	r8, #8
 80011d2:	d16a      	bne.n	80012aa <HAL_CAN_IRQHandler+0x1ec>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80011d4:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80011d8:	f000 8084 	beq.w	80012e4 <HAL_CAN_IRQHandler+0x226>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80011dc:	f018 0f04 	tst.w	r8, #4
 80011e0:	d07d      	beq.n	80012de <HAL_CAN_IRQHandler+0x220>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80011e2:	f414 7f80 	tst.w	r4, #256	; 0x100
 80011e6:	d004      	beq.n	80011f2 <HAL_CAN_IRQHandler+0x134>
 80011e8:	f019 0f01 	tst.w	r9, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 80011ec:	bf18      	it	ne
 80011ee:	f046 0601 	orrne.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80011f2:	f414 7f00 	tst.w	r4, #512	; 0x200
 80011f6:	d004      	beq.n	8001202 <HAL_CAN_IRQHandler+0x144>
 80011f8:	f019 0f02 	tst.w	r9, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 80011fc:	bf18      	it	ne
 80011fe:	f046 0602 	orrne.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001202:	f414 6f80 	tst.w	r4, #1024	; 0x400
 8001206:	d004      	beq.n	8001212 <HAL_CAN_IRQHandler+0x154>
 8001208:	f019 0f04 	tst.w	r9, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 800120c:	bf18      	it	ne
 800120e:	f046 0604 	orrne.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001212:	f414 6f00 	tst.w	r4, #2048	; 0x800
 8001216:	d062      	beq.n	80012de <HAL_CAN_IRQHandler+0x220>
 8001218:	f019 0970 	ands.w	r9, r9, #112	; 0x70
 800121c:	d05f      	beq.n	80012de <HAL_CAN_IRQHandler+0x220>
        switch (esrflags & CAN_ESR_LEC)
 800121e:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 8001222:	d065      	beq.n	80012f0 <HAL_CAN_IRQHandler+0x232>
 8001224:	d84e      	bhi.n	80012c4 <HAL_CAN_IRQHandler+0x206>
 8001226:	f1b9 0f20 	cmp.w	r9, #32
 800122a:	d05e      	beq.n	80012ea <HAL_CAN_IRQHandler+0x22c>
 800122c:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 8001230:	d142      	bne.n	80012b8 <HAL_CAN_IRQHandler+0x1fa>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001232:	f046 0620 	orr.w	r6, r6, #32
            break;
 8001236:	e04d      	b.n	80012d4 <HAL_CAN_IRQHandler+0x216>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001238:	4628      	mov	r0, r5
 800123a:	f7ff ff34 	bl	80010a6 <HAL_CAN_TxMailbox1CompleteCallback>
 800123e:	e77a      	b.n	8001136 <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001240:	f417 6f00 	tst.w	r7, #2048	; 0x800
 8001244:	d002      	beq.n	800124c <HAL_CAN_IRQHandler+0x18e>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001246:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 800124a:	e774      	b.n	8001136 <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800124c:	4628      	mov	r0, r5
 800124e:	f7ff ff2d 	bl	80010ac <HAL_CAN_TxMailbox1AbortCallback>
 8001252:	e770      	b.n	8001136 <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001254:	4628      	mov	r0, r5
 8001256:	f7ff ff27 	bl	80010a8 <HAL_CAN_TxMailbox2CompleteCallback>
 800125a:	e77d      	b.n	8001158 <HAL_CAN_IRQHandler+0x9a>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800125c:	f417 2f00 	tst.w	r7, #524288	; 0x80000
 8001260:	d002      	beq.n	8001268 <HAL_CAN_IRQHandler+0x1aa>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001262:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 8001266:	e777      	b.n	8001158 <HAL_CAN_IRQHandler+0x9a>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001268:	4628      	mov	r0, r5
 800126a:	f7ff ff20 	bl	80010ae <HAL_CAN_TxMailbox2AbortCallback>
 800126e:	e773      	b.n	8001158 <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001270:	682b      	ldr	r3, [r5, #0]
 8001272:	2208      	movs	r2, #8
 8001274:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001276:	4628      	mov	r0, r5
 8001278:	f7ff ff1b 	bl	80010b2 <HAL_CAN_RxFifo0FullCallback>
 800127c:	e77d      	b.n	800117a <HAL_CAN_IRQHandler+0xbc>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800127e:	4628      	mov	r0, r5
 8001280:	f7ff ff16 	bl	80010b0 <HAL_CAN_RxFifo0MsgPendingCallback>
 8001284:	e781      	b.n	800118a <HAL_CAN_IRQHandler+0xcc>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001286:	682b      	ldr	r3, [r5, #0]
 8001288:	2208      	movs	r2, #8
 800128a:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 800128c:	4628      	mov	r0, r5
 800128e:	f7ff ff12 	bl	80010b6 <HAL_CAN_RxFifo1FullCallback>
 8001292:	e78b      	b.n	80011ac <HAL_CAN_IRQHandler+0xee>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001294:	4628      	mov	r0, r5
 8001296:	f7ff ff0d 	bl	80010b4 <HAL_CAN_RxFifo1MsgPendingCallback>
 800129a:	e78f      	b.n	80011bc <HAL_CAN_IRQHandler+0xfe>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800129c:	682b      	ldr	r3, [r5, #0]
 800129e:	2210      	movs	r2, #16
 80012a0:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80012a2:	4628      	mov	r0, r5
 80012a4:	f7ff ff08 	bl	80010b8 <HAL_CAN_SleepCallback>
 80012a8:	e78e      	b.n	80011c8 <HAL_CAN_IRQHandler+0x10a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80012aa:	682b      	ldr	r3, [r5, #0]
 80012ac:	2208      	movs	r2, #8
 80012ae:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80012b0:	4628      	mov	r0, r5
 80012b2:	f7ff ff02 	bl	80010ba <HAL_CAN_WakeUpFromRxMsgCallback>
 80012b6:	e78d      	b.n	80011d4 <HAL_CAN_IRQHandler+0x116>
        switch (esrflags & CAN_ESR_LEC)
 80012b8:	f1b9 0f10 	cmp.w	r9, #16
 80012bc:	d10a      	bne.n	80012d4 <HAL_CAN_IRQHandler+0x216>
            errorcode |= HAL_CAN_ERROR_STF;
 80012be:	f046 0608 	orr.w	r6, r6, #8
            break;
 80012c2:	e007      	b.n	80012d4 <HAL_CAN_IRQHandler+0x216>
        switch (esrflags & CAN_ESR_LEC)
 80012c4:	f1b9 0f50 	cmp.w	r9, #80	; 0x50
 80012c8:	d015      	beq.n	80012f6 <HAL_CAN_IRQHandler+0x238>
 80012ca:	f1b9 0f60 	cmp.w	r9, #96	; 0x60
            errorcode |= HAL_CAN_ERROR_CRC;
 80012ce:	bf08      	it	eq
 80012d0:	f446 7680 	orreq.w	r6, r6, #256	; 0x100
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80012d4:	682a      	ldr	r2, [r5, #0]
 80012d6:	6993      	ldr	r3, [r2, #24]
 80012d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80012dc:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80012de:	682b      	ldr	r3, [r5, #0]
 80012e0:	2204      	movs	r2, #4
 80012e2:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80012e4:	b956      	cbnz	r6, 80012fc <HAL_CAN_IRQHandler+0x23e>
}
 80012e6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            errorcode |= HAL_CAN_ERROR_FOR;
 80012ea:	f046 0610 	orr.w	r6, r6, #16
            break;
 80012ee:	e7f1      	b.n	80012d4 <HAL_CAN_IRQHandler+0x216>
            errorcode |= HAL_CAN_ERROR_BR;
 80012f0:	f046 0640 	orr.w	r6, r6, #64	; 0x40
            break;
 80012f4:	e7ee      	b.n	80012d4 <HAL_CAN_IRQHandler+0x216>
            errorcode |= HAL_CAN_ERROR_BD;
 80012f6:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 80012fa:	e7eb      	b.n	80012d4 <HAL_CAN_IRQHandler+0x216>
    hcan->ErrorCode |= errorcode;
 80012fc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80012fe:	4333      	orrs	r3, r6
 8001300:	626b      	str	r3, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8001302:	4628      	mov	r0, r5
 8001304:	f7ff feda 	bl	80010bc <HAL_CAN_ErrorCallback>
}
 8001308:	e7ed      	b.n	80012e6 <HAL_CAN_IRQHandler+0x228>
	...

0800130c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800130c:	4907      	ldr	r1, [pc, #28]	; (800132c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800130e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001310:	0203      	lsls	r3, r0, #8
 8001312:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001316:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800131a:	0412      	lsls	r2, r2, #16
 800131c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800131e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001320:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001324:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001328:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800132a:	4770      	bx	lr
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001330:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001332:	4b18      	ldr	r3, [pc, #96]	; (8001394 <HAL_NVIC_SetPriority+0x64>)
 8001334:	68db      	ldr	r3, [r3, #12]
 8001336:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800133a:	f1c3 0c07 	rsb	ip, r3, #7
 800133e:	f1bc 0f04 	cmp.w	ip, #4
 8001342:	bf28      	it	cs
 8001344:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001348:	f103 0e04 	add.w	lr, r3, #4
 800134c:	f1be 0f06 	cmp.w	lr, #6
 8001350:	bf8c      	ite	hi
 8001352:	3b03      	subhi	r3, #3
 8001354:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001356:	f04f 3eff 	mov.w	lr, #4294967295
 800135a:	fa0e fc0c 	lsl.w	ip, lr, ip
 800135e:	ea21 010c 	bic.w	r1, r1, ip
 8001362:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001364:	fa0e fe03 	lsl.w	lr, lr, r3
 8001368:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800136c:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 800136e:	2800      	cmp	r0, #0
 8001370:	db09      	blt.n	8001386 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001372:	0109      	lsls	r1, r1, #4
 8001374:	b2c9      	uxtb	r1, r1
 8001376:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800137a:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800137e:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001382:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001386:	f000 000f 	and.w	r0, r0, #15
 800138a:	0109      	lsls	r1, r1, #4
 800138c:	b2c9      	uxtb	r1, r1
 800138e:	4b02      	ldr	r3, [pc, #8]	; (8001398 <HAL_NVIC_SetPriority+0x68>)
 8001390:	5419      	strb	r1, [r3, r0]
 8001392:	e7f6      	b.n	8001382 <HAL_NVIC_SetPriority+0x52>
 8001394:	e000ed00 	.word	0xe000ed00
 8001398:	e000ed14 	.word	0xe000ed14

0800139c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800139c:	2800      	cmp	r0, #0
 800139e:	db07      	blt.n	80013b0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013a0:	0941      	lsrs	r1, r0, #5
 80013a2:	f000 001f 	and.w	r0, r0, #31
 80013a6:	2301      	movs	r3, #1
 80013a8:	4083      	lsls	r3, r0
 80013aa:	4a02      	ldr	r2, [pc, #8]	; (80013b4 <HAL_NVIC_EnableIRQ+0x18>)
 80013ac:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	e000e100 	.word	0xe000e100

080013b8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013b8:	3801      	subs	r0, #1
 80013ba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80013be:	d20b      	bcs.n	80013d8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013c0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80013c4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c6:	4a05      	ldr	r2, [pc, #20]	; (80013dc <HAL_SYSTICK_Config+0x24>)
 80013c8:	21f0      	movs	r1, #240	; 0xf0
 80013ca:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013ce:	2000      	movs	r0, #0
 80013d0:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013d2:	2207      	movs	r2, #7
 80013d4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013d6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80013d8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80013da:	4770      	bx	lr
 80013dc:	e000ed00 	.word	0xe000ed00

080013e0 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013e0:	680b      	ldr	r3, [r1, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	f000 80ce 	beq.w	8001584 <HAL_GPIO_Init+0x1a4>
{
 80013e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013ec:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ee:	f04f 0c00 	mov.w	ip, #0
  uint32_t position = 0x00u;
 80013f2:	4662      	mov	r2, ip
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013f4:	2501      	movs	r5, #1
        GPIOx->AFR[position >> 3u] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80013f6:	f04f 0e03 	mov.w	lr, #3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013fa:	f04f 080f 	mov.w	r8, #15
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013fe:	4c62      	ldr	r4, [pc, #392]	; (8001588 <HAL_GPIO_Init+0x1a8>)
 8001400:	e047      	b.n	8001492 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001402:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001404:	fa0e fa0c 	lsl.w	sl, lr, ip
 8001408:	ea23 0a0a 	bic.w	sl, r3, sl
        temp |= (GPIO_Init->Speed << (position * 2u));
 800140c:	68cb      	ldr	r3, [r1, #12]
 800140e:	fa03 f30c 	lsl.w	r3, r3, ip
 8001412:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->OSPEEDR = temp;
 8001416:	6083      	str	r3, [r0, #8]
        temp = GPIOx->OTYPER;
 8001418:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800141a:	ea23 0707 	bic.w	r7, r3, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800141e:	684b      	ldr	r3, [r1, #4]
 8001420:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8001424:	4093      	lsls	r3, r2
 8001426:	433b      	orrs	r3, r7
        GPIOx->OTYPER = temp;
 8001428:	6043      	str	r3, [r0, #4]
 800142a:	e03d      	b.n	80014a8 <HAL_GPIO_Init+0xc8>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800142c:	2700      	movs	r7, #0
 800142e:	fa07 f70b 	lsl.w	r7, r7, fp
 8001432:	ea47 070a 	orr.w	r7, r7, sl
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001436:	609f      	str	r7, [r3, #8]
        temp = EXTI->RTSR;
 8001438:	68a3      	ldr	r3, [r4, #8]
        temp &= ~(iocurrent);
 800143a:	ea6f 0709 	mvn.w	r7, r9
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800143e:	684e      	ldr	r6, [r1, #4]
 8001440:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8001444:	bf0c      	ite	eq
 8001446:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 8001448:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->RTSR = temp;
 800144c:	60a3      	str	r3, [r4, #8]

        temp = EXTI->FTSR;
 800144e:	68e3      	ldr	r3, [r4, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001450:	684e      	ldr	r6, [r1, #4]
 8001452:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
        temp &= ~(iocurrent);
 8001456:	bf0c      	ite	eq
 8001458:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 800145a:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->FTSR = temp;
 800145e:	60e3      	str	r3, [r4, #12]

        temp = EXTI->EMR;
 8001460:	6863      	ldr	r3, [r4, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001462:	684e      	ldr	r6, [r1, #4]
 8001464:	f416 3f00 	tst.w	r6, #131072	; 0x20000
        temp &= ~(iocurrent);
 8001468:	bf0c      	ite	eq
 800146a:	403b      	andeq	r3, r7
        {
          temp |= iocurrent;
 800146c:	ea49 0303 	orrne.w	r3, r9, r3
        }
        EXTI->EMR = temp;
 8001470:	6063      	str	r3, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001472:	6823      	ldr	r3, [r4, #0]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001474:	684e      	ldr	r6, [r1, #4]
 8001476:	f416 3f80 	tst.w	r6, #65536	; 0x10000
        temp &= ~(iocurrent);
 800147a:	bf0c      	ite	eq
 800147c:	401f      	andeq	r7, r3
        {
          temp |= iocurrent;
 800147e:	ea49 0703 	orrne.w	r7, r9, r3
        }
        EXTI->IMR = temp;
 8001482:	6027      	str	r7, [r4, #0]
      }
    }

    position++;
 8001484:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001486:	680b      	ldr	r3, [r1, #0]
 8001488:	f10c 0c02 	add.w	ip, ip, #2
 800148c:	fa33 f702 	lsrs.w	r7, r3, r2
 8001490:	d075      	beq.n	800157e <HAL_GPIO_Init+0x19e>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001492:	fa05 f702 	lsl.w	r7, r5, r2
    if (iocurrent != 0x00u)
 8001496:	ea17 0903 	ands.w	r9, r7, r3
 800149a:	d0f3      	beq.n	8001484 <HAL_GPIO_Init+0xa4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800149c:	684b      	ldr	r3, [r1, #4]
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	3b01      	subs	r3, #1
 80014a4:	2b01      	cmp	r3, #1
 80014a6:	d9ac      	bls.n	8001402 <HAL_GPIO_Init+0x22>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014a8:	684b      	ldr	r3, [r1, #4]
 80014aa:	f003 0303 	and.w	r3, r3, #3
 80014ae:	2b03      	cmp	r3, #3
 80014b0:	d020      	beq.n	80014f4 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 80014b2:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80014b4:	fa0e f30c 	lsl.w	r3, lr, ip
 80014b8:	ea27 0703 	bic.w	r7, r7, r3
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014bc:	688b      	ldr	r3, [r1, #8]
 80014be:	fa03 f30c 	lsl.w	r3, r3, ip
 80014c2:	433b      	orrs	r3, r7
        GPIOx->PUPDR = temp;
 80014c4:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014c6:	684b      	ldr	r3, [r1, #4]
 80014c8:	f003 0303 	and.w	r3, r3, #3
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d111      	bne.n	80014f4 <HAL_GPIO_Init+0x114>
        temp = GPIOx->AFR[position >> 3u];
 80014d0:	08d7      	lsrs	r7, r2, #3
 80014d2:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80014d6:	6a3b      	ldr	r3, [r7, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014d8:	f002 0b07 	and.w	fp, r2, #7
 80014dc:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80014e0:	fa08 fa0b 	lsl.w	sl, r8, fp
 80014e4:	ea23 0a0a 	bic.w	sl, r3, sl
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014e8:	690b      	ldr	r3, [r1, #16]
 80014ea:	fa03 f30b 	lsl.w	r3, r3, fp
 80014ee:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3u] = temp;
 80014f2:	623b      	str	r3, [r7, #32]
      temp = GPIOx->MODER;
 80014f4:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80014f6:	fa0e f30c 	lsl.w	r3, lr, ip
 80014fa:	ea27 0703 	bic.w	r7, r7, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014fe:	684b      	ldr	r3, [r1, #4]
 8001500:	f003 0303 	and.w	r3, r3, #3
 8001504:	fa03 f30c 	lsl.w	r3, r3, ip
 8001508:	433b      	orrs	r3, r7
      GPIOx->MODER = temp;
 800150a:	6003      	str	r3, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800150c:	684b      	ldr	r3, [r1, #4]
 800150e:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8001512:	d0b7      	beq.n	8001484 <HAL_GPIO_Init+0xa4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001514:	4e1d      	ldr	r6, [pc, #116]	; (800158c <HAL_GPIO_Init+0x1ac>)
 8001516:	69b3      	ldr	r3, [r6, #24]
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	61b3      	str	r3, [r6, #24]
 800151e:	69b3      	ldr	r3, [r6, #24]
 8001520:	f003 0301 	and.w	r3, r3, #1
 8001524:	9301      	str	r3, [sp, #4]
 8001526:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001528:	f022 0303 	bic.w	r3, r2, #3
 800152c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001530:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001534:	689f      	ldr	r7, [r3, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001536:	f002 0b03 	and.w	fp, r2, #3
 800153a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800153e:	fa08 fa0b 	lsl.w	sl, r8, fp
 8001542:	ea27 0a0a 	bic.w	sl, r7, sl
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001546:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 800154a:	f43f af6f 	beq.w	800142c <HAL_GPIO_Init+0x4c>
 800154e:	4e10      	ldr	r6, [pc, #64]	; (8001590 <HAL_GPIO_Init+0x1b0>)
 8001550:	42b0      	cmp	r0, r6
 8001552:	d00e      	beq.n	8001572 <HAL_GPIO_Init+0x192>
 8001554:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001558:	42b0      	cmp	r0, r6
 800155a:	d00c      	beq.n	8001576 <HAL_GPIO_Init+0x196>
 800155c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001560:	42b0      	cmp	r0, r6
 8001562:	d00a      	beq.n	800157a <HAL_GPIO_Init+0x19a>
 8001564:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001568:	42b0      	cmp	r0, r6
 800156a:	bf0c      	ite	eq
 800156c:	2704      	moveq	r7, #4
 800156e:	2705      	movne	r7, #5
 8001570:	e75d      	b.n	800142e <HAL_GPIO_Init+0x4e>
 8001572:	462f      	mov	r7, r5
 8001574:	e75b      	b.n	800142e <HAL_GPIO_Init+0x4e>
 8001576:	2702      	movs	r7, #2
 8001578:	e759      	b.n	800142e <HAL_GPIO_Init+0x4e>
 800157a:	4677      	mov	r7, lr
 800157c:	e757      	b.n	800142e <HAL_GPIO_Init+0x4e>
  }
}
 800157e:	b003      	add	sp, #12
 8001580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	40010400 	.word	0x40010400
 800158c:	40021000 	.word	0x40021000
 8001590:	48000400 	.word	0x48000400

08001594 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001594:	b10a      	cbz	r2, 800159a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001596:	6181      	str	r1, [r0, #24]
 8001598:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800159a:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 800159c:	4770      	bx	lr

0800159e <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800159e:	4770      	bx	lr

080015a0 <HAL_GPIO_EXTI_IRQHandler>:
{
 80015a0:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80015a2:	4b05      	ldr	r3, [pc, #20]	; (80015b8 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80015a4:	695b      	ldr	r3, [r3, #20]
 80015a6:	4203      	tst	r3, r0
 80015a8:	d100      	bne.n	80015ac <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 80015aa:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80015ac:	4b02      	ldr	r3, [pc, #8]	; (80015b8 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80015ae:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80015b0:	f7ff fff5 	bl	800159e <HAL_GPIO_EXTI_Callback>
}
 80015b4:	e7f9      	b.n	80015aa <HAL_GPIO_EXTI_IRQHandler+0xa>
 80015b6:	bf00      	nop
 80015b8:	40010400 	.word	0x40010400

080015bc <HAL_PCD_Init>:
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80015bc:	2800      	cmp	r0, #0
 80015be:	d05f      	beq.n	8001680 <HAL_PCD_Init+0xc4>
{
 80015c0:	b530      	push	{r4, r5, lr}
 80015c2:	b087      	sub	sp, #28
 80015c4:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80015c6:	f890 32a9 	ldrb.w	r3, [r0, #681]	; 0x2a9
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d053      	beq.n	8001676 <HAL_PCD_Init+0xba>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80015ce:	2303      	movs	r3, #3
 80015d0:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80015d4:	6820      	ldr	r0, [r4, #0]
 80015d6:	f002 f98f 	bl	80038f8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015da:	6860      	ldr	r0, [r4, #4]
 80015dc:	b390      	cbz	r0, 8001644 <HAL_PCD_Init+0x88>
 80015de:	2300      	movs	r3, #0
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80015e0:	f04f 0c01 	mov.w	ip, #1
    hpcd->IN_ep[i].num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80015e4:	4619      	mov	r1, r3
    hpcd->IN_ep[i].is_in = 1U;
 80015e6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80015ea:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80015ee:	f882 c029 	strb.w	ip, [r2, #41]	; 0x29
    hpcd->IN_ep[i].num = i;
 80015f2:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80015f6:	f882 102b 	strb.w	r1, [r2, #43]	; 0x2b
    hpcd->IN_ep[i].maxpacket = 0U;
 80015fa:	6391      	str	r1, [r2, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 80015fc:	63d1      	str	r1, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 80015fe:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8001602:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8001606:	6411      	str	r1, [r2, #64]	; 0x40
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001608:	3301      	adds	r3, #1
 800160a:	b2db      	uxtb	r3, r3
 800160c:	4283      	cmp	r3, r0
 800160e:	d3ea      	bcc.n	80015e6 <HAL_PCD_Init+0x2a>
 8001610:	2300      	movs	r3, #0
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001612:	4619      	mov	r1, r3
 8001614:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8001618:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 800161c:	f882 1169 	strb.w	r1, [r2, #361]	; 0x169
    hpcd->OUT_ep[i].num = i;
 8001620:	f882 3168 	strb.w	r3, [r2, #360]	; 0x168
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001624:	f882 116b 	strb.w	r1, [r2, #363]	; 0x16b
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001628:	f8c2 1178 	str.w	r1, [r2, #376]	; 0x178
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800162c:	f8c2 117c 	str.w	r1, [r2, #380]	; 0x17c
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001630:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8001634:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8001638:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800163c:	3301      	adds	r3, #1
 800163e:	b2db      	uxtb	r3, r3
 8001640:	4283      	cmp	r3, r0
 8001642:	d3e7      	bcc.n	8001614 <HAL_PCD_Init+0x58>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001644:	46a4      	mov	ip, r4
 8001646:	f85c 5b10 	ldr.w	r5, [ip], #16
 800164a:	46ee      	mov	lr, sp
 800164c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001650:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8001654:	f8dc 3000 	ldr.w	r3, [ip]
 8001658:	f8ce 3000 	str.w	r3, [lr]
 800165c:	1d23      	adds	r3, r4, #4
 800165e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001660:	4628      	mov	r0, r5
 8001662:	f002 f953 	bl	800390c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001666:	2000      	movs	r0, #0
 8001668:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800166c:	2301      	movs	r3, #1
 800166e:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9
  return HAL_OK;
}
 8001672:	b007      	add	sp, #28
 8001674:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8001676:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
    HAL_PCD_MspInit(hpcd);
 800167a:	f003 ffb7 	bl	80055ec <HAL_PCD_MspInit>
 800167e:	e7a6      	b.n	80015ce <HAL_PCD_Init+0x12>
    return HAL_ERROR;
 8001680:	2001      	movs	r0, #1
}
 8001682:	4770      	bx	lr

08001684 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001684:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hpcd);
 8001686:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 800168a:	2b01      	cmp	r3, #1
 800168c:	d011      	beq.n	80016b2 <HAL_PCD_Start+0x2e>
 800168e:	4604      	mov	r4, r0
 8001690:	2501      	movs	r5, #1
 8001692:	f880 52a8 	strb.w	r5, [r0, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8001696:	6800      	ldr	r0, [r0, #0]
 8001698:	f002 f925 	bl	80038e6 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800169c:	4629      	mov	r1, r5
 800169e:	4620      	mov	r0, r4
 80016a0:	f004 f8dd 	bl	800585e <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 80016a4:	6820      	ldr	r0, [r4, #0]
 80016a6:	f002 fc6f 	bl	8003f88 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80016aa:	2000      	movs	r0, #0
 80016ac:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8

  return HAL_OK;
}
 80016b0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 80016b2:	2002      	movs	r0, #2
 80016b4:	e7fc      	b.n	80016b0 <HAL_PCD_Start+0x2c>

080016b6 <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 80016b6:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d00d      	beq.n	80016da <HAL_PCD_SetAddress+0x24>
{
 80016be:	b510      	push	{r4, lr}
 80016c0:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80016c2:	2301      	movs	r3, #1
 80016c4:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80016c8:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80016cc:	6800      	ldr	r0, [r0, #0]
 80016ce:	f002 fc55 	bl	8003f7c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80016d2:	2000      	movs	r0, #0
 80016d4:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8

  return HAL_OK;
}
 80016d8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80016da:	2002      	movs	r0, #2
}
 80016dc:	4770      	bx	lr

080016de <HAL_PCD_IRQHandler>:
{
 80016de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80016e2:	4605      	mov	r5, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80016e4:	6800      	ldr	r0, [r0, #0]
 80016e6:	f002 fc51 	bl	8003f8c <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80016ea:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 80016ee:	d126      	bne.n	800173e <HAL_PCD_IRQHandler+0x60>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80016f0:	f410 6f80 	tst.w	r0, #1024	; 0x400
 80016f4:	f040 84cb 	bne.w	800208e <HAL_PCD_IRQHandler+0x9b0>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80016f8:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 80016fc:	f040 84d8 	bne.w	80020b0 <HAL_PCD_IRQHandler+0x9d2>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001700:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 8001704:	f040 84df 	bne.w	80020c6 <HAL_PCD_IRQHandler+0x9e8>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001708:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 800170c:	f040 84e5 	bne.w	80020da <HAL_PCD_IRQHandler+0x9fc>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001710:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8001714:	f040 8500 	bne.w	8002118 <HAL_PCD_IRQHandler+0xa3a>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001718:	f410 7f00 	tst.w	r0, #512	; 0x200
 800171c:	f040 8519 	bne.w	8002152 <HAL_PCD_IRQHandler+0xa74>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001720:	f410 7f80 	tst.w	r0, #256	; 0x100
 8001724:	f000 84cd 	beq.w	80020c2 <HAL_PCD_IRQHandler+0x9e4>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001728:	682a      	ldr	r2, [r5, #0]
 800172a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800172e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001732:	041b      	lsls	r3, r3, #16
 8001734:	0c1b      	lsrs	r3, r3, #16
 8001736:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 800173a:	f000 bcc2 	b.w	80020c2 <HAL_PCD_IRQHandler+0x9e4>
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800173e:	6828      	ldr	r0, [r5, #0]
 8001740:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8001744:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8001748:	f000 84bb 	beq.w	80020c2 <HAL_PCD_IRQHandler+0x9e4>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800174c:	f248 0780 	movw	r7, #32896	; 0x8080
 8001750:	2600      	movs	r6, #0
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001752:	f24c 0880 	movw	r8, #49280	; 0xc080
 8001756:	e058      	b.n	800180a <HAL_PCD_IRQHandler+0x12c>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001758:	8803      	ldrh	r3, [r0, #0]
 800175a:	b29b      	uxth	r3, r3
 800175c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001764:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001768:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800176c:	b29b      	uxth	r3, r3
 800176e:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001770:	682b      	ldr	r3, [r5, #0]
 8001772:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001776:	f895 1028 	ldrb.w	r1, [r5, #40]	; 0x28
 800177a:	00c9      	lsls	r1, r1, #3
 800177c:	fa11 f282 	uxtah	r2, r1, r2
 8001780:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8001784:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 8001788:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800178c:	646b      	str	r3, [r5, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 800178e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001790:	441a      	add	r2, r3
 8001792:	63ea      	str	r2, [r5, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001794:	4631      	mov	r1, r6
 8001796:	4628      	mov	r0, r5
 8001798:	f003 ff80 	bl	800569c <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800179c:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 80017a0:	b363      	cbz	r3, 80017fc <HAL_PCD_IRQHandler+0x11e>
 80017a2:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80017a4:	bb53      	cbnz	r3, 80017fc <HAL_PCD_IRQHandler+0x11e>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80017a6:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 80017aa:	682a      	ldr	r2, [r5, #0]
 80017ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017b0:	f8a2 304c 	strh.w	r3, [r2, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80017b4:	f885 6024 	strb.w	r6, [r5, #36]	; 0x24
 80017b8:	e020      	b.n	80017fc <HAL_PCD_IRQHandler+0x11e>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80017ba:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80017be:	f895 2168 	ldrb.w	r2, [r5, #360]	; 0x168
 80017c2:	00d2      	lsls	r2, r2, #3
 80017c4:	fa12 f383 	uxtah	r3, r2, r3
 80017c8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80017cc:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c
 80017d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017d4:	f8c5 3184 	str.w	r3, [r5, #388]	; 0x184
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80017d8:	f8b5 216e 	ldrh.w	r2, [r5, #366]	; 0x16e
 80017dc:	f505 712c 	add.w	r1, r5, #688	; 0x2b0
 80017e0:	f002 ff4a 	bl	8004678 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80017e4:	682a      	ldr	r2, [r5, #0]
 80017e6:	8813      	ldrh	r3, [r2, #0]
 80017e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017ec:	051b      	lsls	r3, r3, #20
 80017ee:	0d1b      	lsrs	r3, r3, #20
 80017f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017f4:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 80017f6:	4628      	mov	r0, r5
 80017f8:	f003 ff3c 	bl	8005674 <HAL_PCD_SetupStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80017fc:	6828      	ldr	r0, [r5, #0]
 80017fe:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8001802:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8001806:	f000 845c 	beq.w	80020c2 <HAL_PCD_IRQHandler+0x9e4>
    wIstr = hpcd->Instance->ISTR;
 800180a:	f8b0 4044 	ldrh.w	r4, [r0, #68]	; 0x44
 800180e:	b2a3      	uxth	r3, r4
    if (epindex == 0U)
 8001810:	f014 040f 	ands.w	r4, r4, #15
 8001814:	d17e      	bne.n	8001914 <HAL_PCD_IRQHandler+0x236>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001816:	f013 0f10 	tst.w	r3, #16
 800181a:	d09d      	beq.n	8001758 <HAL_PCD_IRQHandler+0x7a>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800181c:	8803      	ldrh	r3, [r0, #0]
 800181e:	b29a      	uxth	r2, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001820:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8001824:	d1c9      	bne.n	80017ba <HAL_PCD_IRQHandler+0xdc>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001826:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800182a:	d0e7      	beq.n	80017fc <HAL_PCD_IRQHandler+0x11e>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800182c:	8803      	ldrh	r3, [r0, #0]
 800182e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001832:	051b      	lsls	r3, r3, #20
 8001834:	0d1b      	lsrs	r3, r3, #20
 8001836:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800183a:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800183c:	6828      	ldr	r0, [r5, #0]
 800183e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001842:	f895 2168 	ldrb.w	r2, [r5, #360]	; 0x168
 8001846:	00d2      	lsls	r2, r2, #3
 8001848:	fa12 f383 	uxtah	r3, r2, r3
 800184c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001850:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c
 8001854:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001858:	f8c5 3184 	str.w	r3, [r5, #388]	; 0x184
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800185c:	b18b      	cbz	r3, 8001882 <HAL_PCD_IRQHandler+0x1a4>
 800185e:	f8d5 117c 	ldr.w	r1, [r5, #380]	; 0x17c
 8001862:	b171      	cbz	r1, 8001882 <HAL_PCD_IRQHandler+0x1a4>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001864:	f8b5 216e 	ldrh.w	r2, [r5, #366]	; 0x16e
 8001868:	f002 ff06 	bl	8004678 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 800186c:	f8d5 317c 	ldr.w	r3, [r5, #380]	; 0x17c
 8001870:	f8d5 2184 	ldr.w	r2, [r5, #388]	; 0x184
 8001874:	4413      	add	r3, r2
 8001876:	f8c5 317c 	str.w	r3, [r5, #380]	; 0x17c
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800187a:	4631      	mov	r1, r6
 800187c:	4628      	mov	r0, r5
 800187e:	f003 ff01 	bl	8005684 <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001882:	682a      	ldr	r2, [r5, #0]
 8001884:	8813      	ldrh	r3, [r2, #0]
 8001886:	b299      	uxth	r1, r3
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001888:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800188c:	d1b6      	bne.n	80017fc <HAL_PCD_IRQHandler+0x11e>
 800188e:	f401 5140 	and.w	r1, r1, #12288	; 0x3000
 8001892:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 8001896:	d0b1      	beq.n	80017fc <HAL_PCD_IRQHandler+0x11e>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001898:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800189c:	b29b      	uxth	r3, r3
 800189e:	f202 420c 	addw	r2, r2, #1036	; 0x40c
 80018a2:	5ad1      	ldrh	r1, [r2, r3]
 80018a4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80018a8:	52d1      	strh	r1, [r2, r3]
 80018aa:	f8d5 1178 	ldr.w	r1, [r5, #376]	; 0x178
 80018ae:	293e      	cmp	r1, #62	; 0x3e
 80018b0:	d91b      	bls.n	80018ea <HAL_PCD_IRQHandler+0x20c>
 80018b2:	0948      	lsrs	r0, r1, #5
 80018b4:	f011 0f1f 	tst.w	r1, #31
 80018b8:	bf08      	it	eq
 80018ba:	f100 30ff 	addeq.w	r0, r0, #4294967295
 80018be:	5ad1      	ldrh	r1, [r2, r3]
 80018c0:	b289      	uxth	r1, r1
 80018c2:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 80018c6:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80018ca:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80018ce:	b289      	uxth	r1, r1
 80018d0:	52d1      	strh	r1, [r2, r3]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80018d2:	682a      	ldr	r2, [r5, #0]
 80018d4:	8813      	ldrh	r3, [r2, #0]
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80018dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018e0:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80018e4:	433b      	orrs	r3, r7
 80018e6:	8013      	strh	r3, [r2, #0]
 80018e8:	e788      	b.n	80017fc <HAL_PCD_IRQHandler+0x11e>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80018ea:	b939      	cbnz	r1, 80018fc <HAL_PCD_IRQHandler+0x21e>
 80018ec:	5ad1      	ldrh	r1, [r2, r3]
 80018ee:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80018f2:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80018f6:	b289      	uxth	r1, r1
 80018f8:	52d1      	strh	r1, [r2, r3]
 80018fa:	e7ea      	b.n	80018d2 <HAL_PCD_IRQHandler+0x1f4>
 80018fc:	0848      	lsrs	r0, r1, #1
 80018fe:	f011 0f01 	tst.w	r1, #1
 8001902:	bf18      	it	ne
 8001904:	3001      	addne	r0, #1
 8001906:	5ad1      	ldrh	r1, [r2, r3]
 8001908:	b289      	uxth	r1, r1
 800190a:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 800190e:	b289      	uxth	r1, r1
 8001910:	52d1      	strh	r1, [r2, r3]
 8001912:	e7de      	b.n	80018d2 <HAL_PCD_IRQHandler+0x1f4>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001914:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8001918:	fa1f f983 	uxth.w	r9, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800191c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8001920:	d152      	bne.n	80019c8 <HAL_PCD_IRQHandler+0x2ea>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001922:	f019 0f80 	tst.w	r9, #128	; 0x80
 8001926:	f43f af69 	beq.w	80017fc <HAL_PCD_IRQHandler+0x11e>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800192a:	682a      	ldr	r2, [r5, #0]
 800192c:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8001930:	b29b      	uxth	r3, r3
 8001932:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800193a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800193e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001942:	b29b      	uxth	r3, r3
 8001944:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 8001948:	eb04 0a84 	add.w	sl, r4, r4, lsl #2
 800194c:	eb05 0aca 	add.w	sl, r5, sl, lsl #3
 8001950:	f89a 302b 	ldrb.w	r3, [sl, #43]	; 0x2b
 8001954:	2b01      	cmp	r3, #1
 8001956:	f000 818e 	beq.w	8001c76 <HAL_PCD_IRQHandler+0x598>
          if ((wEPVal & USB_EP_KIND) == 0U)
 800195a:	f419 7f80 	tst.w	r9, #256	; 0x100
 800195e:	f040 81e4 	bne.w	8001d2a <HAL_PCD_IRQHandler+0x64c>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001962:	6828      	ldr	r0, [r5, #0]
 8001964:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001968:	b29b      	uxth	r3, r3
 800196a:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
            if (ep->xfer_len > TxPctSize)
 800196e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001972:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001976:	6c12      	ldr	r2, [r2, #64]	; 0x40
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001978:	3302      	adds	r3, #2
 800197a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800197e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001982:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	; 0x400
            if (ep->xfer_len > TxPctSize)
 8001986:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800198a:	429a      	cmp	r2, r3
 800198c:	f240 83ee 	bls.w	800216c <HAL_PCD_IRQHandler+0xa8e>
              ep->xfer_len -= TxPctSize;
 8001990:	1ad2      	subs	r2, r2, r3
 8001992:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 8001996:	eb05 0ccc 	add.w	ip, r5, ip, lsl #3
 800199a:	f8cc 2040 	str.w	r2, [ip, #64]	; 0x40
            if (ep->xfer_len == 0U)
 800199e:	2a00      	cmp	r2, #0
 80019a0:	f000 83e9 	beq.w	8002176 <HAL_PCD_IRQHandler+0xa98>
              ep->xfer_buff += TxPctSize;
 80019a4:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80019a8:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80019ac:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80019ae:	4419      	add	r1, r3
 80019b0:	63d1      	str	r1, [r2, #60]	; 0x3c
              ep->xfer_count += TxPctSize;
 80019b2:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80019b4:	440b      	add	r3, r1
 80019b6:	6453      	str	r3, [r2, #68]	; 0x44
        ep = &hpcd->IN_ep[epindex];
 80019b8:	3401      	adds	r4, #1
 80019ba:	eb04 0484 	add.w	r4, r4, r4, lsl #2
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80019be:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80019c2:	f002 fafe 	bl	8003fc2 <USB_EPStartXfer>
 80019c6:	e719      	b.n	80017fc <HAL_PCD_IRQHandler+0x11e>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80019c8:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80019cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80019d0:	051b      	lsls	r3, r3, #20
 80019d2:	0d1b      	lsrs	r3, r3, #20
 80019d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019d8:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        if (ep->doublebuffer == 0U)
 80019dc:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80019e0:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80019e4:	f893 3174 	ldrb.w	r3, [r3, #372]	; 0x174
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d145      	bne.n	8001a78 <HAL_PCD_IRQHandler+0x39a>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80019ec:	6828      	ldr	r0, [r5, #0]
 80019ee:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80019f8:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80019fc:	f892 2168 	ldrb.w	r2, [r2, #360]	; 0x168
 8001a00:	3306      	adds	r3, #6
 8001a02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001a06:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001a0a:	f8b3 a400 	ldrh.w	sl, [r3, #1024]	; 0x400
 8001a0e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
          if (count != 0U)
 8001a12:	f1ba 0f00 	cmp.w	sl, #0
 8001a16:	d123      	bne.n	8001a60 <HAL_PCD_IRQHandler+0x382>
        ep->xfer_count += count;
 8001a18:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001a1c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001a20:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 8001a24:	4452      	add	r2, sl
 8001a26:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
        ep->xfer_buff += count;
 8001a2a:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 8001a2e:	4452      	add	r2, sl
 8001a30:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001a34:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 8001a38:	b143      	cbz	r3, 8001a4c <HAL_PCD_IRQHandler+0x36e>
 8001a3a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001a3e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001a42:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8001a46:	459a      	cmp	sl, r3
 8001a48:	f080 810b 	bcs.w	8001c62 <HAL_PCD_IRQHandler+0x584>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001a4c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001a50:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001a54:	f893 1168 	ldrb.w	r1, [r3, #360]	; 0x168
 8001a58:	4628      	mov	r0, r5
 8001a5a:	f003 fe13 	bl	8005684 <HAL_PCD_DataOutStageCallback>
 8001a5e:	e760      	b.n	8001922 <HAL_PCD_IRQHandler+0x244>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001a60:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001a64:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001a68:	4653      	mov	r3, sl
 8001a6a:	f8b1 216e 	ldrh.w	r2, [r1, #366]	; 0x16e
 8001a6e:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8001a72:	f002 fe01 	bl	8004678 <USB_ReadPMA>
 8001a76:	e7cf      	b.n	8001a18 <HAL_PCD_IRQHandler+0x33a>
          if (ep->type == EP_TYPE_BULK)
 8001a78:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001a7c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001a80:	f893 316b 	ldrb.w	r3, [r3, #363]	; 0x16b
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d037      	beq.n	8001af8 <HAL_PCD_IRQHandler+0x41a>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001a88:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001a8c:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001a90:	f892 0168 	ldrb.w	r0, [r2, #360]	; 0x168
 8001a94:	6829      	ldr	r1, [r5, #0]
 8001a96:	f831 3020 	ldrh.w	r3, [r1, r0, lsl #2]
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001aa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001aa4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001aa8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001aac:	f821 3020 	strh.w	r3, [r1, r0, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001ab0:	6828      	ldr	r0, [r5, #0]
 8001ab2:	f892 2168 	ldrb.w	r2, [r2, #360]	; 0x168
 8001ab6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001aba:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8001abe:	f000 80b4 	beq.w	8001c2a <HAL_PCD_IRQHandler+0x54c>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001ac2:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	3302      	adds	r3, #2
 8001aca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001ace:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001ad2:	f8b3 a400 	ldrh.w	sl, [r3, #1024]	; 0x400
 8001ad6:	f3ca 0a09 	ubfx	sl, sl, #0, #10
              if (count != 0U)
 8001ada:	f1ba 0f00 	cmp.w	sl, #0
 8001ade:	d09b      	beq.n	8001a18 <HAL_PCD_IRQHandler+0x33a>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001ae0:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001ae4:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001ae8:	4653      	mov	r3, sl
 8001aea:	f8b1 2170 	ldrh.w	r2, [r1, #368]	; 0x170
 8001aee:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8001af2:	f002 fdc1 	bl	8004678 <USB_ReadPMA>
 8001af6:	e78f      	b.n	8001a18 <HAL_PCD_IRQHandler+0x33a>
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001af8:	f419 4f80 	tst.w	r9, #16384	; 0x4000
 8001afc:	d04a      	beq.n	8001b94 <HAL_PCD_IRQHandler+0x4b6>
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001afe:	682a      	ldr	r2, [r5, #0]
 8001b00:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8001b0a:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8001b0e:	f890 1168 	ldrb.w	r1, [r0, #360]	; 0x168
 8001b12:	3302      	adds	r3, #2
 8001b14:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001b18:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001b1c:	f8b3 a400 	ldrh.w	sl, [r3, #1024]	; 0x400
 8001b20:	f3ca 0a09 	ubfx	sl, sl, #0, #10
    if (ep->xfer_len >= count)
 8001b24:	f8d0 3180 	ldr.w	r3, [r0, #384]	; 0x180
 8001b28:	4553      	cmp	r3, sl
 8001b2a:	f0c0 83c5 	bcc.w	80022b8 <HAL_PCD_IRQHandler+0xbda>
      ep->xfer_len -= count;
 8001b2e:	eba3 030a 	sub.w	r3, r3, sl
 8001b32:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8001b36:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8001b3a:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
    if (ep->xfer_len == 0U)
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	f000 83c0 	beq.w	80022c4 <HAL_PCD_IRQHandler+0xbe6>
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001b44:	f019 0f40 	tst.w	r9, #64	; 0x40
 8001b48:	d013      	beq.n	8001b72 <HAL_PCD_IRQHandler+0x494>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001b4a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001b4e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001b52:	f893 1168 	ldrb.w	r1, [r3, #360]	; 0x168
 8001b56:	682a      	ldr	r2, [r5, #0]
 8001b58:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b6a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001b6e:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
    if (count != 0U)
 8001b72:	f1ba 0f00 	cmp.w	sl, #0
 8001b76:	f43f af4f 	beq.w	8001a18 <HAL_PCD_IRQHandler+0x33a>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001b7a:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001b7e:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001b82:	4653      	mov	r3, sl
 8001b84:	f8b1 2170 	ldrh.w	r2, [r1, #368]	; 0x170
 8001b88:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8001b8c:	6828      	ldr	r0, [r5, #0]
 8001b8e:	f002 fd73 	bl	8004678 <USB_ReadPMA>
 8001b92:	e741      	b.n	8001a18 <HAL_PCD_IRQHandler+0x33a>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001b94:	682a      	ldr	r2, [r5, #0]
 8001b96:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8001ba0:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8001ba4:	f890 1168 	ldrb.w	r1, [r0, #360]	; 0x168
 8001ba8:	3306      	adds	r3, #6
 8001baa:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001bae:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001bb2:	f8b3 a400 	ldrh.w	sl, [r3, #1024]	; 0x400
 8001bb6:	f3ca 0a09 	ubfx	sl, sl, #0, #10
    if (ep->xfer_len >= count)
 8001bba:	f8d0 3180 	ldr.w	r3, [r0, #384]	; 0x180
 8001bbe:	4553      	cmp	r3, sl
 8001bc0:	f0c0 838d 	bcc.w	80022de <HAL_PCD_IRQHandler+0xc00>
      ep->xfer_len -= count;
 8001bc4:	eba3 030a 	sub.w	r3, r3, sl
 8001bc8:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8001bcc:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8001bd0:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
    if (ep->xfer_len == 0U)
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f000 8388 	beq.w	80022ea <HAL_PCD_IRQHandler+0xc0c>
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8001bda:	f019 0f40 	tst.w	r9, #64	; 0x40
 8001bde:	d113      	bne.n	8001c08 <HAL_PCD_IRQHandler+0x52a>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001be0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001be4:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001be8:	f893 1168 	ldrb.w	r1, [r3, #360]	; 0x168
 8001bec:	682a      	ldr	r2, [r5, #0]
 8001bee:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001bf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bfc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c00:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001c04:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
    if (count != 0U)
 8001c08:	f1ba 0f00 	cmp.w	sl, #0
 8001c0c:	f43f af04 	beq.w	8001a18 <HAL_PCD_IRQHandler+0x33a>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001c10:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001c14:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001c18:	4653      	mov	r3, sl
 8001c1a:	f8b1 2172 	ldrh.w	r2, [r1, #370]	; 0x172
 8001c1e:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8001c22:	6828      	ldr	r0, [r5, #0]
 8001c24:	f002 fd28 	bl	8004678 <USB_ReadPMA>
 8001c28:	e6f6      	b.n	8001a18 <HAL_PCD_IRQHandler+0x33a>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001c2a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	3306      	adds	r3, #6
 8001c32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001c36:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001c3a:	f8b3 a400 	ldrh.w	sl, [r3, #1024]	; 0x400
 8001c3e:	f3ca 0a09 	ubfx	sl, sl, #0, #10
              if (count != 0U)
 8001c42:	f1ba 0f00 	cmp.w	sl, #0
 8001c46:	f43f aee7 	beq.w	8001a18 <HAL_PCD_IRQHandler+0x33a>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001c4a:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001c4e:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001c52:	4653      	mov	r3, sl
 8001c54:	f8b1 2172 	ldrh.w	r2, [r1, #370]	; 0x172
 8001c58:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8001c5c:	f002 fd0c 	bl	8004678 <USB_ReadPMA>
 8001c60:	e6da      	b.n	8001a18 <HAL_PCD_IRQHandler+0x33a>
        ep = &hpcd->OUT_ep[epindex];
 8001c62:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001c66:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c6a:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8001c6e:	6828      	ldr	r0, [r5, #0]
 8001c70:	f002 f9a7 	bl	8003fc2 <USB_EPStartXfer>
 8001c74:	e655      	b.n	8001922 <HAL_PCD_IRQHandler+0x244>
          ep->xfer_len = 0U;
 8001c76:	f8ca 6040 	str.w	r6, [sl, #64]	; 0x40
          if (ep->doublebuffer != 0U)
 8001c7a:	f89a 3034 	ldrb.w	r3, [sl, #52]	; 0x34
 8001c7e:	b1d3      	cbz	r3, 8001cb6 <HAL_PCD_IRQHandler+0x5d8>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001c80:	f019 0f40 	tst.w	r9, #64	; 0x40
 8001c84:	d02b      	beq.n	8001cde <HAL_PCD_IRQHandler+0x600>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001c86:	f89a 3029 	ldrb.w	r3, [sl, #41]	; 0x29
 8001c8a:	b9d3      	cbnz	r3, 8001cc2 <HAL_PCD_IRQHandler+0x5e4>
 8001c8c:	682b      	ldr	r3, [r5, #0]
 8001c8e:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001c92:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001c96:	0109      	lsls	r1, r1, #4
 8001c98:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001c9c:	fa13 f282 	uxtah	r2, r3, r2
 8001ca0:	5a8b      	ldrh	r3, [r1, r2]
 8001ca2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ca6:	528b      	strh	r3, [r1, r2]
 8001ca8:	5a8b      	ldrh	r3, [r1, r2]
 8001caa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001cae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	528b      	strh	r3, [r1, r2]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001cb6:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001cba:	4628      	mov	r0, r5
 8001cbc:	f003 fcee 	bl	800569c <HAL_PCD_DataInStageCallback>
 8001cc0:	e59c      	b.n	80017fc <HAL_PCD_IRQHandler+0x11e>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d1f7      	bne.n	8001cb6 <HAL_PCD_IRQHandler+0x5d8>
 8001cc6:	682b      	ldr	r3, [r5, #0]
 8001cc8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001ccc:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001cd0:	0109      	lsls	r1, r1, #4
 8001cd2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001cd6:	fa13 f382 	uxtah	r3, r3, r2
 8001cda:	52ce      	strh	r6, [r1, r3]
 8001cdc:	e7eb      	b.n	8001cb6 <HAL_PCD_IRQHandler+0x5d8>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001cde:	682b      	ldr	r3, [r5, #0]
 8001ce0:	f89a 2029 	ldrb.w	r2, [sl, #41]	; 0x29
 8001ce4:	b9a2      	cbnz	r2, 8001d10 <HAL_PCD_IRQHandler+0x632>
 8001ce6:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001cea:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001cee:	0109      	lsls	r1, r1, #4
 8001cf0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001cf4:	fa13 f282 	uxtah	r2, r3, r2
 8001cf8:	5a8b      	ldrh	r3, [r1, r2]
 8001cfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001cfe:	528b      	strh	r3, [r1, r2]
 8001d00:	5a8b      	ldrh	r3, [r1, r2]
 8001d02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001d06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	528b      	strh	r3, [r1, r2]
 8001d0e:	e7d2      	b.n	8001cb6 <HAL_PCD_IRQHandler+0x5d8>
 8001d10:	2a01      	cmp	r2, #1
 8001d12:	d1d0      	bne.n	8001cb6 <HAL_PCD_IRQHandler+0x5d8>
 8001d14:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001d18:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001d1c:	0109      	lsls	r1, r1, #4
 8001d1e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001d22:	fa13 f382 	uxtah	r3, r3, r2
 8001d26:	52ce      	strh	r6, [r1, r3]
 8001d28:	e7c5      	b.n	8001cb6 <HAL_PCD_IRQHandler+0x5d8>
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001d2a:	f019 0f40 	tst.w	r9, #64	; 0x40
 8001d2e:	f000 80df 	beq.w	8001ef0 <HAL_PCD_IRQHandler+0x812>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001d32:	682a      	ldr	r2, [r5, #0]
 8001d34:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
    if (ep->xfer_len > TxPctSize)
 8001d3e:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8001d42:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8001d46:	6c00      	ldr	r0, [r0, #64]	; 0x40
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001d48:	3302      	adds	r3, #2
 8001d4a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001d4e:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001d52:	f8b3 c400 	ldrh.w	ip, [r3, #1024]	; 0x400
    if (ep->xfer_len > TxPctSize)
 8001d56:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8001d5a:	4560      	cmp	r0, ip
 8001d5c:	f240 8210 	bls.w	8002180 <HAL_PCD_IRQHandler+0xaa2>
      ep->xfer_len -= TxPctSize;
 8001d60:	eba0 000c 	sub.w	r0, r0, ip
 8001d64:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001d68:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001d6c:	6418      	str	r0, [r3, #64]	; 0x40
    if (ep->xfer_len == 0U)
 8001d6e:	2800      	cmp	r0, #0
 8001d70:	f000 820b 	beq.w	800218a <HAL_PCD_IRQHandler+0xaac>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001d74:	f419 4f80 	tst.w	r9, #16384	; 0x4000
 8001d78:	d00a      	beq.n	8001d90 <HAL_PCD_IRQHandler+0x6b2>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001d7a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001d7e:	b29b      	uxth	r3, r3
 8001d80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001d84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d88:	ea48 0303 	orr.w	r3, r8, r3
 8001d8c:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8001d90:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001d94:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001d98:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d029      	beq.n	8001df4 <HAL_PCD_IRQHandler+0x716>
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8001da0:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001da4:	682a      	ldr	r2, [r5, #0]
 8001da6:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001daa:	b29b      	uxth	r3, r3
 8001dac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001db0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001db4:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8001db8:	433b      	orrs	r3, r7
 8001dba:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 8001dbe:	e51d      	b.n	80017fc <HAL_PCD_IRQHandler+0x11e>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	f040 8213 	bne.w	80021ec <HAL_PCD_IRQHandler+0xb0e>
 8001dc6:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001dca:	f202 4204 	addw	r2, r2, #1028	; 0x404
 8001dce:	fa12 f383 	uxtah	r3, r2, r3
 8001dd2:	0109      	lsls	r1, r1, #4
 8001dd4:	525e      	strh	r6, [r3, r1]
 8001dd6:	e1ef      	b.n	80021b8 <HAL_PCD_IRQHandler+0xada>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001dd8:	2a01      	cmp	r2, #1
 8001dda:	f040 8207 	bne.w	80021ec <HAL_PCD_IRQHandler+0xb0e>
 8001dde:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001de2:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001de6:	0109      	lsls	r1, r1, #4
 8001de8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001dec:	fa13 f382 	uxtah	r3, r3, r2
 8001df0:	52ce      	strh	r6, [r1, r3]
 8001df2:	e1fb      	b.n	80021ec <HAL_PCD_IRQHandler+0xb0e>
        ep->xfer_buff += TxPctSize;
 8001df4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001df8:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001dfc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001dfe:	4462      	add	r2, ip
 8001e00:	63da      	str	r2, [r3, #60]	; 0x3c
        ep->xfer_count += TxPctSize;
 8001e02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001e04:	4462      	add	r2, ip
 8001e06:	645a      	str	r2, [r3, #68]	; 0x44
        if (ep->xfer_len_db >= ep->maxpacket)
 8001e08:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d32b      	bcc.n	8001e68 <HAL_PCD_IRQHandler+0x78a>
          ep->xfer_len_db -= len;
 8001e10:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001e14:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001e18:	1ad2      	subs	r2, r2, r3
 8001e1a:	648a      	str	r2, [r1, #72]	; 0x48
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001e1c:	f89a 2029 	ldrb.w	r2, [sl, #41]	; 0x29
 8001e20:	2a00      	cmp	r2, #0
 8001e22:	d14a      	bne.n	8001eba <HAL_PCD_IRQHandler+0x7dc>
 8001e24:	682a      	ldr	r2, [r5, #0]
 8001e26:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 8001e2a:	f202 4204 	addw	r2, r2, #1028	; 0x404
 8001e2e:	fa12 f181 	uxtah	r1, r2, r1
 8001e32:	f89a 2028 	ldrb.w	r2, [sl, #40]	; 0x28
 8001e36:	0112      	lsls	r2, r2, #4
 8001e38:	5a88      	ldrh	r0, [r1, r2]
 8001e3a:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8001e3e:	5288      	strh	r0, [r1, r2]
 8001e40:	2b3e      	cmp	r3, #62	; 0x3e
 8001e42:	d923      	bls.n	8001e8c <HAL_PCD_IRQHandler+0x7ae>
 8001e44:	ea4f 1c53 	mov.w	ip, r3, lsr #5
 8001e48:	f013 0f1f 	tst.w	r3, #31
 8001e4c:	bf08      	it	eq
 8001e4e:	f10c 3cff 	addeq.w	ip, ip, #4294967295
 8001e52:	5a88      	ldrh	r0, [r1, r2]
 8001e54:	b280      	uxth	r0, r0
 8001e56:	ea40 208c 	orr.w	r0, r0, ip, lsl #10
 8001e5a:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 8001e5e:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 8001e62:	b280      	uxth	r0, r0
 8001e64:	5288      	strh	r0, [r1, r2]
 8001e66:	e02a      	b.n	8001ebe <HAL_PCD_IRQHandler+0x7e0>
        else if (ep->xfer_len_db == 0U)
 8001e68:	b93a      	cbnz	r2, 8001e7a <HAL_PCD_IRQHandler+0x79c>
          ep->xfer_fill_db = 0U;
 8001e6a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001e6e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001e72:	f883 604c 	strb.w	r6, [r3, #76]	; 0x4c
          len = TxPctSize;
 8001e76:	4663      	mov	r3, ip
 8001e78:	e7d0      	b.n	8001e1c <HAL_PCD_IRQHandler+0x73e>
          ep->xfer_fill_db = 0U;
 8001e7a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001e7e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001e82:	f883 604c 	strb.w	r6, [r3, #76]	; 0x4c
          ep->xfer_len_db = 0U;
 8001e86:	649e      	str	r6, [r3, #72]	; 0x48
          len = ep->xfer_len_db;
 8001e88:	4613      	mov	r3, r2
 8001e8a:	e7c7      	b.n	8001e1c <HAL_PCD_IRQHandler+0x73e>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001e8c:	b93b      	cbnz	r3, 8001e9e <HAL_PCD_IRQHandler+0x7c0>
 8001e8e:	5a88      	ldrh	r0, [r1, r2]
 8001e90:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 8001e94:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 8001e98:	b280      	uxth	r0, r0
 8001e9a:	5288      	strh	r0, [r1, r2]
 8001e9c:	e00f      	b.n	8001ebe <HAL_PCD_IRQHandler+0x7e0>
 8001e9e:	ea4f 0c53 	mov.w	ip, r3, lsr #1
 8001ea2:	f013 0f01 	tst.w	r3, #1
 8001ea6:	bf18      	it	ne
 8001ea8:	f10c 0c01 	addne.w	ip, ip, #1
 8001eac:	5a88      	ldrh	r0, [r1, r2]
 8001eae:	b280      	uxth	r0, r0
 8001eb0:	ea40 208c 	orr.w	r0, r0, ip, lsl #10
 8001eb4:	b280      	uxth	r0, r0
 8001eb6:	5288      	strh	r0, [r1, r2]
 8001eb8:	e001      	b.n	8001ebe <HAL_PCD_IRQHandler+0x7e0>
 8001eba:	2a01      	cmp	r2, #1
 8001ebc:	d00b      	beq.n	8001ed6 <HAL_PCD_IRQHandler+0x7f8>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8001ebe:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001ec2:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8001ecc:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8001ece:	6828      	ldr	r0, [r5, #0]
 8001ed0:	f002 f860 	bl	8003f94 <USB_WritePMA>
 8001ed4:	e764      	b.n	8001da0 <HAL_PCD_IRQHandler+0x6c2>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001ed6:	682a      	ldr	r2, [r5, #0]
 8001ed8:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 8001edc:	f202 4204 	addw	r2, r2, #1028	; 0x404
 8001ee0:	fa12 f181 	uxtah	r1, r2, r1
 8001ee4:	f89a 2028 	ldrb.w	r2, [sl, #40]	; 0x28
 8001ee8:	0112      	lsls	r2, r2, #4
 8001eea:	b298      	uxth	r0, r3
 8001eec:	5288      	strh	r0, [r1, r2]
 8001eee:	e7e6      	b.n	8001ebe <HAL_PCD_IRQHandler+0x7e0>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001ef0:	682a      	ldr	r2, [r5, #0]
 8001ef2:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
    if (ep->xfer_len >= TxPctSize)
 8001efc:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 8001f00:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 8001f04:	6c00      	ldr	r0, [r0, #64]	; 0x40
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001f06:	3306      	adds	r3, #6
 8001f08:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001f0c:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001f10:	f8b3 c400 	ldrh.w	ip, [r3, #1024]	; 0x400
    if (ep->xfer_len >= TxPctSize)
 8001f14:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8001f18:	4560      	cmp	r0, ip
 8001f1a:	f0c0 817f 	bcc.w	800221c <HAL_PCD_IRQHandler+0xb3e>
      ep->xfer_len -= TxPctSize;
 8001f1e:	eba0 000c 	sub.w	r0, r0, ip
 8001f22:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001f26:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001f2a:	6418      	str	r0, [r3, #64]	; 0x40
    if (ep->xfer_len == 0U)
 8001f2c:	2800      	cmp	r0, #0
 8001f2e:	f000 817a 	beq.w	8002226 <HAL_PCD_IRQHandler+0xb48>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8001f32:	f419 4f80 	tst.w	r9, #16384	; 0x4000
 8001f36:	d10a      	bne.n	8001f4e <HAL_PCD_IRQHandler+0x870>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001f38:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001f42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f46:	ea48 0303 	orr.w	r3, r8, r3
 8001f4a:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8001f4e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001f52:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001f56:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	f47f af20 	bne.w	8001da0 <HAL_PCD_IRQHandler+0x6c2>
        ep->xfer_buff += TxPctSize;
 8001f60:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001f64:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001f68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001f6a:	4462      	add	r2, ip
 8001f6c:	63da      	str	r2, [r3, #60]	; 0x3c
        ep->xfer_count += TxPctSize;
 8001f6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f70:	4462      	add	r2, ip
 8001f72:	645a      	str	r2, [r3, #68]	; 0x44
        if (ep->xfer_len_db >= ep->maxpacket)
 8001f74:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d345      	bcc.n	8002008 <HAL_PCD_IRQHandler+0x92a>
          ep->xfer_len_db -= len;
 8001f7c:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001f80:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001f84:	1ad2      	subs	r2, r2, r3
 8001f86:	648a      	str	r2, [r1, #72]	; 0x48
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001f88:	682a      	ldr	r2, [r5, #0]
 8001f8a:	f89a 1029 	ldrb.w	r1, [sl, #41]	; 0x29
 8001f8e:	2900      	cmp	r1, #0
 8001f90:	d163      	bne.n	800205a <HAL_PCD_IRQHandler+0x97c>
 8001f92:	f8b2 0050 	ldrh.w	r0, [r2, #80]	; 0x50
 8001f96:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8001f9a:	0109      	lsls	r1, r1, #4
 8001f9c:	f202 420c 	addw	r2, r2, #1036	; 0x40c
 8001fa0:	fa12 f280 	uxtah	r2, r2, r0
 8001fa4:	5a88      	ldrh	r0, [r1, r2]
 8001fa6:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8001faa:	5288      	strh	r0, [r1, r2]
 8001fac:	2b3e      	cmp	r3, #62	; 0x3e
 8001fae:	d93d      	bls.n	800202c <HAL_PCD_IRQHandler+0x94e>
 8001fb0:	ea4f 1c53 	mov.w	ip, r3, lsr #5
 8001fb4:	f013 0f1f 	tst.w	r3, #31
 8001fb8:	bf08      	it	eq
 8001fba:	f10c 3cff 	addeq.w	ip, ip, #4294967295
 8001fbe:	5a88      	ldrh	r0, [r1, r2]
 8001fc0:	b280      	uxth	r0, r0
 8001fc2:	ea40 208c 	orr.w	r0, r0, ip, lsl #10
 8001fc6:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 8001fca:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 8001fce:	b280      	uxth	r0, r0
 8001fd0:	5288      	strh	r0, [r1, r2]
 8001fd2:	e044      	b.n	800205e <HAL_PCD_IRQHandler+0x980>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	f040 8157 	bne.w	8002288 <HAL_PCD_IRQHandler+0xbaa>
 8001fda:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001fde:	f202 4204 	addw	r2, r2, #1028	; 0x404
 8001fe2:	fa12 f383 	uxtah	r3, r2, r3
 8001fe6:	0109      	lsls	r1, r1, #4
 8001fe8:	525e      	strh	r6, [r3, r1]
 8001fea:	e133      	b.n	8002254 <HAL_PCD_IRQHandler+0xb76>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001fec:	2a01      	cmp	r2, #1
 8001fee:	f040 814b 	bne.w	8002288 <HAL_PCD_IRQHandler+0xbaa>
 8001ff2:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8001ff6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001ffa:	fa13 f282 	uxtah	r2, r3, r2
 8001ffe:	f89a 3028 	ldrb.w	r3, [sl, #40]	; 0x28
 8002002:	011b      	lsls	r3, r3, #4
 8002004:	52d6      	strh	r6, [r2, r3]
 8002006:	e13f      	b.n	8002288 <HAL_PCD_IRQHandler+0xbaa>
        else if (ep->xfer_len_db == 0U)
 8002008:	b93a      	cbnz	r2, 800201a <HAL_PCD_IRQHandler+0x93c>
          ep->xfer_fill_db = 0U;
 800200a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800200e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8002012:	f883 604c 	strb.w	r6, [r3, #76]	; 0x4c
          len = TxPctSize;
 8002016:	4663      	mov	r3, ip
 8002018:	e7b6      	b.n	8001f88 <HAL_PCD_IRQHandler+0x8aa>
          ep->xfer_len_db = 0U;
 800201a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800201e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8002022:	649e      	str	r6, [r3, #72]	; 0x48
          ep->xfer_fill_db = 0;
 8002024:	f883 604c 	strb.w	r6, [r3, #76]	; 0x4c
          len = ep->xfer_len_db;
 8002028:	4613      	mov	r3, r2
 800202a:	e7ad      	b.n	8001f88 <HAL_PCD_IRQHandler+0x8aa>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800202c:	b93b      	cbnz	r3, 800203e <HAL_PCD_IRQHandler+0x960>
 800202e:	5a88      	ldrh	r0, [r1, r2]
 8002030:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 8002034:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 8002038:	b280      	uxth	r0, r0
 800203a:	5288      	strh	r0, [r1, r2]
 800203c:	e00f      	b.n	800205e <HAL_PCD_IRQHandler+0x980>
 800203e:	ea4f 0c53 	mov.w	ip, r3, lsr #1
 8002042:	f013 0f01 	tst.w	r3, #1
 8002046:	bf18      	it	ne
 8002048:	f10c 0c01 	addne.w	ip, ip, #1
 800204c:	5a88      	ldrh	r0, [r1, r2]
 800204e:	b280      	uxth	r0, r0
 8002050:	ea40 208c 	orr.w	r0, r0, ip, lsl #10
 8002054:	b280      	uxth	r0, r0
 8002056:	5288      	strh	r0, [r1, r2]
 8002058:	e001      	b.n	800205e <HAL_PCD_IRQHandler+0x980>
 800205a:	2901      	cmp	r1, #1
 800205c:	d00b      	beq.n	8002076 <HAL_PCD_IRQHandler+0x998>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800205e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8002062:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8002066:	4611      	mov	r1, r2
 8002068:	b29b      	uxth	r3, r3
 800206a:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 800206c:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 800206e:	6828      	ldr	r0, [r5, #0]
 8002070:	f001 ff90 	bl	8003f94 <USB_WritePMA>
 8002074:	e694      	b.n	8001da0 <HAL_PCD_IRQHandler+0x6c2>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002076:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 800207a:	f89a 0028 	ldrb.w	r0, [sl, #40]	; 0x28
 800207e:	0100      	lsls	r0, r0, #4
 8002080:	f202 420c 	addw	r2, r2, #1036	; 0x40c
 8002084:	fa12 f281 	uxtah	r2, r2, r1
 8002088:	b299      	uxth	r1, r3
 800208a:	5281      	strh	r1, [r0, r2]
 800208c:	e7e7      	b.n	800205e <HAL_PCD_IRQHandler+0x980>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800208e:	682a      	ldr	r2, [r5, #0]
 8002090:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002094:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002098:	041b      	lsls	r3, r3, #16
 800209a:	0c1b      	lsrs	r3, r3, #16
 800209c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 80020a0:	4628      	mov	r0, r5
 80020a2:	f003 fb0c 	bl	80056be <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80020a6:	2100      	movs	r1, #0
 80020a8:	4628      	mov	r0, r5
 80020aa:	f7ff fb04 	bl	80016b6 <HAL_PCD_SetAddress>
    return;
 80020ae:	e008      	b.n	80020c2 <HAL_PCD_IRQHandler+0x9e4>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80020b0:	682a      	ldr	r2, [r5, #0]
 80020b2:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80020b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80020ba:	041b      	lsls	r3, r3, #16
 80020bc:	0c1b      	lsrs	r3, r3, #16
 80020be:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 80020c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80020c6:	682a      	ldr	r2, [r5, #0]
 80020c8:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80020cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80020d0:	041b      	lsls	r3, r3, #16
 80020d2:	0c1b      	lsrs	r3, r3, #16
 80020d4:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 80020d8:	e7f3      	b.n	80020c2 <HAL_PCD_IRQHandler+0x9e4>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80020da:	682a      	ldr	r2, [r5, #0]
 80020dc:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80020e0:	f023 0304 	bic.w	r3, r3, #4
 80020e4:	041b      	lsls	r3, r3, #16
 80020e6:	0c1b      	lsrs	r3, r3, #16
 80020e8:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80020ec:	682a      	ldr	r2, [r5, #0]
 80020ee:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80020f2:	f023 0308 	bic.w	r3, r3, #8
 80020f6:	041b      	lsls	r3, r3, #16
 80020f8:	0c1b      	lsrs	r3, r3, #16
 80020fa:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_ResumeCallback(hpcd);
 80020fe:	4628      	mov	r0, r5
 8002100:	f003 fb00 	bl	8005704 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002104:	682a      	ldr	r2, [r5, #0]
 8002106:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800210a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800210e:	041b      	lsls	r3, r3, #16
 8002110:	0c1b      	lsrs	r3, r3, #16
 8002112:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 8002116:	e7d4      	b.n	80020c2 <HAL_PCD_IRQHandler+0x9e4>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002118:	682a      	ldr	r2, [r5, #0]
 800211a:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 800211e:	b29b      	uxth	r3, r3
 8002120:	f043 0308 	orr.w	r3, r3, #8
 8002124:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002128:	682a      	ldr	r2, [r5, #0]
 800212a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800212e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002132:	041b      	lsls	r3, r3, #16
 8002134:	0c1b      	lsrs	r3, r3, #16
 8002136:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800213a:	682a      	ldr	r2, [r5, #0]
 800213c:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8002140:	b29b      	uxth	r3, r3
 8002142:	f043 0304 	orr.w	r3, r3, #4
 8002146:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_SuspendCallback(hpcd);
 800214a:	4628      	mov	r0, r5
 800214c:	f003 faca 	bl	80056e4 <HAL_PCD_SuspendCallback>
    return;
 8002150:	e7b7      	b.n	80020c2 <HAL_PCD_IRQHandler+0x9e4>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002152:	682a      	ldr	r2, [r5, #0]
 8002154:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8002158:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800215c:	041b      	lsls	r3, r3, #16
 800215e:	0c1b      	lsrs	r3, r3, #16
 8002160:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8002164:	4628      	mov	r0, r5
 8002166:	f003 faa4 	bl	80056b2 <HAL_PCD_SOFCallback>
    return;
 800216a:	e7aa      	b.n	80020c2 <HAL_PCD_IRQHandler+0x9e4>
 800216c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8002170:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 8002174:	6426      	str	r6, [r4, #64]	; 0x40
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002176:	4628      	mov	r0, r5
 8002178:	f003 fa90 	bl	800569c <HAL_PCD_DataInStageCallback>
 800217c:	f7ff bb3e 	b.w	80017fc <HAL_PCD_IRQHandler+0x11e>
 8002180:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8002184:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8002188:	641e      	str	r6, [r3, #64]	; 0x40
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800218a:	f89a 3029 	ldrb.w	r3, [sl, #41]	; 0x29
 800218e:	2b00      	cmp	r3, #0
 8002190:	f47f ae16 	bne.w	8001dc0 <HAL_PCD_IRQHandler+0x6e2>
 8002194:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002198:	f202 4204 	addw	r2, r2, #1028	; 0x404
 800219c:	fa12 f283 	uxtah	r2, r2, r3
 80021a0:	0109      	lsls	r1, r1, #4
 80021a2:	5a53      	ldrh	r3, [r2, r1]
 80021a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021a8:	5253      	strh	r3, [r2, r1]
 80021aa:	5a53      	ldrh	r3, [r2, r1]
 80021ac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021b0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	5253      	strh	r3, [r2, r1]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80021b8:	682b      	ldr	r3, [r5, #0]
 80021ba:	f89a 2029 	ldrb.w	r2, [sl, #41]	; 0x29
 80021be:	2a00      	cmp	r2, #0
 80021c0:	f47f ae0a 	bne.w	8001dd8 <HAL_PCD_IRQHandler+0x6fa>
 80021c4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80021c8:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 80021cc:	0109      	lsls	r1, r1, #4
 80021ce:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80021d2:	fa13 f282 	uxtah	r2, r3, r2
 80021d6:	5a8b      	ldrh	r3, [r1, r2]
 80021d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021dc:	528b      	strh	r3, [r1, r2]
 80021de:	5a8b      	ldrh	r3, [r1, r2]
 80021e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	528b      	strh	r3, [r1, r2]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80021ec:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 80021f0:	4628      	mov	r0, r5
 80021f2:	f003 fa53 	bl	800569c <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80021f6:	f419 4f80 	tst.w	r9, #16384	; 0x4000
 80021fa:	f43f add1 	beq.w	8001da0 <HAL_PCD_IRQHandler+0x6c2>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80021fe:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8002202:	682a      	ldr	r2, [r5, #0]
 8002204:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002208:	b29b      	uxth	r3, r3
 800220a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800220e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002212:	ea48 0303 	orr.w	r3, r8, r3
 8002216:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 800221a:	e5c1      	b.n	8001da0 <HAL_PCD_IRQHandler+0x6c2>
 800221c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8002220:	eb05 03c4 	add.w	r3, r5, r4, lsl #3
 8002224:	641e      	str	r6, [r3, #64]	; 0x40
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002226:	f89a 3029 	ldrb.w	r3, [sl, #41]	; 0x29
 800222a:	2b00      	cmp	r3, #0
 800222c:	f47f aed2 	bne.w	8001fd4 <HAL_PCD_IRQHandler+0x8f6>
 8002230:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8002234:	f202 4204 	addw	r2, r2, #1028	; 0x404
 8002238:	fa12 f283 	uxtah	r2, r2, r3
 800223c:	0109      	lsls	r1, r1, #4
 800223e:	5a53      	ldrh	r3, [r2, r1]
 8002240:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002244:	5253      	strh	r3, [r2, r1]
 8002246:	5a53      	ldrh	r3, [r2, r1]
 8002248:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800224c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002250:	b29b      	uxth	r3, r3
 8002252:	5253      	strh	r3, [r2, r1]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002254:	682b      	ldr	r3, [r5, #0]
 8002256:	f89a 2029 	ldrb.w	r2, [sl, #41]	; 0x29
 800225a:	2a00      	cmp	r2, #0
 800225c:	f47f aec6 	bne.w	8001fec <HAL_PCD_IRQHandler+0x90e>
 8002260:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8002264:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 8002268:	0109      	lsls	r1, r1, #4
 800226a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800226e:	fa13 f282 	uxtah	r2, r3, r2
 8002272:	5a8b      	ldrh	r3, [r1, r2]
 8002274:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002278:	528b      	strh	r3, [r1, r2]
 800227a:	5a8b      	ldrh	r3, [r1, r2]
 800227c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002280:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002284:	b29b      	uxth	r3, r3
 8002286:	528b      	strh	r3, [r1, r2]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002288:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 800228c:	4628      	mov	r0, r5
 800228e:	f003 fa05 	bl	800569c <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002292:	f419 4f80 	tst.w	r9, #16384	; 0x4000
 8002296:	f47f ad83 	bne.w	8001da0 <HAL_PCD_IRQHandler+0x6c2>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800229a:	f89a 1028 	ldrb.w	r1, [sl, #40]	; 0x28
 800229e:	682a      	ldr	r2, [r5, #0]
 80022a0:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022ae:	ea48 0303 	orr.w	r3, r8, r3
 80022b2:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80022b6:	e573      	b.n	8001da0 <HAL_PCD_IRQHandler+0x6c2>
 80022b8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80022bc:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80022c0:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80022c4:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80022c8:	b29b      	uxth	r3, r3
 80022ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022d2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80022d6:	433b      	orrs	r3, r7
 80022d8:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80022dc:	e432      	b.n	8001b44 <HAL_PCD_IRQHandler+0x466>
 80022de:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80022e2:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80022e6:	f8c3 6180 	str.w	r6, [r3, #384]	; 0x180
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80022ea:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022f8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80022fc:	433b      	orrs	r3, r7
 80022fe:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8002302:	e46a      	b.n	8001bda <HAL_PCD_IRQHandler+0x4fc>

08002304 <HAL_PCD_EP_Open>:
{
 8002304:	b510      	push	{r4, lr}
 8002306:	4604      	mov	r4, r0
 8002308:	4608      	mov	r0, r1
  if ((ep_addr & 0x80U) == 0x80U)
 800230a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800230e:	d123      	bne.n	8002358 <HAL_PCD_EP_Open+0x54>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002310:	f001 0c07 	and.w	ip, r1, #7
 8002314:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8002318:	eb04 0ec1 	add.w	lr, r4, r1, lsl #3
 800231c:	f50e 71b4 	add.w	r1, lr, #360	; 0x168
    ep->is_in = 0U;
 8002320:	46f4      	mov	ip, lr
 8002322:	f04f 0e00 	mov.w	lr, #0
 8002326:	f88c e169 	strb.w	lr, [ip, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 800232a:	f000 0007 	and.w	r0, r0, #7
 800232e:	7008      	strb	r0, [r1, #0]
  ep->maxpacket = ep_mps;
 8002330:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 8002332:	70cb      	strb	r3, [r1, #3]
  if (ep_type == EP_TYPE_BULK)
 8002334:	2b02      	cmp	r3, #2
    ep->data_pid_start = 0U;
 8002336:	bf04      	itt	eq
 8002338:	2300      	moveq	r3, #0
 800233a:	710b      	strbeq	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 800233c:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8002340:	2b01      	cmp	r3, #1
 8002342:	d016      	beq.n	8002372 <HAL_PCD_EP_Open+0x6e>
 8002344:	2301      	movs	r3, #1
 8002346:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800234a:	6820      	ldr	r0, [r4, #0]
 800234c:	f001 faef 	bl	800392e <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002350:	2000      	movs	r0, #0
 8002352:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8002356:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002358:	f001 0c07 	and.w	ip, r1, #7
 800235c:	f10c 0c01 	add.w	ip, ip, #1
 8002360:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8002364:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
    ep->is_in = 1U;
 8002368:	f04f 0e01 	mov.w	lr, #1
 800236c:	f881 e001 	strb.w	lr, [r1, #1]
 8002370:	e7db      	b.n	800232a <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8002372:	2002      	movs	r0, #2
 8002374:	e7ef      	b.n	8002356 <HAL_PCD_EP_Open+0x52>

08002376 <HAL_PCD_EP_Close>:
{
 8002376:	b510      	push	{r4, lr}
 8002378:	4604      	mov	r4, r0
 800237a:	460b      	mov	r3, r1
  if ((ep_addr & 0x80U) == 0x80U)
 800237c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002380:	d11f      	bne.n	80023c2 <HAL_PCD_EP_Close+0x4c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002382:	f001 0207 	and.w	r2, r1, #7
 8002386:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800238a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800238e:	f501 71b4 	add.w	r1, r1, #360	; 0x168
    ep->is_in = 0U;
 8002392:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002396:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800239a:	2000      	movs	r0, #0
 800239c:	f882 0169 	strb.w	r0, [r2, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 80023a0:	f003 0307 	and.w	r3, r3, #7
 80023a4:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80023a6:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d013      	beq.n	80023d6 <HAL_PCD_EP_Close+0x60>
 80023ae:	2301      	movs	r3, #1
 80023b0:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80023b4:	6820      	ldr	r0, [r4, #0]
 80023b6:	f001 fc82 	bl	8003cbe <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80023ba:	2000      	movs	r0, #0
 80023bc:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 80023c0:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023c2:	f001 0207 	and.w	r2, r1, #7
 80023c6:	3201      	adds	r2, #1
 80023c8:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80023cc:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 80023d0:	2001      	movs	r0, #1
 80023d2:	7048      	strb	r0, [r1, #1]
 80023d4:	e7e4      	b.n	80023a0 <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 80023d6:	2002      	movs	r0, #2
 80023d8:	e7f2      	b.n	80023c0 <HAL_PCD_EP_Close+0x4a>

080023da <HAL_PCD_EP_Receive>:
{
 80023da:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023dc:	f001 0107 	and.w	r1, r1, #7
  ep->xfer_buff = pBuf;
 80023e0:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 80023e4:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
 80023e8:	f8cc 217c 	str.w	r2, [ip, #380]	; 0x17c
  ep->xfer_len = len;
 80023ec:	f8cc 3180 	str.w	r3, [ip, #384]	; 0x180
  ep->xfer_count = 0U;
 80023f0:	2400      	movs	r4, #0
 80023f2:	f8cc 4184 	str.w	r4, [ip, #388]	; 0x184
  ep->is_in = 0U;
 80023f6:	f88c 4169 	strb.w	r4, [ip, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 80023fa:	f88c 1168 	strb.w	r1, [ip, #360]	; 0x168
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80023fe:	f50c 71b4 	add.w	r1, ip, #360	; 0x168
 8002402:	6800      	ldr	r0, [r0, #0]
 8002404:	f001 fddd 	bl	8003fc2 <USB_EPStartXfer>
}
 8002408:	4620      	mov	r0, r4
 800240a:	bd10      	pop	{r4, pc}

0800240c <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800240c:	f001 0107 	and.w	r1, r1, #7
 8002410:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002414:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
}
 8002418:	f8d0 0184 	ldr.w	r0, [r0, #388]	; 0x184
 800241c:	4770      	bx	lr

0800241e <HAL_PCD_EP_Transmit>:
{
 800241e:	b510      	push	{r4, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002420:	f001 0107 	and.w	r1, r1, #7
  ep->xfer_buff = pBuf;
 8002424:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 8002428:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
 800242c:	f8cc 203c 	str.w	r2, [ip, #60]	; 0x3c
  ep->xfer_len = len;
 8002430:	f8cc 3040 	str.w	r3, [ip, #64]	; 0x40
  ep->xfer_fill_db = 1U;
 8002434:	2201      	movs	r2, #1
 8002436:	f88c 204c 	strb.w	r2, [ip, #76]	; 0x4c
  ep->xfer_len_db = len;
 800243a:	f8cc 3048 	str.w	r3, [ip, #72]	; 0x48
  ep->xfer_count = 0U;
 800243e:	2400      	movs	r4, #0
 8002440:	f8cc 4044 	str.w	r4, [ip, #68]	; 0x44
  ep->is_in = 1U;
 8002444:	f88c 2029 	strb.w	r2, [ip, #41]	; 0x29
  ep->num = ep_addr & EP_ADDR_MSK;
 8002448:	f88c 1028 	strb.w	r1, [ip, #40]	; 0x28
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800244c:	4411      	add	r1, r2
 800244e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002452:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8002456:	6800      	ldr	r0, [r0, #0]
 8002458:	f001 fdb3 	bl	8003fc2 <USB_EPStartXfer>
}
 800245c:	4620      	mov	r0, r4
 800245e:	bd10      	pop	{r4, pc}

08002460 <HAL_PCD_EP_SetStall>:
{
 8002460:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002462:	f001 0207 	and.w	r2, r1, #7
 8002466:	6841      	ldr	r1, [r0, #4]
 8002468:	428a      	cmp	r2, r1
 800246a:	d82a      	bhi.n	80024c2 <HAL_PCD_EP_SetStall+0x62>
{
 800246c:	b510      	push	{r4, lr}
 800246e:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8002470:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002474:	d11d      	bne.n	80024b2 <HAL_PCD_EP_SetStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr];
 8002476:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800247a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800247e:	f501 71b4 	add.w	r1, r1, #360	; 0x168
    ep->is_in = 0U;
 8002482:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002486:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800248a:	2000      	movs	r0, #0
 800248c:	f883 0169 	strb.w	r0, [r3, #361]	; 0x169
  ep->is_stall = 1U;
 8002490:	2301      	movs	r3, #1
 8002492:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002494:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8002496:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 800249a:	2b01      	cmp	r3, #1
 800249c:	d013      	beq.n	80024c6 <HAL_PCD_EP_SetStall+0x66>
 800249e:	2301      	movs	r3, #1
 80024a0:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPSetStall(hpcd->Instance, ep);
 80024a4:	6820      	ldr	r0, [r4, #0]
 80024a6:	f001 fcf3 	bl	8003e90 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 80024aa:	2000      	movs	r0, #0
 80024ac:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 80024b0:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024b2:	1c53      	adds	r3, r2, #1
 80024b4:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80024b8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 80024bc:	2001      	movs	r0, #1
 80024be:	7048      	strb	r0, [r1, #1]
 80024c0:	e7e6      	b.n	8002490 <HAL_PCD_EP_SetStall+0x30>
    return HAL_ERROR;
 80024c2:	2001      	movs	r0, #1
}
 80024c4:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 80024c6:	2002      	movs	r0, #2
 80024c8:	e7f2      	b.n	80024b0 <HAL_PCD_EP_SetStall+0x50>

080024ca <HAL_PCD_EP_ClrStall>:
{
 80024ca:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80024cc:	f001 010f 	and.w	r1, r1, #15
 80024d0:	6842      	ldr	r2, [r0, #4]
 80024d2:	4291      	cmp	r1, r2
 80024d4:	d830      	bhi.n	8002538 <HAL_PCD_EP_ClrStall+0x6e>
{
 80024d6:	b510      	push	{r4, lr}
 80024d8:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80024da:	f013 0f80 	tst.w	r3, #128	; 0x80
 80024de:	d121      	bne.n	8002524 <HAL_PCD_EP_ClrStall+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80024e0:	f003 0207 	and.w	r2, r3, #7
 80024e4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80024e8:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 80024ec:	f501 71b4 	add.w	r1, r1, #360	; 0x168
    ep->is_in = 0U;
 80024f0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80024f4:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80024f8:	2000      	movs	r0, #0
 80024fa:	f882 0169 	strb.w	r0, [r2, #361]	; 0x169
  ep->is_stall = 0U;
 80024fe:	2200      	movs	r2, #0
 8002500:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8002508:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 800250c:	2b01      	cmp	r3, #1
 800250e:	d015      	beq.n	800253c <HAL_PCD_EP_ClrStall+0x72>
 8002510:	2301      	movs	r3, #1
 8002512:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002516:	6820      	ldr	r0, [r4, #0]
 8002518:	f001 fcdf 	bl	8003eda <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800251c:	2000      	movs	r0, #0
 800251e:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8002522:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002524:	f003 0207 	and.w	r2, r3, #7
 8002528:	3201      	adds	r2, #1
 800252a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800252e:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 8002532:	2001      	movs	r0, #1
 8002534:	7048      	strb	r0, [r1, #1]
 8002536:	e7e2      	b.n	80024fe <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 8002538:	2001      	movs	r0, #1
}
 800253a:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 800253c:	2002      	movs	r0, #2
 800253e:	e7f0      	b.n	8002522 <HAL_PCD_EP_ClrStall+0x58>

08002540 <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002540:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002544:	d00b      	beq.n	800255e <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002546:	f001 0107 	and.w	r1, r1, #7
 800254a:	3101      	adds	r1, #1
 800254c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002550:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002554:	b952      	cbnz	r2, 800256c <HAL_PCDEx_PMAConfig+0x2c>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002556:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002558:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 800255a:	2000      	movs	r0, #0
 800255c:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 800255e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002562:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8002566:	f500 70b4 	add.w	r0, r0, #360	; 0x168
 800256a:	e7f3      	b.n	8002554 <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 800256c:	2201      	movs	r2, #1
 800256e:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002570:	8103      	strh	r3, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002572:	0c1b      	lsrs	r3, r3, #16
 8002574:	8143      	strh	r3, [r0, #10]
 8002576:	e7f0      	b.n	800255a <HAL_PCDEx_PMAConfig+0x1a>

08002578 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002578:	2800      	cmp	r0, #0
 800257a:	f000 82d3 	beq.w	8002b24 <HAL_RCC_OscConfig+0x5ac>
{
 800257e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002582:	b083      	sub	sp, #12
 8002584:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002586:	6803      	ldr	r3, [r0, #0]
 8002588:	f013 0f01 	tst.w	r3, #1
 800258c:	d037      	beq.n	80025fe <HAL_RCC_OscConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800258e:	4bad      	ldr	r3, [pc, #692]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f003 030c 	and.w	r3, r3, #12
 8002596:	2b04      	cmp	r3, #4
 8002598:	d01e      	beq.n	80025d8 <HAL_RCC_OscConfig+0x60>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800259a:	4baa      	ldr	r3, [pc, #680]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f003 030c 	and.w	r3, r3, #12
 80025a2:	2b08      	cmp	r3, #8
 80025a4:	d013      	beq.n	80025ce <HAL_RCC_OscConfig+0x56>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025a6:	6863      	ldr	r3, [r4, #4]
 80025a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025ac:	d063      	beq.n	8002676 <HAL_RCC_OscConfig+0xfe>
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	f040 808a 	bne.w	80026c8 <HAL_RCC_OscConfig+0x150>
 80025b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80025b8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	e058      	b.n	8002680 <HAL_RCC_OscConfig+0x108>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025ce:	4b9d      	ldr	r3, [pc, #628]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80025d6:	d0e6      	beq.n	80025a6 <HAL_RCC_OscConfig+0x2e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025dc:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025e0:	4a98      	ldr	r2, [pc, #608]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 80025e2:	6811      	ldr	r1, [r2, #0]
 80025e4:	fa93 f3a3 	rbit	r3, r3
 80025e8:	fab3 f383 	clz	r3, r3
 80025ec:	2201      	movs	r2, #1
 80025ee:	fa02 f303 	lsl.w	r3, r2, r3
 80025f2:	420b      	tst	r3, r1
 80025f4:	d003      	beq.n	80025fe <HAL_RCC_OscConfig+0x86>
 80025f6:	6863      	ldr	r3, [r4, #4]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	f000 8295 	beq.w	8002b28 <HAL_RCC_OscConfig+0x5b0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025fe:	6823      	ldr	r3, [r4, #0]
 8002600:	f013 0f02 	tst.w	r3, #2
 8002604:	f000 80bb 	beq.w	800277e <HAL_RCC_OscConfig+0x206>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002608:	4b8e      	ldr	r3, [pc, #568]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f013 0f0c 	tst.w	r3, #12
 8002610:	f000 8096 	beq.w	8002740 <HAL_RCC_OscConfig+0x1c8>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002614:	4b8b      	ldr	r3, [pc, #556]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f003 030c 	and.w	r3, r3, #12
 800261c:	2b08      	cmp	r3, #8
 800261e:	f000 8089 	beq.w	8002734 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002622:	6923      	ldr	r3, [r4, #16]
 8002624:	2b00      	cmp	r3, #0
 8002626:	f000 80e7 	beq.w	80027f8 <HAL_RCC_OscConfig+0x280>
 800262a:	2201      	movs	r2, #1
 800262c:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002630:	fab3 f383 	clz	r3, r3
 8002634:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002638:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002640:	f7fe fb4a 	bl	8000cd8 <HAL_GetTick>
 8002644:	4606      	mov	r6, r0
 8002646:	2502      	movs	r5, #2
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002648:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 8002844 <HAL_RCC_OscConfig+0x2cc>
 800264c:	2701      	movs	r7, #1
 800264e:	fa95 f3a5 	rbit	r3, r5
 8002652:	f8d8 2000 	ldr.w	r2, [r8]
 8002656:	fa95 f3a5 	rbit	r3, r5
 800265a:	fab3 f383 	clz	r3, r3
 800265e:	fa07 f303 	lsl.w	r3, r7, r3
 8002662:	4213      	tst	r3, r2
 8002664:	f040 80ba 	bne.w	80027dc <HAL_RCC_OscConfig+0x264>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002668:	f7fe fb36 	bl	8000cd8 <HAL_GetTick>
 800266c:	1b80      	subs	r0, r0, r6
 800266e:	2802      	cmp	r0, #2
 8002670:	d9ed      	bls.n	800264e <HAL_RCC_OscConfig+0xd6>
          {
            return HAL_TIMEOUT;
 8002672:	2003      	movs	r0, #3
 8002674:	e25d      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002676:	4a73      	ldr	r2, [pc, #460]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 8002678:	6813      	ldr	r3, [r2, #0]
 800267a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800267e:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002680:	4a70      	ldr	r2, [pc, #448]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 8002682:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002684:	f023 030f 	bic.w	r3, r3, #15
 8002688:	68a1      	ldr	r1, [r4, #8]
 800268a:	430b      	orrs	r3, r1
 800268c:	62d3      	str	r3, [r2, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800268e:	6863      	ldr	r3, [r4, #4]
 8002690:	b3a3      	cbz	r3, 80026fc <HAL_RCC_OscConfig+0x184>
        tickstart = HAL_GetTick();
 8002692:	f7fe fb21 	bl	8000cd8 <HAL_GetTick>
 8002696:	4606      	mov	r6, r0
 8002698:	f44f 3500 	mov.w	r5, #131072	; 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800269c:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002844 <HAL_RCC_OscConfig+0x2cc>
 80026a0:	2701      	movs	r7, #1
 80026a2:	fa95 f3a5 	rbit	r3, r5
 80026a6:	f8d8 2000 	ldr.w	r2, [r8]
 80026aa:	fa95 f3a5 	rbit	r3, r5
 80026ae:	fab3 f383 	clz	r3, r3
 80026b2:	fa07 f303 	lsl.w	r3, r7, r3
 80026b6:	4213      	tst	r3, r2
 80026b8:	d1a1      	bne.n	80025fe <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026ba:	f7fe fb0d 	bl	8000cd8 <HAL_GetTick>
 80026be:	1b80      	subs	r0, r0, r6
 80026c0:	2864      	cmp	r0, #100	; 0x64
 80026c2:	d9ee      	bls.n	80026a2 <HAL_RCC_OscConfig+0x12a>
            return HAL_TIMEOUT;
 80026c4:	2003      	movs	r0, #3
 80026c6:	e234      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026cc:	d009      	beq.n	80026e2 <HAL_RCC_OscConfig+0x16a>
 80026ce:	4b5d      	ldr	r3, [pc, #372]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	e7ce      	b.n	8002680 <HAL_RCC_OscConfig+0x108>
 80026e2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80026e6:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80026f0:	601a      	str	r2, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80026f8:	601a      	str	r2, [r3, #0]
 80026fa:	e7c1      	b.n	8002680 <HAL_RCC_OscConfig+0x108>
        tickstart = HAL_GetTick();
 80026fc:	f7fe faec 	bl	8000cd8 <HAL_GetTick>
 8002700:	4606      	mov	r6, r0
 8002702:	f44f 3500 	mov.w	r5, #131072	; 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002706:	f8df 813c 	ldr.w	r8, [pc, #316]	; 8002844 <HAL_RCC_OscConfig+0x2cc>
 800270a:	2701      	movs	r7, #1
 800270c:	fa95 f3a5 	rbit	r3, r5
 8002710:	f8d8 2000 	ldr.w	r2, [r8]
 8002714:	fa95 f3a5 	rbit	r3, r5
 8002718:	fab3 f383 	clz	r3, r3
 800271c:	fa07 f303 	lsl.w	r3, r7, r3
 8002720:	4213      	tst	r3, r2
 8002722:	f43f af6c 	beq.w	80025fe <HAL_RCC_OscConfig+0x86>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002726:	f7fe fad7 	bl	8000cd8 <HAL_GetTick>
 800272a:	1b80      	subs	r0, r0, r6
 800272c:	2864      	cmp	r0, #100	; 0x64
 800272e:	d9ed      	bls.n	800270c <HAL_RCC_OscConfig+0x194>
            return HAL_TIMEOUT;
 8002730:	2003      	movs	r0, #3
 8002732:	e1fe      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002734:	4b43      	ldr	r3, [pc, #268]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800273c:	f47f af71 	bne.w	8002622 <HAL_RCC_OscConfig+0xaa>
 8002740:	2302      	movs	r3, #2
 8002742:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002746:	4a3f      	ldr	r2, [pc, #252]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 8002748:	6811      	ldr	r1, [r2, #0]
 800274a:	fa93 f3a3 	rbit	r3, r3
 800274e:	fab3 f383 	clz	r3, r3
 8002752:	2201      	movs	r2, #1
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	420b      	tst	r3, r1
 800275a:	d003      	beq.n	8002764 <HAL_RCC_OscConfig+0x1ec>
 800275c:	6923      	ldr	r3, [r4, #16]
 800275e:	4293      	cmp	r3, r2
 8002760:	f040 81e4 	bne.w	8002b2c <HAL_RCC_OscConfig+0x5b4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002764:	4837      	ldr	r0, [pc, #220]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 8002766:	6801      	ldr	r1, [r0, #0]
 8002768:	22f8      	movs	r2, #248	; 0xf8
 800276a:	fa92 f2a2 	rbit	r2, r2
 800276e:	fab2 f282 	clz	r2, r2
 8002772:	6963      	ldr	r3, [r4, #20]
 8002774:	4093      	lsls	r3, r2
 8002776:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 800277a:	4313      	orrs	r3, r2
 800277c:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800277e:	6823      	ldr	r3, [r4, #0]
 8002780:	f013 0f08 	tst.w	r3, #8
 8002784:	f000 808a 	beq.w	800289c <HAL_RCC_OscConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002788:	69a3      	ldr	r3, [r4, #24]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d05e      	beq.n	800284c <HAL_RCC_OscConfig+0x2d4>
 800278e:	2101      	movs	r1, #1
 8002790:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002794:	fab2 f282 	clz	r2, r2
 8002798:	4b2b      	ldr	r3, [pc, #172]	; (8002848 <HAL_RCC_OscConfig+0x2d0>)
 800279a:	4413      	add	r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027a0:	f7fe fa9a 	bl	8000cd8 <HAL_GetTick>
 80027a4:	4606      	mov	r6, r0
 80027a6:	2502      	movs	r5, #2
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027a8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8002844 <HAL_RCC_OscConfig+0x2cc>
 80027ac:	2701      	movs	r7, #1
 80027ae:	fa95 f3a5 	rbit	r3, r5
 80027b2:	fa95 f3a5 	rbit	r3, r5
 80027b6:	fa95 f3a5 	rbit	r3, r5
 80027ba:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 80027be:	fa95 f3a5 	rbit	r3, r5
 80027c2:	fab3 f383 	clz	r3, r3
 80027c6:	fa07 f303 	lsl.w	r3, r7, r3
 80027ca:	4213      	tst	r3, r2
 80027cc:	d166      	bne.n	800289c <HAL_RCC_OscConfig+0x324>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027ce:	f7fe fa83 	bl	8000cd8 <HAL_GetTick>
 80027d2:	1b80      	subs	r0, r0, r6
 80027d4:	2802      	cmp	r0, #2
 80027d6:	d9ea      	bls.n	80027ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80027d8:	2003      	movs	r0, #3
 80027da:	e1aa      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027dc:	4819      	ldr	r0, [pc, #100]	; (8002844 <HAL_RCC_OscConfig+0x2cc>)
 80027de:	6801      	ldr	r1, [r0, #0]
 80027e0:	22f8      	movs	r2, #248	; 0xf8
 80027e2:	fa92 f2a2 	rbit	r2, r2
 80027e6:	fab2 f282 	clz	r2, r2
 80027ea:	6963      	ldr	r3, [r4, #20]
 80027ec:	4093      	lsls	r3, r2
 80027ee:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 80027f2:	4313      	orrs	r3, r2
 80027f4:	6003      	str	r3, [r0, #0]
 80027f6:	e7c2      	b.n	800277e <HAL_RCC_OscConfig+0x206>
 80027f8:	2301      	movs	r3, #1
 80027fa:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 80027fe:	fab3 f383 	clz	r3, r3
 8002802:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002806:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	2200      	movs	r2, #0
 800280e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002810:	f7fe fa62 	bl	8000cd8 <HAL_GetTick>
 8002814:	4606      	mov	r6, r0
 8002816:	2502      	movs	r5, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002818:	f8df 8028 	ldr.w	r8, [pc, #40]	; 8002844 <HAL_RCC_OscConfig+0x2cc>
 800281c:	2701      	movs	r7, #1
 800281e:	fa95 f3a5 	rbit	r3, r5
 8002822:	f8d8 2000 	ldr.w	r2, [r8]
 8002826:	fa95 f3a5 	rbit	r3, r5
 800282a:	fab3 f383 	clz	r3, r3
 800282e:	fa07 f303 	lsl.w	r3, r7, r3
 8002832:	4213      	tst	r3, r2
 8002834:	d0a3      	beq.n	800277e <HAL_RCC_OscConfig+0x206>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002836:	f7fe fa4f 	bl	8000cd8 <HAL_GetTick>
 800283a:	1b80      	subs	r0, r0, r6
 800283c:	2802      	cmp	r0, #2
 800283e:	d9ee      	bls.n	800281e <HAL_RCC_OscConfig+0x2a6>
            return HAL_TIMEOUT;
 8002840:	2003      	movs	r0, #3
 8002842:	e176      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
 8002844:	40021000 	.word	0x40021000
 8002848:	10908120 	.word	0x10908120
 800284c:	2201      	movs	r2, #1
 800284e:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002852:	fab2 f282 	clz	r2, r2
 8002856:	4bb8      	ldr	r3, [pc, #736]	; (8002b38 <HAL_RCC_OscConfig+0x5c0>)
 8002858:	4413      	add	r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002860:	f7fe fa3a 	bl	8000cd8 <HAL_GetTick>
 8002864:	4606      	mov	r6, r0
 8002866:	2502      	movs	r5, #2
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002868:	f8df 82d0 	ldr.w	r8, [pc, #720]	; 8002b3c <HAL_RCC_OscConfig+0x5c4>
 800286c:	2701      	movs	r7, #1
 800286e:	fa95 f3a5 	rbit	r3, r5
 8002872:	fa95 f3a5 	rbit	r3, r5
 8002876:	fa95 f3a5 	rbit	r3, r5
 800287a:	f8d8 2024 	ldr.w	r2, [r8, #36]	; 0x24
 800287e:	fa95 f3a5 	rbit	r3, r5
 8002882:	fab3 f383 	clz	r3, r3
 8002886:	fa07 f303 	lsl.w	r3, r7, r3
 800288a:	4213      	tst	r3, r2
 800288c:	d006      	beq.n	800289c <HAL_RCC_OscConfig+0x324>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800288e:	f7fe fa23 	bl	8000cd8 <HAL_GetTick>
 8002892:	1b80      	subs	r0, r0, r6
 8002894:	2802      	cmp	r0, #2
 8002896:	d9ea      	bls.n	800286e <HAL_RCC_OscConfig+0x2f6>
        {
          return HAL_TIMEOUT;
 8002898:	2003      	movs	r0, #3
 800289a:	e14a      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800289c:	6823      	ldr	r3, [r4, #0]
 800289e:	f013 0f04 	tst.w	r3, #4
 80028a2:	f000 809b 	beq.w	80029dc <HAL_RCC_OscConfig+0x464>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028a6:	4ba5      	ldr	r3, [pc, #660]	; (8002b3c <HAL_RCC_OscConfig+0x5c4>)
 80028a8:	69db      	ldr	r3, [r3, #28]
 80028aa:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80028ae:	d122      	bne.n	80028f6 <HAL_RCC_OscConfig+0x37e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028b0:	4ba2      	ldr	r3, [pc, #648]	; (8002b3c <HAL_RCC_OscConfig+0x5c4>)
 80028b2:	69da      	ldr	r2, [r3, #28]
 80028b4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80028b8:	61da      	str	r2, [r3, #28]
 80028ba:	69db      	ldr	r3, [r3, #28]
 80028bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c0:	9301      	str	r3, [sp, #4]
 80028c2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80028c4:	f04f 0901 	mov.w	r9, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c8:	4b9d      	ldr	r3, [pc, #628]	; (8002b40 <HAL_RCC_OscConfig+0x5c8>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f413 7f80 	tst.w	r3, #256	; 0x100
 80028d0:	d014      	beq.n	80028fc <HAL_RCC_OscConfig+0x384>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028d2:	68e3      	ldr	r3, [r4, #12]
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d025      	beq.n	8002924 <HAL_RCC_OscConfig+0x3ac>
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d148      	bne.n	800296e <HAL_RCC_OscConfig+0x3f6>
 80028dc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80028e0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80028e4:	6a1a      	ldr	r2, [r3, #32]
 80028e6:	f022 0201 	bic.w	r2, r2, #1
 80028ea:	621a      	str	r2, [r3, #32]
 80028ec:	6a1a      	ldr	r2, [r3, #32]
 80028ee:	f022 0204 	bic.w	r2, r2, #4
 80028f2:	621a      	str	r2, [r3, #32]
 80028f4:	e01b      	b.n	800292e <HAL_RCC_OscConfig+0x3b6>
    FlagStatus       pwrclkchanged = RESET;
 80028f6:	f04f 0900 	mov.w	r9, #0
 80028fa:	e7e5      	b.n	80028c8 <HAL_RCC_OscConfig+0x350>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028fc:	4a90      	ldr	r2, [pc, #576]	; (8002b40 <HAL_RCC_OscConfig+0x5c8>)
 80028fe:	6813      	ldr	r3, [r2, #0]
 8002900:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002904:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002906:	f7fe f9e7 	bl	8000cd8 <HAL_GetTick>
 800290a:	4605      	mov	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800290c:	4e8c      	ldr	r6, [pc, #560]	; (8002b40 <HAL_RCC_OscConfig+0x5c8>)
 800290e:	6833      	ldr	r3, [r6, #0]
 8002910:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002914:	d1dd      	bne.n	80028d2 <HAL_RCC_OscConfig+0x35a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002916:	f7fe f9df 	bl	8000cd8 <HAL_GetTick>
 800291a:	1b40      	subs	r0, r0, r5
 800291c:	2864      	cmp	r0, #100	; 0x64
 800291e:	d9f6      	bls.n	800290e <HAL_RCC_OscConfig+0x396>
          return HAL_TIMEOUT;
 8002920:	2003      	movs	r0, #3
 8002922:	e106      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002924:	4a85      	ldr	r2, [pc, #532]	; (8002b3c <HAL_RCC_OscConfig+0x5c4>)
 8002926:	6a13      	ldr	r3, [r2, #32]
 8002928:	f043 0301 	orr.w	r3, r3, #1
 800292c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800292e:	68e3      	ldr	r3, [r4, #12]
 8002930:	b39b      	cbz	r3, 800299a <HAL_RCC_OscConfig+0x422>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002932:	f7fe f9d1 	bl	8000cd8 <HAL_GetTick>
 8002936:	4606      	mov	r6, r0
 8002938:	2502      	movs	r5, #2
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800293a:	f8df 8200 	ldr.w	r8, [pc, #512]	; 8002b3c <HAL_RCC_OscConfig+0x5c4>
 800293e:	2701      	movs	r7, #1
 8002940:	fa95 f3a5 	rbit	r3, r5
 8002944:	fa95 f3a5 	rbit	r3, r5
 8002948:	f8d8 2020 	ldr.w	r2, [r8, #32]
 800294c:	fa95 f3a5 	rbit	r3, r5
 8002950:	fab3 f383 	clz	r3, r3
 8002954:	fa07 f303 	lsl.w	r3, r7, r3
 8002958:	4213      	tst	r3, r2
 800295a:	d13c      	bne.n	80029d6 <HAL_RCC_OscConfig+0x45e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800295c:	f7fe f9bc 	bl	8000cd8 <HAL_GetTick>
 8002960:	1b80      	subs	r0, r0, r6
 8002962:	f241 3388 	movw	r3, #5000	; 0x1388
 8002966:	4298      	cmp	r0, r3
 8002968:	d9ea      	bls.n	8002940 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800296a:	2003      	movs	r0, #3
 800296c:	e0e1      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800296e:	2b05      	cmp	r3, #5
 8002970:	d009      	beq.n	8002986 <HAL_RCC_OscConfig+0x40e>
 8002972:	4b72      	ldr	r3, [pc, #456]	; (8002b3c <HAL_RCC_OscConfig+0x5c4>)
 8002974:	6a1a      	ldr	r2, [r3, #32]
 8002976:	f022 0201 	bic.w	r2, r2, #1
 800297a:	621a      	str	r2, [r3, #32]
 800297c:	6a1a      	ldr	r2, [r3, #32]
 800297e:	f022 0204 	bic.w	r2, r2, #4
 8002982:	621a      	str	r2, [r3, #32]
 8002984:	e7d3      	b.n	800292e <HAL_RCC_OscConfig+0x3b6>
 8002986:	4b6d      	ldr	r3, [pc, #436]	; (8002b3c <HAL_RCC_OscConfig+0x5c4>)
 8002988:	6a1a      	ldr	r2, [r3, #32]
 800298a:	f042 0204 	orr.w	r2, r2, #4
 800298e:	621a      	str	r2, [r3, #32]
 8002990:	6a1a      	ldr	r2, [r3, #32]
 8002992:	f042 0201 	orr.w	r2, r2, #1
 8002996:	621a      	str	r2, [r3, #32]
 8002998:	e7c9      	b.n	800292e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800299a:	f7fe f99d 	bl	8000cd8 <HAL_GetTick>
 800299e:	4606      	mov	r6, r0
 80029a0:	2502      	movs	r5, #2
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029a2:	f8df 8198 	ldr.w	r8, [pc, #408]	; 8002b3c <HAL_RCC_OscConfig+0x5c4>
 80029a6:	2701      	movs	r7, #1
 80029a8:	fa95 f3a5 	rbit	r3, r5
 80029ac:	fa95 f3a5 	rbit	r3, r5
 80029b0:	f8d8 2020 	ldr.w	r2, [r8, #32]
 80029b4:	fa95 f3a5 	rbit	r3, r5
 80029b8:	fab3 f383 	clz	r3, r3
 80029bc:	fa07 f303 	lsl.w	r3, r7, r3
 80029c0:	4213      	tst	r3, r2
 80029c2:	d008      	beq.n	80029d6 <HAL_RCC_OscConfig+0x45e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029c4:	f7fe f988 	bl	8000cd8 <HAL_GetTick>
 80029c8:	1b80      	subs	r0, r0, r6
 80029ca:	f241 3388 	movw	r3, #5000	; 0x1388
 80029ce:	4298      	cmp	r0, r3
 80029d0:	d9ea      	bls.n	80029a8 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 80029d2:	2003      	movs	r0, #3
 80029d4:	e0ad      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80029d6:	f1b9 0f00 	cmp.w	r9, #0
 80029da:	d132      	bne.n	8002a42 <HAL_RCC_OscConfig+0x4ca>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029dc:	69e3      	ldr	r3, [r4, #28]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	f000 80a6 	beq.w	8002b30 <HAL_RCC_OscConfig+0x5b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029e4:	4a55      	ldr	r2, [pc, #340]	; (8002b3c <HAL_RCC_OscConfig+0x5c4>)
 80029e6:	6852      	ldr	r2, [r2, #4]
 80029e8:	f002 020c 	and.w	r2, r2, #12
 80029ec:	2a08      	cmp	r2, #8
 80029ee:	f000 8089 	beq.w	8002b04 <HAL_RCC_OscConfig+0x58c>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d02b      	beq.n	8002a4e <HAL_RCC_OscConfig+0x4d6>
 80029f6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029fa:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029fe:	fab3 f383 	clz	r3, r3
 8002a02:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a06:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a10:	f7fe f962 	bl	8000cd8 <HAL_GetTick>
 8002a14:	4605      	mov	r5, r0
 8002a16:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a1a:	4f48      	ldr	r7, [pc, #288]	; (8002b3c <HAL_RCC_OscConfig+0x5c4>)
 8002a1c:	2601      	movs	r6, #1
 8002a1e:	fa94 f3a4 	rbit	r3, r4
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	fa94 f3a4 	rbit	r3, r4
 8002a28:	fab3 f383 	clz	r3, r3
 8002a2c:	fa06 f303 	lsl.w	r3, r6, r3
 8002a30:	4213      	tst	r3, r2
 8002a32:	d065      	beq.n	8002b00 <HAL_RCC_OscConfig+0x588>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a34:	f7fe f950 	bl	8000cd8 <HAL_GetTick>
 8002a38:	1b40      	subs	r0, r0, r5
 8002a3a:	2802      	cmp	r0, #2
 8002a3c:	d9ef      	bls.n	8002a1e <HAL_RCC_OscConfig+0x4a6>
          {
            return HAL_TIMEOUT;
 8002a3e:	2003      	movs	r0, #3
 8002a40:	e077      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a42:	4a3e      	ldr	r2, [pc, #248]	; (8002b3c <HAL_RCC_OscConfig+0x5c4>)
 8002a44:	69d3      	ldr	r3, [r2, #28]
 8002a46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a4a:	61d3      	str	r3, [r2, #28]
 8002a4c:	e7c6      	b.n	80029dc <HAL_RCC_OscConfig+0x464>
 8002a4e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002a52:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002a56:	fab3 f383 	clz	r3, r3
 8002a5a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a5e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002a68:	f7fe f936 	bl	8000cd8 <HAL_GetTick>
 8002a6c:	4606      	mov	r6, r0
 8002a6e:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a72:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8002b3c <HAL_RCC_OscConfig+0x5c4>
 8002a76:	2701      	movs	r7, #1
 8002a78:	fa95 f3a5 	rbit	r3, r5
 8002a7c:	f8d8 2000 	ldr.w	r2, [r8]
 8002a80:	fa95 f3a5 	rbit	r3, r5
 8002a84:	fab3 f383 	clz	r3, r3
 8002a88:	fa07 f303 	lsl.w	r3, r7, r3
 8002a8c:	4213      	tst	r3, r2
 8002a8e:	d006      	beq.n	8002a9e <HAL_RCC_OscConfig+0x526>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a90:	f7fe f922 	bl	8000cd8 <HAL_GetTick>
 8002a94:	1b80      	subs	r0, r0, r6
 8002a96:	2802      	cmp	r0, #2
 8002a98:	d9ee      	bls.n	8002a78 <HAL_RCC_OscConfig+0x500>
            return HAL_TIMEOUT;
 8002a9a:	2003      	movs	r0, #3
 8002a9c:	e049      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a9e:	4927      	ldr	r1, [pc, #156]	; (8002b3c <HAL_RCC_OscConfig+0x5c4>)
 8002aa0:	684a      	ldr	r2, [r1, #4]
 8002aa2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002aa4:	6a20      	ldr	r0, [r4, #32]
 8002aa6:	4303      	orrs	r3, r0
 8002aa8:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002aac:	4313      	orrs	r3, r2
 8002aae:	604b      	str	r3, [r1, #4]
 8002ab0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ab4:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8002ab8:	fab3 f383 	clz	r3, r3
 8002abc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ac0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002aca:	f7fe f905 	bl	8000cd8 <HAL_GetTick>
 8002ace:	4605      	mov	r5, r0
 8002ad0:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ad4:	4f19      	ldr	r7, [pc, #100]	; (8002b3c <HAL_RCC_OscConfig+0x5c4>)
 8002ad6:	2601      	movs	r6, #1
 8002ad8:	fa94 f3a4 	rbit	r3, r4
 8002adc:	683a      	ldr	r2, [r7, #0]
 8002ade:	fa94 f3a4 	rbit	r3, r4
 8002ae2:	fab3 f383 	clz	r3, r3
 8002ae6:	fa06 f303 	lsl.w	r3, r6, r3
 8002aea:	4213      	tst	r3, r2
 8002aec:	d106      	bne.n	8002afc <HAL_RCC_OscConfig+0x584>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002aee:	f7fe f8f3 	bl	8000cd8 <HAL_GetTick>
 8002af2:	1b40      	subs	r0, r0, r5
 8002af4:	2802      	cmp	r0, #2
 8002af6:	d9ef      	bls.n	8002ad8 <HAL_RCC_OscConfig+0x560>
            return HAL_TIMEOUT;
 8002af8:	2003      	movs	r0, #3
 8002afa:	e01a      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
        }
      }
    }
  }

  return HAL_OK;
 8002afc:	2000      	movs	r0, #0
 8002afe:	e018      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
 8002b00:	2000      	movs	r0, #0
 8002b02:	e016      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b04:	2b01      	cmp	r3, #1
 8002b06:	d01d      	beq.n	8002b44 <HAL_RCC_OscConfig+0x5cc>
        pll_config = RCC->CFGR;
 8002b08:	4b0c      	ldr	r3, [pc, #48]	; (8002b3c <HAL_RCC_OscConfig+0x5c4>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002b0c:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002b10:	6a22      	ldr	r2, [r4, #32]
 8002b12:	4291      	cmp	r1, r2
 8002b14:	d118      	bne.n	8002b48 <HAL_RCC_OscConfig+0x5d0>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002b16:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002b1a:	6a60      	ldr	r0, [r4, #36]	; 0x24
    return HAL_ERROR;
 8002b1c:	1a18      	subs	r0, r3, r0
 8002b1e:	bf18      	it	ne
 8002b20:	2001      	movne	r0, #1
 8002b22:	e006      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
 8002b24:	2001      	movs	r0, #1
}
 8002b26:	4770      	bx	lr
        return HAL_ERROR;
 8002b28:	2001      	movs	r0, #1
 8002b2a:	e002      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
        return HAL_ERROR;
 8002b2c:	2001      	movs	r0, #1
 8002b2e:	e000      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
  return HAL_OK;
 8002b30:	2000      	movs	r0, #0
}
 8002b32:	b003      	add	sp, #12
 8002b34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002b38:	10908120 	.word	0x10908120
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	40007000 	.word	0x40007000
        return HAL_ERROR;
 8002b44:	2001      	movs	r0, #1
 8002b46:	e7f4      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>
          return HAL_ERROR;
 8002b48:	2001      	movs	r0, #1
 8002b4a:	e7f2      	b.n	8002b32 <HAL_RCC_OscConfig+0x5ba>

08002b4c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8002b4c:	4b16      	ldr	r3, [pc, #88]	; (8002ba8 <HAL_RCC_GetSysClockFreq+0x5c>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b50:	f003 020c 	and.w	r2, r3, #12
 8002b54:	2a08      	cmp	r2, #8
 8002b56:	d001      	beq.n	8002b5c <HAL_RCC_GetSysClockFreq+0x10>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002b58:	4814      	ldr	r0, [pc, #80]	; (8002bac <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002b5a:	4770      	bx	lr
 8002b5c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002b60:	fa92 f2a2 	rbit	r2, r2
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002b64:	fab2 f282 	clz	r2, r2
 8002b68:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
 8002b6c:	fa21 f202 	lsr.w	r2, r1, r2
 8002b70:	490f      	ldr	r1, [pc, #60]	; (8002bb0 <HAL_RCC_GetSysClockFreq+0x64>)
 8002b72:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002b74:	4a0c      	ldr	r2, [pc, #48]	; (8002ba8 <HAL_RCC_GetSysClockFreq+0x5c>)
 8002b76:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002b78:	220f      	movs	r2, #15
 8002b7a:	fa92 f2a2 	rbit	r2, r2
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002b7e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002b82:	d00c      	beq.n	8002b9e <HAL_RCC_GetSysClockFreq+0x52>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002b84:	fab2 f282 	clz	r2, r2
 8002b88:	f001 010f 	and.w	r1, r1, #15
 8002b8c:	40d1      	lsrs	r1, r2
 8002b8e:	4b09      	ldr	r3, [pc, #36]	; (8002bb4 <HAL_RCC_GetSysClockFreq+0x68>)
 8002b90:	5c5a      	ldrb	r2, [r3, r1]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b92:	4b06      	ldr	r3, [pc, #24]	; (8002bac <HAL_RCC_GetSysClockFreq+0x60>)
 8002b94:	fbb3 f3f2 	udiv	r3, r3, r2
 8002b98:	fb03 f000 	mul.w	r0, r3, r0
 8002b9c:	4770      	bx	lr
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002b9e:	4b06      	ldr	r3, [pc, #24]	; (8002bb8 <HAL_RCC_GetSysClockFreq+0x6c>)
 8002ba0:	fb03 f000 	mul.w	r0, r3, r0
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	40021000 	.word	0x40021000
 8002bac:	007a1200 	.word	0x007a1200
 8002bb0:	080058f8 	.word	0x080058f8
 8002bb4:	08005908 	.word	0x08005908
 8002bb8:	003d0900 	.word	0x003d0900

08002bbc <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002bbc:	2800      	cmp	r0, #0
 8002bbe:	f000 80b4 	beq.w	8002d2a <HAL_RCC_ClockConfig+0x16e>
{
 8002bc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bc6:	460d      	mov	r5, r1
 8002bc8:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002bca:	4b5c      	ldr	r3, [pc, #368]	; (8002d3c <HAL_RCC_ClockConfig+0x180>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0307 	and.w	r3, r3, #7
 8002bd2:	428b      	cmp	r3, r1
 8002bd4:	d20b      	bcs.n	8002bee <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bd6:	4a59      	ldr	r2, [pc, #356]	; (8002d3c <HAL_RCC_ClockConfig+0x180>)
 8002bd8:	6813      	ldr	r3, [r2, #0]
 8002bda:	f023 0307 	bic.w	r3, r3, #7
 8002bde:	430b      	orrs	r3, r1
 8002be0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002be2:	6813      	ldr	r3, [r2, #0]
 8002be4:	f003 0307 	and.w	r3, r3, #7
 8002be8:	428b      	cmp	r3, r1
 8002bea:	f040 80a0 	bne.w	8002d2e <HAL_RCC_ClockConfig+0x172>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bee:	6823      	ldr	r3, [r4, #0]
 8002bf0:	f013 0f02 	tst.w	r3, #2
 8002bf4:	d006      	beq.n	8002c04 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bf6:	4a52      	ldr	r2, [pc, #328]	; (8002d40 <HAL_RCC_ClockConfig+0x184>)
 8002bf8:	6853      	ldr	r3, [r2, #4]
 8002bfa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002bfe:	68a1      	ldr	r1, [r4, #8]
 8002c00:	430b      	orrs	r3, r1
 8002c02:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c04:	6823      	ldr	r3, [r4, #0]
 8002c06:	f013 0f01 	tst.w	r3, #1
 8002c0a:	d04e      	beq.n	8002caa <HAL_RCC_ClockConfig+0xee>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c0c:	6862      	ldr	r2, [r4, #4]
 8002c0e:	2a01      	cmp	r2, #1
 8002c10:	d029      	beq.n	8002c66 <HAL_RCC_ClockConfig+0xaa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c12:	2a02      	cmp	r2, #2
 8002c14:	d038      	beq.n	8002c88 <HAL_RCC_ClockConfig+0xcc>
 8002c16:	2302      	movs	r3, #2
 8002c18:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c1c:	4948      	ldr	r1, [pc, #288]	; (8002d40 <HAL_RCC_ClockConfig+0x184>)
 8002c1e:	6808      	ldr	r0, [r1, #0]
 8002c20:	fa93 f3a3 	rbit	r3, r3
 8002c24:	fab3 f383 	clz	r3, r3
 8002c28:	2101      	movs	r1, #1
 8002c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c2e:	4203      	tst	r3, r0
 8002c30:	d07f      	beq.n	8002d32 <HAL_RCC_ClockConfig+0x176>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c32:	4943      	ldr	r1, [pc, #268]	; (8002d40 <HAL_RCC_ClockConfig+0x184>)
 8002c34:	684b      	ldr	r3, [r1, #4]
 8002c36:	f023 0303 	bic.w	r3, r3, #3
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8002c3e:	f7fe f84b 	bl	8000cd8 <HAL_GetTick>
 8002c42:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c44:	4f3e      	ldr	r7, [pc, #248]	; (8002d40 <HAL_RCC_ClockConfig+0x184>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c46:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f003 030c 	and.w	r3, r3, #12
 8002c50:	6862      	ldr	r2, [r4, #4]
 8002c52:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002c56:	d028      	beq.n	8002caa <HAL_RCC_ClockConfig+0xee>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c58:	f7fe f83e 	bl	8000cd8 <HAL_GetTick>
 8002c5c:	1b80      	subs	r0, r0, r6
 8002c5e:	4540      	cmp	r0, r8
 8002c60:	d9f3      	bls.n	8002c4a <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 8002c62:	2003      	movs	r0, #3
 8002c64:	e05f      	b.n	8002d26 <HAL_RCC_ClockConfig+0x16a>
 8002c66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c6a:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c6e:	4934      	ldr	r1, [pc, #208]	; (8002d40 <HAL_RCC_ClockConfig+0x184>)
 8002c70:	6808      	ldr	r0, [r1, #0]
 8002c72:	fa93 f3a3 	rbit	r3, r3
 8002c76:	fab3 f383 	clz	r3, r3
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c80:	4203      	tst	r3, r0
 8002c82:	d1d6      	bne.n	8002c32 <HAL_RCC_ClockConfig+0x76>
        return HAL_ERROR;
 8002c84:	2001      	movs	r0, #1
 8002c86:	e04e      	b.n	8002d26 <HAL_RCC_ClockConfig+0x16a>
 8002c88:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c8c:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c90:	492b      	ldr	r1, [pc, #172]	; (8002d40 <HAL_RCC_ClockConfig+0x184>)
 8002c92:	6808      	ldr	r0, [r1, #0]
 8002c94:	fa93 f3a3 	rbit	r3, r3
 8002c98:	fab3 f383 	clz	r3, r3
 8002c9c:	2101      	movs	r1, #1
 8002c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca2:	4203      	tst	r3, r0
 8002ca4:	d1c5      	bne.n	8002c32 <HAL_RCC_ClockConfig+0x76>
        return HAL_ERROR;
 8002ca6:	2001      	movs	r0, #1
 8002ca8:	e03d      	b.n	8002d26 <HAL_RCC_ClockConfig+0x16a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002caa:	4b24      	ldr	r3, [pc, #144]	; (8002d3c <HAL_RCC_ClockConfig+0x180>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	42ab      	cmp	r3, r5
 8002cb4:	d90a      	bls.n	8002ccc <HAL_RCC_ClockConfig+0x110>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cb6:	4a21      	ldr	r2, [pc, #132]	; (8002d3c <HAL_RCC_ClockConfig+0x180>)
 8002cb8:	6813      	ldr	r3, [r2, #0]
 8002cba:	f023 0307 	bic.w	r3, r3, #7
 8002cbe:	432b      	orrs	r3, r5
 8002cc0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cc2:	6813      	ldr	r3, [r2, #0]
 8002cc4:	f003 0307 	and.w	r3, r3, #7
 8002cc8:	42ab      	cmp	r3, r5
 8002cca:	d134      	bne.n	8002d36 <HAL_RCC_ClockConfig+0x17a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ccc:	6823      	ldr	r3, [r4, #0]
 8002cce:	f013 0f04 	tst.w	r3, #4
 8002cd2:	d006      	beq.n	8002ce2 <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cd4:	4a1a      	ldr	r2, [pc, #104]	; (8002d40 <HAL_RCC_ClockConfig+0x184>)
 8002cd6:	6853      	ldr	r3, [r2, #4]
 8002cd8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002cdc:	68e1      	ldr	r1, [r4, #12]
 8002cde:	430b      	orrs	r3, r1
 8002ce0:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ce2:	6823      	ldr	r3, [r4, #0]
 8002ce4:	f013 0f08 	tst.w	r3, #8
 8002ce8:	d007      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x13e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002cea:	4a15      	ldr	r2, [pc, #84]	; (8002d40 <HAL_RCC_ClockConfig+0x184>)
 8002cec:	6853      	ldr	r3, [r2, #4]
 8002cee:	6921      	ldr	r1, [r4, #16]
 8002cf0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002cf4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002cf8:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002cfa:	f7ff ff27 	bl	8002b4c <HAL_RCC_GetSysClockFreq>
 8002cfe:	4b10      	ldr	r3, [pc, #64]	; (8002d40 <HAL_RCC_ClockConfig+0x184>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	22f0      	movs	r2, #240	; 0xf0
 8002d04:	fa92 f2a2 	rbit	r2, r2
 8002d08:	fab2 f282 	clz	r2, r2
 8002d0c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d10:	40d3      	lsrs	r3, r2
 8002d12:	4a0c      	ldr	r2, [pc, #48]	; (8002d44 <HAL_RCC_ClockConfig+0x188>)
 8002d14:	5cd3      	ldrb	r3, [r2, r3]
 8002d16:	40d8      	lsrs	r0, r3
 8002d18:	4b0b      	ldr	r3, [pc, #44]	; (8002d48 <HAL_RCC_ClockConfig+0x18c>)
 8002d1a:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8002d1c:	4b0b      	ldr	r3, [pc, #44]	; (8002d4c <HAL_RCC_ClockConfig+0x190>)
 8002d1e:	6818      	ldr	r0, [r3, #0]
 8002d20:	f7fd ff96 	bl	8000c50 <HAL_InitTick>
  return HAL_OK;
 8002d24:	2000      	movs	r0, #0
}
 8002d26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8002d2a:	2001      	movs	r0, #1
}
 8002d2c:	4770      	bx	lr
      return HAL_ERROR;
 8002d2e:	2001      	movs	r0, #1
 8002d30:	e7f9      	b.n	8002d26 <HAL_RCC_ClockConfig+0x16a>
        return HAL_ERROR;
 8002d32:	2001      	movs	r0, #1
 8002d34:	e7f7      	b.n	8002d26 <HAL_RCC_ClockConfig+0x16a>
      return HAL_ERROR;
 8002d36:	2001      	movs	r0, #1
 8002d38:	e7f5      	b.n	8002d26 <HAL_RCC_ClockConfig+0x16a>
 8002d3a:	bf00      	nop
 8002d3c:	40022000 	.word	0x40022000
 8002d40:	40021000 	.word	0x40021000
 8002d44:	080058e8 	.word	0x080058e8
 8002d48:	20000050 	.word	0x20000050
 8002d4c:	20000058 	.word	0x20000058

08002d50 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d54:	b083      	sub	sp, #12
 8002d56:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002d58:	6803      	ldr	r3, [r0, #0]
 8002d5a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002d5e:	d048      	beq.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0xa2>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d60:	4b81      	ldr	r3, [pc, #516]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002d62:	69db      	ldr	r3, [r3, #28]
 8002d64:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002d68:	f040 80be 	bne.w	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d6c:	4b7e      	ldr	r3, [pc, #504]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002d6e:	69da      	ldr	r2, [r3, #28]
 8002d70:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002d74:	61da      	str	r2, [r3, #28]
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d7c:	9301      	str	r3, [sp, #4]
 8002d7e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002d80:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d82:	4b7a      	ldr	r3, [pc, #488]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002d8a:	f000 80af 	beq.w	8002eec <HAL_RCCEx_PeriphCLKConfig+0x19c>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d8e:	4b76      	ldr	r3, [pc, #472]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002d90:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d92:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002d96:	d022      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8002d98:	6862      	ldr	r2, [r4, #4]
 8002d9a:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d01d      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002da2:	4871      	ldr	r0, [pc, #452]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002da4:	6a01      	ldr	r1, [r0, #32]
 8002da6:	f421 7540 	bic.w	r5, r1, #768	; 0x300
 8002daa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002dae:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002db2:	fab2 f282 	clz	r2, r2
 8002db6:	4f6e      	ldr	r7, [pc, #440]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8002db8:	443a      	add	r2, r7
 8002dba:	0092      	lsls	r2, r2, #2
 8002dbc:	f04f 0c01 	mov.w	ip, #1
 8002dc0:	f8c2 c000 	str.w	ip, [r2]
 8002dc4:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002dc8:	fab3 f383 	clz	r3, r3
 8002dcc:	443b      	add	r3, r7
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002dd4:	6205      	str	r5, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002dd6:	f011 0f01 	tst.w	r1, #1
 8002dda:	f040 809c 	bne.w	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002dde:	4a62      	ldr	r2, [pc, #392]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002de0:	6a13      	ldr	r3, [r2, #32]
 8002de2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002de6:	6861      	ldr	r1, [r4, #4]
 8002de8:	430b      	orrs	r3, r1
 8002dea:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002dec:	2e00      	cmp	r6, #0
 8002dee:	f040 80b2 	bne.w	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x206>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002df2:	6823      	ldr	r3, [r4, #0]
 8002df4:	f013 0f01 	tst.w	r3, #1
 8002df8:	d006      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002dfa:	4a5b      	ldr	r2, [pc, #364]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002dfc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002dfe:	f023 0303 	bic.w	r3, r3, #3
 8002e02:	68a1      	ldr	r1, [r4, #8]
 8002e04:	430b      	orrs	r3, r1
 8002e06:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e08:	6823      	ldr	r3, [r4, #0]
 8002e0a:	f013 0f02 	tst.w	r3, #2
 8002e0e:	d006      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e10:	4a55      	ldr	r2, [pc, #340]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002e12:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002e14:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002e18:	68e1      	ldr	r1, [r4, #12]
 8002e1a:	430b      	orrs	r3, r1
 8002e1c:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e1e:	6823      	ldr	r3, [r4, #0]
 8002e20:	f013 0f04 	tst.w	r3, #4
 8002e24:	d006      	beq.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e26:	4a50      	ldr	r2, [pc, #320]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002e28:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002e2a:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002e2e:	6921      	ldr	r1, [r4, #16]
 8002e30:	430b      	orrs	r3, r1
 8002e32:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e34:	6823      	ldr	r3, [r4, #0]
 8002e36:	f013 0f20 	tst.w	r3, #32
 8002e3a:	d006      	beq.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e3c:	4a4a      	ldr	r2, [pc, #296]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002e3e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002e40:	f023 0310 	bic.w	r3, r3, #16
 8002e44:	69e1      	ldr	r1, [r4, #28]
 8002e46:	430b      	orrs	r3, r1
 8002e48:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002e4a:	6823      	ldr	r3, [r4, #0]
 8002e4c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002e50:	d006      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002e52:	4a45      	ldr	r2, [pc, #276]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002e54:	6853      	ldr	r3, [r2, #4]
 8002e56:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002e5a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002e5c:	430b      	orrs	r3, r1
 8002e5e:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e60:	6823      	ldr	r3, [r4, #0]
 8002e62:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002e66:	d006      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e68:	4a3f      	ldr	r2, [pc, #252]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002e6a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002e6c:	f023 0320 	bic.w	r3, r3, #32
 8002e70:	6a21      	ldr	r1, [r4, #32]
 8002e72:	430b      	orrs	r3, r1
 8002e74:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e76:	6823      	ldr	r3, [r4, #0]
 8002e78:	f013 0f08 	tst.w	r3, #8
 8002e7c:	d006      	beq.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e7e:	4a3a      	ldr	r2, [pc, #232]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002e80:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002e82:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002e86:	6961      	ldr	r1, [r4, #20]
 8002e88:	430b      	orrs	r3, r1
 8002e8a:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e8c:	6823      	ldr	r3, [r4, #0]
 8002e8e:	f013 0f10 	tst.w	r3, #16
 8002e92:	d006      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e94:	4a34      	ldr	r2, [pc, #208]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002e96:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002e98:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002e9c:	69a1      	ldr	r1, [r4, #24]
 8002e9e:	430b      	orrs	r3, r1
 8002ea0:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002ea2:	6823      	ldr	r3, [r4, #0]
 8002ea4:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002ea8:	d006      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002eaa:	4a2f      	ldr	r2, [pc, #188]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002eac:	6853      	ldr	r3, [r2, #4]
 8002eae:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002eb2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002eb4:	430b      	orrs	r3, r1
 8002eb6:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002eb8:	6823      	ldr	r3, [r4, #0]
 8002eba:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002ebe:	d006      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002ec0:	4a29      	ldr	r2, [pc, #164]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002ec2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002ec4:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002ec8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002eca:	430b      	orrs	r3, r1
 8002ecc:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002ece:	6823      	ldr	r3, [r4, #0]
 8002ed0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002ed4:	d044      	beq.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x210>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002ed6:	4a24      	ldr	r2, [pc, #144]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002ed8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002eda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ede:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002ee0:	430b      	orrs	r3, r1
 8002ee2:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002ee4:	2000      	movs	r0, #0
 8002ee6:	e03c      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x212>
  FlagStatus       pwrclkchanged = RESET;
 8002ee8:	2600      	movs	r6, #0
 8002eea:	e74a      	b.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x32>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eec:	4a1f      	ldr	r2, [pc, #124]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002eee:	6813      	ldr	r3, [r2, #0]
 8002ef0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ef4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002ef6:	f7fd feef 	bl	8000cd8 <HAL_GetTick>
 8002efa:	4605      	mov	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002efc:	4f1b      	ldr	r7, [pc, #108]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002f04:	f47f af43 	bne.w	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x3e>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f08:	f7fd fee6 	bl	8000cd8 <HAL_GetTick>
 8002f0c:	1b40      	subs	r0, r0, r5
 8002f0e:	2864      	cmp	r0, #100	; 0x64
 8002f10:	d9f5      	bls.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x1ae>
          return HAL_TIMEOUT;
 8002f12:	2003      	movs	r0, #3
 8002f14:	e025      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x212>
        tickstart = HAL_GetTick();
 8002f16:	f7fd fedf 	bl	8000cd8 <HAL_GetTick>
 8002f1a:	4607      	mov	r7, r0
 8002f1c:	2502      	movs	r5, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f1e:	f8df 9048 	ldr.w	r9, [pc, #72]	; 8002f68 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8002f22:	f04f 0801 	mov.w	r8, #1
 8002f26:	fa95 f3a5 	rbit	r3, r5
 8002f2a:	fa95 f3a5 	rbit	r3, r5
 8002f2e:	f8d9 2020 	ldr.w	r2, [r9, #32]
 8002f32:	fa95 f3a5 	rbit	r3, r5
 8002f36:	fab3 f383 	clz	r3, r3
 8002f3a:	fa08 f303 	lsl.w	r3, r8, r3
 8002f3e:	4213      	tst	r3, r2
 8002f40:	f47f af4d 	bne.w	8002dde <HAL_RCCEx_PeriphCLKConfig+0x8e>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f44:	f7fd fec8 	bl	8000cd8 <HAL_GetTick>
 8002f48:	1bc0      	subs	r0, r0, r7
 8002f4a:	f241 3388 	movw	r3, #5000	; 0x1388
 8002f4e:	4298      	cmp	r0, r3
 8002f50:	d9e9      	bls.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
            return HAL_TIMEOUT;
 8002f52:	2003      	movs	r0, #3
 8002f54:	e005      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x212>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f56:	69d3      	ldr	r3, [r2, #28]
 8002f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f5c:	61d3      	str	r3, [r2, #28]
 8002f5e:	e748      	b.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
  return HAL_OK;
 8002f60:	2000      	movs	r0, #0
}
 8002f62:	b003      	add	sp, #12
 8002f64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	40007000 	.word	0x40007000
 8002f70:	10908100 	.word	0x10908100

08002f74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f74:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f76:	6a03      	ldr	r3, [r0, #32]
 8002f78:	f023 0301 	bic.w	r3, r3, #1
 8002f7c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f7e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f80:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f82:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002f84:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002f88:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f8c:	680d      	ldr	r5, [r1, #0]
 8002f8e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002f90:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002f94:	688d      	ldr	r5, [r1, #8]
 8002f96:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002f98:	4d1c      	ldr	r5, [pc, #112]	; (800300c <TIM_OC1_SetConfig+0x98>)
 8002f9a:	42a8      	cmp	r0, r5
 8002f9c:	d012      	beq.n	8002fc4 <TIM_OC1_SetConfig+0x50>
 8002f9e:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8002fa2:	42a8      	cmp	r0, r5
 8002fa4:	d023      	beq.n	8002fee <TIM_OC1_SetConfig+0x7a>
 8002fa6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002faa:	42a8      	cmp	r0, r5
 8002fac:	d026      	beq.n	8002ffc <TIM_OC1_SetConfig+0x88>
 8002fae:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002fb2:	42a8      	cmp	r0, r5
 8002fb4:	d114      	bne.n	8002fe0 <TIM_OC1_SetConfig+0x6c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002fb6:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002fba:	68cd      	ldr	r5, [r1, #12]
 8002fbc:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002fbe:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fc2:	e005      	b.n	8002fd0 <TIM_OC1_SetConfig+0x5c>
    tmpccer &= ~TIM_CCER_CC1NP;
 8002fc4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002fc8:	68cd      	ldr	r5, [r1, #12]
 8002fca:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8002fcc:	f023 0304 	bic.w	r3, r3, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002fd0:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002fd4:	698d      	ldr	r5, [r1, #24]
 8002fd6:	694e      	ldr	r6, [r1, #20]
 8002fd8:	ea46 0c05 	orr.w	ip, r6, r5
 8002fdc:	ea4c 0404 	orr.w	r4, ip, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fe0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fe2:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002fe4:	684a      	ldr	r2, [r1, #4]
 8002fe6:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fe8:	6203      	str	r3, [r0, #32]
}
 8002fea:	bc70      	pop	{r4, r5, r6}
 8002fec:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8002fee:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002ff2:	68cd      	ldr	r5, [r1, #12]
 8002ff4:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ff6:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ffa:	e7e9      	b.n	8002fd0 <TIM_OC1_SetConfig+0x5c>
    tmpccer &= ~TIM_CCER_CC1NP;
 8002ffc:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003000:	68cd      	ldr	r5, [r1, #12]
 8003002:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8003004:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003008:	e7e2      	b.n	8002fd0 <TIM_OC1_SetConfig+0x5c>
 800300a:	bf00      	nop
 800300c:	40012c00 	.word	0x40012c00

08003010 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003010:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003012:	6a03      	ldr	r3, [r0, #32]
 8003014:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003018:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800301a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800301c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800301e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003020:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003024:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003028:	680d      	ldr	r5, [r1, #0]
 800302a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800302c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003030:	688d      	ldr	r5, [r1, #8]
 8003032:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003036:	4d12      	ldr	r5, [pc, #72]	; (8003080 <TIM_OC3_SetConfig+0x70>)
 8003038:	42a8      	cmp	r0, r5
 800303a:	d00a      	beq.n	8003052 <TIM_OC3_SetConfig+0x42>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800303c:	4d11      	ldr	r5, [pc, #68]	; (8003084 <TIM_OC3_SetConfig+0x74>)
 800303e:	42a8      	cmp	r0, r5
 8003040:	d00e      	beq.n	8003060 <TIM_OC3_SetConfig+0x50>
 8003042:	4d11      	ldr	r5, [pc, #68]	; (8003088 <TIM_OC3_SetConfig+0x78>)
 8003044:	42a8      	cmp	r0, r5
 8003046:	d00b      	beq.n	8003060 <TIM_OC3_SetConfig+0x50>
 8003048:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800304c:	42a8      	cmp	r0, r5
 800304e:	d10f      	bne.n	8003070 <TIM_OC3_SetConfig+0x60>
 8003050:	e006      	b.n	8003060 <TIM_OC3_SetConfig+0x50>
    tmpccer &= ~TIM_CCER_CC3NP;
 8003052:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003056:	68cd      	ldr	r5, [r1, #12]
 8003058:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800305c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003060:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003064:	698d      	ldr	r5, [r1, #24]
 8003066:	694e      	ldr	r6, [r1, #20]
 8003068:	ea46 0c05 	orr.w	ip, r6, r5
 800306c:	ea44 140c 	orr.w	r4, r4, ip, lsl #4
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003070:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003072:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003074:	684a      	ldr	r2, [r1, #4]
 8003076:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003078:	6203      	str	r3, [r0, #32]
}
 800307a:	bc70      	pop	{r4, r5, r6}
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	40012c00 	.word	0x40012c00
 8003084:	40014000 	.word	0x40014000
 8003088:	40014400 	.word	0x40014400

0800308c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800308c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800308e:	6a03      	ldr	r3, [r0, #32]
 8003090:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003094:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003096:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003098:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800309a:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800309c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030a0:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80030a4:	680d      	ldr	r5, [r1, #0]
 80030a6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80030aa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80030ae:	688d      	ldr	r5, [r1, #8]
 80030b0:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030b4:	4d0d      	ldr	r5, [pc, #52]	; (80030ec <TIM_OC4_SetConfig+0x60>)
 80030b6:	42a8      	cmp	r0, r5
 80030b8:	d00b      	beq.n	80030d2 <TIM_OC4_SetConfig+0x46>
 80030ba:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80030be:	42a8      	cmp	r0, r5
 80030c0:	d007      	beq.n	80030d2 <TIM_OC4_SetConfig+0x46>
 80030c2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80030c6:	42a8      	cmp	r0, r5
 80030c8:	d003      	beq.n	80030d2 <TIM_OC4_SetConfig+0x46>
 80030ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80030ce:	42a8      	cmp	r0, r5
 80030d0:	d104      	bne.n	80030dc <TIM_OC4_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80030d2:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80030d6:	694d      	ldr	r5, [r1, #20]
 80030d8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030dc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030de:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80030e0:	684b      	ldr	r3, [r1, #4]
 80030e2:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030e4:	6202      	str	r2, [r0, #32]
}
 80030e6:	bc30      	pop	{r4, r5}
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	40012c00 	.word	0x40012c00

080030f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80030f0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80030f2:	6a03      	ldr	r3, [r0, #32]
 80030f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030f8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030fa:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030fc:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80030fe:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003100:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003104:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003108:	680d      	ldr	r5, [r1, #0]
 800310a:	432b      	orrs	r3, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800310c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003110:	688d      	ldr	r5, [r1, #8]
 8003112:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003116:	4d0d      	ldr	r5, [pc, #52]	; (800314c <TIM_OC5_SetConfig+0x5c>)
 8003118:	42a8      	cmp	r0, r5
 800311a:	d00b      	beq.n	8003134 <TIM_OC5_SetConfig+0x44>
 800311c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003120:	42a8      	cmp	r0, r5
 8003122:	d007      	beq.n	8003134 <TIM_OC5_SetConfig+0x44>
 8003124:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003128:	42a8      	cmp	r0, r5
 800312a:	d003      	beq.n	8003134 <TIM_OC5_SetConfig+0x44>
 800312c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003130:	42a8      	cmp	r0, r5
 8003132:	d104      	bne.n	800313e <TIM_OC5_SetConfig+0x4e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003134:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003138:	694d      	ldr	r5, [r1, #20]
 800313a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800313e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003140:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003142:	684b      	ldr	r3, [r1, #4]
 8003144:	6583      	str	r3, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003146:	6202      	str	r2, [r0, #32]
}
 8003148:	bc30      	pop	{r4, r5}
 800314a:	4770      	bx	lr
 800314c:	40012c00 	.word	0x40012c00

08003150 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003150:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003152:	6a03      	ldr	r3, [r0, #32]
 8003154:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003158:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800315a:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800315c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800315e:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003160:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003164:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003168:	680d      	ldr	r5, [r1, #0]
 800316a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800316e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003172:	688d      	ldr	r5, [r1, #8]
 8003174:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003178:	4d0d      	ldr	r5, [pc, #52]	; (80031b0 <TIM_OC6_SetConfig+0x60>)
 800317a:	42a8      	cmp	r0, r5
 800317c:	d00b      	beq.n	8003196 <TIM_OC6_SetConfig+0x46>
 800317e:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003182:	42a8      	cmp	r0, r5
 8003184:	d007      	beq.n	8003196 <TIM_OC6_SetConfig+0x46>
 8003186:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800318a:	42a8      	cmp	r0, r5
 800318c:	d003      	beq.n	8003196 <TIM_OC6_SetConfig+0x46>
 800318e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003192:	42a8      	cmp	r0, r5
 8003194:	d104      	bne.n	80031a0 <TIM_OC6_SetConfig+0x50>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003196:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800319a:	694d      	ldr	r5, [r1, #20]
 800319c:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031a0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80031a2:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80031a4:	684b      	ldr	r3, [r1, #4]
 80031a6:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031a8:	6202      	str	r2, [r0, #32]
}
 80031aa:	bc30      	pop	{r4, r5}
 80031ac:	4770      	bx	lr
 80031ae:	bf00      	nop
 80031b0:	40012c00 	.word	0x40012c00

080031b4 <HAL_TIM_PWM_MspInit>:
}
 80031b4:	4770      	bx	lr

080031b6 <HAL_TIM_PeriodElapsedCallback>:
}
 80031b6:	4770      	bx	lr

080031b8 <HAL_TIM_OC_DelayElapsedCallback>:
}
 80031b8:	4770      	bx	lr

080031ba <HAL_TIM_IC_CaptureCallback>:
}
 80031ba:	4770      	bx	lr

080031bc <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80031bc:	4770      	bx	lr

080031be <HAL_TIM_TriggerCallback>:
}
 80031be:	4770      	bx	lr

080031c0 <HAL_TIM_IRQHandler>:
{
 80031c0:	b510      	push	{r4, lr}
 80031c2:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031c4:	6803      	ldr	r3, [r0, #0]
 80031c6:	691a      	ldr	r2, [r3, #16]
 80031c8:	f012 0f02 	tst.w	r2, #2
 80031cc:	d011      	beq.n	80031f2 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031ce:	68da      	ldr	r2, [r3, #12]
 80031d0:	f012 0f02 	tst.w	r2, #2
 80031d4:	d00d      	beq.n	80031f2 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80031d6:	f06f 0202 	mvn.w	r2, #2
 80031da:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031dc:	2301      	movs	r3, #1
 80031de:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031e0:	6803      	ldr	r3, [r0, #0]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	f013 0f03 	tst.w	r3, #3
 80031e8:	d079      	beq.n	80032de <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 80031ea:	f7ff ffe6 	bl	80031ba <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031ee:	2300      	movs	r3, #0
 80031f0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80031f2:	6823      	ldr	r3, [r4, #0]
 80031f4:	691a      	ldr	r2, [r3, #16]
 80031f6:	f012 0f04 	tst.w	r2, #4
 80031fa:	d012      	beq.n	8003222 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80031fc:	68da      	ldr	r2, [r3, #12]
 80031fe:	f012 0f04 	tst.w	r2, #4
 8003202:	d00e      	beq.n	8003222 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003204:	f06f 0204 	mvn.w	r2, #4
 8003208:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800320a:	2302      	movs	r3, #2
 800320c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800320e:	6823      	ldr	r3, [r4, #0]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003216:	d068      	beq.n	80032ea <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003218:	4620      	mov	r0, r4
 800321a:	f7ff ffce 	bl	80031ba <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800321e:	2300      	movs	r3, #0
 8003220:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003222:	6823      	ldr	r3, [r4, #0]
 8003224:	691a      	ldr	r2, [r3, #16]
 8003226:	f012 0f08 	tst.w	r2, #8
 800322a:	d012      	beq.n	8003252 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800322c:	68da      	ldr	r2, [r3, #12]
 800322e:	f012 0f08 	tst.w	r2, #8
 8003232:	d00e      	beq.n	8003252 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003234:	f06f 0208 	mvn.w	r2, #8
 8003238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800323a:	2304      	movs	r3, #4
 800323c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800323e:	6823      	ldr	r3, [r4, #0]
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f013 0f03 	tst.w	r3, #3
 8003246:	d057      	beq.n	80032f8 <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 8003248:	4620      	mov	r0, r4
 800324a:	f7ff ffb6 	bl	80031ba <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800324e:	2300      	movs	r3, #0
 8003250:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003252:	6823      	ldr	r3, [r4, #0]
 8003254:	691a      	ldr	r2, [r3, #16]
 8003256:	f012 0f10 	tst.w	r2, #16
 800325a:	d012      	beq.n	8003282 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800325c:	68da      	ldr	r2, [r3, #12]
 800325e:	f012 0f10 	tst.w	r2, #16
 8003262:	d00e      	beq.n	8003282 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003264:	f06f 0210 	mvn.w	r2, #16
 8003268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800326a:	2308      	movs	r3, #8
 800326c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800326e:	6823      	ldr	r3, [r4, #0]
 8003270:	69db      	ldr	r3, [r3, #28]
 8003272:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003276:	d046      	beq.n	8003306 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8003278:	4620      	mov	r0, r4
 800327a:	f7ff ff9e 	bl	80031ba <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800327e:	2300      	movs	r3, #0
 8003280:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003282:	6823      	ldr	r3, [r4, #0]
 8003284:	691a      	ldr	r2, [r3, #16]
 8003286:	f012 0f01 	tst.w	r2, #1
 800328a:	d003      	beq.n	8003294 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800328c:	68da      	ldr	r2, [r3, #12]
 800328e:	f012 0f01 	tst.w	r2, #1
 8003292:	d13f      	bne.n	8003314 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003294:	6823      	ldr	r3, [r4, #0]
 8003296:	691a      	ldr	r2, [r3, #16]
 8003298:	f012 0f80 	tst.w	r2, #128	; 0x80
 800329c:	d003      	beq.n	80032a6 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800329e:	68da      	ldr	r2, [r3, #12]
 80032a0:	f012 0f80 	tst.w	r2, #128	; 0x80
 80032a4:	d13d      	bne.n	8003322 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80032a6:	6823      	ldr	r3, [r4, #0]
 80032a8:	691a      	ldr	r2, [r3, #16]
 80032aa:	f412 7f80 	tst.w	r2, #256	; 0x100
 80032ae:	d003      	beq.n	80032b8 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032b0:	68da      	ldr	r2, [r3, #12]
 80032b2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80032b6:	d13b      	bne.n	8003330 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80032b8:	6823      	ldr	r3, [r4, #0]
 80032ba:	691a      	ldr	r2, [r3, #16]
 80032bc:	f012 0f40 	tst.w	r2, #64	; 0x40
 80032c0:	d003      	beq.n	80032ca <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80032c2:	68da      	ldr	r2, [r3, #12]
 80032c4:	f012 0f40 	tst.w	r2, #64	; 0x40
 80032c8:	d139      	bne.n	800333e <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80032ca:	6823      	ldr	r3, [r4, #0]
 80032cc:	691a      	ldr	r2, [r3, #16]
 80032ce:	f012 0f20 	tst.w	r2, #32
 80032d2:	d003      	beq.n	80032dc <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80032d4:	68da      	ldr	r2, [r3, #12]
 80032d6:	f012 0f20 	tst.w	r2, #32
 80032da:	d137      	bne.n	800334c <HAL_TIM_IRQHandler+0x18c>
}
 80032dc:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032de:	f7ff ff6b 	bl	80031b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032e2:	4620      	mov	r0, r4
 80032e4:	f7ff ff6a 	bl	80031bc <HAL_TIM_PWM_PulseFinishedCallback>
 80032e8:	e781      	b.n	80031ee <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ea:	4620      	mov	r0, r4
 80032ec:	f7ff ff64 	bl	80031b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f0:	4620      	mov	r0, r4
 80032f2:	f7ff ff63 	bl	80031bc <HAL_TIM_PWM_PulseFinishedCallback>
 80032f6:	e792      	b.n	800321e <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032f8:	4620      	mov	r0, r4
 80032fa:	f7ff ff5d 	bl	80031b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032fe:	4620      	mov	r0, r4
 8003300:	f7ff ff5c 	bl	80031bc <HAL_TIM_PWM_PulseFinishedCallback>
 8003304:	e7a3      	b.n	800324e <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003306:	4620      	mov	r0, r4
 8003308:	f7ff ff56 	bl	80031b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800330c:	4620      	mov	r0, r4
 800330e:	f7ff ff55 	bl	80031bc <HAL_TIM_PWM_PulseFinishedCallback>
 8003312:	e7b4      	b.n	800327e <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003314:	f06f 0201 	mvn.w	r2, #1
 8003318:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800331a:	4620      	mov	r0, r4
 800331c:	f7ff ff4b 	bl	80031b6 <HAL_TIM_PeriodElapsedCallback>
 8003320:	e7b8      	b.n	8003294 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003322:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003326:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003328:	4620      	mov	r0, r4
 800332a:	f000 fada 	bl	80038e2 <HAL_TIMEx_BreakCallback>
 800332e:	e7ba      	b.n	80032a6 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003330:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003334:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003336:	4620      	mov	r0, r4
 8003338:	f000 fad4 	bl	80038e4 <HAL_TIMEx_Break2Callback>
 800333c:	e7bc      	b.n	80032b8 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800333e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003342:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003344:	4620      	mov	r0, r4
 8003346:	f7ff ff3a 	bl	80031be <HAL_TIM_TriggerCallback>
 800334a:	e7be      	b.n	80032ca <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800334c:	f06f 0220 	mvn.w	r2, #32
 8003350:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003352:	4620      	mov	r0, r4
 8003354:	f000 fac4 	bl	80038e0 <HAL_TIMEx_CommutCallback>
}
 8003358:	e7c0      	b.n	80032dc <HAL_TIM_IRQHandler+0x11c>
	...

0800335c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 800335c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800335e:	4a40      	ldr	r2, [pc, #256]	; (8003460 <TIM_Base_SetConfig+0x104>)
 8003360:	4290      	cmp	r0, r2
 8003362:	d04a      	beq.n	80033fa <TIM_Base_SetConfig+0x9e>
 8003364:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003368:	d05d      	beq.n	8003426 <TIM_Base_SetConfig+0xca>
 800336a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800336e:	4290      	cmp	r0, r2
 8003370:	d070      	beq.n	8003454 <TIM_Base_SetConfig+0xf8>
 8003372:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003376:	4290      	cmp	r0, r2
 8003378:	d067      	beq.n	800344a <TIM_Base_SetConfig+0xee>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800337a:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 800337e:	4290      	cmp	r0, r2
 8003380:	d02d      	beq.n	80033de <TIM_Base_SetConfig+0x82>
 8003382:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003386:	4290      	cmp	r0, r2
 8003388:	d00d      	beq.n	80033a6 <TIM_Base_SetConfig+0x4a>
 800338a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800338e:	4290      	cmp	r0, r2
 8003390:	d017      	beq.n	80033c2 <TIM_Base_SetConfig+0x66>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003392:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003396:	694a      	ldr	r2, [r1, #20]
 8003398:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800339a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800339c:	688b      	ldr	r3, [r1, #8]
 800339e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80033a0:	680b      	ldr	r3, [r1, #0]
 80033a2:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033a4:	e03c      	b.n	8003420 <TIM_Base_SetConfig+0xc4>
    tmpcr1 &= ~TIM_CR1_CKD;
 80033a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033aa:	68ca      	ldr	r2, [r1, #12]
 80033ac:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033b2:	694a      	ldr	r2, [r1, #20]
 80033b4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80033b6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033b8:	688b      	ldr	r3, [r1, #8]
 80033ba:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80033bc:	680b      	ldr	r3, [r1, #0]
 80033be:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033c0:	e02c      	b.n	800341c <TIM_Base_SetConfig+0xc0>
    tmpcr1 &= ~TIM_CR1_CKD;
 80033c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033c6:	68ca      	ldr	r2, [r1, #12]
 80033c8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033ce:	694a      	ldr	r2, [r1, #20]
 80033d0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80033d2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033d4:	688b      	ldr	r3, [r1, #8]
 80033d6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80033d8:	680b      	ldr	r3, [r1, #0]
 80033da:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033dc:	e01e      	b.n	800341c <TIM_Base_SetConfig+0xc0>
    tmpcr1 &= ~TIM_CR1_CKD;
 80033de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033e2:	68ca      	ldr	r2, [r1, #12]
 80033e4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033ea:	694a      	ldr	r2, [r1, #20]
 80033ec:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80033ee:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033f0:	688b      	ldr	r3, [r1, #8]
 80033f2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80033f4:	680b      	ldr	r3, [r1, #0]
 80033f6:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033f8:	e010      	b.n	800341c <TIM_Base_SetConfig+0xc0>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80033fe:	684a      	ldr	r2, [r1, #4]
 8003400:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8003402:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003406:	68ca      	ldr	r2, [r1, #12]
 8003408:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800340a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800340e:	694a      	ldr	r2, [r1, #20]
 8003410:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003412:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003414:	688b      	ldr	r3, [r1, #8]
 8003416:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003418:	680b      	ldr	r3, [r1, #0]
 800341a:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 800341c:	690b      	ldr	r3, [r1, #16]
 800341e:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003420:	2301      	movs	r3, #1
 8003422:	6143      	str	r3, [r0, #20]
}
 8003424:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003426:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800342a:	684a      	ldr	r2, [r1, #4]
 800342c:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800342e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003432:	68ca      	ldr	r2, [r1, #12]
 8003434:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003436:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800343a:	694a      	ldr	r2, [r1, #20]
 800343c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800343e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003440:	688b      	ldr	r3, [r1, #8]
 8003442:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003444:	680b      	ldr	r3, [r1, #0]
 8003446:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003448:	e7ea      	b.n	8003420 <TIM_Base_SetConfig+0xc4>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800344a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800344e:	684a      	ldr	r2, [r1, #4]
 8003450:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003452:	e7ec      	b.n	800342e <TIM_Base_SetConfig+0xd2>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003454:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003458:	684a      	ldr	r2, [r1, #4]
 800345a:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800345c:	e7e7      	b.n	800342e <TIM_Base_SetConfig+0xd2>
 800345e:	bf00      	nop
 8003460:	40012c00 	.word	0x40012c00

08003464 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003464:	b360      	cbz	r0, 80034c0 <HAL_TIM_Base_Init+0x5c>
{
 8003466:	b510      	push	{r4, lr}
 8003468:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800346a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800346e:	b313      	cbz	r3, 80034b6 <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8003470:	2302      	movs	r3, #2
 8003472:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003476:	4621      	mov	r1, r4
 8003478:	f851 0b04 	ldr.w	r0, [r1], #4
 800347c:	f7ff ff6e 	bl	800335c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003480:	2301      	movs	r3, #1
 8003482:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003486:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800348a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800348e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003492:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003496:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800349a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800349e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80034a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80034a6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80034aa:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80034ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80034b2:	2000      	movs	r0, #0
}
 80034b4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80034b6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80034ba:	f7fd fa97 	bl	80009ec <HAL_TIM_Base_MspInit>
 80034be:	e7d7      	b.n	8003470 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80034c0:	2001      	movs	r0, #1
}
 80034c2:	4770      	bx	lr

080034c4 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80034c4:	b360      	cbz	r0, 8003520 <HAL_TIM_PWM_Init+0x5c>
{
 80034c6:	b510      	push	{r4, lr}
 80034c8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80034ca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80034ce:	b313      	cbz	r3, 8003516 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80034d0:	2302      	movs	r3, #2
 80034d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034d6:	4621      	mov	r1, r4
 80034d8:	f851 0b04 	ldr.w	r0, [r1], #4
 80034dc:	f7ff ff3e 	bl	800335c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034e0:	2301      	movs	r3, #1
 80034e2:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034e6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80034ea:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80034ee:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80034f2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80034f6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034fe:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003502:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003506:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800350a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800350e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003512:	2000      	movs	r0, #0
}
 8003514:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003516:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800351a:	f7ff fe4b 	bl	80031b4 <HAL_TIM_PWM_MspInit>
 800351e:	e7d7      	b.n	80034d0 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8003520:	2001      	movs	r0, #1
}
 8003522:	4770      	bx	lr

08003524 <TIM_OC2_SetConfig>:
{
 8003524:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003526:	6a03      	ldr	r3, [r0, #32]
 8003528:	f023 0310 	bic.w	r3, r3, #16
 800352c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800352e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003530:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003532:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003534:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003538:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800353c:	680d      	ldr	r5, [r1, #0]
 800353e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8003542:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003546:	688d      	ldr	r5, [r1, #8]
 8003548:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800354c:	4d11      	ldr	r5, [pc, #68]	; (8003594 <TIM_OC2_SetConfig+0x70>)
 800354e:	42a8      	cmp	r0, r5
 8003550:	d00a      	beq.n	8003568 <TIM_OC2_SetConfig+0x44>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003552:	4d11      	ldr	r5, [pc, #68]	; (8003598 <TIM_OC2_SetConfig+0x74>)
 8003554:	42a8      	cmp	r0, r5
 8003556:	d00e      	beq.n	8003576 <TIM_OC2_SetConfig+0x52>
 8003558:	4d10      	ldr	r5, [pc, #64]	; (800359c <TIM_OC2_SetConfig+0x78>)
 800355a:	42a8      	cmp	r0, r5
 800355c:	d00b      	beq.n	8003576 <TIM_OC2_SetConfig+0x52>
 800355e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003562:	42a8      	cmp	r0, r5
 8003564:	d10f      	bne.n	8003586 <TIM_OC2_SetConfig+0x62>
 8003566:	e006      	b.n	8003576 <TIM_OC2_SetConfig+0x52>
    tmpccer &= ~TIM_CCER_CC2NP;
 8003568:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800356c:	68cd      	ldr	r5, [r1, #12]
 800356e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003572:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003576:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800357a:	698d      	ldr	r5, [r1, #24]
 800357c:	694e      	ldr	r6, [r1, #20]
 800357e:	ea46 0c05 	orr.w	ip, r6, r5
 8003582:	ea44 048c 	orr.w	r4, r4, ip, lsl #2
  TIMx->CR2 = tmpcr2;
 8003586:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003588:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800358a:	684a      	ldr	r2, [r1, #4]
 800358c:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800358e:	6203      	str	r3, [r0, #32]
}
 8003590:	bc70      	pop	{r4, r5, r6}
 8003592:	4770      	bx	lr
 8003594:	40012c00 	.word	0x40012c00
 8003598:	40014000 	.word	0x40014000
 800359c:	40014400 	.word	0x40014400

080035a0 <HAL_TIM_PWM_ConfigChannel>:
{
 80035a0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80035a2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	f000 8095 	beq.w	80036d6 <HAL_TIM_PWM_ConfigChannel+0x136>
 80035ac:	4604      	mov	r4, r0
 80035ae:	460d      	mov	r5, r1
 80035b0:	2301      	movs	r3, #1
 80035b2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80035b6:	2a14      	cmp	r2, #20
 80035b8:	f200 8088 	bhi.w	80036cc <HAL_TIM_PWM_ConfigChannel+0x12c>
 80035bc:	e8df f002 	tbb	[pc, r2]
 80035c0:	8686860b 	.word	0x8686860b
 80035c4:	8686861f 	.word	0x8686861f
 80035c8:	86868634 	.word	0x86868634
 80035cc:	86868648 	.word	0x86868648
 80035d0:	8686865d 	.word	0x8686865d
 80035d4:	71          	.byte	0x71
 80035d5:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035d6:	6800      	ldr	r0, [r0, #0]
 80035d8:	f7ff fccc 	bl	8002f74 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035dc:	6822      	ldr	r2, [r4, #0]
 80035de:	6993      	ldr	r3, [r2, #24]
 80035e0:	f043 0308 	orr.w	r3, r3, #8
 80035e4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80035e6:	6822      	ldr	r2, [r4, #0]
 80035e8:	6993      	ldr	r3, [r2, #24]
 80035ea:	f023 0304 	bic.w	r3, r3, #4
 80035ee:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035f0:	6822      	ldr	r2, [r4, #0]
 80035f2:	6993      	ldr	r3, [r2, #24]
 80035f4:	6929      	ldr	r1, [r5, #16]
 80035f6:	430b      	orrs	r3, r1
 80035f8:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80035fa:	2000      	movs	r0, #0
      break;
 80035fc:	e067      	b.n	80036ce <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80035fe:	6800      	ldr	r0, [r0, #0]
 8003600:	f7ff ff90 	bl	8003524 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003604:	6822      	ldr	r2, [r4, #0]
 8003606:	6993      	ldr	r3, [r2, #24]
 8003608:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800360c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800360e:	6822      	ldr	r2, [r4, #0]
 8003610:	6993      	ldr	r3, [r2, #24]
 8003612:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003616:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003618:	6822      	ldr	r2, [r4, #0]
 800361a:	6993      	ldr	r3, [r2, #24]
 800361c:	6929      	ldr	r1, [r5, #16]
 800361e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003622:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003624:	2000      	movs	r0, #0
      break;
 8003626:	e052      	b.n	80036ce <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003628:	6800      	ldr	r0, [r0, #0]
 800362a:	f7ff fcf1 	bl	8003010 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800362e:	6822      	ldr	r2, [r4, #0]
 8003630:	69d3      	ldr	r3, [r2, #28]
 8003632:	f043 0308 	orr.w	r3, r3, #8
 8003636:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003638:	6822      	ldr	r2, [r4, #0]
 800363a:	69d3      	ldr	r3, [r2, #28]
 800363c:	f023 0304 	bic.w	r3, r3, #4
 8003640:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003642:	6822      	ldr	r2, [r4, #0]
 8003644:	69d3      	ldr	r3, [r2, #28]
 8003646:	6929      	ldr	r1, [r5, #16]
 8003648:	430b      	orrs	r3, r1
 800364a:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800364c:	2000      	movs	r0, #0
      break;
 800364e:	e03e      	b.n	80036ce <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003650:	6800      	ldr	r0, [r0, #0]
 8003652:	f7ff fd1b 	bl	800308c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003656:	6822      	ldr	r2, [r4, #0]
 8003658:	69d3      	ldr	r3, [r2, #28]
 800365a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800365e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003660:	6822      	ldr	r2, [r4, #0]
 8003662:	69d3      	ldr	r3, [r2, #28]
 8003664:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003668:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800366a:	6822      	ldr	r2, [r4, #0]
 800366c:	69d3      	ldr	r3, [r2, #28]
 800366e:	6929      	ldr	r1, [r5, #16]
 8003670:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003674:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003676:	2000      	movs	r0, #0
      break;
 8003678:	e029      	b.n	80036ce <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800367a:	6800      	ldr	r0, [r0, #0]
 800367c:	f7ff fd38 	bl	80030f0 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003680:	6822      	ldr	r2, [r4, #0]
 8003682:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003684:	f043 0308 	orr.w	r3, r3, #8
 8003688:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800368a:	6822      	ldr	r2, [r4, #0]
 800368c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800368e:	f023 0304 	bic.w	r3, r3, #4
 8003692:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003694:	6822      	ldr	r2, [r4, #0]
 8003696:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003698:	6929      	ldr	r1, [r5, #16]
 800369a:	430b      	orrs	r3, r1
 800369c:	6553      	str	r3, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 800369e:	2000      	movs	r0, #0
      break;
 80036a0:	e015      	b.n	80036ce <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80036a2:	6800      	ldr	r0, [r0, #0]
 80036a4:	f7ff fd54 	bl	8003150 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80036a8:	6822      	ldr	r2, [r4, #0]
 80036aa:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80036ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80036b0:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80036b2:	6822      	ldr	r2, [r4, #0]
 80036b4:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80036b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036ba:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80036bc:	6822      	ldr	r2, [r4, #0]
 80036be:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80036c0:	6929      	ldr	r1, [r5, #16]
 80036c2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80036c6:	6553      	str	r3, [r2, #84]	; 0x54
  HAL_StatusTypeDef status = HAL_OK;
 80036c8:	2000      	movs	r0, #0
      break;
 80036ca:	e000      	b.n	80036ce <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 80036cc:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80036ce:	2300      	movs	r3, #0
 80036d0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80036d4:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80036d6:	2002      	movs	r0, #2
 80036d8:	e7fc      	b.n	80036d4 <HAL_TIM_PWM_ConfigChannel+0x134>

080036da <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036da:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036dc:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036de:	f424 4c7f 	bic.w	ip, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036e2:	430a      	orrs	r2, r1
 80036e4:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80036e8:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036ec:	6082      	str	r2, [r0, #8]
}
 80036ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <HAL_TIM_ConfigClockSource>:
{
 80036f4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80036f6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	f000 80ab 	beq.w	8003856 <HAL_TIM_ConfigClockSource+0x162>
 8003700:	4604      	mov	r4, r0
 8003702:	2301      	movs	r3, #1
 8003704:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003708:	2302      	movs	r3, #2
 800370a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800370e:	6802      	ldr	r2, [r0, #0]
 8003710:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003712:	4b52      	ldr	r3, [pc, #328]	; (800385c <HAL_TIM_ConfigClockSource+0x168>)
 8003714:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8003716:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003718:	680b      	ldr	r3, [r1, #0]
 800371a:	2b60      	cmp	r3, #96	; 0x60
 800371c:	d060      	beq.n	80037e0 <HAL_TIM_ConfigClockSource+0xec>
 800371e:	d83d      	bhi.n	800379c <HAL_TIM_ConfigClockSource+0xa8>
 8003720:	2b40      	cmp	r3, #64	; 0x40
 8003722:	d079      	beq.n	8003818 <HAL_TIM_ConfigClockSource+0x124>
 8003724:	d91c      	bls.n	8003760 <HAL_TIM_ConfigClockSource+0x6c>
 8003726:	2b50      	cmp	r3, #80	; 0x50
 8003728:	d136      	bne.n	8003798 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800372a:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 800372c:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800372e:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8003730:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003732:	6a1a      	ldr	r2, [r3, #32]
 8003734:	f022 0201 	bic.w	r2, r2, #1
 8003738:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800373a:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800373c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003740:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003744:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003748:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800374a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800374c:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800374e:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003750:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003756:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800375a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800375c:	2000      	movs	r0, #0
}
 800375e:	e012      	b.n	8003786 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8003760:	2b20      	cmp	r3, #32
 8003762:	d002      	beq.n	800376a <HAL_TIM_ConfigClockSource+0x76>
 8003764:	d90b      	bls.n	800377e <HAL_TIM_ConfigClockSource+0x8a>
 8003766:	2b30      	cmp	r3, #48	; 0x30
 8003768:	d114      	bne.n	8003794 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800376a:	6821      	ldr	r1, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800376c:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800376e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003772:	4313      	orrs	r3, r2
 8003774:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8003778:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800377a:	2000      	movs	r0, #0
}
 800377c:	e003      	b.n	8003786 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 800377e:	f033 0210 	bics.w	r2, r3, #16
 8003782:	d0f2      	beq.n	800376a <HAL_TIM_ConfigClockSource+0x76>
 8003784:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8003786:	2301      	movs	r3, #1
 8003788:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800378c:	2300      	movs	r3, #0
 800378e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003792:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8003794:	2001      	movs	r0, #1
 8003796:	e7f6      	b.n	8003786 <HAL_TIM_ConfigClockSource+0x92>
 8003798:	2001      	movs	r0, #1
 800379a:	e7f4      	b.n	8003786 <HAL_TIM_ConfigClockSource+0x92>
 800379c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037a0:	d055      	beq.n	800384e <HAL_TIM_ConfigClockSource+0x15a>
 80037a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037a6:	d10c      	bne.n	80037c2 <HAL_TIM_ConfigClockSource+0xce>
      TIM_ETR_SetConfig(htim->Instance,
 80037a8:	68cb      	ldr	r3, [r1, #12]
 80037aa:	684a      	ldr	r2, [r1, #4]
 80037ac:	6889      	ldr	r1, [r1, #8]
 80037ae:	6820      	ldr	r0, [r4, #0]
 80037b0:	f7ff ff93 	bl	80036da <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80037b4:	6822      	ldr	r2, [r4, #0]
 80037b6:	6893      	ldr	r3, [r2, #8]
 80037b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80037bc:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80037be:	2000      	movs	r0, #0
      break;
 80037c0:	e7e1      	b.n	8003786 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 80037c2:	2b70      	cmp	r3, #112	; 0x70
 80037c4:	d145      	bne.n	8003852 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80037c6:	68cb      	ldr	r3, [r1, #12]
 80037c8:	684a      	ldr	r2, [r1, #4]
 80037ca:	6889      	ldr	r1, [r1, #8]
 80037cc:	6820      	ldr	r0, [r4, #0]
 80037ce:	f7ff ff84 	bl	80036da <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80037d2:	6822      	ldr	r2, [r4, #0]
 80037d4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037d6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80037da:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80037dc:	2000      	movs	r0, #0
      break;
 80037de:	e7d2      	b.n	8003786 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80037e0:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 80037e2:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80037e4:	68cd      	ldr	r5, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037e6:	6a1a      	ldr	r2, [r3, #32]
 80037e8:	f022 0210 	bic.w	r2, r2, #16
 80037ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037ee:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80037f0:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037f2:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037f6:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037fa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80037fe:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8003802:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003804:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003806:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8003808:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800380a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800380e:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8003812:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003814:	2000      	movs	r0, #0
}
 8003816:	e7b6      	b.n	8003786 <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003818:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 800381a:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800381c:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 800381e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003820:	6a1a      	ldr	r2, [r3, #32]
 8003822:	f022 0201 	bic.w	r2, r2, #1
 8003826:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003828:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800382a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800382e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003832:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003836:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8003838:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800383a:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800383c:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800383e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003840:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003844:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8003848:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800384a:	2000      	movs	r0, #0
}
 800384c:	e79b      	b.n	8003786 <HAL_TIM_ConfigClockSource+0x92>
  HAL_StatusTypeDef status = HAL_OK;
 800384e:	2000      	movs	r0, #0
 8003850:	e799      	b.n	8003786 <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8003852:	2001      	movs	r0, #1
 8003854:	e797      	b.n	8003786 <HAL_TIM_ConfigClockSource+0x92>
  __HAL_LOCK(htim);
 8003856:	2002      	movs	r0, #2
 8003858:	e79b      	b.n	8003792 <HAL_TIM_ConfigClockSource+0x9e>
 800385a:	bf00      	nop
 800385c:	fffe0088 	.word	0xfffe0088

08003860 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003860:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8003864:	2a01      	cmp	r2, #1
 8003866:	d037      	beq.n	80038d8 <HAL_TIMEx_MasterConfigSynchronization+0x78>
{
 8003868:	b430      	push	{r4, r5}
 800386a:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800386c:	2201      	movs	r2, #1
 800386e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003872:	2202      	movs	r2, #2
 8003874:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003878:	6804      	ldr	r4, [r0, #0]
 800387a:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800387c:	68a0      	ldr	r0, [r4, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800387e:	4d17      	ldr	r5, [pc, #92]	; (80038dc <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 8003880:	42ac      	cmp	r4, r5
 8003882:	d024      	beq.n	80038ce <HAL_TIMEx_MasterConfigSynchronization+0x6e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003884:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003888:	680d      	ldr	r5, [r1, #0]
 800388a:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800388c:	6062      	str	r2, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	4c12      	ldr	r4, [pc, #72]	; (80038dc <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 8003892:	42a2      	cmp	r2, r4
 8003894:	d00e      	beq.n	80038b4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8003896:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800389a:	d00b      	beq.n	80038b4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 800389c:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 80038a0:	42a2      	cmp	r2, r4
 80038a2:	d007      	beq.n	80038b4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80038a4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80038a8:	42a2      	cmp	r2, r4
 80038aa:	d003      	beq.n	80038b4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80038ac:	f504 349c 	add.w	r4, r4, #79872	; 0x13800
 80038b0:	42a2      	cmp	r2, r4
 80038b2:	d104      	bne.n	80038be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038b4:	f020 0080 	bic.w	r0, r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038b8:	6889      	ldr	r1, [r1, #8]
 80038ba:	4308      	orrs	r0, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038bc:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038c4:	2000      	movs	r0, #0
 80038c6:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c

  return HAL_OK;
}
 80038ca:	bc30      	pop	{r4, r5}
 80038cc:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 80038ce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80038d2:	684d      	ldr	r5, [r1, #4]
 80038d4:	432a      	orrs	r2, r5
 80038d6:	e7d5      	b.n	8003884 <HAL_TIMEx_MasterConfigSynchronization+0x24>
  __HAL_LOCK(htim);
 80038d8:	2002      	movs	r0, #2
}
 80038da:	4770      	bx	lr
 80038dc:	40012c00 	.word	0x40012c00

080038e0 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038e0:	4770      	bx	lr

080038e2 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038e2:	4770      	bx	lr

080038e4 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80038e4:	4770      	bx	lr

080038e6 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80038e6:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80038e8:	2000      	movs	r0, #0
 80038ea:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80038ee:	f44f 423f 	mov.w	r2, #48896	; 0xbf00
 80038f2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
}
 80038f6:	4770      	bx	lr

080038f8 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80038f8:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80038fc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003900:	045b      	lsls	r3, r3, #17
 8003902:	0c5b      	lsrs	r3, r3, #17
 8003904:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 8003908:	2000      	movs	r0, #0
 800390a:	4770      	bx	lr

0800390c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800390c:	b084      	sub	sp, #16
 800390e:	4684      	mov	ip, r0
 8003910:	a801      	add	r0, sp, #4
 8003912:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003916:	2301      	movs	r3, #1
 8003918:	f8ac 3040 	strh.w	r3, [ip, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800391c:	2000      	movs	r0, #0
 800391e:	f8ac 0040 	strh.w	r0, [ip, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003922:	f8ac 0044 	strh.w	r0, [ip, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003926:	f8ac 0050 	strh.w	r0, [ip, #80]	; 0x50

  return HAL_OK;
}
 800392a:	b004      	add	sp, #16
 800392c:	4770      	bx	lr

0800392e <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800392e:	b530      	push	{r4, r5, lr}
 8003930:	4603      	mov	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003932:	f891 e000 	ldrb.w	lr, [r1]
 8003936:	f830 202e 	ldrh.w	r2, [r0, lr, lsl #2]
 800393a:	b292      	uxth	r2, r2
 800393c:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 8003940:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003944:	b292      	uxth	r2, r2

  /* initialize Endpoint */
  switch (ep->type)
 8003946:	78c8      	ldrb	r0, [r1, #3]
 8003948:	2803      	cmp	r0, #3
 800394a:	d863      	bhi.n	8003a14 <USB_ActivateEndpoint+0xe6>
 800394c:	e8df f000 	tbb	[pc, r0]
 8003950:	5a025e57 	.word	0x5a025e57
 8003954:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003956:	f248 0c80 	movw	ip, #32896	; 0x8080
 800395a:	ea42 020c 	orr.w	r2, r2, ip
 800395e:	f823 202e 	strh.w	r2, [r3, lr, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003962:	f891 e000 	ldrb.w	lr, [r1]
 8003966:	f833 202e 	ldrh.w	r2, [r3, lr, lsl #2]
 800396a:	b292      	uxth	r2, r2
 800396c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003970:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003974:	ea42 020e 	orr.w	r2, r2, lr
 8003978:	ea4c 0c02 	orr.w	ip, ip, r2
 800397c:	f823 c02e 	strh.w	ip, [r3, lr, lsl #2]

  if (ep->doublebuffer == 0U)
 8003980:	7b0a      	ldrb	r2, [r1, #12]
 8003982:	2a00      	cmp	r2, #0
 8003984:	f040 80cb 	bne.w	8003b1e <USB_ActivateEndpoint+0x1f0>
  {
    if (ep->is_in != 0U)
 8003988:	784a      	ldrb	r2, [r1, #1]
 800398a:	2a00      	cmp	r2, #0
 800398c:	d044      	beq.n	8003a18 <USB_ActivateEndpoint+0xea>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800398e:	f8b3 e050 	ldrh.w	lr, [r3, #80]	; 0x50
 8003992:	fa1f fe8e 	uxth.w	lr, lr
 8003996:	780a      	ldrb	r2, [r1, #0]
 8003998:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 800399c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80039a0:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 80039a4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80039a8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80039ac:	f822 c00e 	strh.w	ip, [r2, lr]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80039b0:	780c      	ldrb	r4, [r1, #0]
 80039b2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80039b6:	f012 0f40 	tst.w	r2, #64	; 0x40
 80039ba:	d00c      	beq.n	80039d6 <USB_ActivateEndpoint+0xa8>
 80039bc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80039c0:	b292      	uxth	r2, r2
 80039c2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80039c6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80039ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039ce:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80039d2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 80039d6:	78ca      	ldrb	r2, [r1, #3]
 80039d8:	2a01      	cmp	r2, #1
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80039da:	7809      	ldrb	r1, [r1, #0]
 80039dc:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80039e0:	b292      	uxth	r2, r2
 80039e2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80039e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039ea:	bf18      	it	ne
 80039ec:	f082 0220 	eorne.w	r2, r2, #32
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80039f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80039f8:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 80039fc:	bd30      	pop	{r4, r5, pc}
      wEpRegVal |= USB_EP_CONTROL;
 80039fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
      break;
 8003a02:	e7a8      	b.n	8003956 <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_INTERRUPT;
 8003a04:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 8003a08:	2000      	movs	r0, #0
      break;
 8003a0a:	e7a4      	b.n	8003956 <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003a0c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
  HAL_StatusTypeDef ret = HAL_OK;
 8003a10:	2000      	movs	r0, #0
      break;
 8003a12:	e7a0      	b.n	8003956 <USB_ActivateEndpoint+0x28>
      ret = HAL_ERROR;
 8003a14:	2001      	movs	r0, #1
 8003a16:	e79e      	b.n	8003956 <USB_ActivateEndpoint+0x28>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003a18:	f8b3 e050 	ldrh.w	lr, [r3, #80]	; 0x50
 8003a1c:	fa1f fe8e 	uxth.w	lr, lr
 8003a20:	780a      	ldrb	r2, [r1, #0]
 8003a22:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8003a26:	f502 6281 	add.w	r2, r2, #1032	; 0x408
 8003a2a:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8003a2e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8003a32:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8003a36:	f822 c00e 	strh.w	ip, [r2, lr]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003a3a:	f8b3 e050 	ldrh.w	lr, [r3, #80]	; 0x50
 8003a3e:	fa1f fe8e 	uxth.w	lr, lr
 8003a42:	780a      	ldrb	r2, [r1, #0]
 8003a44:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8003a48:	f202 420c 	addw	r2, r2, #1036	; 0x40c
 8003a4c:	f832 c00e 	ldrh.w	ip, [r2, lr]
 8003a50:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8003a54:	f822 c00e 	strh.w	ip, [r2, lr]
 8003a58:	690c      	ldr	r4, [r1, #16]
 8003a5a:	2c3e      	cmp	r4, #62	; 0x3e
 8003a5c:	d936      	bls.n	8003acc <USB_ActivateEndpoint+0x19e>
 8003a5e:	0965      	lsrs	r5, r4, #5
 8003a60:	f014 0f1f 	tst.w	r4, #31
 8003a64:	bf08      	it	eq
 8003a66:	f105 35ff 	addeq.w	r5, r5, #4294967295
 8003a6a:	f832 c00e 	ldrh.w	ip, [r2, lr]
 8003a6e:	fa1f fc8c 	uxth.w	ip, ip
 8003a72:	ea4c 2c85 	orr.w	ip, ip, r5, lsl #10
 8003a76:	ea6f 4c4c 	mvn.w	ip, ip, lsl #17
 8003a7a:	ea6f 4c5c 	mvn.w	ip, ip, lsr #17
 8003a7e:	fa1f fc8c 	uxth.w	ip, ip
 8003a82:	f822 c00e 	strh.w	ip, [r2, lr]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003a86:	780c      	ldrb	r4, [r1, #0]
 8003a88:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003a8c:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8003a90:	d00c      	beq.n	8003aac <USB_ActivateEndpoint+0x17e>
 8003a92:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003a96:	b292      	uxth	r2, r2
 8003a98:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003a9c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003aa0:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003aa4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003aa8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->num == 0U)
 8003aac:	7809      	ldrb	r1, [r1, #0]
 8003aae:	bb31      	cbnz	r1, 8003afe <USB_ActivateEndpoint+0x1d0>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003ab0:	881a      	ldrh	r2, [r3, #0]
 8003ab2:	b292      	uxth	r2, r2
 8003ab4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003ab8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003abc:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8003ac0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ac4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003ac8:	801a      	strh	r2, [r3, #0]
 8003aca:	e797      	b.n	80039fc <USB_ActivateEndpoint+0xce>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003acc:	b94c      	cbnz	r4, 8003ae2 <USB_ActivateEndpoint+0x1b4>
 8003ace:	f832 400e 	ldrh.w	r4, [r2, lr]
 8003ad2:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8003ad6:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8003ada:	b2a4      	uxth	r4, r4
 8003adc:	f822 400e 	strh.w	r4, [r2, lr]
 8003ae0:	e7d1      	b.n	8003a86 <USB_ActivateEndpoint+0x158>
 8003ae2:	0865      	lsrs	r5, r4, #1
 8003ae4:	f014 0f01 	tst.w	r4, #1
 8003ae8:	bf18      	it	ne
 8003aea:	3501      	addne	r5, #1
 8003aec:	f832 400e 	ldrh.w	r4, [r2, lr]
 8003af0:	b2a4      	uxth	r4, r4
 8003af2:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
 8003af6:	b2a4      	uxth	r4, r4
 8003af8:	f822 400e 	strh.w	r4, [r2, lr]
 8003afc:	e7c3      	b.n	8003a86 <USB_ActivateEndpoint+0x158>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8003afe:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003b02:	b292      	uxth	r2, r2
 8003b04:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003b08:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b0c:	f482 5200 	eor.w	r2, r2, #8192	; 0x2000
 8003b10:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b14:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b18:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8003b1c:	e76e      	b.n	80039fc <USB_ActivateEndpoint+0xce>
    if (ep->type == EP_TYPE_BULK)
 8003b1e:	78ca      	ldrb	r2, [r1, #3]
 8003b20:	2a02      	cmp	r2, #2
 8003b22:	d075      	beq.n	8003c10 <USB_ActivateEndpoint+0x2e2>
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8003b24:	780c      	ldrb	r4, [r1, #0]
 8003b26:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003b2a:	b292      	uxth	r2, r2
 8003b2c:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 8003b30:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003b34:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b38:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003b3c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003b40:	f8b3 e050 	ldrh.w	lr, [r3, #80]	; 0x50
 8003b44:	fa1f fe8e 	uxth.w	lr, lr
 8003b48:	780a      	ldrb	r2, [r1, #0]
 8003b4a:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8003b4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b52:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8003b56:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8003b5a:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8003b5e:	f822 c00e 	strh.w	ip, [r2, lr]
 8003b62:	f8b3 e050 	ldrh.w	lr, [r3, #80]	; 0x50
 8003b66:	fa1f fe8e 	uxth.w	lr, lr
 8003b6a:	780a      	ldrb	r2, [r1, #0]
 8003b6c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8003b70:	f502 6281 	add.w	r2, r2, #1032	; 0x408
 8003b74:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 8003b78:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8003b7c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8003b80:	f822 c00e 	strh.w	ip, [r2, lr]
    if (ep->is_in == 0U)
 8003b84:	784a      	ldrb	r2, [r1, #1]
 8003b86:	2a00      	cmp	r2, #0
 8003b88:	d151      	bne.n	8003c2e <USB_ActivateEndpoint+0x300>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003b8a:	780c      	ldrb	r4, [r1, #0]
 8003b8c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003b90:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8003b94:	d00c      	beq.n	8003bb0 <USB_ActivateEndpoint+0x282>
 8003b96:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003b9a:	b292      	uxth	r2, r2
 8003b9c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003ba0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003ba4:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003ba8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003bac:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003bb0:	780c      	ldrb	r4, [r1, #0]
 8003bb2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003bb6:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003bba:	d00c      	beq.n	8003bd6 <USB_ActivateEndpoint+0x2a8>
 8003bbc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003bc0:	b292      	uxth	r2, r2
 8003bc2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003bc6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003bca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bce:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003bd2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003bd6:	780c      	ldrb	r4, [r1, #0]
 8003bd8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003bdc:	b292      	uxth	r2, r2
 8003bde:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003be2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003be6:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8003bea:	f248 0c80 	movw	ip, #32896	; 0x8080
 8003bee:	ea4c 0202 	orr.w	r2, ip, r2
 8003bf2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003bf6:	7809      	ldrb	r1, [r1, #0]
 8003bf8:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003bfc:	b292      	uxth	r2, r2
 8003bfe:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003c02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c06:	ea4c 0c02 	orr.w	ip, ip, r2
 8003c0a:	f823 c021 	strh.w	ip, [r3, r1, lsl #2]
 8003c0e:	e6f5      	b.n	80039fc <USB_ActivateEndpoint+0xce>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8003c10:	780c      	ldrb	r4, [r1, #0]
 8003c12:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003c16:	b292      	uxth	r2, r2
 8003c18:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003c1c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c20:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8003c24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c28:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8003c2c:	e788      	b.n	8003b40 <USB_ActivateEndpoint+0x212>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003c2e:	780c      	ldrb	r4, [r1, #0]
 8003c30:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003c34:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8003c38:	d00c      	beq.n	8003c54 <USB_ActivateEndpoint+0x326>
 8003c3a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003c3e:	b292      	uxth	r2, r2
 8003c40:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003c44:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c48:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003c4c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c50:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003c54:	780c      	ldrb	r4, [r1, #0]
 8003c56:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003c5a:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003c5e:	d00c      	beq.n	8003c7a <USB_ActivateEndpoint+0x34c>
 8003c60:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003c64:	b292      	uxth	r2, r2
 8003c66:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003c6a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c72:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003c76:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 8003c7a:	78ca      	ldrb	r2, [r1, #3]
 8003c7c:	2a01      	cmp	r2, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003c7e:	780c      	ldrb	r4, [r1, #0]
 8003c80:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8003c84:	b292      	uxth	r2, r2
 8003c86:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003c8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c8e:	bf18      	it	ne
 8003c90:	f082 0220 	eorne.w	r2, r2, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003c94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c98:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c9c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003ca0:	7809      	ldrb	r1, [r1, #0]
 8003ca2:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8003ca6:	b292      	uxth	r2, r2
 8003ca8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003cac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003cb0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cb4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003cb8:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8003cbc:	e69e      	b.n	80039fc <USB_ActivateEndpoint+0xce>

08003cbe <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8003cbe:	7b0b      	ldrb	r3, [r1, #12]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d146      	bne.n	8003d52 <USB_DeactivateEndpoint+0x94>
  {
    if (ep->is_in != 0U)
 8003cc4:	784b      	ldrb	r3, [r1, #1]
 8003cc6:	b313      	cbz	r3, 8003d0e <USB_DeactivateEndpoint+0x50>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003cc8:	780a      	ldrb	r2, [r1, #0]
 8003cca:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003cce:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003cd2:	d00c      	beq.n	8003cee <USB_DeactivateEndpoint+0x30>
 8003cd4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003cd8:	b29b      	uxth	r3, r3
 8003cda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ce2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ce6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003cea:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003cee:	780a      	ldrb	r2, [r1, #0]
 8003cf0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cfa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d06:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003d0e:	780a      	ldrb	r2, [r1, #0]
 8003d10:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d14:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003d18:	d00c      	beq.n	8003d34 <USB_DeactivateEndpoint+0x76>
 8003d1a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d30:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003d34:	780a      	ldrb	r2, [r1, #0]
 8003d36:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d4c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8003d50:	e7db      	b.n	8003d0a <USB_DeactivateEndpoint+0x4c>
    if (ep->is_in == 0U)
 8003d52:	784b      	ldrb	r3, [r1, #1]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d14d      	bne.n	8003df4 <USB_DeactivateEndpoint+0x136>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003d58:	780a      	ldrb	r2, [r1, #0]
 8003d5a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d5e:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003d62:	d00c      	beq.n	8003d7e <USB_DeactivateEndpoint+0xc0>
 8003d64:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d72:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d7a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003d7e:	780a      	ldrb	r2, [r1, #0]
 8003d80:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d84:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003d88:	d00c      	beq.n	8003da4 <USB_DeactivateEndpoint+0xe6>
 8003d8a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003d8e:	b29b      	uxth	r3, r3
 8003d90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d9c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003da0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8003da4:	780a      	ldrb	r2, [r1, #0]
 8003da6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003db0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003db4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003db8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003dbc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003dc0:	f891 c000 	ldrb.w	ip, [r1]
 8003dc4:	f830 302c 	ldrh.w	r3, [r0, ip, lsl #2]
 8003dc8:	b29b      	uxth	r3, r3
 8003dca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dd2:	f248 0280 	movw	r2, #32896	; 0x8080
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	f820 302c 	strh.w	r3, [r0, ip, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003ddc:	7809      	ldrb	r1, [r1, #0]
 8003dde:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003de8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003dec:	431a      	orrs	r2, r3
 8003dee:	f820 2021 	strh.w	r2, [r0, r1, lsl #2]
 8003df2:	e78a      	b.n	8003d0a <USB_DeactivateEndpoint+0x4c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003df4:	780a      	ldrb	r2, [r1, #0]
 8003df6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003dfa:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003dfe:	d00c      	beq.n	8003e1a <USB_DeactivateEndpoint+0x15c>
 8003e00:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e0e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e16:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003e1a:	780a      	ldrb	r2, [r1, #0]
 8003e1c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e20:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003e24:	d00c      	beq.n	8003e40 <USB_DeactivateEndpoint+0x182>
 8003e26:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e38:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003e3c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8003e40:	780a      	ldrb	r2, [r1, #0]
 8003e42:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e58:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003e5c:	f891 c000 	ldrb.w	ip, [r1]
 8003e60:	f830 302c 	ldrh.w	r3, [r0, ip, lsl #2]
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e6e:	f248 0280 	movw	r2, #32896	; 0x8080
 8003e72:	4313      	orrs	r3, r2
 8003e74:	f820 302c 	strh.w	r3, [r0, ip, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003e78:	7809      	ldrb	r1, [r1, #0]
 8003e7a:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e88:	431a      	orrs	r2, r3
 8003e8a:	f820 2021 	strh.w	r2, [r0, r1, lsl #2]
 8003e8e:	e73c      	b.n	8003d0a <USB_DeactivateEndpoint+0x4c>

08003e90 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8003e90:	784b      	ldrb	r3, [r1, #1]
 8003e92:	b18b      	cbz	r3, 8003eb8 <USB_EPSetStall+0x28>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8003e94:	780a      	ldrb	r2, [r1, #0]
 8003e96:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ea0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ea4:	f083 0310 	eor.w	r3, r3, #16
 8003ea8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003eac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003eb0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 8003eb4:	2000      	movs	r0, #0
 8003eb6:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8003eb8:	780a      	ldrb	r2, [r1, #0]
 8003eba:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ec4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ec8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003ecc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ed0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ed4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8003ed8:	e7ec      	b.n	8003eb4 <USB_EPSetStall+0x24>

08003eda <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8003eda:	7b0b      	ldrb	r3, [r1, #12]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d14b      	bne.n	8003f78 <USB_EPClearStall+0x9e>
  {
    if (ep->is_in != 0U)
 8003ee0:	784b      	ldrb	r3, [r1, #1]
 8003ee2:	b333      	cbz	r3, 8003f32 <USB_EPClearStall+0x58>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003ee4:	780a      	ldrb	r2, [r1, #0]
 8003ee6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003eea:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003eee:	d00c      	beq.n	8003f0a <USB_EPClearStall+0x30>
 8003ef0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003efe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f02:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003f06:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8003f0a:	78cb      	ldrb	r3, [r1, #3]
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d033      	beq.n	8003f78 <USB_EPClearStall+0x9e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003f10:	780a      	ldrb	r2, [r1, #0]
 8003f12:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f1c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f20:	f083 0320 	eor.w	r3, r3, #32
 8003f24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f2c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8003f30:	e022      	b.n	8003f78 <USB_EPClearStall+0x9e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003f32:	780a      	ldrb	r2, [r1, #0]
 8003f34:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f38:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003f3c:	d00c      	beq.n	8003f58 <USB_EPClearStall+0x7e>
 8003f3e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f4c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f54:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003f58:	780a      	ldrb	r2, [r1, #0]
 8003f5a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f68:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8003f6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f74:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 8003f78:	2000      	movs	r0, #0
 8003f7a:	4770      	bx	lr

08003f7c <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8003f7c:	b911      	cbnz	r1, 8003f84 <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8003f7e:	2380      	movs	r3, #128	; 0x80
 8003f80:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 8003f84:	2000      	movs	r0, #0
 8003f86:	4770      	bx	lr

08003f88 <USB_DevConnect>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 8003f88:	2000      	movs	r0, #0
 8003f8a:	4770      	bx	lr

08003f8c <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8003f8c:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8003f90:	b280      	uxth	r0, r0
 8003f92:	4770      	bx	lr

08003f94 <USB_WritePMA>:
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8003f94:	3301      	adds	r3, #1
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8003f96:	eb00 0c42 	add.w	ip, r0, r2, lsl #1
 8003f9a:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 8003f9e:	4662      	mov	r2, ip

  for (count = n; count != 0U; count--)
 8003fa0:	085b      	lsrs	r3, r3, #1
 8003fa2:	d00d      	beq.n	8003fc0 <USB_WritePMA+0x2c>
 8003fa4:	3102      	adds	r1, #2
 8003fa6:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
  {
    WrVal = pBuf[0];
    WrVal |= (uint16_t)pBuf[1] << 8;
 8003faa:	f811 0c01 	ldrb.w	r0, [r1, #-1]
 8003fae:	f811 3c02 	ldrb.w	r3, [r1, #-2]
 8003fb2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    *pdwVal = (WrVal & 0xFFFFU);
 8003fb6:	f822 3b04 	strh.w	r3, [r2], #4
  for (count = n; count != 0U; count--)
 8003fba:	3102      	adds	r1, #2
 8003fbc:	4594      	cmp	ip, r2
 8003fbe:	d1f4      	bne.n	8003faa <USB_WritePMA+0x16>
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
  }
}
 8003fc0:	4770      	bx	lr

08003fc2 <USB_EPStartXfer>:
{
 8003fc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fc4:	4605      	mov	r5, r0
 8003fc6:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 8003fc8:	784b      	ldrb	r3, [r1, #1]
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d03c      	beq.n	8004048 <USB_EPStartXfer+0x86>
    if (ep->doublebuffer == 0U)
 8003fce:	7b0a      	ldrb	r2, [r1, #12]
 8003fd0:	2a00      	cmp	r2, #0
 8003fd2:	f040 8215 	bne.w	8004400 <USB_EPStartXfer+0x43e>
      if (ep->xfer_len > ep->maxpacket)
 8003fd6:	698b      	ldr	r3, [r1, #24]
 8003fd8:	690a      	ldr	r2, [r1, #16]
 8003fda:	4293      	cmp	r3, r2
        ep->xfer_len -= len;
 8003fdc:	bf86      	itte	hi
 8003fde:	1a99      	subhi	r1, r3, r2
        len = ep->maxpacket;
 8003fe0:	4613      	movhi	r3, r2
        ep->xfer_len = 0U;
 8003fe2:	2100      	movls	r1, #0
 8003fe4:	61a1      	str	r1, [r4, #24]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8003fe6:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 8003fea:	7820      	ldrb	r0, [r4, #0]
 8003fec:	0100      	lsls	r0, r0, #4
 8003fee:	f205 420c 	addw	r2, r5, #1036	; 0x40c
 8003ff2:	fa12 f181 	uxtah	r1, r2, r1
 8003ff6:	5a42      	ldrh	r2, [r0, r1]
 8003ff8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003ffc:	5242      	strh	r2, [r0, r1]
 8003ffe:	2b3e      	cmp	r3, #62	; 0x3e
 8004000:	f240 81e9 	bls.w	80043d6 <USB_EPStartXfer+0x414>
 8004004:	095a      	lsrs	r2, r3, #5
 8004006:	f013 0f1f 	tst.w	r3, #31
 800400a:	bf08      	it	eq
 800400c:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8004010:	5a43      	ldrh	r3, [r0, r1]
 8004012:	b29b      	uxth	r3, r3
 8004014:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8004018:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800401c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004020:	b29b      	uxth	r3, r3
 8004022:	5243      	strh	r3, [r0, r1]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004024:	7822      	ldrb	r2, [r4, #0]
 8004026:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800402a:	b29b      	uxth	r3, r3
 800402c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004030:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004034:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8004038:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800403c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004040:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8004044:	2000      	movs	r0, #0
}
 8004046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (ep->xfer_len > ep->maxpacket)
 8004048:	690a      	ldr	r2, [r1, #16]
 800404a:	698e      	ldr	r6, [r1, #24]
 800404c:	4296      	cmp	r6, r2
 800404e:	bf28      	it	cs
 8004050:	4616      	movcs	r6, r2
    if (ep->doublebuffer == 0U)
 8004052:	7b0b      	ldrb	r3, [r1, #12]
 8004054:	b1d3      	cbz	r3, 800408c <USB_EPStartXfer+0xca>
      if (ep->type == EP_TYPE_BULK)
 8004056:	78cb      	ldrb	r3, [r1, #3]
 8004058:	2b02      	cmp	r3, #2
 800405a:	d038      	beq.n	80040ce <USB_EPStartXfer+0x10c>
        ep->xfer_len_db -= len;
 800405c:	6a0b      	ldr	r3, [r1, #32]
 800405e:	1b9b      	subs	r3, r3, r6
 8004060:	620b      	str	r3, [r1, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004062:	780b      	ldrb	r3, [r1, #0]
 8004064:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8004068:	f012 0f40 	tst.w	r2, #64	; 0x40
 800406c:	f000 81a5 	beq.w	80043ba <USB_EPStartXfer+0x3f8>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004070:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 8004074:	f200 420c 	addw	r2, r0, #1036	; 0x40c
 8004078:	fa12 f181 	uxtah	r1, r2, r1
 800407c:	011a      	lsls	r2, r3, #4
 800407e:	b2b3      	uxth	r3, r6
 8004080:	528b      	strh	r3, [r1, r2]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004082:	8962      	ldrh	r2, [r4, #10]
 8004084:	6961      	ldr	r1, [r4, #20]
 8004086:	f7ff ff85 	bl	8003f94 <USB_WritePMA>
 800408a:	e00e      	b.n	80040aa <USB_EPStartXfer+0xe8>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800408c:	b2b6      	uxth	r6, r6
 800408e:	4633      	mov	r3, r6
 8004090:	88ca      	ldrh	r2, [r1, #6]
 8004092:	6949      	ldr	r1, [r1, #20]
 8004094:	f7ff ff7e 	bl	8003f94 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004098:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800409c:	7822      	ldrb	r2, [r4, #0]
 800409e:	0112      	lsls	r2, r2, #4
 80040a0:	f205 4104 	addw	r1, r5, #1028	; 0x404
 80040a4:	fa11 f383 	uxtah	r3, r1, r3
 80040a8:	52d6      	strh	r6, [r2, r3]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80040aa:	7822      	ldrb	r2, [r4, #0]
 80040ac:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040ba:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 80040be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80040c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040c6:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 80040ca:	2000      	movs	r0, #0
 80040cc:	e7bb      	b.n	8004046 <USB_EPStartXfer+0x84>
        if (ep->xfer_len_db > ep->maxpacket)
 80040ce:	6a0b      	ldr	r3, [r1, #32]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	f080 8154 	bcs.w	800437e <USB_EPStartXfer+0x3bc>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80040d6:	780a      	ldrb	r2, [r1, #0]
 80040d8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80040dc:	b29b      	uxth	r3, r3
 80040de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040e6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80040ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040ee:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
          ep->xfer_len_db -= len;
 80040f2:	6a0b      	ldr	r3, [r1, #32]
 80040f4:	1b9b      	subs	r3, r3, r6
 80040f6:	620b      	str	r3, [r1, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80040f8:	780b      	ldrb	r3, [r1, #0]
 80040fa:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80040fe:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004102:	f000 809e 	beq.w	8004242 <USB_EPStartXfer+0x280>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004106:	784a      	ldrb	r2, [r1, #1]
 8004108:	2a00      	cmp	r2, #0
 800410a:	d132      	bne.n	8004172 <USB_EPStartXfer+0x1b0>
 800410c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8004110:	f200 410c 	addw	r1, r0, #1036	; 0x40c
 8004114:	fa11 f282 	uxtah	r2, r1, r2
 8004118:	011b      	lsls	r3, r3, #4
 800411a:	5ad1      	ldrh	r1, [r2, r3]
 800411c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8004120:	52d1      	strh	r1, [r2, r3]
 8004122:	2e3e      	cmp	r6, #62	; 0x3e
 8004124:	d910      	bls.n	8004148 <USB_EPStartXfer+0x186>
 8004126:	0970      	lsrs	r0, r6, #5
 8004128:	f016 0f1f 	tst.w	r6, #31
 800412c:	bf08      	it	eq
 800412e:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8004132:	5ad1      	ldrh	r1, [r2, r3]
 8004134:	b289      	uxth	r1, r1
 8004136:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 800413a:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800413e:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004142:	b289      	uxth	r1, r1
 8004144:	52d1      	strh	r1, [r2, r3]
 8004146:	e016      	b.n	8004176 <USB_EPStartXfer+0x1b4>
 8004148:	b93e      	cbnz	r6, 800415a <USB_EPStartXfer+0x198>
 800414a:	5ad1      	ldrh	r1, [r2, r3]
 800414c:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8004150:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004154:	b289      	uxth	r1, r1
 8004156:	52d1      	strh	r1, [r2, r3]
 8004158:	e00d      	b.n	8004176 <USB_EPStartXfer+0x1b4>
 800415a:	0870      	lsrs	r0, r6, #1
 800415c:	f016 0f01 	tst.w	r6, #1
 8004160:	bf18      	it	ne
 8004162:	3001      	addne	r0, #1
 8004164:	5ad1      	ldrh	r1, [r2, r3]
 8004166:	b289      	uxth	r1, r1
 8004168:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 800416c:	b289      	uxth	r1, r1
 800416e:	52d1      	strh	r1, [r2, r3]
 8004170:	e001      	b.n	8004176 <USB_EPStartXfer+0x1b4>
 8004172:	2a01      	cmp	r2, #1
 8004174:	d032      	beq.n	80041dc <USB_EPStartXfer+0x21a>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004176:	b2b3      	uxth	r3, r6
 8004178:	8962      	ldrh	r2, [r4, #10]
 800417a:	6961      	ldr	r1, [r4, #20]
 800417c:	4628      	mov	r0, r5
 800417e:	f7ff ff09 	bl	8003f94 <USB_WritePMA>
            ep->xfer_buff += len;
 8004182:	6963      	ldr	r3, [r4, #20]
 8004184:	4433      	add	r3, r6
 8004186:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8004188:	6a23      	ldr	r3, [r4, #32]
 800418a:	6922      	ldr	r2, [r4, #16]
 800418c:	4293      	cmp	r3, r2
              ep->xfer_len_db -= len;
 800418e:	bf86      	itte	hi
 8004190:	1b9a      	subhi	r2, r3, r6
 8004192:	4633      	movhi	r3, r6
              ep->xfer_len_db = 0U;
 8004194:	2200      	movls	r2, #0
 8004196:	6222      	str	r2, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004198:	7862      	ldrb	r2, [r4, #1]
 800419a:	2a00      	cmp	r2, #0
 800419c:	d13d      	bne.n	800421a <USB_EPStartXfer+0x258>
 800419e:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80041a2:	7820      	ldrb	r0, [r4, #0]
 80041a4:	0100      	lsls	r0, r0, #4
 80041a6:	f205 4104 	addw	r1, r5, #1028	; 0x404
 80041aa:	fa11 f282 	uxtah	r2, r1, r2
 80041ae:	5a81      	ldrh	r1, [r0, r2]
 80041b0:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80041b4:	5281      	strh	r1, [r0, r2]
 80041b6:	2b3e      	cmp	r3, #62	; 0x3e
 80041b8:	d91a      	bls.n	80041f0 <USB_EPStartXfer+0x22e>
 80041ba:	095e      	lsrs	r6, r3, #5
 80041bc:	f013 0f1f 	tst.w	r3, #31
 80041c0:	bf08      	it	eq
 80041c2:	f106 36ff 	addeq.w	r6, r6, #4294967295
 80041c6:	5a81      	ldrh	r1, [r0, r2]
 80041c8:	b289      	uxth	r1, r1
 80041ca:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 80041ce:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80041d2:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80041d6:	b289      	uxth	r1, r1
 80041d8:	5281      	strh	r1, [r0, r2]
 80041da:	e020      	b.n	800421e <USB_EPStartXfer+0x25c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80041dc:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80041e0:	f200 410c 	addw	r1, r0, #1036	; 0x40c
 80041e4:	fa11 f282 	uxtah	r2, r1, r2
 80041e8:	011b      	lsls	r3, r3, #4
 80041ea:	b2b1      	uxth	r1, r6
 80041ec:	52d1      	strh	r1, [r2, r3]
 80041ee:	e7c2      	b.n	8004176 <USB_EPStartXfer+0x1b4>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80041f0:	b93b      	cbnz	r3, 8004202 <USB_EPStartXfer+0x240>
 80041f2:	5a81      	ldrh	r1, [r0, r2]
 80041f4:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80041f8:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80041fc:	b289      	uxth	r1, r1
 80041fe:	5281      	strh	r1, [r0, r2]
 8004200:	e00d      	b.n	800421e <USB_EPStartXfer+0x25c>
 8004202:	085e      	lsrs	r6, r3, #1
 8004204:	f013 0f01 	tst.w	r3, #1
 8004208:	bf18      	it	ne
 800420a:	3601      	addne	r6, #1
 800420c:	5a81      	ldrh	r1, [r0, r2]
 800420e:	b289      	uxth	r1, r1
 8004210:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 8004214:	b289      	uxth	r1, r1
 8004216:	5281      	strh	r1, [r0, r2]
 8004218:	e001      	b.n	800421e <USB_EPStartXfer+0x25c>
 800421a:	2a01      	cmp	r2, #1
 800421c:	d006      	beq.n	800422c <USB_EPStartXfer+0x26a>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800421e:	b29b      	uxth	r3, r3
 8004220:	8922      	ldrh	r2, [r4, #8]
 8004222:	6961      	ldr	r1, [r4, #20]
 8004224:	4628      	mov	r0, r5
 8004226:	f7ff feb5 	bl	8003f94 <USB_WritePMA>
 800422a:	e73e      	b.n	80040aa <USB_EPStartXfer+0xe8>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800422c:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8004230:	7821      	ldrb	r1, [r4, #0]
 8004232:	0109      	lsls	r1, r1, #4
 8004234:	f205 4004 	addw	r0, r5, #1028	; 0x404
 8004238:	fa10 f282 	uxtah	r2, r0, r2
 800423c:	b298      	uxth	r0, r3
 800423e:	5288      	strh	r0, [r1, r2]
 8004240:	e7ed      	b.n	800421e <USB_EPStartXfer+0x25c>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004242:	784a      	ldrb	r2, [r1, #1]
 8004244:	2a00      	cmp	r2, #0
 8004246:	d132      	bne.n	80042ae <USB_EPStartXfer+0x2ec>
 8004248:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800424c:	f200 4104 	addw	r1, r0, #1028	; 0x404
 8004250:	fa11 f282 	uxtah	r2, r1, r2
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	5ad1      	ldrh	r1, [r2, r3]
 8004258:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800425c:	52d1      	strh	r1, [r2, r3]
 800425e:	2e3e      	cmp	r6, #62	; 0x3e
 8004260:	d910      	bls.n	8004284 <USB_EPStartXfer+0x2c2>
 8004262:	0970      	lsrs	r0, r6, #5
 8004264:	f016 0f1f 	tst.w	r6, #31
 8004268:	bf08      	it	eq
 800426a:	f100 30ff 	addeq.w	r0, r0, #4294967295
 800426e:	5ad1      	ldrh	r1, [r2, r3]
 8004270:	b289      	uxth	r1, r1
 8004272:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 8004276:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800427a:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800427e:	b289      	uxth	r1, r1
 8004280:	52d1      	strh	r1, [r2, r3]
 8004282:	e016      	b.n	80042b2 <USB_EPStartXfer+0x2f0>
 8004284:	b93e      	cbnz	r6, 8004296 <USB_EPStartXfer+0x2d4>
 8004286:	5ad1      	ldrh	r1, [r2, r3]
 8004288:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800428c:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004290:	b289      	uxth	r1, r1
 8004292:	52d1      	strh	r1, [r2, r3]
 8004294:	e00d      	b.n	80042b2 <USB_EPStartXfer+0x2f0>
 8004296:	0870      	lsrs	r0, r6, #1
 8004298:	f016 0f01 	tst.w	r6, #1
 800429c:	bf18      	it	ne
 800429e:	3001      	addne	r0, #1
 80042a0:	5ad1      	ldrh	r1, [r2, r3]
 80042a2:	b289      	uxth	r1, r1
 80042a4:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 80042a8:	b289      	uxth	r1, r1
 80042aa:	52d1      	strh	r1, [r2, r3]
 80042ac:	e001      	b.n	80042b2 <USB_EPStartXfer+0x2f0>
 80042ae:	2a01      	cmp	r2, #1
 80042b0:	d032      	beq.n	8004318 <USB_EPStartXfer+0x356>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80042b2:	b2b3      	uxth	r3, r6
 80042b4:	8922      	ldrh	r2, [r4, #8]
 80042b6:	6961      	ldr	r1, [r4, #20]
 80042b8:	4628      	mov	r0, r5
 80042ba:	f7ff fe6b 	bl	8003f94 <USB_WritePMA>
            ep->xfer_buff += len;
 80042be:	6963      	ldr	r3, [r4, #20]
 80042c0:	4433      	add	r3, r6
 80042c2:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 80042c4:	6a23      	ldr	r3, [r4, #32]
 80042c6:	6922      	ldr	r2, [r4, #16]
 80042c8:	4293      	cmp	r3, r2
              ep->xfer_len_db -= len;
 80042ca:	bf86      	itte	hi
 80042cc:	1b9a      	subhi	r2, r3, r6
 80042ce:	4633      	movhi	r3, r6
              ep->xfer_len_db = 0U;
 80042d0:	2200      	movls	r2, #0
 80042d2:	6222      	str	r2, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80042d4:	7862      	ldrb	r2, [r4, #1]
 80042d6:	2a00      	cmp	r2, #0
 80042d8:	d13d      	bne.n	8004356 <USB_EPStartXfer+0x394>
 80042da:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80042de:	7820      	ldrb	r0, [r4, #0]
 80042e0:	0100      	lsls	r0, r0, #4
 80042e2:	f205 410c 	addw	r1, r5, #1036	; 0x40c
 80042e6:	fa11 f282 	uxtah	r2, r1, r2
 80042ea:	5a81      	ldrh	r1, [r0, r2]
 80042ec:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80042f0:	5281      	strh	r1, [r0, r2]
 80042f2:	2b3e      	cmp	r3, #62	; 0x3e
 80042f4:	d91a      	bls.n	800432c <USB_EPStartXfer+0x36a>
 80042f6:	095e      	lsrs	r6, r3, #5
 80042f8:	f013 0f1f 	tst.w	r3, #31
 80042fc:	bf08      	it	eq
 80042fe:	f106 36ff 	addeq.w	r6, r6, #4294967295
 8004302:	5a81      	ldrh	r1, [r0, r2]
 8004304:	b289      	uxth	r1, r1
 8004306:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 800430a:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800430e:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004312:	b289      	uxth	r1, r1
 8004314:	5281      	strh	r1, [r0, r2]
 8004316:	e020      	b.n	800435a <USB_EPStartXfer+0x398>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004318:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800431c:	f200 4104 	addw	r1, r0, #1028	; 0x404
 8004320:	fa11 f282 	uxtah	r2, r1, r2
 8004324:	011b      	lsls	r3, r3, #4
 8004326:	b2b1      	uxth	r1, r6
 8004328:	52d1      	strh	r1, [r2, r3]
 800432a:	e7c2      	b.n	80042b2 <USB_EPStartXfer+0x2f0>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800432c:	b93b      	cbnz	r3, 800433e <USB_EPStartXfer+0x37c>
 800432e:	5a81      	ldrh	r1, [r0, r2]
 8004330:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8004334:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004338:	b289      	uxth	r1, r1
 800433a:	5281      	strh	r1, [r0, r2]
 800433c:	e00d      	b.n	800435a <USB_EPStartXfer+0x398>
 800433e:	085e      	lsrs	r6, r3, #1
 8004340:	f013 0f01 	tst.w	r3, #1
 8004344:	bf18      	it	ne
 8004346:	3601      	addne	r6, #1
 8004348:	5a81      	ldrh	r1, [r0, r2]
 800434a:	b289      	uxth	r1, r1
 800434c:	ea41 2186 	orr.w	r1, r1, r6, lsl #10
 8004350:	b289      	uxth	r1, r1
 8004352:	5281      	strh	r1, [r0, r2]
 8004354:	e001      	b.n	800435a <USB_EPStartXfer+0x398>
 8004356:	2a01      	cmp	r2, #1
 8004358:	d006      	beq.n	8004368 <USB_EPStartXfer+0x3a6>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800435a:	b29b      	uxth	r3, r3
 800435c:	8962      	ldrh	r2, [r4, #10]
 800435e:	6961      	ldr	r1, [r4, #20]
 8004360:	4628      	mov	r0, r5
 8004362:	f7ff fe17 	bl	8003f94 <USB_WritePMA>
 8004366:	e6a0      	b.n	80040aa <USB_EPStartXfer+0xe8>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004368:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800436c:	7821      	ldrb	r1, [r4, #0]
 800436e:	0109      	lsls	r1, r1, #4
 8004370:	f205 400c 	addw	r0, r5, #1036	; 0x40c
 8004374:	fa10 f282 	uxtah	r2, r0, r2
 8004378:	b298      	uxth	r0, r3
 800437a:	5288      	strh	r0, [r1, r2]
 800437c:	e7ed      	b.n	800435a <USB_EPStartXfer+0x398>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800437e:	7809      	ldrb	r1, [r1, #0]
 8004380:	f830 2021 	ldrh.w	r2, [r0, r1, lsl #2]
 8004384:	b292      	uxth	r2, r2
 8004386:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 800438a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800438e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004392:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004396:	f820 2021 	strh.w	r2, [r0, r1, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800439a:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800439e:	7821      	ldrb	r1, [r4, #0]
 80043a0:	0109      	lsls	r1, r1, #4
 80043a2:	f200 4004 	addw	r0, r0, #1028	; 0x404
 80043a6:	fa10 f282 	uxtah	r2, r0, r2
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	528b      	strh	r3, [r1, r2]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80043ae:	8922      	ldrh	r2, [r4, #8]
 80043b0:	6961      	ldr	r1, [r4, #20]
 80043b2:	4628      	mov	r0, r5
 80043b4:	f7ff fdee 	bl	8003f94 <USB_WritePMA>
 80043b8:	e677      	b.n	80040aa <USB_EPStartXfer+0xe8>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80043ba:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 80043be:	f200 4204 	addw	r2, r0, #1028	; 0x404
 80043c2:	fa12 f181 	uxtah	r1, r2, r1
 80043c6:	011a      	lsls	r2, r3, #4
 80043c8:	b2b3      	uxth	r3, r6
 80043ca:	528b      	strh	r3, [r1, r2]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80043cc:	8922      	ldrh	r2, [r4, #8]
 80043ce:	6961      	ldr	r1, [r4, #20]
 80043d0:	f7ff fde0 	bl	8003f94 <USB_WritePMA>
 80043d4:	e669      	b.n	80040aa <USB_EPStartXfer+0xe8>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80043d6:	b93b      	cbnz	r3, 80043e8 <USB_EPStartXfer+0x426>
 80043d8:	5a43      	ldrh	r3, [r0, r1]
 80043da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	5243      	strh	r3, [r0, r1]
 80043e6:	e61d      	b.n	8004024 <USB_EPStartXfer+0x62>
 80043e8:	085a      	lsrs	r2, r3, #1
 80043ea:	f013 0f01 	tst.w	r3, #1
 80043ee:	bf18      	it	ne
 80043f0:	3201      	addne	r2, #1
 80043f2:	5a43      	ldrh	r3, [r0, r1]
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	5243      	strh	r3, [r0, r1]
 80043fe:	e611      	b.n	8004024 <USB_EPStartXfer+0x62>
      if (ep->type == EP_TYPE_BULK)
 8004400:	78ca      	ldrb	r2, [r1, #3]
 8004402:	2a02      	cmp	r2, #2
 8004404:	d04b      	beq.n	800449e <USB_EPStartXfer+0x4dc>
      else if (ep->type == EP_TYPE_ISOC)
 8004406:	2a01      	cmp	r2, #1
 8004408:	f040 8134 	bne.w	8004674 <USB_EPStartXfer+0x6b2>
        if (ep->xfer_len > ep->maxpacket)
 800440c:	698a      	ldr	r2, [r1, #24]
 800440e:	6909      	ldr	r1, [r1, #16]
 8004410:	428a      	cmp	r2, r1
          ep->xfer_len -= len;
 8004412:	bf86      	itte	hi
 8004414:	1a50      	subhi	r0, r2, r1
          len = ep->maxpacket;
 8004416:	460a      	movhi	r2, r1
          ep->xfer_len = 0U;
 8004418:	2000      	movls	r0, #0
 800441a:	61a0      	str	r0, [r4, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800441c:	2b00      	cmp	r3, #0
 800441e:	f47f ae01 	bne.w	8004024 <USB_EPStartXfer+0x62>
 8004422:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8004426:	7821      	ldrb	r1, [r4, #0]
 8004428:	0109      	lsls	r1, r1, #4
 800442a:	f205 4004 	addw	r0, r5, #1028	; 0x404
 800442e:	fa10 f383 	uxtah	r3, r0, r3
 8004432:	5ac8      	ldrh	r0, [r1, r3]
 8004434:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8004438:	52c8      	strh	r0, [r1, r3]
 800443a:	2a3e      	cmp	r2, #62	; 0x3e
 800443c:	f240 80c7 	bls.w	80045ce <USB_EPStartXfer+0x60c>
 8004440:	0956      	lsrs	r6, r2, #5
 8004442:	f012 071f 	ands.w	r7, r2, #31
 8004446:	bf0c      	ite	eq
 8004448:	f106 3cff 	addeq.w	ip, r6, #4294967295
 800444c:	46b4      	movne	ip, r6
 800444e:	5ac8      	ldrh	r0, [r1, r3]
 8004450:	b280      	uxth	r0, r0
 8004452:	ea40 208c 	orr.w	r0, r0, ip, lsl #10
 8004456:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 800445a:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 800445e:	b280      	uxth	r0, r0
 8004460:	52c8      	strh	r0, [r1, r3]
 8004462:	7863      	ldrb	r3, [r4, #1]
 8004464:	2b00      	cmp	r3, #0
 8004466:	f040 80f7 	bne.w	8004658 <USB_EPStartXfer+0x696>
 800446a:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800446e:	f205 430c 	addw	r3, r5, #1036	; 0x40c
 8004472:	fa13 f282 	uxtah	r2, r3, r2
 8004476:	7821      	ldrb	r1, [r4, #0]
 8004478:	0109      	lsls	r1, r1, #4
 800447a:	5a53      	ldrh	r3, [r2, r1]
 800447c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004480:	5253      	strh	r3, [r2, r1]
 8004482:	2f00      	cmp	r7, #0
 8004484:	f000 80e6 	beq.w	8004654 <USB_EPStartXfer+0x692>
 8004488:	5a53      	ldrh	r3, [r2, r1]
 800448a:	b29b      	uxth	r3, r3
 800448c:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
 8004490:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004494:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004498:	b29b      	uxth	r3, r3
 800449a:	5253      	strh	r3, [r2, r1]
 800449c:	e5c2      	b.n	8004024 <USB_EPStartXfer+0x62>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d140      	bne.n	8004524 <USB_EPStartXfer+0x562>
 80044a2:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80044a6:	780a      	ldrb	r2, [r1, #0]
 80044a8:	0112      	lsls	r2, r2, #4
 80044aa:	f200 4104 	addw	r1, r0, #1028	; 0x404
 80044ae:	fa11 f383 	uxtah	r3, r1, r3
 80044b2:	5ad1      	ldrh	r1, [r2, r3]
 80044b4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80044b8:	52d1      	strh	r1, [r2, r3]
 80044ba:	6921      	ldr	r1, [r4, #16]
 80044bc:	293e      	cmp	r1, #62	; 0x3e
 80044be:	d94f      	bls.n	8004560 <USB_EPStartXfer+0x59e>
 80044c0:	0948      	lsrs	r0, r1, #5
 80044c2:	f011 0f1f 	tst.w	r1, #31
 80044c6:	bf08      	it	eq
 80044c8:	f100 30ff 	addeq.w	r0, r0, #4294967295
 80044cc:	5ad1      	ldrh	r1, [r2, r3]
 80044ce:	b289      	uxth	r1, r1
 80044d0:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 80044d4:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80044d8:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80044dc:	b289      	uxth	r1, r1
 80044de:	52d1      	strh	r1, [r2, r3]
 80044e0:	7863      	ldrb	r3, [r4, #1]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d166      	bne.n	80045b4 <USB_EPStartXfer+0x5f2>
 80044e6:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 80044ea:	7822      	ldrb	r2, [r4, #0]
 80044ec:	0112      	lsls	r2, r2, #4
 80044ee:	f205 410c 	addw	r1, r5, #1036	; 0x40c
 80044f2:	fa11 f383 	uxtah	r3, r1, r3
 80044f6:	5ad1      	ldrh	r1, [r2, r3]
 80044f8:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80044fc:	52d1      	strh	r1, [r2, r3]
 80044fe:	6921      	ldr	r1, [r4, #16]
 8004500:	293e      	cmp	r1, #62	; 0x3e
 8004502:	d942      	bls.n	800458a <USB_EPStartXfer+0x5c8>
 8004504:	0948      	lsrs	r0, r1, #5
 8004506:	f011 0f1f 	tst.w	r1, #31
 800450a:	bf08      	it	eq
 800450c:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8004510:	5ad1      	ldrh	r1, [r2, r3]
 8004512:	b289      	uxth	r1, r1
 8004514:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 8004518:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800451c:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004520:	b289      	uxth	r1, r1
 8004522:	52d1      	strh	r1, [r2, r3]
        if (ep->xfer_count != 0U)
 8004524:	69e3      	ldr	r3, [r4, #28]
 8004526:	2b00      	cmp	r3, #0
 8004528:	f43f ad7c 	beq.w	8004024 <USB_EPStartXfer+0x62>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800452c:	7822      	ldrb	r2, [r4, #0]
 800452e:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8004532:	f244 0340 	movw	r3, #16448	; 0x4040
 8004536:	ea03 0001 	and.w	r0, r3, r1
 800453a:	438b      	bics	r3, r1
 800453c:	d002      	beq.n	8004544 <USB_EPStartXfer+0x582>
 800453e:	2800      	cmp	r0, #0
 8004540:	f47f ad70 	bne.w	8004024 <USB_EPStartXfer+0x62>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8004544:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8004548:	b29b      	uxth	r3, r3
 800454a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800454e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004552:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004556:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800455a:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 800455e:	e561      	b.n	8004024 <USB_EPStartXfer+0x62>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8004560:	b939      	cbnz	r1, 8004572 <USB_EPStartXfer+0x5b0>
 8004562:	5ad1      	ldrh	r1, [r2, r3]
 8004564:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8004568:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800456c:	b289      	uxth	r1, r1
 800456e:	52d1      	strh	r1, [r2, r3]
 8004570:	e7b6      	b.n	80044e0 <USB_EPStartXfer+0x51e>
 8004572:	0848      	lsrs	r0, r1, #1
 8004574:	f011 0f01 	tst.w	r1, #1
 8004578:	bf18      	it	ne
 800457a:	3001      	addne	r0, #1
 800457c:	5ad1      	ldrh	r1, [r2, r3]
 800457e:	b289      	uxth	r1, r1
 8004580:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 8004584:	b289      	uxth	r1, r1
 8004586:	52d1      	strh	r1, [r2, r3]
 8004588:	e7aa      	b.n	80044e0 <USB_EPStartXfer+0x51e>
 800458a:	b939      	cbnz	r1, 800459c <USB_EPStartXfer+0x5da>
 800458c:	5ad1      	ldrh	r1, [r2, r3]
 800458e:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8004592:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8004596:	b289      	uxth	r1, r1
 8004598:	52d1      	strh	r1, [r2, r3]
 800459a:	e7c3      	b.n	8004524 <USB_EPStartXfer+0x562>
 800459c:	0848      	lsrs	r0, r1, #1
 800459e:	f011 0f01 	tst.w	r1, #1
 80045a2:	bf18      	it	ne
 80045a4:	3001      	addne	r0, #1
 80045a6:	5ad1      	ldrh	r1, [r2, r3]
 80045a8:	b289      	uxth	r1, r1
 80045aa:	ea41 2180 	orr.w	r1, r1, r0, lsl #10
 80045ae:	b289      	uxth	r1, r1
 80045b0:	52d1      	strh	r1, [r2, r3]
 80045b2:	e7b7      	b.n	8004524 <USB_EPStartXfer+0x562>
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d1b5      	bne.n	8004524 <USB_EPStartXfer+0x562>
 80045b8:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 80045bc:	7822      	ldrb	r2, [r4, #0]
 80045be:	0112      	lsls	r2, r2, #4
 80045c0:	f205 410c 	addw	r1, r5, #1036	; 0x40c
 80045c4:	fa11 f383 	uxtah	r3, r1, r3
 80045c8:	8a21      	ldrh	r1, [r4, #16]
 80045ca:	52d1      	strh	r1, [r2, r3]
 80045cc:	e7aa      	b.n	8004524 <USB_EPStartXfer+0x562>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80045ce:	b9ea      	cbnz	r2, 800460c <USB_EPStartXfer+0x64a>
 80045d0:	5ac8      	ldrh	r0, [r1, r3]
 80045d2:	ea6f 4040 	mvn.w	r0, r0, lsl #17
 80045d6:	ea6f 4050 	mvn.w	r0, r0, lsr #17
 80045da:	b280      	uxth	r0, r0
 80045dc:	52c8      	strh	r0, [r1, r3]
 80045de:	7863      	ldrb	r3, [r4, #1]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d139      	bne.n	8004658 <USB_EPStartXfer+0x696>
 80045e4:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80045e8:	7821      	ldrb	r1, [r4, #0]
 80045ea:	0109      	lsls	r1, r1, #4
 80045ec:	f205 430c 	addw	r3, r5, #1036	; 0x40c
 80045f0:	fa13 f282 	uxtah	r2, r3, r2
 80045f4:	5a8b      	ldrh	r3, [r1, r2]
 80045f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80045fa:	528b      	strh	r3, [r1, r2]
 80045fc:	5a8b      	ldrh	r3, [r1, r2]
 80045fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004602:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004606:	b29b      	uxth	r3, r3
 8004608:	528b      	strh	r3, [r1, r2]
 800460a:	e50b      	b.n	8004024 <USB_EPStartXfer+0x62>
 800460c:	0856      	lsrs	r6, r2, #1
 800460e:	f012 0701 	ands.w	r7, r2, #1
 8004612:	bf14      	ite	ne
 8004614:	f106 0c01 	addne.w	ip, r6, #1
 8004618:	46b4      	moveq	ip, r6
 800461a:	5ac8      	ldrh	r0, [r1, r3]
 800461c:	b280      	uxth	r0, r0
 800461e:	ea40 208c 	orr.w	r0, r0, ip, lsl #10
 8004622:	b280      	uxth	r0, r0
 8004624:	52c8      	strh	r0, [r1, r3]
 8004626:	7863      	ldrb	r3, [r4, #1]
 8004628:	b9b3      	cbnz	r3, 8004658 <USB_EPStartXfer+0x696>
 800462a:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800462e:	f205 430c 	addw	r3, r5, #1036	; 0x40c
 8004632:	fa13 f282 	uxtah	r2, r3, r2
 8004636:	7821      	ldrb	r1, [r4, #0]
 8004638:	0109      	lsls	r1, r1, #4
 800463a:	5a53      	ldrh	r3, [r2, r1]
 800463c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004640:	5253      	strh	r3, [r2, r1]
 8004642:	b107      	cbz	r7, 8004646 <USB_EPStartXfer+0x684>
 8004644:	3601      	adds	r6, #1
 8004646:	5a53      	ldrh	r3, [r2, r1]
 8004648:	b29b      	uxth	r3, r3
 800464a:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
 800464e:	b29b      	uxth	r3, r3
 8004650:	5253      	strh	r3, [r2, r1]
 8004652:	e4e7      	b.n	8004024 <USB_EPStartXfer+0x62>
 8004654:	3e01      	subs	r6, #1
 8004656:	e717      	b.n	8004488 <USB_EPStartXfer+0x4c6>
 8004658:	2b01      	cmp	r3, #1
 800465a:	f47f ace3 	bne.w	8004024 <USB_EPStartXfer+0x62>
 800465e:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8004662:	b29b      	uxth	r3, r3
 8004664:	7821      	ldrb	r1, [r4, #0]
 8004666:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800466a:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800466e:	b292      	uxth	r2, r2
 8004670:	52ea      	strh	r2, [r5, r3]
 8004672:	e4d7      	b.n	8004024 <USB_EPStartXfer+0x62>
        return HAL_ERROR;
 8004674:	2001      	movs	r0, #1
 8004676:	e4e6      	b.n	8004046 <USB_EPStartXfer+0x84>

08004678 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004678:	b530      	push	{r4, r5, lr}
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800467a:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 800467e:	f500 6480 	add.w	r4, r0, #1024	; 0x400

  for (count = n; count != 0U; count--)
 8004682:	085d      	lsrs	r5, r3, #1
 8004684:	d014      	beq.n	80046b0 <USB_ReadPMA+0x38>
 8004686:	f101 0c02 	add.w	ip, r1, #2
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800468a:	4620      	mov	r0, r4
  for (count = n; count != 0U; count--)
 800468c:	46ae      	mov	lr, r5
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800468e:	f830 2b04 	ldrh.w	r2, [r0], #4
 8004692:	b292      	uxth	r2, r2
    pdwVal++;
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8004694:	f80c 2c02 	strb.w	r2, [ip, #-2]
    pBuf++;
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8004698:	0a12      	lsrs	r2, r2, #8
 800469a:	f80c 2c01 	strb.w	r2, [ip, #-1]
  for (count = n; count != 0U; count--)
 800469e:	f10c 0c02 	add.w	ip, ip, #2
 80046a2:	f1be 0e01 	subs.w	lr, lr, #1
 80046a6:	d1f2      	bne.n	800468e <USB_ReadPMA+0x16>
    pBuf++;
 80046a8:	eb01 0145 	add.w	r1, r1, r5, lsl #1

#if PMA_ACCESS > 1U
    pdwVal++;
 80046ac:	eb04 0485 	add.w	r4, r4, r5, lsl #2
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80046b0:	f013 0f01 	tst.w	r3, #1
  {
    RdVal = *pdwVal;
 80046b4:	bf1c      	itt	ne
 80046b6:	8823      	ldrhne	r3, [r4, #0]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80046b8:	700b      	strbne	r3, [r1, #0]
  }
}
 80046ba:	bd30      	pop	{r4, r5, pc}

080046bc <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80046bc:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 80046c0:	b183      	cbz	r3, 80046e4 <USBD_CDC_EP0_RxReady+0x28>
{
 80046c2:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80046c4:	f8d0 42b8 	ldr.w	r4, [r0, #696]	; 0x2b8
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80046c8:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 80046cc:	28ff      	cmp	r0, #255	; 0xff
 80046ce:	d007      	beq.n	80046e0 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 80046d6:	4621      	mov	r1, r4
 80046d8:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 80046da:	23ff      	movs	r3, #255	; 0xff
 80046dc:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200

  }
  return USBD_OK;
}
 80046e0:	2000      	movs	r0, #0
 80046e2:	bd10      	pop	{r4, pc}
 80046e4:	2000      	movs	r0, #0
 80046e6:	4770      	bx	lr

080046e8 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80046e8:	2343      	movs	r3, #67	; 0x43
 80046ea:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 80046ec:	4800      	ldr	r0, [pc, #0]	; (80046f0 <USBD_CDC_GetFSCfgDesc+0x8>)
 80046ee:	4770      	bx	lr
 80046f0:	20000094 	.word	0x20000094

080046f4 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80046f4:	2343      	movs	r3, #67	; 0x43
 80046f6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 80046f8:	4800      	ldr	r0, [pc, #0]	; (80046fc <USBD_CDC_GetHSCfgDesc+0x8>)
 80046fa:	4770      	bx	lr
 80046fc:	200000d8 	.word	0x200000d8

08004700 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8004700:	2343      	movs	r3, #67	; 0x43
 8004702:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8004704:	4800      	ldr	r0, [pc, #0]	; (8004708 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8004706:	4770      	bx	lr
 8004708:	20000128 	.word	0x20000128

0800470c <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800470c:	230a      	movs	r3, #10
 800470e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8004710:	4800      	ldr	r0, [pc, #0]	; (8004714 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8004712:	4770      	bx	lr
 8004714:	2000011c 	.word	0x2000011c

08004718 <USBD_CDC_DataOut>:
{
 8004718:	b538      	push	{r3, r4, r5, lr}
 800471a:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800471c:	f8d0 52b8 	ldr.w	r5, [r0, #696]	; 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8004720:	f001 f892 	bl	8005848 <USBD_LL_GetRxDataSize>
 8004724:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  if (pdev->pClassData != NULL)
 8004728:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800472c:	b14b      	cbz	r3, 8004742 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800472e:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 8004738:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 800473c:	4798      	blx	r3
    return USBD_OK;
 800473e:	2000      	movs	r0, #0
}
 8004740:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8004742:	2002      	movs	r0, #2
 8004744:	e7fc      	b.n	8004740 <USBD_CDC_DataOut+0x28>

08004746 <USBD_CDC_DataIn>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004746:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
  if (pdev->pClassData != NULL)
 800474a:	b312      	cbz	r2, 8004792 <USBD_CDC_DataIn+0x4c>
{
 800474c:	b510      	push	{r4, lr}
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800474e:	f8d0 42c0 	ldr.w	r4, [r0, #704]	; 0x2c0
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8004752:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8004756:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800475a:	69db      	ldr	r3, [r3, #28]
 800475c:	b14b      	cbz	r3, 8004772 <USBD_CDC_DataIn+0x2c>
 800475e:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 8004762:	eb04 04cc 	add.w	r4, r4, ip, lsl #3
 8004766:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8004768:	fbb3 fcf4 	udiv	ip, r3, r4
 800476c:	fb04 331c 	mls	r3, r4, ip, r3
 8004770:	b11b      	cbz	r3, 800477a <USBD_CDC_DataIn+0x34>
      hcdc->TxState = 0U;
 8004772:	2000      	movs	r0, #0
 8004774:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
}
 8004778:	bd10      	pop	{r4, pc}
      pdev->ep_in[epnum].total_length = 0U;
 800477a:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800477e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004782:	2400      	movs	r4, #0
 8004784:	61dc      	str	r4, [r3, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8004786:	4623      	mov	r3, r4
 8004788:	4622      	mov	r2, r4
 800478a:	f001 f84d 	bl	8005828 <USBD_LL_Transmit>
    return USBD_OK;
 800478e:	4620      	mov	r0, r4
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8004790:	e7f2      	b.n	8004778 <USBD_CDC_DataIn+0x32>
    return USBD_FAIL;
 8004792:	2002      	movs	r0, #2
}
 8004794:	4770      	bx	lr

08004796 <USBD_CDC_Setup>:
{
 8004796:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004798:	b083      	sub	sp, #12
 800479a:	4606      	mov	r6, r0
 800479c:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800479e:	f8d0 72b8 	ldr.w	r7, [r0, #696]	; 0x2b8
  uint8_t ifalt = 0U;
 80047a2:	2300      	movs	r3, #0
 80047a4:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 80047a8:	f8ad 3004 	strh.w	r3, [sp, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80047ac:	780b      	ldrb	r3, [r1, #0]
 80047ae:	f013 0560 	ands.w	r5, r3, #96	; 0x60
 80047b2:	d027      	beq.n	8004804 <USBD_CDC_Setup+0x6e>
 80047b4:	2d20      	cmp	r5, #32
 80047b6:	d153      	bne.n	8004860 <USBD_CDC_Setup+0xca>
      if (req->wLength)
 80047b8:	88ca      	ldrh	r2, [r1, #6]
 80047ba:	b1da      	cbz	r2, 80047f4 <USBD_CDC_Setup+0x5e>
        if (req->bmRequest & 0x80U)
 80047bc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80047c0:	d00c      	beq.n	80047dc <USBD_CDC_Setup+0x46>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80047c2:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	4639      	mov	r1, r7
 80047ca:	7860      	ldrb	r0, [r4, #1]
 80047cc:	4798      	blx	r3
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80047ce:	88e2      	ldrh	r2, [r4, #6]
 80047d0:	4639      	mov	r1, r7
 80047d2:	4630      	mov	r0, r6
 80047d4:	f000 fd5d 	bl	8005292 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 80047d8:	2500      	movs	r5, #0
 80047da:	e044      	b.n	8004866 <USBD_CDC_Setup+0xd0>
          hcdc->CmdOpCode = req->bRequest;
 80047dc:	784b      	ldrb	r3, [r1, #1]
 80047de:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80047e2:	88cb      	ldrh	r3, [r1, #6]
 80047e4:	f887 3201 	strb.w	r3, [r7, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80047e8:	88ca      	ldrh	r2, [r1, #6]
 80047ea:	4639      	mov	r1, r7
 80047ec:	f000 fd66 	bl	80052bc <USBD_CtlPrepareRx>
  uint8_t ret = USBD_OK;
 80047f0:	2500      	movs	r5, #0
 80047f2:	e038      	b.n	8004866 <USBD_CDC_Setup+0xd0>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80047f4:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	2200      	movs	r2, #0
 80047fc:	7848      	ldrb	r0, [r1, #1]
 80047fe:	4798      	blx	r3
  uint8_t ret = USBD_OK;
 8004800:	2500      	movs	r5, #0
 8004802:	e030      	b.n	8004866 <USBD_CDC_Setup+0xd0>
      switch (req->bRequest)
 8004804:	784f      	ldrb	r7, [r1, #1]
 8004806:	2f0a      	cmp	r7, #10
 8004808:	d014      	beq.n	8004834 <USBD_CDC_Setup+0x9e>
 800480a:	2f0b      	cmp	r7, #11
 800480c:	d020      	beq.n	8004850 <USBD_CDC_Setup+0xba>
 800480e:	b11f      	cbz	r7, 8004818 <USBD_CDC_Setup+0x82>
          USBD_CtlError(pdev, req);
 8004810:	f000 fa55 	bl	8004cbe <USBD_CtlError>
          ret = USBD_FAIL;
 8004814:	2502      	movs	r5, #2
          break;
 8004816:	e026      	b.n	8004866 <USBD_CDC_Setup+0xd0>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004818:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800481c:	2b03      	cmp	r3, #3
 800481e:	d003      	beq.n	8004828 <USBD_CDC_Setup+0x92>
            USBD_CtlError(pdev, req);
 8004820:	f000 fa4d 	bl	8004cbe <USBD_CtlError>
            ret = USBD_FAIL;
 8004824:	2502      	movs	r5, #2
 8004826:	e01e      	b.n	8004866 <USBD_CDC_Setup+0xd0>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8004828:	2202      	movs	r2, #2
 800482a:	a901      	add	r1, sp, #4
 800482c:	f000 fd31 	bl	8005292 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8004830:	463d      	mov	r5, r7
 8004832:	e018      	b.n	8004866 <USBD_CDC_Setup+0xd0>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004834:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004838:	2b03      	cmp	r3, #3
 800483a:	d003      	beq.n	8004844 <USBD_CDC_Setup+0xae>
            USBD_CtlError(pdev, req);
 800483c:	f000 fa3f 	bl	8004cbe <USBD_CtlError>
            ret = USBD_FAIL;
 8004840:	2502      	movs	r5, #2
 8004842:	e010      	b.n	8004866 <USBD_CDC_Setup+0xd0>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8004844:	2201      	movs	r2, #1
 8004846:	f10d 0107 	add.w	r1, sp, #7
 800484a:	f000 fd22 	bl	8005292 <USBD_CtlSendData>
 800484e:	e00a      	b.n	8004866 <USBD_CDC_Setup+0xd0>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8004850:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004854:	2b03      	cmp	r3, #3
 8004856:	d006      	beq.n	8004866 <USBD_CDC_Setup+0xd0>
            USBD_CtlError(pdev, req);
 8004858:	f000 fa31 	bl	8004cbe <USBD_CtlError>
            ret = USBD_FAIL;
 800485c:	2502      	movs	r5, #2
 800485e:	e002      	b.n	8004866 <USBD_CDC_Setup+0xd0>
      USBD_CtlError(pdev, req);
 8004860:	f000 fa2d 	bl	8004cbe <USBD_CtlError>
      ret = USBD_FAIL;
 8004864:	2502      	movs	r5, #2
}
 8004866:	4628      	mov	r0, r5
 8004868:	b003      	add	sp, #12
 800486a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800486c <USBD_CDC_DeInit>:
{
 800486c:	b538      	push	{r3, r4, r5, lr}
 800486e:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8004870:	2181      	movs	r1, #129	; 0x81
 8004872:	f000 ffa2 	bl	80057ba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8004876:	2500      	movs	r5, #0
 8004878:	62e5      	str	r5, [r4, #44]	; 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800487a:	2101      	movs	r1, #1
 800487c:	4620      	mov	r0, r4
 800487e:	f000 ff9c 	bl	80057ba <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8004882:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8004886:	2182      	movs	r1, #130	; 0x82
 8004888:	4620      	mov	r0, r4
 800488a:	f000 ff96 	bl	80057ba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800488e:	6425      	str	r5, [r4, #64]	; 0x40
  if (pdev->pClassData != NULL)
 8004890:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8004894:	b14b      	cbz	r3, 80048aa <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004896:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800489e:	f8d4 02b8 	ldr.w	r0, [r4, #696]	; 0x2b8
 80048a2:	f000 ffdb 	bl	800585c <USBD_static_free>
    pdev->pClassData = NULL;
 80048a6:	f8c4 52b8 	str.w	r5, [r4, #696]	; 0x2b8
}
 80048aa:	2000      	movs	r0, #0
 80048ac:	bd38      	pop	{r3, r4, r5, pc}

080048ae <USBD_CDC_Init>:
{
 80048ae:	b570      	push	{r4, r5, r6, lr}
 80048b0:	4604      	mov	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80048b2:	7c03      	ldrb	r3, [r0, #16]
 80048b4:	bba3      	cbnz	r3, 8004920 <USBD_CDC_Init+0x72>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80048b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048ba:	2202      	movs	r2, #2
 80048bc:	2181      	movs	r1, #129	; 0x81
 80048be:	f000 ff71 	bl	80057a4 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80048c2:	2101      	movs	r1, #1
 80048c4:	62e1      	str	r1, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80048c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048ca:	2202      	movs	r2, #2
 80048cc:	4620      	mov	r0, r4
 80048ce:	f000 ff69 	bl	80057a4 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80048d2:	2501      	movs	r5, #1
 80048d4:	f8c4 516c 	str.w	r5, [r4, #364]	; 0x16c
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80048d8:	2308      	movs	r3, #8
 80048da:	2203      	movs	r2, #3
 80048dc:	2182      	movs	r1, #130	; 0x82
 80048de:	4620      	mov	r0, r4
 80048e0:	f000 ff60 	bl	80057a4 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80048e4:	6425      	str	r5, [r4, #64]	; 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80048e6:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80048ea:	f000 ffb3 	bl	8005854 <USBD_static_malloc>
 80048ee:	4605      	mov	r5, r0
 80048f0:	f8c4 02b8 	str.w	r0, [r4, #696]	; 0x2b8
  if (pdev->pClassData == NULL)
 80048f4:	b350      	cbz	r0, 800494c <USBD_CDC_Init+0x9e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80048f6:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4798      	blx	r3
    hcdc->TxState = 0U;
 80048fe:	2300      	movs	r3, #0
 8004900:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
    hcdc->RxState = 0U;
 8004904:	f8c5 3218 	str.w	r3, [r5, #536]	; 0x218
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004908:	7c26      	ldrb	r6, [r4, #16]
 800490a:	b9b6      	cbnz	r6, 800493a <USBD_CDC_Init+0x8c>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800490c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004910:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8004914:	2101      	movs	r1, #1
 8004916:	4620      	mov	r0, r4
 8004918:	f000 ff8e 	bl	8005838 <USBD_LL_PrepareReceive>
}
 800491c:	4630      	mov	r0, r6
 800491e:	bd70      	pop	{r4, r5, r6, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004920:	2340      	movs	r3, #64	; 0x40
 8004922:	2202      	movs	r2, #2
 8004924:	2181      	movs	r1, #129	; 0x81
 8004926:	f000 ff3d 	bl	80057a4 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800492a:	2101      	movs	r1, #1
 800492c:	62e1      	str	r1, [r4, #44]	; 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800492e:	2340      	movs	r3, #64	; 0x40
 8004930:	2202      	movs	r2, #2
 8004932:	4620      	mov	r0, r4
 8004934:	f000 ff36 	bl	80057a4 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004938:	e7cb      	b.n	80048d2 <USBD_CDC_Init+0x24>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800493a:	2340      	movs	r3, #64	; 0x40
 800493c:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 8004940:	2101      	movs	r1, #1
 8004942:	4620      	mov	r0, r4
 8004944:	f000 ff78 	bl	8005838 <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 8004948:	2600      	movs	r6, #0
 800494a:	e7e7      	b.n	800491c <USBD_CDC_Init+0x6e>
    ret = 1U;
 800494c:	2601      	movs	r6, #1
 800494e:	e7e5      	b.n	800491c <USBD_CDC_Init+0x6e>

08004950 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 8004950:	b119      	cbz	r1, 800495a <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData = fops;
 8004952:	f8c0 12bc 	str.w	r1, [r0, #700]	; 0x2bc
    ret = USBD_OK;
 8004956:	2000      	movs	r0, #0
 8004958:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 800495a:	2002      	movs	r0, #2
  }

  return ret;
}
 800495c:	4770      	bx	lr

0800495e <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800495e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8

  hcdc->TxBuffer = pbuff;
 8004962:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8004966:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
}
 800496a:	2000      	movs	r0, #0
 800496c:	4770      	bx	lr

0800496e <USBD_CDC_SetRxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800496e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8

  hcdc->RxBuffer = pbuff;
 8004972:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return USBD_OK;
}
 8004976:	2000      	movs	r0, #0
 8004978:	4770      	bx	lr

0800497a <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800497a:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8

  if (pdev->pClassData != NULL)
 800497e:	b1a2      	cbz	r2, 80049aa <USBD_CDC_TransmitPacket+0x30>
{
 8004980:	b508      	push	{r3, lr}
  {
    if (hcdc->TxState == 0U)
 8004982:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8004986:	b10b      	cbz	r3, 800498c <USBD_CDC_TransmitPacket+0x12>

      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 8004988:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 800498a:	bd08      	pop	{r3, pc}
      hcdc->TxState = 1U;
 800498c:	2301      	movs	r3, #1
 800498e:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8004992:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 8004996:	6303      	str	r3, [r0, #48]	; 0x30
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8004998:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 800499c:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 80049a0:	2181      	movs	r1, #129	; 0x81
 80049a2:	f000 ff41 	bl	8005828 <USBD_LL_Transmit>
      return USBD_OK;
 80049a6:	2000      	movs	r0, #0
 80049a8:	e7ef      	b.n	800498a <USBD_CDC_TransmitPacket+0x10>
    return USBD_FAIL;
 80049aa:	2002      	movs	r0, #2
}
 80049ac:	4770      	bx	lr

080049ae <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80049ae:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80049b0:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80049b4:	b192      	cbz	r2, 80049dc <USBD_CDC_ReceivePacket+0x2e>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80049b6:	7c04      	ldrb	r4, [r0, #16]
 80049b8:	b944      	cbnz	r4, 80049cc <USBD_CDC_ReceivePacket+0x1e>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80049ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80049be:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 80049c2:	2101      	movs	r1, #1
 80049c4:	f000 ff38 	bl	8005838 <USBD_LL_PrepareReceive>
  }
  else
  {
    return USBD_FAIL;
  }
}
 80049c8:	4620      	mov	r0, r4
 80049ca:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 80049cc:	2340      	movs	r3, #64	; 0x40
 80049ce:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 80049d2:	2101      	movs	r1, #1
 80049d4:	f000 ff30 	bl	8005838 <USBD_LL_PrepareReceive>
    return USBD_OK;
 80049d8:	2400      	movs	r4, #0
 80049da:	e7f5      	b.n	80049c8 <USBD_CDC_ReceivePacket+0x1a>
    return USBD_FAIL;
 80049dc:	2402      	movs	r4, #2
 80049de:	e7f3      	b.n	80049c8 <USBD_CDC_ReceivePacket+0x1a>

080049e0 <USBD_Init>:
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80049e0:	b198      	cbz	r0, 8004a0a <USBD_Init+0x2a>
{
 80049e2:	b508      	push	{r3, lr}
 80049e4:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80049e6:	f8d0 02b4 	ldr.w	r0, [r0, #692]	; 0x2b4
 80049ea:	b110      	cbz	r0, 80049f2 <USBD_Init+0x12>
  {
    pdev->pClass = NULL;
 80049ec:	2000      	movs	r0, #0
 80049ee:	f8c3 02b4 	str.w	r0, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80049f2:	b109      	cbz	r1, 80049f8 <USBD_Init+0x18>
  {
    pdev->pDesc = pdesc;
 80049f4:	f8c3 12b0 	str.w	r1, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80049f8:	2101      	movs	r1, #1
 80049fa:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->id = id;
 80049fe:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8004a00:	4618      	mov	r0, r3
 8004a02:	f000 fe85 	bl	8005710 <USBD_LL_Init>

  return USBD_OK;
 8004a06:	2000      	movs	r0, #0
}
 8004a08:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8004a0a:	2002      	movs	r0, #2
}
 8004a0c:	4770      	bx	lr

08004a0e <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 8004a0e:	b119      	cbz	r1, 8004a18 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8004a10:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
    status = USBD_OK;
 8004a14:	2000      	movs	r0, #0
 8004a16:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8004a18:	2002      	movs	r0, #2
  }

  return status;
}
 8004a1a:	4770      	bx	lr

08004a1c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8004a1c:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8004a1e:	f000 feb9 	bl	8005794 <USBD_LL_Start>

  return USBD_OK;
}
 8004a22:	2000      	movs	r0, #0
 8004a24:	bd08      	pop	{r3, pc}

08004a26 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004a26:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8004a28:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004a2c:	b133      	cbz	r3, 8004a3c <USBD_SetClassConfig+0x16>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4798      	blx	r3
 8004a32:	3800      	subs	r0, #0
 8004a34:	bf18      	it	ne
 8004a36:	2001      	movne	r0, #1
 8004a38:	0040      	lsls	r0, r0, #1
      ret = USBD_OK;
    }
  }

  return ret;
}
 8004a3a:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 8004a3c:	2002      	movs	r0, #2
 8004a3e:	e7fc      	b.n	8004a3a <USBD_SetClassConfig+0x14>

08004a40 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8004a40:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8004a42:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	4798      	blx	r3

  return USBD_OK;
}
 8004a4a:	2000      	movs	r0, #0
 8004a4c:	bd08      	pop	{r3, pc}

08004a4e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8004a4e:	b538      	push	{r3, r4, r5, lr}
 8004a50:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8004a52:	f500 752a 	add.w	r5, r0, #680	; 0x2a8
 8004a56:	4628      	mov	r0, r5
 8004a58:	f000 f91d 	bl	8004c96 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8004a62:	f8b4 32ae 	ldrh.w	r3, [r4, #686]	; 0x2ae
 8004a66:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8004a6a:	f894 12a8 	ldrb.w	r1, [r4, #680]	; 0x2a8
 8004a6e:	f001 031f 	and.w	r3, r1, #31
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d00e      	beq.n	8004a94 <USBD_LL_SetupStage+0x46>
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d011      	beq.n	8004a9e <USBD_LL_SetupStage+0x50>
 8004a7a:	b12b      	cbz	r3, 8004a88 <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8004a7c:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8004a80:	4620      	mov	r0, r4
 8004a82:	f000 fea2 	bl	80057ca <USBD_LL_StallEP>
      break;
 8004a86:	e003      	b.n	8004a90 <USBD_LL_SetupStage+0x42>
      USBD_StdDevReq(pdev, &pdev->request);
 8004a88:	4629      	mov	r1, r5
 8004a8a:	4620      	mov	r0, r4
 8004a8c:	f000 f922 	bl	8004cd4 <USBD_StdDevReq>
  }

  return USBD_OK;
}
 8004a90:	2000      	movs	r0, #0
 8004a92:	bd38      	pop	{r3, r4, r5, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 8004a94:	4629      	mov	r1, r5
 8004a96:	4620      	mov	r0, r4
 8004a98:	f000 fad4 	bl	8005044 <USBD_StdItfReq>
      break;
 8004a9c:	e7f8      	b.n	8004a90 <USBD_LL_SetupStage+0x42>
      USBD_StdEPReq(pdev, &pdev->request);
 8004a9e:	4629      	mov	r1, r5
 8004aa0:	4620      	mov	r0, r4
 8004aa2:	f000 faff 	bl	80050a4 <USBD_StdEPReq>
      break;
 8004aa6:	e7f3      	b.n	8004a90 <USBD_LL_SetupStage+0x42>

08004aa8 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8004aa8:	b538      	push	{r3, r4, r5, lr}
 8004aaa:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8004aac:	460d      	mov	r5, r1
 8004aae:	bb81      	cbnz	r1, 8004b12 <USBD_LL_DataOutStage+0x6a>
 8004ab0:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8004ab2:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8004ab6:	2a03      	cmp	r2, #3
 8004ab8:	d003      	beq.n	8004ac2 <USBD_LL_DataOutStage+0x1a>
        USBD_CtlSendStatus(pdev);
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8004aba:	2a05      	cmp	r2, #5
 8004abc:	d022      	beq.n	8004b04 <USBD_LL_DataOutStage+0x5c>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8004abe:	4608      	mov	r0, r1
 8004ac0:	e031      	b.n	8004b26 <USBD_LL_DataOutStage+0x7e>
      if (pep->rem_length > pep->maxpacket)
 8004ac2:	f8d0 1160 	ldr.w	r1, [r0, #352]	; 0x160
 8004ac6:	f8d0 2164 	ldr.w	r2, [r0, #356]	; 0x164
 8004aca:	4291      	cmp	r1, r2
 8004acc:	d90b      	bls.n	8004ae6 <USBD_LL_DataOutStage+0x3e>
        pep->rem_length -= pep->maxpacket;
 8004ace:	1a89      	subs	r1, r1, r2
 8004ad0:	f8c0 1160 	str.w	r1, [r0, #352]	; 0x160
        USBD_CtlContinueRx(pdev, pdata,
 8004ad4:	428a      	cmp	r2, r1
 8004ad6:	bf8c      	ite	hi
 8004ad8:	b28a      	uxthhi	r2, r1
 8004ada:	b292      	uxthls	r2, r2
 8004adc:	4619      	mov	r1, r3
 8004ade:	f000 fbfc 	bl	80052da <USBD_CtlContinueRx>
  return USBD_OK;
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	e01f      	b.n	8004b26 <USBD_LL_DataOutStage+0x7e>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8004ae6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004aea:	691b      	ldr	r3, [r3, #16]
 8004aec:	b11b      	cbz	r3, 8004af6 <USBD_LL_DataOutStage+0x4e>
 8004aee:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004af2:	2a03      	cmp	r2, #3
 8004af4:	d004      	beq.n	8004b00 <USBD_LL_DataOutStage+0x58>
        USBD_CtlSendStatus(pdev);
 8004af6:	4620      	mov	r0, r4
 8004af8:	f000 fbf7 	bl	80052ea <USBD_CtlSendStatus>
  return USBD_OK;
 8004afc:	4628      	mov	r0, r5
 8004afe:	e012      	b.n	8004b26 <USBD_LL_DataOutStage+0x7e>
          pdev->pClass->EP0_RxReady(pdev);
 8004b00:	4798      	blx	r3
 8004b02:	e7f8      	b.n	8004af6 <USBD_LL_DataOutStage+0x4e>
        pdev->ep0_state = USBD_EP0_IDLE;
 8004b04:	2100      	movs	r1, #0
 8004b06:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8004b0a:	f000 fe5e 	bl	80057ca <USBD_LL_StallEP>
  return USBD_OK;
 8004b0e:	4628      	mov	r0, r5
 8004b10:	e009      	b.n	8004b26 <USBD_LL_DataOutStage+0x7e>
  else if ((pdev->pClass->DataOut != NULL) &&
 8004b12:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004b16:	699b      	ldr	r3, [r3, #24]
 8004b18:	b133      	cbz	r3, 8004b28 <USBD_LL_DataOutStage+0x80>
 8004b1a:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004b1e:	2a03      	cmp	r2, #3
 8004b20:	d104      	bne.n	8004b2c <USBD_LL_DataOutStage+0x84>
    pdev->pClass->DataOut(pdev, epnum);
 8004b22:	4798      	blx	r3
  return USBD_OK;
 8004b24:	2000      	movs	r0, #0
}
 8004b26:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8004b28:	2002      	movs	r0, #2
 8004b2a:	e7fc      	b.n	8004b26 <USBD_LL_DataOutStage+0x7e>
 8004b2c:	2002      	movs	r0, #2
 8004b2e:	e7fa      	b.n	8004b26 <USBD_LL_DataOutStage+0x7e>

08004b30 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8004b30:	b538      	push	{r3, r4, r5, lr}
 8004b32:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8004b34:	460d      	mov	r5, r1
 8004b36:	2900      	cmp	r1, #0
 8004b38:	d152      	bne.n	8004be0 <USBD_LL_DataInStage+0xb0>
 8004b3a:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8004b3c:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8004b40:	2a02      	cmp	r2, #2
 8004b42:	d00b      	beq.n	8004b5c <USBD_LL_DataInStage+0x2c>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8004b44:	f032 0304 	bics.w	r3, r2, #4
 8004b48:	d102      	bne.n	8004b50 <USBD_LL_DataInStage+0x20>
          (pdev->ep0_state == USBD_EP0_IDLE))
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8004b4a:	2180      	movs	r1, #128	; 0x80
 8004b4c:	f000 fe3d 	bl	80057ca <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8004b50:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d03e      	beq.n	8004bd6 <USBD_LL_DataInStage+0xa6>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8004b58:	4628      	mov	r0, r5
}
 8004b5a:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8004b5c:	6a02      	ldr	r2, [r0, #32]
 8004b5e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004b60:	428a      	cmp	r2, r1
 8004b62:	d81b      	bhi.n	8004b9c <USBD_LL_DataInStage+0x6c>
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8004b64:	69c2      	ldr	r2, [r0, #28]
 8004b66:	fbb2 f3f1 	udiv	r3, r2, r1
 8004b6a:	fb01 2313 	mls	r3, r1, r3, r2
 8004b6e:	b92b      	cbnz	r3, 8004b7c <USBD_LL_DataInStage+0x4c>
 8004b70:	4291      	cmp	r1, r2
 8004b72:	d803      	bhi.n	8004b7c <USBD_LL_DataInStage+0x4c>
            (pep->total_length >= pep->maxpacket) &&
 8004b74:	f8d0 3298 	ldr.w	r3, [r0, #664]	; 0x298
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d31c      	bcc.n	8004bb6 <USBD_LL_DataInStage+0x86>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8004b7c:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8004b80:	68db      	ldr	r3, [r3, #12]
 8004b82:	b11b      	cbz	r3, 8004b8c <USBD_LL_DataInStage+0x5c>
 8004b84:	f894 229c 	ldrb.w	r2, [r4, #668]	; 0x29c
 8004b88:	2a03      	cmp	r2, #3
 8004b8a:	d021      	beq.n	8004bd0 <USBD_LL_DataInStage+0xa0>
          USBD_LL_StallEP(pdev, 0x80U);
 8004b8c:	2180      	movs	r1, #128	; 0x80
 8004b8e:	4620      	mov	r0, r4
 8004b90:	f000 fe1b 	bl	80057ca <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8004b94:	4620      	mov	r0, r4
 8004b96:	f000 fbb3 	bl	8005300 <USBD_CtlReceiveStatus>
 8004b9a:	e7d9      	b.n	8004b50 <USBD_LL_DataInStage+0x20>
        pep->rem_length -= pep->maxpacket;
 8004b9c:	1a52      	subs	r2, r2, r1
 8004b9e:	6202      	str	r2, [r0, #32]
        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8004ba0:	b292      	uxth	r2, r2
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	f000 fb82 	bl	80052ac <USBD_CtlContinueSendData>
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004ba8:	2300      	movs	r3, #0
 8004baa:	461a      	mov	r2, r3
 8004bac:	4619      	mov	r1, r3
 8004bae:	4620      	mov	r0, r4
 8004bb0:	f000 fe42 	bl	8005838 <USBD_LL_PrepareReceive>
 8004bb4:	e7cc      	b.n	8004b50 <USBD_LL_DataInStage+0x20>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	4611      	mov	r1, r2
 8004bba:	f000 fb77 	bl	80052ac <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8004bbe:	2100      	movs	r1, #0
 8004bc0:	f8c4 1298 	str.w	r1, [r4, #664]	; 0x298
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8004bc4:	460b      	mov	r3, r1
 8004bc6:	460a      	mov	r2, r1
 8004bc8:	4620      	mov	r0, r4
 8004bca:	f000 fe35 	bl	8005838 <USBD_LL_PrepareReceive>
 8004bce:	e7bf      	b.n	8004b50 <USBD_LL_DataInStage+0x20>
            pdev->pClass->EP0_TxSent(pdev);
 8004bd0:	4620      	mov	r0, r4
 8004bd2:	4798      	blx	r3
 8004bd4:	e7da      	b.n	8004b8c <USBD_LL_DataInStage+0x5c>
      pdev->dev_test_mode = 0U;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
  return USBD_OK;
 8004bdc:	4628      	mov	r0, r5
 8004bde:	e7bc      	b.n	8004b5a <USBD_LL_DataInStage+0x2a>
  else if ((pdev->pClass->DataIn != NULL) &&
 8004be0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	b133      	cbz	r3, 8004bf6 <USBD_LL_DataInStage+0xc6>
 8004be8:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004bec:	2a03      	cmp	r2, #3
 8004bee:	d104      	bne.n	8004bfa <USBD_LL_DataInStage+0xca>
    pdev->pClass->DataIn(pdev, epnum);
 8004bf0:	4798      	blx	r3
  return USBD_OK;
 8004bf2:	2000      	movs	r0, #0
    pdev->pClass->DataIn(pdev, epnum);
 8004bf4:	e7b1      	b.n	8004b5a <USBD_LL_DataInStage+0x2a>
    return USBD_FAIL;
 8004bf6:	2002      	movs	r0, #2
 8004bf8:	e7af      	b.n	8004b5a <USBD_LL_DataInStage+0x2a>
 8004bfa:	2002      	movs	r0, #2
 8004bfc:	e7ad      	b.n	8004b5a <USBD_LL_DataInStage+0x2a>

08004bfe <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8004bfe:	b570      	push	{r4, r5, r6, lr}
 8004c00:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004c02:	2340      	movs	r3, #64	; 0x40
 8004c04:	2200      	movs	r2, #0
 8004c06:	4611      	mov	r1, r2
 8004c08:	f000 fdcc 	bl	80057a4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8004c0c:	2501      	movs	r5, #1
 8004c0e:	f8c4 5158 	str.w	r5, [r4, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8004c12:	2640      	movs	r6, #64	; 0x40
 8004c14:	f8c4 6164 	str.w	r6, [r4, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8004c18:	4633      	mov	r3, r6
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	2180      	movs	r1, #128	; 0x80
 8004c1e:	4620      	mov	r0, r4
 8004c20:	f000 fdc0 	bl	80057a4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8004c24:	61a5      	str	r5, [r4, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8004c26:	6266      	str	r6, [r4, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8004c28:	f884 529c 	strb.w	r5, [r4, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  pdev->dev_config = 0U;
 8004c32:	6063      	str	r3, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 8004c34:	f8c4 32a4 	str.w	r3, [r4, #676]	; 0x2a4

  if (pdev->pClassData)
 8004c38:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8004c3c:	b12b      	cbz	r3, 8004c4a <USBD_LL_Reset+0x4c>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8004c3e:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	2100      	movs	r1, #0
 8004c46:	4620      	mov	r0, r4
 8004c48:	4798      	blx	r3
  }

  return USBD_OK;
}
 8004c4a:	2000      	movs	r0, #0
 8004c4c:	bd70      	pop	{r4, r5, r6, pc}

08004c4e <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8004c4e:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8004c50:	2000      	movs	r0, #0
 8004c52:	4770      	bx	lr

08004c54 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8004c54:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004c58:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8004c5c:	2304      	movs	r3, #4
 8004c5e:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 8004c62:	2000      	movs	r0, #0
 8004c64:	4770      	bx	lr

08004c66 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8004c66:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004c6a:	2b04      	cmp	r3, #4
  {
    pdev->dev_state = pdev->dev_old_state;
 8004c6c:	bf04      	itt	eq
 8004c6e:	f890 329d 	ldrbeq.w	r3, [r0, #669]	; 0x29d
 8004c72:	f880 329c 	strbeq.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 8004c76:	2000      	movs	r0, #0
 8004c78:	4770      	bx	lr

08004c7a <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8004c7a:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004c7c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004c80:	2b03      	cmp	r3, #3
 8004c82:	d001      	beq.n	8004c88 <USBD_LL_SOF+0xe>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 8004c84:	2000      	movs	r0, #0
 8004c86:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 8004c88:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d0f8      	beq.n	8004c84 <USBD_LL_SOF+0xa>
      pdev->pClass->SOF(pdev);
 8004c92:	4798      	blx	r3
 8004c94:	e7f6      	b.n	8004c84 <USBD_LL_SOF+0xa>

08004c96 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest = *(uint8_t *)(pdata);
 8004c96:	780b      	ldrb	r3, [r1, #0]
 8004c98:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8004c9a:	784b      	ldrb	r3, [r1, #1]
 8004c9c:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8004c9e:	78ca      	ldrb	r2, [r1, #3]
 8004ca0:	788b      	ldrb	r3, [r1, #2]
 8004ca2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004ca6:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8004ca8:	794a      	ldrb	r2, [r1, #5]
 8004caa:	790b      	ldrb	r3, [r1, #4]
 8004cac:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004cb0:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8004cb2:	79ca      	ldrb	r2, [r1, #7]
 8004cb4:	798b      	ldrb	r3, [r1, #6]
 8004cb6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004cba:	80c3      	strh	r3, [r0, #6]

}
 8004cbc:	4770      	bx	lr

08004cbe <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8004cbe:	b510      	push	{r4, lr}
 8004cc0:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 8004cc2:	2180      	movs	r1, #128	; 0x80
 8004cc4:	f000 fd81 	bl	80057ca <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8004cc8:	2100      	movs	r1, #0
 8004cca:	4620      	mov	r0, r4
 8004ccc:	f000 fd7d 	bl	80057ca <USBD_LL_StallEP>
}
 8004cd0:	bd10      	pop	{r4, pc}
	...

08004cd4 <USBD_StdDevReq>:
{
 8004cd4:	b530      	push	{r4, r5, lr}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	4605      	mov	r5, r0
 8004cda:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004cdc:	780b      	ldrb	r3, [r1, #0]
 8004cde:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004ce2:	2b20      	cmp	r3, #32
 8004ce4:	d005      	beq.n	8004cf2 <USBD_StdDevReq+0x1e>
 8004ce6:	2b40      	cmp	r3, #64	; 0x40
 8004ce8:	d003      	beq.n	8004cf2 <USBD_StdDevReq+0x1e>
 8004cea:	b15b      	cbz	r3, 8004d04 <USBD_StdDevReq+0x30>
      USBD_CtlError(pdev, req);
 8004cec:	f7ff ffe7 	bl	8004cbe <USBD_CtlError>
      break;
 8004cf0:	e005      	b.n	8004cfe <USBD_StdDevReq+0x2a>
      pdev->pClass->Setup(pdev, req);
 8004cf2:	f8d5 32b4 	ldr.w	r3, [r5, #692]	; 0x2b4
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	4621      	mov	r1, r4
 8004cfa:	4628      	mov	r0, r5
 8004cfc:	4798      	blx	r3
}
 8004cfe:	2000      	movs	r0, #0
 8004d00:	b003      	add	sp, #12
 8004d02:	bd30      	pop	{r4, r5, pc}
      switch (req->bRequest)
 8004d04:	784b      	ldrb	r3, [r1, #1]
 8004d06:	2b09      	cmp	r3, #9
 8004d08:	f200 8197 	bhi.w	800503a <USBD_StdDevReq+0x366>
 8004d0c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004d10:	0183015f 	.word	0x0183015f
 8004d14:	017a0195 	.word	0x017a0195
 8004d18:	00c90195 	.word	0x00c90195
 8004d1c:	0195000a 	.word	0x0195000a
 8004d20:	00ee0140 	.word	0x00ee0140
  uint16_t len = 0U;
 8004d24:	2300      	movs	r3, #0
 8004d26:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8004d2a:	884a      	ldrh	r2, [r1, #2]
 8004d2c:	0a13      	lsrs	r3, r2, #8
 8004d2e:	3b01      	subs	r3, #1
 8004d30:	2b06      	cmp	r3, #6
 8004d32:	f200 80a4 	bhi.w	8004e7e <USBD_StdDevReq+0x1aa>
 8004d36:	e8df f003 	tbb	[pc, r3]
 8004d3a:	1804      	.short	0x1804
 8004d3c:	86a2a22c 	.word	0x86a2a22c
 8004d40:	93          	.byte	0x93
 8004d41:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8004d42:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f10d 0106 	add.w	r1, sp, #6
 8004d4c:	7c00      	ldrb	r0, [r0, #16]
 8004d4e:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 8004d50:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8004d54:	2a00      	cmp	r2, #0
 8004d56:	f000 809f 	beq.w	8004e98 <USBD_StdDevReq+0x1c4>
 8004d5a:	88e3      	ldrh	r3, [r4, #6]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f040 8092 	bne.w	8004e86 <USBD_StdDevReq+0x1b2>
      (void)USBD_CtlSendStatus(pdev);
 8004d62:	4628      	mov	r0, r5
 8004d64:	f000 fac1 	bl	80052ea <USBD_CtlSendStatus>
 8004d68:	e7c9      	b.n	8004cfe <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004d6a:	7c03      	ldrb	r3, [r0, #16]
 8004d6c:	b943      	cbnz	r3, 8004d80 <USBD_StdDevReq+0xac>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8004d6e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d74:	f10d 0006 	add.w	r0, sp, #6
 8004d78:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004d7a:	2302      	movs	r3, #2
 8004d7c:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8004d7e:	e7e7      	b.n	8004d50 <USBD_StdDevReq+0x7c>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8004d80:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d86:	f10d 0006 	add.w	r0, sp, #6
 8004d8a:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8004d8c:	2302      	movs	r3, #2
 8004d8e:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8004d90:	e7de      	b.n	8004d50 <USBD_StdDevReq+0x7c>
      switch ((uint8_t)(req->wValue))
 8004d92:	b2d2      	uxtb	r2, r2
 8004d94:	2a05      	cmp	r2, #5
 8004d96:	d852      	bhi.n	8004e3e <USBD_StdDevReq+0x16a>
 8004d98:	e8df f002 	tbb	[pc, r2]
 8004d9c:	2a1d1003 	.word	0x2a1d1003
 8004da0:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8004da2:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	b123      	cbz	r3, 8004db4 <USBD_StdDevReq+0xe0>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8004daa:	f10d 0106 	add.w	r1, sp, #6
 8004dae:	7c00      	ldrb	r0, [r0, #16]
 8004db0:	4798      	blx	r3
  if (err != 0U)
 8004db2:	e7cd      	b.n	8004d50 <USBD_StdDevReq+0x7c>
            USBD_CtlError(pdev, req);
 8004db4:	4621      	mov	r1, r4
 8004db6:	f7ff ff82 	bl	8004cbe <USBD_CtlError>
  if (err != 0U)
 8004dba:	e7a0      	b.n	8004cfe <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8004dbc:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	b123      	cbz	r3, 8004dce <USBD_StdDevReq+0xfa>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8004dc4:	f10d 0106 	add.w	r1, sp, #6
 8004dc8:	7c00      	ldrb	r0, [r0, #16]
 8004dca:	4798      	blx	r3
  if (err != 0U)
 8004dcc:	e7c0      	b.n	8004d50 <USBD_StdDevReq+0x7c>
            USBD_CtlError(pdev, req);
 8004dce:	4621      	mov	r1, r4
 8004dd0:	f7ff ff75 	bl	8004cbe <USBD_CtlError>
  if (err != 0U)
 8004dd4:	e793      	b.n	8004cfe <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8004dd6:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	b123      	cbz	r3, 8004de8 <USBD_StdDevReq+0x114>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8004dde:	f10d 0106 	add.w	r1, sp, #6
 8004de2:	7c00      	ldrb	r0, [r0, #16]
 8004de4:	4798      	blx	r3
  if (err != 0U)
 8004de6:	e7b3      	b.n	8004d50 <USBD_StdDevReq+0x7c>
            USBD_CtlError(pdev, req);
 8004de8:	4621      	mov	r1, r4
 8004dea:	f7ff ff68 	bl	8004cbe <USBD_CtlError>
  if (err != 0U)
 8004dee:	e786      	b.n	8004cfe <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8004df0:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	b123      	cbz	r3, 8004e02 <USBD_StdDevReq+0x12e>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8004df8:	f10d 0106 	add.w	r1, sp, #6
 8004dfc:	7c00      	ldrb	r0, [r0, #16]
 8004dfe:	4798      	blx	r3
  if (err != 0U)
 8004e00:	e7a6      	b.n	8004d50 <USBD_StdDevReq+0x7c>
            USBD_CtlError(pdev, req);
 8004e02:	4621      	mov	r1, r4
 8004e04:	f7ff ff5b 	bl	8004cbe <USBD_CtlError>
  if (err != 0U)
 8004e08:	e779      	b.n	8004cfe <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8004e0a:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004e0e:	695b      	ldr	r3, [r3, #20]
 8004e10:	b123      	cbz	r3, 8004e1c <USBD_StdDevReq+0x148>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8004e12:	f10d 0106 	add.w	r1, sp, #6
 8004e16:	7c00      	ldrb	r0, [r0, #16]
 8004e18:	4798      	blx	r3
  if (err != 0U)
 8004e1a:	e799      	b.n	8004d50 <USBD_StdDevReq+0x7c>
            USBD_CtlError(pdev, req);
 8004e1c:	4621      	mov	r1, r4
 8004e1e:	f7ff ff4e 	bl	8004cbe <USBD_CtlError>
  if (err != 0U)
 8004e22:	e76c      	b.n	8004cfe <USBD_StdDevReq+0x2a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8004e24:	f8d0 32b0 	ldr.w	r3, [r0, #688]	; 0x2b0
 8004e28:	699b      	ldr	r3, [r3, #24]
 8004e2a:	b123      	cbz	r3, 8004e36 <USBD_StdDevReq+0x162>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8004e2c:	f10d 0106 	add.w	r1, sp, #6
 8004e30:	7c00      	ldrb	r0, [r0, #16]
 8004e32:	4798      	blx	r3
  if (err != 0U)
 8004e34:	e78c      	b.n	8004d50 <USBD_StdDevReq+0x7c>
            USBD_CtlError(pdev, req);
 8004e36:	4621      	mov	r1, r4
 8004e38:	f7ff ff41 	bl	8004cbe <USBD_CtlError>
  if (err != 0U)
 8004e3c:	e75f      	b.n	8004cfe <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 8004e3e:	4621      	mov	r1, r4
 8004e40:	f7ff ff3d 	bl	8004cbe <USBD_CtlError>
  if (err != 0U)
 8004e44:	e75b      	b.n	8004cfe <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004e46:	7c03      	ldrb	r3, [r0, #16]
 8004e48:	b933      	cbnz	r3, 8004e58 <USBD_StdDevReq+0x184>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8004e4a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e50:	f10d 0006 	add.w	r0, sp, #6
 8004e54:	4798      	blx	r3
  if (err != 0U)
 8004e56:	e77b      	b.n	8004d50 <USBD_StdDevReq+0x7c>
        USBD_CtlError(pdev, req);
 8004e58:	4621      	mov	r1, r4
 8004e5a:	f7ff ff30 	bl	8004cbe <USBD_CtlError>
  if (err != 0U)
 8004e5e:	e74e      	b.n	8004cfe <USBD_StdDevReq+0x2a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004e60:	7c03      	ldrb	r3, [r0, #16]
 8004e62:	b943      	cbnz	r3, 8004e76 <USBD_StdDevReq+0x1a2>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8004e64:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8004e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e6a:	f10d 0006 	add.w	r0, sp, #6
 8004e6e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8004e70:	2307      	movs	r3, #7
 8004e72:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8004e74:	e76c      	b.n	8004d50 <USBD_StdDevReq+0x7c>
        USBD_CtlError(pdev, req);
 8004e76:	4621      	mov	r1, r4
 8004e78:	f7ff ff21 	bl	8004cbe <USBD_CtlError>
  if (err != 0U)
 8004e7c:	e73f      	b.n	8004cfe <USBD_StdDevReq+0x2a>
      USBD_CtlError(pdev, req);
 8004e7e:	4621      	mov	r1, r4
 8004e80:	f7ff ff1d 	bl	8004cbe <USBD_CtlError>
    return;
 8004e84:	e73b      	b.n	8004cfe <USBD_StdDevReq+0x2a>
      len = MIN(len, req->wLength);
 8004e86:	429a      	cmp	r2, r3
 8004e88:	bf28      	it	cs
 8004e8a:	461a      	movcs	r2, r3
 8004e8c:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8004e90:	4601      	mov	r1, r0
 8004e92:	4628      	mov	r0, r5
 8004e94:	f000 f9fd 	bl	8005292 <USBD_CtlSendData>
    if (req->wLength == 0U)
 8004e98:	88e3      	ldrh	r3, [r4, #6]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f47f af2f 	bne.w	8004cfe <USBD_StdDevReq+0x2a>
 8004ea0:	e75f      	b.n	8004d62 <USBD_StdDevReq+0x8e>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8004ea2:	888b      	ldrh	r3, [r1, #4]
 8004ea4:	b9eb      	cbnz	r3, 8004ee2 <USBD_StdDevReq+0x20e>
 8004ea6:	88cb      	ldrh	r3, [r1, #6]
 8004ea8:	b9db      	cbnz	r3, 8004ee2 <USBD_StdDevReq+0x20e>
 8004eaa:	884b      	ldrh	r3, [r1, #2]
 8004eac:	2b7f      	cmp	r3, #127	; 0x7f
 8004eae:	d818      	bhi.n	8004ee2 <USBD_StdDevReq+0x20e>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004eb0:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004eb4:	2a03      	cmp	r2, #3
 8004eb6:	d00d      	beq.n	8004ed4 <USBD_StdDevReq+0x200>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8004eb8:	b2dc      	uxtb	r4, r3
      pdev->dev_address = dev_addr;
 8004eba:	f880 429e 	strb.w	r4, [r0, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8004ebe:	4621      	mov	r1, r4
 8004ec0:	f000 fcaa 	bl	8005818 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8004ec4:	4628      	mov	r0, r5
 8004ec6:	f000 fa10 	bl	80052ea <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8004eca:	b134      	cbz	r4, 8004eda <USBD_StdDevReq+0x206>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8004ecc:	2302      	movs	r3, #2
 8004ece:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8004ed2:	e714      	b.n	8004cfe <USBD_StdDevReq+0x2a>
      USBD_CtlError(pdev, req);
 8004ed4:	f7ff fef3 	bl	8004cbe <USBD_CtlError>
 8004ed8:	e711      	b.n	8004cfe <USBD_StdDevReq+0x2a>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8004eda:	2301      	movs	r3, #1
 8004edc:	f885 329c 	strb.w	r3, [r5, #668]	; 0x29c
 8004ee0:	e70d      	b.n	8004cfe <USBD_StdDevReq+0x2a>
    USBD_CtlError(pdev, req);
 8004ee2:	4621      	mov	r1, r4
 8004ee4:	4628      	mov	r0, r5
 8004ee6:	f7ff feea 	bl	8004cbe <USBD_CtlError>
 8004eea:	e708      	b.n	8004cfe <USBD_StdDevReq+0x2a>
  cfgidx = (uint8_t)(req->wValue);
 8004eec:	788b      	ldrb	r3, [r1, #2]
 8004eee:	4a54      	ldr	r2, [pc, #336]	; (8005040 <USBD_StdDevReq+0x36c>)
 8004ef0:	7013      	strb	r3, [r2, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d80d      	bhi.n	8004f12 <USBD_StdDevReq+0x23e>
    switch (pdev->dev_state)
 8004ef6:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 8004efa:	2a02      	cmp	r2, #2
 8004efc:	d00c      	beq.n	8004f18 <USBD_StdDevReq+0x244>
 8004efe:	2a03      	cmp	r2, #3
 8004f00:	d020      	beq.n	8004f44 <USBD_StdDevReq+0x270>
        USBD_CtlError(pdev, req);
 8004f02:	f7ff fedc 	bl	8004cbe <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8004f06:	4b4e      	ldr	r3, [pc, #312]	; (8005040 <USBD_StdDevReq+0x36c>)
 8004f08:	7819      	ldrb	r1, [r3, #0]
 8004f0a:	4628      	mov	r0, r5
 8004f0c:	f7ff fd98 	bl	8004a40 <USBD_ClrClassConfig>
        break;
 8004f10:	e6f5      	b.n	8004cfe <USBD_StdDevReq+0x2a>
    USBD_CtlError(pdev, req);
 8004f12:	f7ff fed4 	bl	8004cbe <USBD_CtlError>
 8004f16:	e6f2      	b.n	8004cfe <USBD_StdDevReq+0x2a>
        if (cfgidx)
 8004f18:	b18b      	cbz	r3, 8004f3e <USBD_StdDevReq+0x26a>
          pdev->dev_config = cfgidx;
 8004f1a:	2101      	movs	r1, #1
 8004f1c:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8004f24:	f7ff fd7f 	bl	8004a26 <USBD_SetClassConfig>
 8004f28:	2802      	cmp	r0, #2
 8004f2a:	d003      	beq.n	8004f34 <USBD_StdDevReq+0x260>
          USBD_CtlSendStatus(pdev);
 8004f2c:	4628      	mov	r0, r5
 8004f2e:	f000 f9dc 	bl	80052ea <USBD_CtlSendStatus>
 8004f32:	e6e4      	b.n	8004cfe <USBD_StdDevReq+0x2a>
            USBD_CtlError(pdev, req);
 8004f34:	4621      	mov	r1, r4
 8004f36:	4628      	mov	r0, r5
 8004f38:	f7ff fec1 	bl	8004cbe <USBD_CtlError>
            return;
 8004f3c:	e6df      	b.n	8004cfe <USBD_StdDevReq+0x2a>
          USBD_CtlSendStatus(pdev);
 8004f3e:	f000 f9d4 	bl	80052ea <USBD_CtlSendStatus>
 8004f42:	e6dc      	b.n	8004cfe <USBD_StdDevReq+0x2a>
        if (cfgidx == 0U)
 8004f44:	b18b      	cbz	r3, 8004f6a <USBD_StdDevReq+0x296>
        else if (cfgidx != pdev->dev_config)
 8004f46:	6841      	ldr	r1, [r0, #4]
 8004f48:	2901      	cmp	r1, #1
 8004f4a:	d01e      	beq.n	8004f8a <USBD_StdDevReq+0x2b6>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8004f4c:	b2c9      	uxtb	r1, r1
 8004f4e:	f7ff fd77 	bl	8004a40 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8004f52:	4b3b      	ldr	r3, [pc, #236]	; (8005040 <USBD_StdDevReq+0x36c>)
 8004f54:	7819      	ldrb	r1, [r3, #0]
 8004f56:	6069      	str	r1, [r5, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8004f58:	4628      	mov	r0, r5
 8004f5a:	f7ff fd64 	bl	8004a26 <USBD_SetClassConfig>
 8004f5e:	2802      	cmp	r0, #2
 8004f60:	d00e      	beq.n	8004f80 <USBD_StdDevReq+0x2ac>
          USBD_CtlSendStatus(pdev);
 8004f62:	4628      	mov	r0, r5
 8004f64:	f000 f9c1 	bl	80052ea <USBD_CtlSendStatus>
 8004f68:	e6c9      	b.n	8004cfe <USBD_StdDevReq+0x2a>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8004f70:	2100      	movs	r1, #0
 8004f72:	6041      	str	r1, [r0, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8004f74:	f7ff fd64 	bl	8004a40 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8004f78:	4628      	mov	r0, r5
 8004f7a:	f000 f9b6 	bl	80052ea <USBD_CtlSendStatus>
 8004f7e:	e6be      	b.n	8004cfe <USBD_StdDevReq+0x2a>
            USBD_CtlError(pdev, req);
 8004f80:	4621      	mov	r1, r4
 8004f82:	4628      	mov	r0, r5
 8004f84:	f7ff fe9b 	bl	8004cbe <USBD_CtlError>
            return;
 8004f88:	e6b9      	b.n	8004cfe <USBD_StdDevReq+0x2a>
          USBD_CtlSendStatus(pdev);
 8004f8a:	f000 f9ae 	bl	80052ea <USBD_CtlSendStatus>
 8004f8e:	e6b6      	b.n	8004cfe <USBD_StdDevReq+0x2a>
  if (req->wLength != 1U)
 8004f90:	88cb      	ldrh	r3, [r1, #6]
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d10a      	bne.n	8004fac <USBD_StdDevReq+0x2d8>
    switch (pdev->dev_state)
 8004f96:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004f9a:	2b02      	cmp	r3, #2
 8004f9c:	d909      	bls.n	8004fb2 <USBD_StdDevReq+0x2de>
 8004f9e:	2b03      	cmp	r3, #3
 8004fa0:	d108      	bne.n	8004fb4 <USBD_StdDevReq+0x2e0>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	1d01      	adds	r1, r0, #4
 8004fa6:	f000 f974 	bl	8005292 <USBD_CtlSendData>
        break;
 8004faa:	e6a8      	b.n	8004cfe <USBD_StdDevReq+0x2a>
    USBD_CtlError(pdev, req);
 8004fac:	f7ff fe87 	bl	8004cbe <USBD_CtlError>
 8004fb0:	e6a5      	b.n	8004cfe <USBD_StdDevReq+0x2a>
    switch (pdev->dev_state)
 8004fb2:	b923      	cbnz	r3, 8004fbe <USBD_StdDevReq+0x2ea>
        USBD_CtlError(pdev, req);
 8004fb4:	4621      	mov	r1, r4
 8004fb6:	4628      	mov	r0, r5
 8004fb8:	f7ff fe81 	bl	8004cbe <USBD_CtlError>
        break;
 8004fbc:	e69f      	b.n	8004cfe <USBD_StdDevReq+0x2a>
        pdev->dev_default_config = 0U;
 8004fbe:	4601      	mov	r1, r0
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	f841 3f08 	str.w	r3, [r1, #8]!
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	f000 f963 	bl	8005292 <USBD_CtlSendData>
        break;
 8004fcc:	e697      	b.n	8004cfe <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8004fce:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d812      	bhi.n	8004ffe <USBD_StdDevReq+0x32a>
      if (req->wLength != 0x2U)
 8004fd8:	88cb      	ldrh	r3, [r1, #6]
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	d10c      	bne.n	8004ff8 <USBD_StdDevReq+0x324>
      if (pdev->dev_remote_wakeup)
 8004fde:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	bf14      	ite	ne
 8004fe6:	2303      	movne	r3, #3
 8004fe8:	2301      	moveq	r3, #1
 8004fea:	4601      	mov	r1, r0
 8004fec:	f841 3f0c 	str.w	r3, [r1, #12]!
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8004ff0:	2202      	movs	r2, #2
 8004ff2:	f000 f94e 	bl	8005292 <USBD_CtlSendData>
      break;
 8004ff6:	e682      	b.n	8004cfe <USBD_StdDevReq+0x2a>
        USBD_CtlError(pdev, req);
 8004ff8:	f7ff fe61 	bl	8004cbe <USBD_CtlError>
        break;
 8004ffc:	e67f      	b.n	8004cfe <USBD_StdDevReq+0x2a>
      USBD_CtlError(pdev, req);
 8004ffe:	f7ff fe5e 	bl	8004cbe <USBD_CtlError>
      break;
 8005002:	e67c      	b.n	8004cfe <USBD_StdDevReq+0x2a>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005004:	884b      	ldrh	r3, [r1, #2]
 8005006:	2b01      	cmp	r3, #1
 8005008:	f47f ae79 	bne.w	8004cfe <USBD_StdDevReq+0x2a>
    pdev->dev_remote_wakeup = 1U;
 800500c:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8005010:	f000 f96b 	bl	80052ea <USBD_CtlSendStatus>
 8005014:	e673      	b.n	8004cfe <USBD_StdDevReq+0x2a>
  switch (pdev->dev_state)
 8005016:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800501a:	3b01      	subs	r3, #1
 800501c:	2b02      	cmp	r3, #2
 800501e:	d809      	bhi.n	8005034 <USBD_StdDevReq+0x360>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005020:	884b      	ldrh	r3, [r1, #2]
 8005022:	2b01      	cmp	r3, #1
 8005024:	f47f ae6b 	bne.w	8004cfe <USBD_StdDevReq+0x2a>
        pdev->dev_remote_wakeup = 0U;
 8005028:	2300      	movs	r3, #0
 800502a:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800502e:	f000 f95c 	bl	80052ea <USBD_CtlSendStatus>
 8005032:	e664      	b.n	8004cfe <USBD_StdDevReq+0x2a>
      USBD_CtlError(pdev, req);
 8005034:	f7ff fe43 	bl	8004cbe <USBD_CtlError>
      break;
 8005038:	e661      	b.n	8004cfe <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 800503a:	f7ff fe40 	bl	8004cbe <USBD_CtlError>
          break;
 800503e:	e65e      	b.n	8004cfe <USBD_StdDevReq+0x2a>
 8005040:	2000041c 	.word	0x2000041c

08005044 <USBD_StdItfReq>:
{
 8005044:	b538      	push	{r3, r4, r5, lr}
 8005046:	4605      	mov	r5, r0
 8005048:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800504a:	780b      	ldrb	r3, [r1, #0]
 800504c:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8005050:	2a40      	cmp	r2, #64	; 0x40
 8005052:	d006      	beq.n	8005062 <USBD_StdItfReq+0x1e>
 8005054:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005058:	d003      	beq.n	8005062 <USBD_StdItfReq+0x1e>
      USBD_CtlError(pdev, req);
 800505a:	f7ff fe30 	bl	8004cbe <USBD_CtlError>
}
 800505e:	2000      	movs	r0, #0
 8005060:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 8005062:	f895 329c 	ldrb.w	r3, [r5, #668]	; 0x29c
 8005066:	3b01      	subs	r3, #1
 8005068:	2b02      	cmp	r3, #2
 800506a:	d816      	bhi.n	800509a <USBD_StdItfReq+0x56>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800506c:	7923      	ldrb	r3, [r4, #4]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d80e      	bhi.n	8005090 <USBD_StdItfReq+0x4c>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005072:	f8d5 32b4 	ldr.w	r3, [r5, #692]	; 0x2b4
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	4621      	mov	r1, r4
 800507a:	4628      	mov	r0, r5
 800507c:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800507e:	88e3      	ldrh	r3, [r4, #6]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1ec      	bne.n	800505e <USBD_StdItfReq+0x1a>
 8005084:	2800      	cmp	r0, #0
 8005086:	d1ea      	bne.n	800505e <USBD_StdItfReq+0x1a>
              USBD_CtlSendStatus(pdev);
 8005088:	4628      	mov	r0, r5
 800508a:	f000 f92e 	bl	80052ea <USBD_CtlSendStatus>
 800508e:	e7e6      	b.n	800505e <USBD_StdItfReq+0x1a>
            USBD_CtlError(pdev, req);
 8005090:	4621      	mov	r1, r4
 8005092:	4628      	mov	r0, r5
 8005094:	f7ff fe13 	bl	8004cbe <USBD_CtlError>
 8005098:	e7e1      	b.n	800505e <USBD_StdItfReq+0x1a>
          USBD_CtlError(pdev, req);
 800509a:	4621      	mov	r1, r4
 800509c:	4628      	mov	r0, r5
 800509e:	f7ff fe0e 	bl	8004cbe <USBD_CtlError>
          break;
 80050a2:	e7dc      	b.n	800505e <USBD_StdItfReq+0x1a>

080050a4 <USBD_StdEPReq>:
{
 80050a4:	b538      	push	{r3, r4, r5, lr}
 80050a6:	4604      	mov	r4, r0
  ep_addr  = LOBYTE(req->wIndex);
 80050a8:	888a      	ldrh	r2, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80050aa:	780b      	ldrb	r3, [r1, #0]
 80050ac:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80050b0:	2b20      	cmp	r3, #32
 80050b2:	d005      	beq.n	80050c0 <USBD_StdEPReq+0x1c>
 80050b4:	2b40      	cmp	r3, #64	; 0x40
 80050b6:	d003      	beq.n	80050c0 <USBD_StdEPReq+0x1c>
 80050b8:	b14b      	cbz	r3, 80050ce <USBD_StdEPReq+0x2a>
      USBD_CtlError(pdev, req);
 80050ba:	f7ff fe00 	bl	8004cbe <USBD_CtlError>
      break;
 80050be:	e004      	b.n	80050ca <USBD_StdEPReq+0x26>
      pdev->pClass->Setup(pdev, req);
 80050c0:	f8d4 32b4 	ldr.w	r3, [r4, #692]	; 0x2b4
 80050c4:	689b      	ldr	r3, [r3, #8]
 80050c6:	4620      	mov	r0, r4
 80050c8:	4798      	blx	r3
}
 80050ca:	2000      	movs	r0, #0
 80050cc:	bd38      	pop	{r3, r4, r5, pc}
  ep_addr  = LOBYTE(req->wIndex);
 80050ce:	b2d0      	uxtb	r0, r2
      switch (req->bRequest)
 80050d0:	784b      	ldrb	r3, [r1, #1]
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d031      	beq.n	800513a <USBD_StdEPReq+0x96>
 80050d6:	2b03      	cmp	r3, #3
 80050d8:	d005      	beq.n	80050e6 <USBD_StdEPReq+0x42>
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d056      	beq.n	800518c <USBD_StdEPReq+0xe8>
          USBD_CtlError(pdev, req);
 80050de:	4620      	mov	r0, r4
 80050e0:	f7ff fded 	bl	8004cbe <USBD_CtlError>
          break;
 80050e4:	e7f1      	b.n	80050ca <USBD_StdEPReq+0x26>
          switch (pdev->dev_state)
 80050e6:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d005      	beq.n	80050fa <USBD_StdEPReq+0x56>
 80050ee:	2b03      	cmp	r3, #3
 80050f0:	d013      	beq.n	800511a <USBD_StdEPReq+0x76>
              USBD_CtlError(pdev, req);
 80050f2:	4620      	mov	r0, r4
 80050f4:	f7ff fde3 	bl	8004cbe <USBD_CtlError>
              break;
 80050f8:	e7e7      	b.n	80050ca <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80050fa:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 80050fe:	d008      	beq.n	8005112 <USBD_StdEPReq+0x6e>
                USBD_LL_StallEP(pdev, ep_addr);
 8005100:	4601      	mov	r1, r0
 8005102:	4620      	mov	r0, r4
 8005104:	f000 fb61 	bl	80057ca <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005108:	2180      	movs	r1, #128	; 0x80
 800510a:	4620      	mov	r0, r4
 800510c:	f000 fb5d 	bl	80057ca <USBD_LL_StallEP>
 8005110:	e7db      	b.n	80050ca <USBD_StdEPReq+0x26>
                USBD_CtlError(pdev, req);
 8005112:	4620      	mov	r0, r4
 8005114:	f7ff fdd3 	bl	8004cbe <USBD_CtlError>
 8005118:	e7d7      	b.n	80050ca <USBD_StdEPReq+0x26>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800511a:	884b      	ldrh	r3, [r1, #2]
 800511c:	b923      	cbnz	r3, 8005128 <USBD_StdEPReq+0x84>
                if ((ep_addr != 0x00U) &&
 800511e:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 8005122:	d001      	beq.n	8005128 <USBD_StdEPReq+0x84>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005124:	88cb      	ldrh	r3, [r1, #6]
 8005126:	b11b      	cbz	r3, 8005130 <USBD_StdEPReq+0x8c>
              USBD_CtlSendStatus(pdev);
 8005128:	4620      	mov	r0, r4
 800512a:	f000 f8de 	bl	80052ea <USBD_CtlSendStatus>
              break;
 800512e:	e7cc      	b.n	80050ca <USBD_StdEPReq+0x26>
                  USBD_LL_StallEP(pdev, ep_addr);
 8005130:	4601      	mov	r1, r0
 8005132:	4620      	mov	r0, r4
 8005134:	f000 fb49 	bl	80057ca <USBD_LL_StallEP>
 8005138:	e7f6      	b.n	8005128 <USBD_StdEPReq+0x84>
          switch (pdev->dev_state)
 800513a:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800513e:	2b02      	cmp	r3, #2
 8005140:	d005      	beq.n	800514e <USBD_StdEPReq+0xaa>
 8005142:	2b03      	cmp	r3, #3
 8005144:	d013      	beq.n	800516e <USBD_StdEPReq+0xca>
              USBD_CtlError(pdev, req);
 8005146:	4620      	mov	r0, r4
 8005148:	f7ff fdb9 	bl	8004cbe <USBD_CtlError>
              break;
 800514c:	e7bd      	b.n	80050ca <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800514e:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 8005152:	d008      	beq.n	8005166 <USBD_StdEPReq+0xc2>
                USBD_LL_StallEP(pdev, ep_addr);
 8005154:	4601      	mov	r1, r0
 8005156:	4620      	mov	r0, r4
 8005158:	f000 fb37 	bl	80057ca <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800515c:	2180      	movs	r1, #128	; 0x80
 800515e:	4620      	mov	r0, r4
 8005160:	f000 fb33 	bl	80057ca <USBD_LL_StallEP>
 8005164:	e7b1      	b.n	80050ca <USBD_StdEPReq+0x26>
                USBD_CtlError(pdev, req);
 8005166:	4620      	mov	r0, r4
 8005168:	f7ff fda9 	bl	8004cbe <USBD_CtlError>
 800516c:	e7ad      	b.n	80050ca <USBD_StdEPReq+0x26>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800516e:	884b      	ldrh	r3, [r1, #2]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d1aa      	bne.n	80050ca <USBD_StdEPReq+0x26>
                if ((ep_addr & 0x7FU) != 0x00U)
 8005174:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 8005178:	d103      	bne.n	8005182 <USBD_StdEPReq+0xde>
                USBD_CtlSendStatus(pdev);
 800517a:	4620      	mov	r0, r4
 800517c:	f000 f8b5 	bl	80052ea <USBD_CtlSendStatus>
 8005180:	e7a3      	b.n	80050ca <USBD_StdEPReq+0x26>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8005182:	4601      	mov	r1, r0
 8005184:	4620      	mov	r0, r4
 8005186:	f000 fb28 	bl	80057da <USBD_LL_ClearStallEP>
 800518a:	e7f6      	b.n	800517a <USBD_StdEPReq+0xd6>
          switch (pdev->dev_state)
 800518c:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8005190:	2b02      	cmp	r3, #2
 8005192:	d005      	beq.n	80051a0 <USBD_StdEPReq+0xfc>
 8005194:	2b03      	cmp	r3, #3
 8005196:	d018      	beq.n	80051ca <USBD_StdEPReq+0x126>
              USBD_CtlError(pdev, req);
 8005198:	4620      	mov	r0, r4
 800519a:	f7ff fd90 	bl	8004cbe <USBD_CtlError>
              break;
 800519e:	e794      	b.n	80050ca <USBD_StdEPReq+0x26>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80051a0:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 80051a4:	d003      	beq.n	80051ae <USBD_StdEPReq+0x10a>
                USBD_CtlError(pdev, req);
 80051a6:	4620      	mov	r0, r4
 80051a8:	f7ff fd89 	bl	8004cbe <USBD_CtlError>
                break;
 80051ac:	e78d      	b.n	80050ca <USBD_StdEPReq+0x26>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80051ae:	f012 0f80 	tst.w	r2, #128	; 0x80
 80051b2:	bf14      	ite	ne
 80051b4:	f104 0114 	addne.w	r1, r4, #20
 80051b8:	f504 71aa 	addeq.w	r1, r4, #340	; 0x154
              pep->status = 0x0000U;
 80051bc:	2300      	movs	r3, #0
 80051be:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80051c0:	2202      	movs	r2, #2
 80051c2:	4620      	mov	r0, r4
 80051c4:	f000 f865 	bl	8005292 <USBD_CtlSendData>
              break;
 80051c8:	e77f      	b.n	80050ca <USBD_StdEPReq+0x26>
              if ((ep_addr & 0x80U) == 0x80U)
 80051ca:	f012 0f80 	tst.w	r2, #128	; 0x80
 80051ce:	d11b      	bne.n	8005208 <USBD_StdEPReq+0x164>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80051d0:	f000 030f 	and.w	r3, r0, #15
 80051d4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80051d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80051dc:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 80051e0:	b333      	cbz	r3, 8005230 <USBD_StdEPReq+0x18c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80051e2:	f000 037f 	and.w	r3, r0, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80051e6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80051ea:	eb04 0583 	add.w	r5, r4, r3, lsl #2
 80051ee:	f505 75aa 	add.w	r5, r5, #340	; 0x154
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80051f2:	f010 0f7f 	tst.w	r0, #127	; 0x7f
 80051f6:	d01f      	beq.n	8005238 <USBD_StdEPReq+0x194>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80051f8:	4601      	mov	r1, r0
 80051fa:	4620      	mov	r0, r4
 80051fc:	f000 faf5 	bl	80057ea <USBD_LL_IsStallEP>
 8005200:	3800      	subs	r0, #0
 8005202:	bf18      	it	ne
 8005204:	2001      	movne	r0, #1
 8005206:	e018      	b.n	800523a <USBD_StdEPReq+0x196>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005208:	f000 030f 	and.w	r3, r0, #15
 800520c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005210:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	b13b      	cbz	r3, 8005228 <USBD_StdEPReq+0x184>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005218:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 800521c:	3501      	adds	r5, #1
 800521e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8005222:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8005226:	e7e4      	b.n	80051f2 <USBD_StdEPReq+0x14e>
                  USBD_CtlError(pdev, req);
 8005228:	4620      	mov	r0, r4
 800522a:	f7ff fd48 	bl	8004cbe <USBD_CtlError>
                  break;
 800522e:	e74c      	b.n	80050ca <USBD_StdEPReq+0x26>
                  USBD_CtlError(pdev, req);
 8005230:	4620      	mov	r0, r4
 8005232:	f7ff fd44 	bl	8004cbe <USBD_CtlError>
                  break;
 8005236:	e748      	b.n	80050ca <USBD_StdEPReq+0x26>
 8005238:	2000      	movs	r0, #0
                pep->status = 0x0000U;
 800523a:	6028      	str	r0, [r5, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800523c:	2202      	movs	r2, #2
 800523e:	4629      	mov	r1, r5
 8005240:	4620      	mov	r0, r4
 8005242:	f000 f826 	bl	8005292 <USBD_CtlSendData>
              break;
 8005246:	e740      	b.n	80050ca <USBD_StdEPReq+0x26>

08005248 <USBD_GetString>:
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
  uint8_t idx = 0U;

  if (desc != NULL)
 8005248:	b310      	cbz	r0, 8005290 <USBD_GetString+0x48>
{
 800524a:	b510      	push	{r4, lr}
 800524c:	4684      	mov	ip, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;

  while (*buf != '\0')
 800524e:	7803      	ldrb	r3, [r0, #0]
 8005250:	b143      	cbz	r3, 8005264 <USBD_GetString+0x1c>
 8005252:	f1c0 0e01 	rsb	lr, r0, #1
  {
    len++;
 8005256:	eb00 030e 	add.w	r3, r0, lr
 800525a:	b2db      	uxtb	r3, r3
  while (*buf != '\0')
 800525c:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8005260:	2c00      	cmp	r4, #0
 8005262:	d1f8      	bne.n	8005256 <USBD_GetString+0xe>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	3302      	adds	r3, #2
 8005268:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800526a:	700b      	strb	r3, [r1, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800526c:	2303      	movs	r3, #3
 800526e:	704b      	strb	r3, [r1, #1]
    while (*desc != '\0')
 8005270:	f89c 0000 	ldrb.w	r0, [ip]
 8005274:	b158      	cbz	r0, 800528e <USBD_GetString+0x46>
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8005276:	2302      	movs	r3, #2
      unicode[idx++] =  0U;
 8005278:	2400      	movs	r4, #0
      unicode[idx++] = *desc++;
 800527a:	1c5a      	adds	r2, r3, #1
 800527c:	b2d2      	uxtb	r2, r2
 800527e:	54c8      	strb	r0, [r1, r3]
      unicode[idx++] =  0U;
 8005280:	3302      	adds	r3, #2
 8005282:	b2db      	uxtb	r3, r3
 8005284:	548c      	strb	r4, [r1, r2]
    while (*desc != '\0')
 8005286:	f81c 0f01 	ldrb.w	r0, [ip, #1]!
 800528a:	2800      	cmp	r0, #0
 800528c:	d1f5      	bne.n	800527a <USBD_GetString+0x32>
}
 800528e:	bd10      	pop	{r4, pc}
 8005290:	4770      	bx	lr

08005292 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8005292:	b508      	push	{r3, lr}
 8005294:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8005296:	2202      	movs	r2, #2
 8005298:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800529c:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;
 800529e:	6203      	str	r3, [r0, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80052a0:	460a      	mov	r2, r1
 80052a2:	2100      	movs	r1, #0
 80052a4:	f000 fac0 	bl	8005828 <USBD_LL_Transmit>

  return USBD_OK;
}
 80052a8:	2000      	movs	r0, #0
 80052aa:	bd08      	pop	{r3, pc}

080052ac <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80052ac:	b508      	push	{r3, lr}
 80052ae:	4613      	mov	r3, r2
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80052b0:	460a      	mov	r2, r1
 80052b2:	2100      	movs	r1, #0
 80052b4:	f000 fab8 	bl	8005828 <USBD_LL_Transmit>

  return USBD_OK;
}
 80052b8:	2000      	movs	r0, #0
 80052ba:	bd08      	pop	{r3, pc}

080052bc <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80052bc:	b508      	push	{r3, lr}
 80052be:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80052c0:	2203      	movs	r2, #3
 80052c2:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80052c6:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80052ca:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80052ce:	460a      	mov	r2, r1
 80052d0:	2100      	movs	r1, #0
 80052d2:	f000 fab1 	bl	8005838 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80052d6:	2000      	movs	r0, #0
 80052d8:	bd08      	pop	{r3, pc}

080052da <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80052da:	b508      	push	{r3, lr}
 80052dc:	4613      	mov	r3, r2
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80052de:	460a      	mov	r2, r1
 80052e0:	2100      	movs	r1, #0
 80052e2:	f000 faa9 	bl	8005838 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80052e6:	2000      	movs	r0, #0
 80052e8:	bd08      	pop	{r3, pc}

080052ea <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80052ea:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80052ec:	2304      	movs	r3, #4
 80052ee:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80052f2:	2300      	movs	r3, #0
 80052f4:	461a      	mov	r2, r3
 80052f6:	4619      	mov	r1, r3
 80052f8:	f000 fa96 	bl	8005828 <USBD_LL_Transmit>

  return USBD_OK;
}
 80052fc:	2000      	movs	r0, #0
 80052fe:	bd08      	pop	{r3, pc}

08005300 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8005300:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8005302:	2305      	movs	r3, #5
 8005304:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005308:	2300      	movs	r3, #0
 800530a:	461a      	mov	r2, r3
 800530c:	4619      	mov	r1, r3
 800530e:	f000 fa93 	bl	8005838 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005312:	2000      	movs	r0, #0
 8005314:	bd08      	pop	{r3, pc}
	...

08005318 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8005318:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800531a:	2200      	movs	r2, #0
 800531c:	490f      	ldr	r1, [pc, #60]	; (800535c <MX_USB_DEVICE_Init+0x44>)
 800531e:	4810      	ldr	r0, [pc, #64]	; (8005360 <MX_USB_DEVICE_Init+0x48>)
 8005320:	f7ff fb5e 	bl	80049e0 <USBD_Init>
 8005324:	b970      	cbnz	r0, 8005344 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8005326:	490f      	ldr	r1, [pc, #60]	; (8005364 <MX_USB_DEVICE_Init+0x4c>)
 8005328:	480d      	ldr	r0, [pc, #52]	; (8005360 <MX_USB_DEVICE_Init+0x48>)
 800532a:	f7ff fb70 	bl	8004a0e <USBD_RegisterClass>
 800532e:	b960      	cbnz	r0, 800534a <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8005330:	490d      	ldr	r1, [pc, #52]	; (8005368 <MX_USB_DEVICE_Init+0x50>)
 8005332:	480b      	ldr	r0, [pc, #44]	; (8005360 <MX_USB_DEVICE_Init+0x48>)
 8005334:	f7ff fb0c 	bl	8004950 <USBD_CDC_RegisterInterface>
 8005338:	b950      	cbnz	r0, 8005350 <MX_USB_DEVICE_Init+0x38>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800533a:	4809      	ldr	r0, [pc, #36]	; (8005360 <MX_USB_DEVICE_Init+0x48>)
 800533c:	f7ff fb6e 	bl	8004a1c <USBD_Start>
 8005340:	b948      	cbnz	r0, 8005356 <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8005342:	bd08      	pop	{r3, pc}
    Error_Handler();
 8005344:	f7fb f9b6 	bl	80006b4 <Error_Handler>
 8005348:	e7ed      	b.n	8005326 <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 800534a:	f7fb f9b3 	bl	80006b4 <Error_Handler>
 800534e:	e7ef      	b.n	8005330 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8005350:	f7fb f9b0 	bl	80006b4 <Error_Handler>
 8005354:	e7f1      	b.n	800533a <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8005356:	f7fb f9ad 	bl	80006b4 <Error_Handler>
}
 800535a:	e7f2      	b.n	8005342 <MX_USB_DEVICE_Init+0x2a>
 800535c:	20000188 	.word	0x20000188
 8005360:	20000420 	.word	0x20000420
 8005364:	2000005c 	.word	0x2000005c
 8005368:	2000016c 	.word	0x2000016c

0800536c <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800536c:	2000      	movs	r0, #0
 800536e:	4770      	bx	lr

08005370 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8005370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005374:	4607      	mov	r7, r0
 8005376:	4688      	mov	r8, r1
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8005378:	4c25      	ldr	r4, [pc, #148]	; (8005410 <CDC_Receive_FS+0xa0>)
 800537a:	4601      	mov	r1, r0
 800537c:	4620      	mov	r0, r4
 800537e:	f7ff faf6 	bl	800496e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8005382:	4620      	mov	r0, r4
 8005384:	f7ff fb13 	bl	80049ae <USBD_CDC_ReceivePacket>
  //COBS decode
  for(uint32_t i=0;i<*Len;i++)
 8005388:	f8d8 3000 	ldr.w	r3, [r8]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d03b      	beq.n	8005408 <CDC_Receive_FS+0x98>
 8005390:	1e7c      	subs	r4, r7, #1
  {
	zero_count--;
 8005392:	4d20      	ldr	r5, [pc, #128]	; (8005414 <CDC_Receive_FS+0xa4>)
        //reset
        zero_count=0;
      }
      data_index=0;
    }else{
      if(is_first==1){
 8005394:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8005420 <CDC_Receive_FS+0xb0>
    	DecodedData[data_index]=0x00;
        zero_count=Buf[i];
      }else{
    	DecodedData[data_index]=Buf[i];
      }
      data_index++;
 8005398:	4e1f      	ldr	r6, [pc, #124]	; (8005418 <CDC_Receive_FS+0xa8>)
 800539a:	e00d      	b.n	80053b8 <CDC_Receive_FS+0x48>
    	usb_process(DecodedData,data_index);
 800539c:	7831      	ldrb	r1, [r6, #0]
 800539e:	481f      	ldr	r0, [pc, #124]	; (800541c <CDC_Receive_FS+0xac>)
 80053a0:	f7fb f874 	bl	800048c <usb_process>
      data_index=0;
 80053a4:	2300      	movs	r3, #0
 80053a6:	7033      	strb	r3, [r6, #0]
  for(uint32_t i=0;i<*Len;i++)
 80053a8:	f10a 0a02 	add.w	sl, sl, #2
 80053ac:	ebaa 0a07 	sub.w	sl, sl, r7
 80053b0:	f8d8 3000 	ldr.w	r3, [r8]
 80053b4:	4553      	cmp	r3, sl
 80053b6:	d927      	bls.n	8005408 <CDC_Receive_FS+0x98>
	zero_count--;
 80053b8:	782b      	ldrb	r3, [r5, #0]
 80053ba:	3b01      	subs	r3, #1
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	702b      	strb	r3, [r5, #0]
    if(Buf[i]=='\0'){
 80053c0:	46a2      	mov	sl, r4
 80053c2:	3401      	adds	r4, #1
 80053c4:	7822      	ldrb	r2, [r4, #0]
 80053c6:	b93a      	cbnz	r2, 80053d8 <CDC_Receive_FS+0x68>
      is_first = 1;
 80053c8:	2201      	movs	r2, #1
 80053ca:	f889 2000 	strb.w	r2, [r9]
      if(zero_count==0){
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d0e4      	beq.n	800539c <CDC_Receive_FS+0x2c>
        zero_count=0;
 80053d2:	2300      	movs	r3, #0
 80053d4:	702b      	strb	r3, [r5, #0]
 80053d6:	e7e5      	b.n	80053a4 <CDC_Receive_FS+0x34>
      if(is_first==1){
 80053d8:	f899 0000 	ldrb.w	r0, [r9]
 80053dc:	2801      	cmp	r0, #1
 80053de:	d00a      	beq.n	80053f6 <CDC_Receive_FS+0x86>
      if(zero_count==0){
 80053e0:	b973      	cbnz	r3, 8005400 <CDC_Receive_FS+0x90>
    	DecodedData[data_index]=0x00;
 80053e2:	7833      	ldrb	r3, [r6, #0]
 80053e4:	4a0d      	ldr	r2, [pc, #52]	; (800541c <CDC_Receive_FS+0xac>)
 80053e6:	2000      	movs	r0, #0
 80053e8:	54d0      	strb	r0, [r2, r3]
        zero_count=Buf[i];
 80053ea:	7823      	ldrb	r3, [r4, #0]
 80053ec:	702b      	strb	r3, [r5, #0]
      data_index++;
 80053ee:	7833      	ldrb	r3, [r6, #0]
 80053f0:	3301      	adds	r3, #1
 80053f2:	7033      	strb	r3, [r6, #0]
 80053f4:	e7d8      	b.n	80053a8 <CDC_Receive_FS+0x38>
    	  zero_count = Buf[i];
 80053f6:	702a      	strb	r2, [r5, #0]
    	  is_first = 0;
 80053f8:	2300      	movs	r3, #0
 80053fa:	f889 3000 	strb.w	r3, [r9]
    	  continue;
 80053fe:	e7d3      	b.n	80053a8 <CDC_Receive_FS+0x38>
    	DecodedData[data_index]=Buf[i];
 8005400:	7833      	ldrb	r3, [r6, #0]
 8005402:	4906      	ldr	r1, [pc, #24]	; (800541c <CDC_Receive_FS+0xac>)
 8005404:	54ca      	strb	r2, [r1, r3]
 8005406:	e7f2      	b.n	80053ee <CDC_Receive_FS+0x7e>
    }
  }
  
  return (USBD_OK);
  /* USER CODE END 6 */
}
 8005408:	2000      	movs	r0, #0
 800540a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800540e:	bf00      	nop
 8005410:	20000420 	.word	0x20000420
 8005414:	20000184 	.word	0x20000184
 8005418:	20000f24 	.word	0x20000f24
 800541c:	200006e4 	.word	0x200006e4
 8005420:	20000f25 	.word	0x20000f25

08005424 <CDC_Control_FS>:
{
 8005424:	b510      	push	{r4, lr}
 8005426:	460c      	mov	r4, r1
  switch(cmd)
 8005428:	2820      	cmp	r0, #32
 800542a:	d003      	beq.n	8005434 <CDC_Control_FS+0x10>
 800542c:	2821      	cmp	r0, #33	; 0x21
 800542e:	d019      	beq.n	8005464 <CDC_Control_FS+0x40>
}
 8005430:	2000      	movs	r0, #0
 8005432:	bd10      	pop	{r4, pc}
    	HAL_GPIO_WritePin(GPIOB,LED_GREEN_Pin,GPIO_PIN_SET);
 8005434:	2201      	movs	r2, #1
 8005436:	2120      	movs	r1, #32
 8005438:	4815      	ldr	r0, [pc, #84]	; (8005490 <CDC_Control_FS+0x6c>)
 800543a:	f7fc f8ab 	bl	8001594 <HAL_GPIO_WritePin>
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 800543e:	4a15      	ldr	r2, [pc, #84]	; (8005494 <CDC_Control_FS+0x70>)
 8005440:	7861      	ldrb	r1, [r4, #1]
                                         (pbuf[2] << 16) | (pbuf[3] << 24));
 8005442:	78a3      	ldrb	r3, [r4, #2]
 8005444:	041b      	lsls	r3, r3, #16
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005446:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800544a:	7821      	ldrb	r1, [r4, #0]
 800544c:	430b      	orrs	r3, r1
                                         (pbuf[2] << 16) | (pbuf[3] << 24));
 800544e:	78e1      	ldrb	r1, [r4, #3]
 8005450:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
      linecoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 8005454:	6013      	str	r3, [r2, #0]
      linecoding.format     = pbuf[4];
 8005456:	7923      	ldrb	r3, [r4, #4]
 8005458:	7113      	strb	r3, [r2, #4]
      linecoding.paritytype = pbuf[5];
 800545a:	7963      	ldrb	r3, [r4, #5]
 800545c:	7153      	strb	r3, [r2, #5]
      linecoding.datatype   = pbuf[6];
 800545e:	79a3      	ldrb	r3, [r4, #6]
 8005460:	7193      	strb	r3, [r2, #6]
    break;
 8005462:	e7e5      	b.n	8005430 <CDC_Control_FS+0xc>
    	HAL_GPIO_WritePin(GPIOB,LED_GREEN_Pin,GPIO_PIN_SET);
 8005464:	2201      	movs	r2, #1
 8005466:	2120      	movs	r1, #32
 8005468:	4809      	ldr	r0, [pc, #36]	; (8005490 <CDC_Control_FS+0x6c>)
 800546a:	f7fc f893 	bl	8001594 <HAL_GPIO_WritePin>
      pbuf[0] = (uint8_t)(linecoding.bitrate);
 800546e:	4b09      	ldr	r3, [pc, #36]	; (8005494 <CDC_Control_FS+0x70>)
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	7022      	strb	r2, [r4, #0]
      pbuf[1] = (uint8_t)(linecoding.bitrate >> 8);
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	0a12      	lsrs	r2, r2, #8
 8005478:	7062      	strb	r2, [r4, #1]
      pbuf[2] = (uint8_t)(linecoding.bitrate >> 16);
 800547a:	885a      	ldrh	r2, [r3, #2]
 800547c:	70a2      	strb	r2, [r4, #2]
      pbuf[3] = (uint8_t)(linecoding.bitrate >> 24);
 800547e:	78da      	ldrb	r2, [r3, #3]
 8005480:	70e2      	strb	r2, [r4, #3]
      pbuf[4] = linecoding.format;
 8005482:	791a      	ldrb	r2, [r3, #4]
 8005484:	7122      	strb	r2, [r4, #4]
      pbuf[5] = linecoding.paritytype;
 8005486:	795a      	ldrb	r2, [r3, #5]
 8005488:	7162      	strb	r2, [r4, #5]
      pbuf[6] = linecoding.datatype;
 800548a:	799b      	ldrb	r3, [r3, #6]
 800548c:	71a3      	strb	r3, [r4, #6]
    break;
 800548e:	e7cf      	b.n	8005430 <CDC_Control_FS+0xc>
 8005490:	48000400 	.word	0x48000400
 8005494:	2000017c 	.word	0x2000017c

08005498 <CDC_Init_FS>:
{
 8005498:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800549a:	4c06      	ldr	r4, [pc, #24]	; (80054b4 <CDC_Init_FS+0x1c>)
 800549c:	2200      	movs	r2, #0
 800549e:	4906      	ldr	r1, [pc, #24]	; (80054b8 <CDC_Init_FS+0x20>)
 80054a0:	4620      	mov	r0, r4
 80054a2:	f7ff fa5c 	bl	800495e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80054a6:	4905      	ldr	r1, [pc, #20]	; (80054bc <CDC_Init_FS+0x24>)
 80054a8:	4620      	mov	r0, r4
 80054aa:	f7ff fa60 	bl	800496e <USBD_CDC_SetRxBuffer>
}
 80054ae:	2000      	movs	r0, #0
 80054b0:	bd10      	pop	{r4, pc}
 80054b2:	bf00      	nop
 80054b4:	20000420 	.word	0x20000420
 80054b8:	20000b24 	.word	0x20000b24
 80054bc:	20000724 	.word	0x20000724

080054c0 <CDC_Transmit_FS>:
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80054c0:	4b09      	ldr	r3, [pc, #36]	; (80054e8 <CDC_Transmit_FS+0x28>)
 80054c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
  if (hcdc->TxState != 0){
 80054c6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80054ca:	b10b      	cbz	r3, 80054d0 <CDC_Transmit_FS+0x10>
    return USBD_BUSY;
 80054cc:	2001      	movs	r0, #1
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
  /* USER CODE END 7 */
  return result;
}
 80054ce:	4770      	bx	lr
{
 80054d0:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80054d2:	4c05      	ldr	r4, [pc, #20]	; (80054e8 <CDC_Transmit_FS+0x28>)
 80054d4:	460a      	mov	r2, r1
 80054d6:	4601      	mov	r1, r0
 80054d8:	4620      	mov	r0, r4
 80054da:	f7ff fa40 	bl	800495e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80054de:	4620      	mov	r0, r4
 80054e0:	f7ff fa4b 	bl	800497a <USBD_CDC_TransmitPacket>
}
 80054e4:	bd10      	pop	{r4, pc}
 80054e6:	bf00      	nop
 80054e8:	20000420 	.word	0x20000420

080054ec <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80054ec:	2312      	movs	r3, #18
 80054ee:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 80054f0:	4800      	ldr	r0, [pc, #0]	; (80054f4 <USBD_FS_DeviceDescriptor+0x8>)
 80054f2:	4770      	bx	lr
 80054f4:	200001a4 	.word	0x200001a4

080054f8 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80054f8:	2304      	movs	r3, #4
 80054fa:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 80054fc:	4800      	ldr	r0, [pc, #0]	; (8005500 <USBD_FS_LangIDStrDescriptor+0x8>)
 80054fe:	4770      	bx	lr
 8005500:	200001b8 	.word	0x200001b8

08005504 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8005504:	b1b2      	cbz	r2, 8005534 <IntToUnicode+0x30>
 8005506:	1c4b      	adds	r3, r1, #1
 8005508:	f102 3cff 	add.w	ip, r2, #4294967295
 800550c:	fa5f fc8c 	uxtb.w	ip, ip
 8005510:	3103      	adds	r1, #3
 8005512:	eb01 014c 	add.w	r1, r1, ip, lsl #1
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8005516:	f04f 0c00 	mov.w	ip, #0
    if (((value >> 28)) < 0xA)
 800551a:	0f02      	lsrs	r2, r0, #28
 800551c:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
      pbuf[2 * idx] = (value >> 28) + '0';
 8005520:	bf34      	ite	cc
 8005522:	3230      	addcc	r2, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8005524:	3237      	addcs	r2, #55	; 0x37
 8005526:	f803 2c01 	strb.w	r2, [r3, #-1]
    value = value << 4;
 800552a:	0100      	lsls	r0, r0, #4
    pbuf[2 * idx + 1] = 0;
 800552c:	f803 cb02 	strb.w	ip, [r3], #2
  for (idx = 0; idx < len; idx++)
 8005530:	428b      	cmp	r3, r1
 8005532:	d1f2      	bne.n	800551a <IntToUnicode+0x16>
  }
}
 8005534:	4770      	bx	lr
	...

08005538 <USBD_FS_SerialStrDescriptor>:
{
 8005538:	b538      	push	{r3, r4, r5, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800553a:	231a      	movs	r3, #26
 800553c:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800553e:	4b0c      	ldr	r3, [pc, #48]	; (8005570 <USBD_FS_SerialStrDescriptor+0x38>)
 8005540:	f8d3 07ac 	ldr.w	r0, [r3, #1964]	; 0x7ac
  deviceserial0 += deviceserial2;
 8005544:	f8d3 37b4 	ldr.w	r3, [r3, #1972]	; 0x7b4
  if (deviceserial0 != 0)
 8005548:	18c0      	adds	r0, r0, r3
 800554a:	d101      	bne.n	8005550 <USBD_FS_SerialStrDescriptor+0x18>
}
 800554c:	4809      	ldr	r0, [pc, #36]	; (8005574 <USBD_FS_SerialStrDescriptor+0x3c>)
 800554e:	bd38      	pop	{r3, r4, r5, pc}
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8005550:	4b07      	ldr	r3, [pc, #28]	; (8005570 <USBD_FS_SerialStrDescriptor+0x38>)
 8005552:	f8d3 57b0 	ldr.w	r5, [r3, #1968]	; 0x7b0
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8005556:	4c07      	ldr	r4, [pc, #28]	; (8005574 <USBD_FS_SerialStrDescriptor+0x3c>)
 8005558:	2208      	movs	r2, #8
 800555a:	1ca1      	adds	r1, r4, #2
 800555c:	f7ff ffd2 	bl	8005504 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8005560:	2204      	movs	r2, #4
 8005562:	f104 0112 	add.w	r1, r4, #18
 8005566:	4628      	mov	r0, r5
 8005568:	f7ff ffcc 	bl	8005504 <IntToUnicode>
 800556c:	e7ee      	b.n	800554c <USBD_FS_SerialStrDescriptor+0x14>
 800556e:	bf00      	nop
 8005570:	1ffff000 	.word	0x1ffff000
 8005574:	200001bc 	.word	0x200001bc

08005578 <USBD_FS_ProductStrDescriptor>:
{
 8005578:	b508      	push	{r3, lr}
 800557a:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800557c:	4902      	ldr	r1, [pc, #8]	; (8005588 <USBD_FS_ProductStrDescriptor+0x10>)
 800557e:	4803      	ldr	r0, [pc, #12]	; (800558c <USBD_FS_ProductStrDescriptor+0x14>)
 8005580:	f7ff fe62 	bl	8005248 <USBD_GetString>
}
 8005584:	4800      	ldr	r0, [pc, #0]	; (8005588 <USBD_FS_ProductStrDescriptor+0x10>)
 8005586:	bd08      	pop	{r3, pc}
 8005588:	20000f28 	.word	0x20000f28
 800558c:	08005918 	.word	0x08005918

08005590 <USBD_FS_ManufacturerStrDescriptor>:
{
 8005590:	b510      	push	{r4, lr}
 8005592:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005594:	4c03      	ldr	r4, [pc, #12]	; (80055a4 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8005596:	4621      	mov	r1, r4
 8005598:	4803      	ldr	r0, [pc, #12]	; (80055a8 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800559a:	f7ff fe55 	bl	8005248 <USBD_GetString>
}
 800559e:	4620      	mov	r0, r4
 80055a0:	bd10      	pop	{r4, pc}
 80055a2:	bf00      	nop
 80055a4:	20000f28 	.word	0x20000f28
 80055a8:	08005930 	.word	0x08005930

080055ac <USBD_FS_ConfigStrDescriptor>:
{
 80055ac:	b508      	push	{r3, lr}
 80055ae:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80055b0:	4902      	ldr	r1, [pc, #8]	; (80055bc <USBD_FS_ConfigStrDescriptor+0x10>)
 80055b2:	4803      	ldr	r0, [pc, #12]	; (80055c0 <USBD_FS_ConfigStrDescriptor+0x14>)
 80055b4:	f7ff fe48 	bl	8005248 <USBD_GetString>
}
 80055b8:	4800      	ldr	r0, [pc, #0]	; (80055bc <USBD_FS_ConfigStrDescriptor+0x10>)
 80055ba:	bd08      	pop	{r3, pc}
 80055bc:	20000f28 	.word	0x20000f28
 80055c0:	08005934 	.word	0x08005934

080055c4 <USBD_FS_InterfaceStrDescriptor>:
{
 80055c4:	b508      	push	{r3, lr}
 80055c6:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80055c8:	4902      	ldr	r1, [pc, #8]	; (80055d4 <USBD_FS_InterfaceStrDescriptor+0x10>)
 80055ca:	4803      	ldr	r0, [pc, #12]	; (80055d8 <USBD_FS_InterfaceStrDescriptor+0x14>)
 80055cc:	f7ff fe3c 	bl	8005248 <USBD_GetString>
}
 80055d0:	4800      	ldr	r0, [pc, #0]	; (80055d4 <USBD_FS_InterfaceStrDescriptor+0x10>)
 80055d2:	bd08      	pop	{r3, pc}
 80055d4:	20000f28 	.word	0x20000f28
 80055d8:	08005940 	.word	0x08005940

080055dc <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 80055dc:	b120      	cbz	r0, 80055e8 <USBD_Get_USB_Status+0xc>
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80055de:	2802      	cmp	r0, #2
 80055e0:	bf14      	ite	ne
 80055e2:	2002      	movne	r0, #2
 80055e4:	2001      	moveq	r0, #1
 80055e6:	4770      	bx	lr
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 80055e8:	4770      	bx	lr
	...

080055ec <HAL_PCD_MspInit>:
{
 80055ec:	b510      	push	{r4, lr}
 80055ee:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055f0:	2300      	movs	r3, #0
 80055f2:	9303      	str	r3, [sp, #12]
 80055f4:	9304      	str	r3, [sp, #16]
 80055f6:	9305      	str	r3, [sp, #20]
 80055f8:	9306      	str	r3, [sp, #24]
 80055fa:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB)
 80055fc:	6802      	ldr	r2, [r0, #0]
 80055fe:	4b1a      	ldr	r3, [pc, #104]	; (8005668 <HAL_PCD_MspInit+0x7c>)
 8005600:	429a      	cmp	r2, r3
 8005602:	d001      	beq.n	8005608 <HAL_PCD_MspInit+0x1c>
}
 8005604:	b008      	add	sp, #32
 8005606:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005608:	4c18      	ldr	r4, [pc, #96]	; (800566c <HAL_PCD_MspInit+0x80>)
 800560a:	6963      	ldr	r3, [r4, #20]
 800560c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005610:	6163      	str	r3, [r4, #20]
 8005612:	6963      	ldr	r3, [r4, #20]
 8005614:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005618:	9301      	str	r3, [sp, #4]
 800561a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800561c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005620:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005622:	2302      	movs	r3, #2
 8005624:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005626:	2303      	movs	r3, #3
 8005628:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800562a:	230e      	movs	r3, #14
 800562c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800562e:	a903      	add	r1, sp, #12
 8005630:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005634:	f7fb fed4 	bl	80013e0 <HAL_GPIO_Init>
    __HAL_RCC_USB_CLK_ENABLE();
 8005638:	69e3      	ldr	r3, [r4, #28]
 800563a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800563e:	61e3      	str	r3, [r4, #28]
 8005640:	69e3      	ldr	r3, [r4, #28]
 8005642:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005646:	9302      	str	r3, [sp, #8]
 8005648:	9b02      	ldr	r3, [sp, #8]
    __HAL_REMAPINTERRUPT_USB_ENABLE();
 800564a:	4a09      	ldr	r2, [pc, #36]	; (8005670 <HAL_PCD_MspInit+0x84>)
 800564c:	6813      	ldr	r3, [r2, #0]
 800564e:	f043 0320 	orr.w	r3, r3, #32
 8005652:	6013      	str	r3, [r2, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 1, 0);
 8005654:	2200      	movs	r2, #0
 8005656:	2101      	movs	r1, #1
 8005658:	204b      	movs	r0, #75	; 0x4b
 800565a:	f7fb fe69 	bl	8001330 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800565e:	204b      	movs	r0, #75	; 0x4b
 8005660:	f7fb fe9c 	bl	800139c <HAL_NVIC_EnableIRQ>
}
 8005664:	e7ce      	b.n	8005604 <HAL_PCD_MspInit+0x18>
 8005666:	bf00      	nop
 8005668:	40005c00 	.word	0x40005c00
 800566c:	40021000 	.word	0x40021000
 8005670:	40010000 	.word	0x40010000

08005674 <HAL_PCD_SetupStageCallback>:
{
 8005674:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8005676:	f500 712c 	add.w	r1, r0, #688	; 0x2b0
 800567a:	f8d0 02e8 	ldr.w	r0, [r0, #744]	; 0x2e8
 800567e:	f7ff f9e6 	bl	8004a4e <USBD_LL_SetupStage>
}
 8005682:	bd08      	pop	{r3, pc}

08005684 <HAL_PCD_DataOutStageCallback>:
{
 8005684:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005686:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800568a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800568e:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 8005692:	f8d0 02e8 	ldr.w	r0, [r0, #744]	; 0x2e8
 8005696:	f7ff fa07 	bl	8004aa8 <USBD_LL_DataOutStage>
}
 800569a:	bd08      	pop	{r3, pc}

0800569c <HAL_PCD_DataInStageCallback>:
{
 800569c:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800569e:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 80056a2:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 80056a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056a8:	f8d0 02e8 	ldr.w	r0, [r0, #744]	; 0x2e8
 80056ac:	f7ff fa40 	bl	8004b30 <USBD_LL_DataInStage>
}
 80056b0:	bd08      	pop	{r3, pc}

080056b2 <HAL_PCD_SOFCallback>:
{
 80056b2:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80056b4:	f8d0 02e8 	ldr.w	r0, [r0, #744]	; 0x2e8
 80056b8:	f7ff fadf 	bl	8004c7a <USBD_LL_SOF>
}
 80056bc:	bd08      	pop	{r3, pc}

080056be <HAL_PCD_ResetCallback>:
{
 80056be:	b510      	push	{r4, lr}
 80056c0:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80056c2:	6883      	ldr	r3, [r0, #8]
 80056c4:	2b02      	cmp	r3, #2
 80056c6:	d109      	bne.n	80056dc <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80056c8:	2101      	movs	r1, #1
 80056ca:	f8d4 02e8 	ldr.w	r0, [r4, #744]	; 0x2e8
 80056ce:	f7ff fabe 	bl	8004c4e <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80056d2:	f8d4 02e8 	ldr.w	r0, [r4, #744]	; 0x2e8
 80056d6:	f7ff fa92 	bl	8004bfe <USBD_LL_Reset>
}
 80056da:	bd10      	pop	{r4, pc}
    Error_Handler();
 80056dc:	f7fa ffea 	bl	80006b4 <Error_Handler>
 80056e0:	e7f2      	b.n	80056c8 <HAL_PCD_ResetCallback+0xa>
	...

080056e4 <HAL_PCD_SuspendCallback>:
{
 80056e4:	b510      	push	{r4, lr}
 80056e6:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80056e8:	f8d0 02e8 	ldr.w	r0, [r0, #744]	; 0x2e8
 80056ec:	f7ff fab2 	bl	8004c54 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 80056f0:	69a3      	ldr	r3, [r4, #24]
 80056f2:	b123      	cbz	r3, 80056fe <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80056f4:	4a02      	ldr	r2, [pc, #8]	; (8005700 <HAL_PCD_SuspendCallback+0x1c>)
 80056f6:	6913      	ldr	r3, [r2, #16]
 80056f8:	f043 0306 	orr.w	r3, r3, #6
 80056fc:	6113      	str	r3, [r2, #16]
}
 80056fe:	bd10      	pop	{r4, pc}
 8005700:	e000ed00 	.word	0xe000ed00

08005704 <HAL_PCD_ResumeCallback>:
{
 8005704:	b508      	push	{r3, lr}
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8005706:	f8d0 02e8 	ldr.w	r0, [r0, #744]	; 0x2e8
 800570a:	f7ff faac 	bl	8004c66 <USBD_LL_Resume>
}
 800570e:	bd08      	pop	{r3, pc}

08005710 <USBD_LL_Init>:
{
 8005710:	b510      	push	{r4, lr}
 8005712:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 8005714:	481d      	ldr	r0, [pc, #116]	; (800578c <USBD_LL_Init+0x7c>)
 8005716:	f8c0 42e8 	str.w	r4, [r0, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800571a:	f8c4 02c0 	str.w	r0, [r4, #704]	; 0x2c0
  hpcd_USB_FS.Instance = USB;
 800571e:	4b1c      	ldr	r3, [pc, #112]	; (8005790 <USBD_LL_Init+0x80>)
 8005720:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8005722:	2308      	movs	r3, #8
 8005724:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8005726:	2302      	movs	r3, #2
 8005728:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800572a:	6103      	str	r3, [r0, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800572c:	2300      	movs	r3, #0
 800572e:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8005730:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8005732:	f7fb ff43 	bl	80015bc <HAL_PCD_Init>
 8005736:	bb30      	cbnz	r0, 8005786 <USBD_LL_Init+0x76>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8005738:	2318      	movs	r3, #24
 800573a:	2200      	movs	r2, #0
 800573c:	4611      	mov	r1, r2
 800573e:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 8005742:	f7fc fefd 	bl	8002540 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8005746:	2358      	movs	r3, #88	; 0x58
 8005748:	2200      	movs	r2, #0
 800574a:	2180      	movs	r1, #128	; 0x80
 800574c:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 8005750:	f7fc fef6 	bl	8002540 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8005754:	23c0      	movs	r3, #192	; 0xc0
 8005756:	2200      	movs	r2, #0
 8005758:	2181      	movs	r1, #129	; 0x81
 800575a:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 800575e:	f7fc feef 	bl	8002540 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8005762:	f44f 7388 	mov.w	r3, #272	; 0x110
 8005766:	2200      	movs	r2, #0
 8005768:	2101      	movs	r1, #1
 800576a:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 800576e:	f7fc fee7 	bl	8002540 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8005772:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005776:	2200      	movs	r2, #0
 8005778:	2182      	movs	r1, #130	; 0x82
 800577a:	f8d4 02c0 	ldr.w	r0, [r4, #704]	; 0x2c0
 800577e:	f7fc fedf 	bl	8002540 <HAL_PCDEx_PMAConfig>
}
 8005782:	2000      	movs	r0, #0
 8005784:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8005786:	f7fa ff95 	bl	80006b4 <Error_Handler>
 800578a:	e7d5      	b.n	8005738 <USBD_LL_Init+0x28>
 800578c:	20001128 	.word	0x20001128
 8005790:	40005c00 	.word	0x40005c00

08005794 <USBD_LL_Start>:
{
 8005794:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8005796:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800579a:	f7fb ff73 	bl	8001684 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800579e:	f7ff ff1d 	bl	80055dc <USBD_Get_USB_Status>
}
 80057a2:	bd08      	pop	{r3, pc}

080057a4 <USBD_LL_OpenEP>:
{
 80057a4:	b508      	push	{r3, lr}
 80057a6:	4694      	mov	ip, r2
 80057a8:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80057aa:	4663      	mov	r3, ip
 80057ac:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 80057b0:	f7fc fda8 	bl	8002304 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80057b4:	f7ff ff12 	bl	80055dc <USBD_Get_USB_Status>
}
 80057b8:	bd08      	pop	{r3, pc}

080057ba <USBD_LL_CloseEP>:
{
 80057ba:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80057bc:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 80057c0:	f7fc fdd9 	bl	8002376 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80057c4:	f7ff ff0a 	bl	80055dc <USBD_Get_USB_Status>
}
 80057c8:	bd08      	pop	{r3, pc}

080057ca <USBD_LL_StallEP>:
{
 80057ca:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80057cc:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 80057d0:	f7fc fe46 	bl	8002460 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80057d4:	f7ff ff02 	bl	80055dc <USBD_Get_USB_Status>
}
 80057d8:	bd08      	pop	{r3, pc}

080057da <USBD_LL_ClearStallEP>:
{
 80057da:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80057dc:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 80057e0:	f7fc fe73 	bl	80024ca <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80057e4:	f7ff fefa 	bl	80055dc <USBD_Get_USB_Status>
}
 80057e8:	bd08      	pop	{r3, pc}

080057ea <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80057ea:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
  if((ep_addr & 0x80) == 0x80)
 80057ee:	f011 0f80 	tst.w	r1, #128	; 0x80
 80057f2:	d108      	bne.n	8005806 <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80057f4:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 80057f8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80057fc:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005800:	f893 016a 	ldrb.w	r0, [r3, #362]	; 0x16a
}
 8005804:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8005806:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800580a:	3101      	adds	r1, #1
 800580c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8005810:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005814:	7898      	ldrb	r0, [r3, #2]
 8005816:	4770      	bx	lr

08005818 <USBD_LL_SetUSBAddress>:
{
 8005818:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800581a:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800581e:	f7fb ff4a 	bl	80016b6 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005822:	f7ff fedb 	bl	80055dc <USBD_Get_USB_Status>
}
 8005826:	bd08      	pop	{r3, pc}

08005828 <USBD_LL_Transmit>:
{
 8005828:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800582a:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800582e:	f7fc fdf6 	bl	800241e <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005832:	f7ff fed3 	bl	80055dc <USBD_Get_USB_Status>
}
 8005836:	bd08      	pop	{r3, pc}

08005838 <USBD_LL_PrepareReceive>:
{
 8005838:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800583a:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800583e:	f7fc fdcc 	bl	80023da <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005842:	f7ff fecb 	bl	80055dc <USBD_Get_USB_Status>
}
 8005846:	bd08      	pop	{r3, pc}

08005848 <USBD_LL_GetRxDataSize>:
{
 8005848:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800584a:	f8d0 02c0 	ldr.w	r0, [r0, #704]	; 0x2c0
 800584e:	f7fc fddd 	bl	800240c <HAL_PCD_EP_GetRxCount>
}
 8005852:	bd08      	pop	{r3, pc}

08005854 <USBD_static_malloc>:
}
 8005854:	4800      	ldr	r0, [pc, #0]	; (8005858 <USBD_static_malloc+0x4>)
 8005856:	4770      	bx	lr
 8005858:	20001414 	.word	0x20001414

0800585c <USBD_static_free>:
}
 800585c:	4770      	bx	lr

0800585e <HAL_PCDEx_SetConnectionState>:
{
 800585e:	b508      	push	{r3, lr}
  if (state == 1)
 8005860:	2901      	cmp	r1, #1
	 HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port,USB_PULLUP_Pin,GPIO_PIN_SET);
 8005862:	bf0c      	ite	eq
 8005864:	2201      	moveq	r2, #1
	  HAL_GPIO_WritePin(USB_PULLUP_GPIO_Port,USB_PULLUP_Pin,GPIO_PIN_RESET);
 8005866:	2200      	movne	r2, #0
 8005868:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800586c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005870:	f7fb fe90 	bl	8001594 <HAL_GPIO_WritePin>
}
 8005874:	bd08      	pop	{r3, pc}

08005876 <memset>:
 8005876:	4402      	add	r2, r0
 8005878:	4603      	mov	r3, r0
 800587a:	4293      	cmp	r3, r2
 800587c:	d100      	bne.n	8005880 <memset+0xa>
 800587e:	4770      	bx	lr
 8005880:	f803 1b01 	strb.w	r1, [r3], #1
 8005884:	e7f9      	b.n	800587a <memset+0x4>
	...

08005888 <__libc_init_array>:
 8005888:	b570      	push	{r4, r5, r6, lr}
 800588a:	4d0d      	ldr	r5, [pc, #52]	; (80058c0 <__libc_init_array+0x38>)
 800588c:	4c0d      	ldr	r4, [pc, #52]	; (80058c4 <__libc_init_array+0x3c>)
 800588e:	1b64      	subs	r4, r4, r5
 8005890:	10a4      	asrs	r4, r4, #2
 8005892:	2600      	movs	r6, #0
 8005894:	42a6      	cmp	r6, r4
 8005896:	d109      	bne.n	80058ac <__libc_init_array+0x24>
 8005898:	4d0b      	ldr	r5, [pc, #44]	; (80058c8 <__libc_init_array+0x40>)
 800589a:	4c0c      	ldr	r4, [pc, #48]	; (80058cc <__libc_init_array+0x44>)
 800589c:	f000 f818 	bl	80058d0 <_init>
 80058a0:	1b64      	subs	r4, r4, r5
 80058a2:	10a4      	asrs	r4, r4, #2
 80058a4:	2600      	movs	r6, #0
 80058a6:	42a6      	cmp	r6, r4
 80058a8:	d105      	bne.n	80058b6 <__libc_init_array+0x2e>
 80058aa:	bd70      	pop	{r4, r5, r6, pc}
 80058ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80058b0:	4798      	blx	r3
 80058b2:	3601      	adds	r6, #1
 80058b4:	e7ee      	b.n	8005894 <__libc_init_array+0xc>
 80058b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80058ba:	4798      	blx	r3
 80058bc:	3601      	adds	r6, #1
 80058be:	e7f2      	b.n	80058a6 <__libc_init_array+0x1e>
 80058c0:	08005950 	.word	0x08005950
 80058c4:	08005950 	.word	0x08005950
 80058c8:	08005950 	.word	0x08005950
 80058cc:	08005958 	.word	0x08005958

080058d0 <_init>:
 80058d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058d2:	bf00      	nop
 80058d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058d6:	bc08      	pop	{r3}
 80058d8:	469e      	mov	lr, r3
 80058da:	4770      	bx	lr

080058dc <_fini>:
 80058dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058de:	bf00      	nop
 80058e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058e2:	bc08      	pop	{r3}
 80058e4:	469e      	mov	lr, r3
 80058e6:	4770      	bx	lr
