Ahmad, I., Dhodi, M., and Hielscher, F. 1994. Design-Space exploration for high-level synthesis. Comput. Comm., 491--496.
Giuseppe Ascia , Vincenzo Catania , Alessandro G. Di Nuovo , Maurizio Palesi , Davide Patti, Efficient design space exploration for application specific systems-on-a-chip, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.10, p.733-750, October, 2007[doi>10.1016/j.sysarc.2007.01.004]
C2See. 2011. http://er.cs.ucla.edu/c2see/.
Cadence. 2011. http://www.cadence.com/products/sd/silicon-compiler.
Calypto. 2011. http://www.calypto.com/catapult_c_synthesis.php.
Philippe Coussy , Adam Morawiec, High-Level Synthesis: from Algorithm to Digital Circuit, Springer Publishing Company, Incorporated, 2008
David, A., Veldhuizen, V., and Lamont, B. 2000. On measuring multiobjective evolutionary algorithm performance. Congress Evolut. Comput. 1, 204--211.
Forte. 2011. http://www.forteds.com.
Gajski, D., Zhu, J., Doemer, R., Gerstlauer, A., and Zhao, S. 2005. SpecC: Specification Language and Methodology. Springer.
Gaut. 2011. http://www-labsticc.univ-ubs.fr/www-gaut/accueil.php.
Givargis, T., Vahid, F., and Henkel, J. 2002. IEEE Trans. Very Large Scale Integr. Syst. 10.
Sumit Gupta , Nikil Dutt , Rajesh Gupta , Alex Nicolau, SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing Compiler Transformations, Proceedings of the 16th International Conference on VLSI Design, p.461, January 04-08, 2003
Hara, Y., Tomiyama, H., Honda, S., and Takada, H. 2009. Proposal and quantitative analysis of the chstone benchmark program suite for practical c-based high-level synthesis. J. Inf. Process. 17, 242--254.
Christian Haubelt , Thomas Schlichter , Joachim Keinert , Mike Meredith, SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391616]
Christian Haubelt , JÃ¼rgen Teich, Accelerating design space exploration using pareto-front arithmetics, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119882]
Vida Kianzad , Shuvra S. Bhattacharyya, CHARMED: A Multi-Objective Co-Synthesis Framework for Multi-Mode Embedded Systems, Proceedings of the Application-Specific Systems, Architectures and Processors, 15th IEEE International Conference, p.28-40, September 27-29, 2004[doi>10.1109/ASAP.2004.13]
Holzer, M., Knerr, B., and Rupp, M. 2007. Design space exploration with evolutionary multi-objective optimisation. In Proceedings of the Conference on Industrial Embedded Systems. 125--133.
JHDL. 2005. http://www.jhdl.org.
Kalyanmoy Deb , Samir Agrawal , Amrit Pratap , T. Meyarivan, A Fast Elitist Non-dominated Sorting Genetic Algorithm for Multi-objective Optimisation: NSGA-II, Proceedings of the 6th International Conference on Parallel Problem Solving from Nature, p.849-858, September 18-20, 2000
Minyoung Kim , Sudarshan Banerjee , Nikil Dutt , Nalini Venkatasubramanian, Design space exploration of real-time multi-media MPSoCs with heterogeneous scheduling policies, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176261]
Knowles, J., Thiele, L., and Zitzler, E. 2006. A tutorial on the performance assessment of stochastic multiobjective optimizers. Tech. rep. 214, Computer Engineering and Networks Laboratory, ETH Zurich.
Kobayashi, N., Wakabayashi, K., Tanaka, H., Shinohara, N., and Kanoh, T. 1994. Design experiences with high-level synthesis system cyber I and behavioral description language bdl. In Proceedings of the Asia Pacific Conference on Hardware Description Languages.
V. Krishnan , S. Katkoori, A genetic algorithm for the design space exploration of datapaths during high-level synthesis, IEEE Transactions on Evolutionary Computation, v.10 n.3, p.213-229, June 2006[doi>10.1109/TEVC.2005.860764]
LegUP. 2011. http://legup.eecg.utoronto.ca/.
Stylianos Mamagkakis , David Atienza , Christophe Poucet , Francky Catthoor , Dimitrios Soudris , Jose M. Mendias, Automated exploration of pareto-optimal configurations in parameterized dynamic memory allocation for embedded systems, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
NEC. 2011. http://www.cyberworkbench.com.
SA-C. 2011. http://www.cs.colostate.edu/cameron.
Schafer, B. C., Takenaka, T., and Wakabayashi, K. 2009. Adaptive simulated annealer for high-level synthesis design space exploration. In Proceedings of the VLSI-DAT Conference. 509--519.
Benjamin Carrion Schafer , Kazutoshi Wakabayashi, Design space exploration acceleration through operation clustering, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.1, p.153-157, January 2010[doi>10.1109/TCAD.2009.2035579]
Byoungro So , Pedro C. Diniz , Mary W. Hall, Using estimates from behavioral synthesis tools in compiler-directed design space exploration, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775963]
Byoungro So , Mary W. Hall , Pedro C. Diniz, A compiler approach to fast hardware design space exploration in FPGA-based systems, ACM SIGPLAN Notices, v.37 n.5, May 2002[doi>10.1145/543552.512550]
SystemC. 2011. http://www.systemc.org.
XPilot. 2011. http://cadlab.cs.ucla.edu/soc/.
E. Zitzler , L. Thiele , M. Laumanns , C. M. Fonseca , V. G. da Fonseca, Performance assessment of multiobjective optimizers: an analysis and review, IEEE Transactions on Evolutionary Computation, v.7 n.2, p.117-132, April 2003[doi>10.1109/TEVC.2003.810758]
