

================================================================
== Synthesis Summary Report of 'fir11'
================================================================
+ General Information: 
    * Date:           Wed Oct 18 12:36:24 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        hw1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |              Modules              | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |            |           |     |
    |              & Loops              | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |    LUT    | URAM|
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+-----------+-----+
    |+ fir11                            |     -|  0.39|       21|  210.000|         -|       22|     -|        no|     -|   4 (1%)|  1014 (~0%)|   542 (1%)|    -|
    | + fir11_Pipeline_VITIS_LOOP_28_1  |     -|  0.39|       16|  160.000|         -|       16|     -|        no|     -|  2 (~0%)|   666 (~0%)|  287 (~0%)|    -|
    |  o VITIS_LOOP_28_1                |     -|  7.30|       14|  140.000|         5|        1|    11|       yes|     -|        -|           -|          -|    -|
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | y        | 0x10   | 32    | R      | Data signal of y                 |                                                                      |
| s_axi_control | y_ctrl   | 0x14   | 32    | R      | Control signal of y              | 0=y_ap_vld                                                           |
| s_axi_control | x        | 0x20   | 32    | W      | Data signal of x                 |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| y        | out       | int*     |
| x        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+----------+----------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                          |
+----------+---------------+----------+----------------------------------+
| y        | s_axi_control | register | name=y offset=0x10 range=32      |
| y        | s_axi_control | register | name=y_ctrl offset=0x14 range=32 |
| x        | s_axi_control | register | name=x offset=0x20 range=32      |
+----------+---------------+----------+----------------------------------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+----------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+----------+-----+--------+---------+
| + fir11                           | 4   |        |          |     |        |         |
|   mul_32s_7ns_32_2_1_U8           | 2   |        | mul      | mul | auto   | 1       |
|  + fir11_Pipeline_VITIS_LOOP_28_1 | 2   |        |          |     |        |         |
|    add_ln35_fu_165_p2             | -   |        | add_ln35 | add | fabric | 0       |
|    mul_11s_32s_32_2_1_U1          | 2   |        | mul_ln36 | mul | auto   | 1       |
|    acc_1_fu_190_p2                | -   |        | acc_1    | add | fabric | 0       |
|    add_ln28_fu_176_p2             | -   |        | add_ln28 | add | fabric | 0       |
+-----------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------+------+------+--------+-----------------+---------+------+---------+
| Name                              | BRAM | URAM | Pragma | Variable        | Storage | Impl | Latency |
+-----------------------------------+------+------+--------+-----------------+---------+------+---------+
| + fir11                           | 0    | 0    |        |                 |         |      |         |
|  + fir11_Pipeline_VITIS_LOOP_28_1 | 0    | 0    |        |                 |         |      |         |
|    shift_reg_U                    | -    | -    |        | shift_reg       | ram_t2p | auto | 1       |
|    fir11_int_int_c_U              | -    | -    |        | fir11_int_int_c | rom_1p  | auto | 1       |
+-----------------------------------+------+------+--------+-----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------+-------------------------------------------------+
| Type      | Options               | Location                                        |
+-----------+-----------------------+-------------------------------------------------+
| interface | s_axilite port=return | hw1/solution1/directives.tcl:8 in fir11, return |
| interface | s_axilite port=x      | hw1/solution1/directives.tcl:10 in fir11, x     |
| interface | s_axilite port=y      | hw1/solution1/directives.tcl:9 in fir11, y      |
+-----------+-----------------------+-------------------------------------------------+


