--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml sequencer.twx sequencer.ncd -o sequencer.twr
sequencer.pcf -ucf SEQUENCER-constraints-atlys.ucf

Design file:              sequencer.ncd
Physical constraint file: sequencer.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RESET       |    7.854(R)|      SLOW  |   -3.393(R)|      FAST  |CLOCK_BUFGP       |   0.000|
            |    6.470(F)|      SLOW  |   -4.074(F)|      FAST  |CLOCK_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
d_adc_shr_shs      |         8.837(R)|      SLOW  |         5.004(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_adr              |         8.558(R)|      SLOW  |         4.816(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_ads              |         8.734(R)|      SLOW  |         4.918(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_comp_bias_sh     |         9.021(R)|      SLOW  |         5.101(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_count_en         |        10.249(R)|      SLOW  |         5.965(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_count_hold       |         9.342(R)|      SLOW  |         5.350(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_count_inc_one    |         9.705(R)|      SLOW  |         5.508(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_count_inv_clk    |         9.650(R)|      SLOW  |         5.536(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_count_jc_shift_en|         9.279(R)|      SLOW  |         5.315(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_count_lsb_clk    |         9.955(R)|      SLOW  |         5.751(R)|      FAST  |CLOCK_BUFGP       |   0.000|
                   |         9.586(F)|      SLOW  |         5.483(F)|      FAST  |CLOCK_BUFGP       |   0.000|
d_count_lsb_en     |         9.017(R)|      SLOW  |         5.163(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_count_mem_wr     |         8.817(R)|      SLOW  |         5.043(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_count_rst        |        10.018(R)|      SLOW  |         5.761(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_count_updn       |         9.585(R)|      SLOW  |         5.420(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_digif_serial_rst |         8.797(R)|      SLOW  |         4.966(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_ref_vref_clamp_en|         8.720(R)|      SLOW  |         4.942(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_ref_vref_ramp_rst|         9.360(R)|      SLOW  |         5.279(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_ref_vref_sh      |         8.487(R)|      SLOW  |         4.804(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_shr              |         8.800(R)|      SLOW  |         4.995(R)|      FAST  |CLOCK_BUFGP       |   0.000|
d_shs              |         8.468(R)|      SLOW  |         4.785(R)|      FAST  |CLOCK_BUFGP       |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    3.752|         |         |    0.908|
---------------+---------+---------+---------+---------+


Analysis completed Fri Sep  9 13:31:48 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 437 MB



