;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB #-12, @31
	SUB #-1, <-51
	DJN -217, #-20
	ADD 0, @110
	JMN -17, -20
	JMN 210, 9
	SLT 721, 0
	SUB 12, @-10
	SPL 12, #510
	SLT -1, <-1
	JMN 0, #2
	JMP @172, #200
	JMN @-70, 0
	JMP -1, @-250
	DJN @-1, @-51
	SUB <12, @10
	SLT <12, @510
	MOV -1, <-20
	SLT #121, 313
	SUB @127, @103
	SUB @121, 103
	SUB @121, 103
	CMP 12, @-10
	CMP 12, @-10
	CMP 12, @-10
	SUB 12, @-10
	SUB @-127, 100
	SUB -1, <-250
	SUB #-12, @31
	SUB @-127, 100
	ADD <10, -210
	SUB <121, 106
	CMP @127, @106
	JMN -1, @-3
	JMN -1, @-3
	MOV -17, <-20
	MOV -17, <-20
	MOV -17, <-20
	ADD 210, 60
	MOV -17, <-20
	SPL 0, <402
	DJN -1, @-20
	CMP -207, <-120
	SUB #121, 903
	JMN <121, 106
	DJN -1, @-20
	DJN -1, @-20
	MOV -17, <-20
	SPL 0, <-461
	CMP -207, <-120
	MOV -1, <-40
	MOV -4, <-20
	DJN -1, @-20
	ADD -381, <-20
	SUB #12, @268
	SUB 10, 5
	SPL <125, -636
	JMP 0, #0
	SUB 1, 0
	MOV @12, @10
	SUB @125, -636
	MOV @12, @10
	SLT 210, 31
	MOV @12, @10
	ADD @125, 106
	ADD @125, 106
	MOV -5, <-29
	MOV -5, <-29
	SLT <0, @2
	SPL <125, -636
	SLT <0, @2
	SLT <0, @2
	ADD @121, 103
	ADD @121, 103
	SLT <0, @2
	SLT <0, @2
	ADD 210, 31
	ADD 210, 31
	SUB @191, -103
	JMN 12, #10
	SPL <125, 106
	SPL <125, 106
	SUB #12, @268
	SLT <0, @2
	MOV -4, <-20
	ADD 210, 31
	SUB #12, @268
	SUB @124, 106
	MOV -5, <-29
	ADD 210, 31
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <-461
	JMZ @12, #268
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-40
