{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556055486868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556055486868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:38:06 2019 " "Processing started: Tue Apr 23 16:38:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556055486868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055486868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055486868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556055487830 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556055487830 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "finalproj_soc.qsys " "Elaborating Platform Designer system entity \"finalproj_soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055502293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:28 Progress: Loading ECE385_FinalProj/finalproj_soc.qsys " "2019.04.23.16:38:28 Progress: Loading ECE385_FinalProj/finalproj_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055508352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:29 Progress: Reading input file " "2019.04.23.16:38:29 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055509227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:29 Progress: Adding clk_0 \[clock_source 18.0\] " "2019.04.23.16:38:29 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055509348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:30 Progress: Parameterizing module clk_0 " "2019.04.23.16:38:30 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055510658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:30 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2019.04.23.16:38:30 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055510658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:30 Progress: Parameterizing module jtag_uart_0 " "2019.04.23.16:38:30 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055510861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:30 Progress: Adding keycode \[altera_avalon_pio 18.0\] " "2019.04.23.16:38:30 Progress: Adding keycode \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055510861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:30 Progress: Parameterizing module keycode " "2019.04.23.16:38:30 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055510923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:30 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2019.04.23.16:38:30 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055510923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Parameterizing module nios2_gen2_0 " "2019.04.23.16:38:31 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\] " "2019.04.23.16:38:31 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Parameterizing module onchip_memory2_0 " "2019.04.23.16:38:31 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.0\] " "2019.04.23.16:38:31 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Parameterizing module otg_hpi_address " "2019.04.23.16:38:31 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.0\] " "2019.04.23.16:38:31 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Parameterizing module otg_hpi_cs " "2019.04.23.16:38:31 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.0\] " "2019.04.23.16:38:31 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Parameterizing module otg_hpi_data " "2019.04.23.16:38:31 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.0\] " "2019.04.23.16:38:31 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Parameterizing module otg_hpi_r " "2019.04.23.16:38:31 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.0\] " "2019.04.23.16:38:31 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Parameterizing module otg_hpi_reset " "2019.04.23.16:38:31 Progress: Parameterizing module otg_hpi_reset" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.0\] " "2019.04.23.16:38:31 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Parameterizing module otg_hpi_w " "2019.04.23.16:38:31 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\] " "2019.04.23.16:38:31 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Parameterizing module sdram " "2019.04.23.16:38:31 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:31 Progress: Adding sdram_pll \[altpll 18.0\] " "2019.04.23.16:38:31 Progress: Adding sdram_pll \[altpll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055511374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:32 Progress: Parameterizing module sdram_pll " "2019.04.23.16:38:32 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055512151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:32 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\] " "2019.04.23.16:38:32 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055512151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:32 Progress: Parameterizing module sysid_qsys_0 " "2019.04.23.16:38:32 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055512183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:32 Progress: Building connections " "2019.04.23.16:38:32 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055512183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:32 Progress: Parameterizing connections " "2019.04.23.16:38:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055512245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:32 Progress: Validating " "2019.04.23.16:38:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055512261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.04.23.16:38:33 Progress: Done reading input file " "2019.04.23.16:38:33 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055513764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Finalproj_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055515183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Finalproj_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055515183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Finalproj_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055515183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Finalproj_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055515183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Finalproj_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055515183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc: Generating finalproj_soc \"finalproj_soc\" for QUARTUS_SYNTH " "Finalproj_soc: Generating finalproj_soc \"finalproj_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055516443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055520522 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055520545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055520555 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055520565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'finalproj_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'finalproj_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055526159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalproj_soc_jtag_uart_0 --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0002_jtag_uart_0_gen//finalproj_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=finalproj_soc_jtag_uart_0 --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0002_jtag_uart_0_gen//finalproj_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055526159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'finalproj_soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'finalproj_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055526549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"finalproj_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"finalproj_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055526549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'finalproj_soc_keycode' " "Keycode: Starting RTL generation for module 'finalproj_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055526565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_keycode --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0003_keycode_gen//finalproj_soc_keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_keycode --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0003_keycode_gen//finalproj_soc_keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055526565 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'finalproj_soc_keycode' " "Keycode: Done RTL generation for module 'finalproj_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055526784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"finalproj_soc\" instantiated altera_avalon_pio \"keycode\" " "Keycode: \"finalproj_soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055526784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"finalproj_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"finalproj_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055527446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'finalproj_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'finalproj_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055527477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalproj_soc_onchip_memory2_0 --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0004_onchip_memory2_0_gen//finalproj_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=finalproj_soc_onchip_memory2_0 --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0004_onchip_memory2_0_gen//finalproj_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055527477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'finalproj_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'finalproj_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055527790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"finalproj_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"finalproj_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055527790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Starting RTL generation for module 'finalproj_soc_otg_hpi_address' " "Otg_hpi_address: Starting RTL generation for module 'finalproj_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055527805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_address --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0005_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0005_otg_hpi_address_gen//finalproj_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_address --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0005_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0005_otg_hpi_address_gen//finalproj_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055527805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Done RTL generation for module 'finalproj_soc_otg_hpi_address' " "Otg_hpi_address: Done RTL generation for module 'finalproj_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055528071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_address\" " "Otg_hpi_address: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055528071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Starting RTL generation for module 'finalproj_soc_otg_hpi_cs' " "Otg_hpi_cs: Starting RTL generation for module 'finalproj_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055528087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_cs --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0006_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0006_otg_hpi_cs_gen//finalproj_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_cs --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0006_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0006_otg_hpi_cs_gen//finalproj_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055528087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Done RTL generation for module 'finalproj_soc_otg_hpi_cs' " "Otg_hpi_cs: Done RTL generation for module 'finalproj_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055528313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\" " "Otg_hpi_cs: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055528313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Starting RTL generation for module 'finalproj_soc_otg_hpi_data' " "Otg_hpi_data: Starting RTL generation for module 'finalproj_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055528328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_data --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0007_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0007_otg_hpi_data_gen//finalproj_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=finalproj_soc_otg_hpi_data --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0007_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0007_otg_hpi_data_gen//finalproj_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055528328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Done RTL generation for module 'finalproj_soc_otg_hpi_data' " "Otg_hpi_data: Done RTL generation for module 'finalproj_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055528562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_data\" " "Otg_hpi_data: \"finalproj_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055528562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'finalproj_soc_sdram' " "Sdram: Starting RTL generation for module 'finalproj_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055528578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalproj_soc_sdram --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0008_sdram_gen//finalproj_soc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=finalproj_soc_sdram --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0008_sdram_gen//finalproj_soc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055528578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'finalproj_soc_sdram' " "Sdram: Done RTL generation for module 'finalproj_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055529046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"finalproj_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"finalproj_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055529046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"finalproj_soc\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"finalproj_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055530350 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"finalproj_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"finalproj_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055530365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055536024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055536399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055536727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055537055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055537415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055537727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055538055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055538399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055538742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055539071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055539383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055539711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055540039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"finalproj_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"finalproj_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055544887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"finalproj_soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"finalproj_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055544950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"finalproj_soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"finalproj_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055544966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055544997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=finalproj_soc_nios2_gen2_0_cpu --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0014_cpu_gen//finalproj_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=finalproj_soc_nios2_gen2_0_cpu --dir=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/Kush/AppData/Local/Temp/alt8009_5282743857681634203.dir/0014_cpu_gen//finalproj_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055544997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.23 16:39:05 (*) Starting Nios II generation " "Cpu: # 2019.04.23 16:39:05 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.23 16:39:05 (*)   Checking for plaintext license. " "Cpu: # 2019.04.23 16:39:05 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.23 16:39:06 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2019.04.23 16:39:06 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.23 16:39:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.04.23 16:39:06 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.23 16:39:06 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.04.23 16:39:06 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.23 16:39:06 (*)   Plaintext license not found. " "Cpu: # 2019.04.23 16:39:06 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.23 16:39:06 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2019.04.23 16:39:06 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.23 16:39:06 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.04.23 16:39:06 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.23 16:39:06 (*)   Creating all objects for CPU " "Cpu: # 2019.04.23 16:39:06 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.23 16:39:07 (*)   Generating RTL from CPU objects " "Cpu: # 2019.04.23 16:39:07 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.23 16:39:07 (*)   Creating plain-text RTL " "Cpu: # 2019.04.23 16:39:07 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.04.23 16:39:08 (*) Done Nios II generation " "Cpu: # 2019.04.23 16:39:08 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'finalproj_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548406 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055548765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055549482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055549498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Finalproj_soc: Done \"finalproj_soc\" with 35 modules, 52 files " "Finalproj_soc: Done \"finalproj_soc\" with 35 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055549498 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "finalproj_soc.qsys " "Finished elaborating Platform Designer system entity \"finalproj_soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055551119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites_yellow.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites_yellow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_yellow " "Found entity 1: sprite_yellow" {  } { { "sprites_yellow.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_yellow.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites_red.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites_red.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_red " "Found entity 1: sprite_red" {  } { { "sprites_red.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_red.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites_orange.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites_orange.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_orange " "Found entity 1: sprite_orange" {  } { { "sprites_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_orange.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites_green.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites_green.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_green " "Found entity 1: sprite_green" {  } { { "sprites_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_green.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites_blue.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites_blue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_blue " "Found entity 1: sprite_blue" {  } { { "sprites_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_blue.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551500 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(44) " "Verilog HDL warning at hpi_io_intf.sv(44): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/hpi_io_intf.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1556055551500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_yellow.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_yellow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_yellow " "Found entity 1: frameRAM_yellow" {  } { { "ram_yellow.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_yellow.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_red.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_red.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_red " "Found entity 1: frameRAM_red" {  } { { "ram_red.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_red.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_orange.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_orange.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_orange " "Found entity 1: frameRAM_orange" {  } { { "ram_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_orange.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_green.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_green.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_green " "Found entity 1: frameRAM_green" {  } { { "ram_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_green.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_blue.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_blue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAM_blue " "Found entity 1: frameRAM_blue" {  } { { "ram_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_blue.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file music_statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 music_statemachine " "Found entity 1: music_statemachine" {  } { { "music_statemachine.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_statemachine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551578 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "music_modules.sv(18) " "Verilog HDL information at music_modules.sv(18): always construct contains both blocking and non-blocking assignments" {  } { { "music_modules.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_modules.sv" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556055551578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_modules.sv 1 1 " "Found 1 design units, including 1 entities, in source file music_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_reader " "Found entity 1: data_reader" {  } { { "music_modules.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055551578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055551578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552078 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/finalproj_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/finalproj_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc " "Found entity 1: finalproj_soc" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552109 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/finalproj_soc/submodules/altera_reset_controller.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/finalproj_soc/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_irq_mapper " "Found entity 1: finalproj_soc_irq_mapper" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_irq_mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalproj_soc_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552179 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_jtag_uart_0_scfifo_w " "Found entity 2: finalproj_soc_jtag_uart_0_scfifo_w" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552179 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproj_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalproj_soc_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552179 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproj_soc_jtag_uart_0_scfifo_r " "Found entity 4: finalproj_soc_jtag_uart_0_scfifo_r" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552179 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproj_soc_jtag_uart_0 " "Found entity 5: finalproj_soc_jtag_uart_0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_keycode " "Found entity 1: finalproj_soc_keycode" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_keycode.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0 " "Found entity 1: finalproj_soc_mm_interconnect_0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalproj_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_demux " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_demux" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_mux " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_mux" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556055552273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556055552273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_default_decode" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552273 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router " "Found entity 2: finalproj_soc_mm_interconnect_0_router" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556055552273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556055552273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552288 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_001 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_001" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556055552288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556055552288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552288 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_002 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_002" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproj_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556055552288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproj_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at finalproj_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556055552288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: finalproj_soc_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552304 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_mm_interconnect_0_router_003 " "Found entity 2: finalproj_soc_mm_interconnect_0_router_003" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_demux " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_demux" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_mux " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_mux" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: finalproj_soc_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0 " "Found entity 1: finalproj_soc_nios2_gen2_0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalproj_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalproj_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalproj_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalproj_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalproj_soc_nios2_gen2_0_cpu " "Found entity 21: finalproj_soc_nios2_gen2_0_cpu" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalproj_soc_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_onchip_memory2_0 " "Found entity 1: finalproj_soc_onchip_memory2_0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_otg_hpi_address " "Found entity 1: finalproj_soc_otg_hpi_address" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_address.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_otg_hpi_cs " "Found entity 1: finalproj_soc_otg_hpi_cs" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_cs.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_otg_hpi_data " "Found entity 1: finalproj_soc_otg_hpi_data" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_data.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_sdram_input_efifo_module " "Found entity 1: finalproj_soc_sdram_input_efifo_module" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552491 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_sdram " "Found entity 2: finalproj_soc_sdram" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_sdram_pll_dffpipe_l2c " "Found entity 1: finalproj_soc_sdram_pll_dffpipe_l2c" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552507 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproj_soc_sdram_pll_stdsync_sv6 " "Found entity 2: finalproj_soc_sdram_pll_stdsync_sv6" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552507 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproj_soc_sdram_pll_altpll_lqa2 " "Found entity 3: finalproj_soc_sdram_pll_altpll_lqa2" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552507 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproj_soc_sdram_pll " "Found entity 4: finalproj_soc_sdram_pll" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/finalproj_soc/submodules/finalproj_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/finalproj_soc/submodules/finalproj_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproj_soc_sysid_qsys_0 " "Found entity 1: finalproj_soc_sysid_qsys_0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sysid_qsys_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055552507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055552507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_addr toplevel.sv(70) " "Verilog HDL Implicit Net warning at toplevel.sv(70): created implicit net for \"hpi_addr\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1556055552507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_data_in toplevel.sv(71) " "Verilog HDL Implicit Net warning at toplevel.sv(71): created implicit net for \"hpi_data_in\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1556055552507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_data_out toplevel.sv(72) " "Verilog HDL Implicit Net warning at toplevel.sv(72): created implicit net for \"hpi_data_out\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1556055552507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_r toplevel.sv(73) " "Verilog HDL Implicit Net warning at toplevel.sv(73): created implicit net for \"hpi_r\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1556055552507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_w toplevel.sv(74) " "Verilog HDL Implicit Net warning at toplevel.sv(74): created implicit net for \"hpi_w\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1556055552507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_cs toplevel.sv(75) " "Verilog HDL Implicit Net warning at toplevel.sv(75): created implicit net for \"hpi_cs\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1556055552507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hpi_reset toplevel.sv(76) " "Verilog HDL Implicit Net warning at toplevel.sv(76): created implicit net for \"hpi_reset\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1556055552507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MUS_DONE toplevel.sv(132) " "Verilog HDL Implicit Net warning at toplevel.sv(132): created implicit net for \"MUS_DONE\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 132 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1556055552507 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(318) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1556055552538 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(328) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1556055552538 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(338) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1556055552538 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproj_soc_sdram.v(682) " "Verilog HDL or VHDL warning at finalproj_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1556055552538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556055552929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "toplevel.sv" "hpi_io_inst" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055552960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc finalproj_soc:nios_system " "Elaborating entity \"finalproj_soc\" for hierarchy \"finalproj_soc:nios_system\"" {  } { { "toplevel.sv" "nios_system" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055552991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_jtag_uart_0 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"finalproj_soc_jtag_uart_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "jtag_uart_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055553069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_jtag_uart_0_scfifo_w finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"finalproj_soc_jtag_uart_0_scfifo_w\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "the_finalproj_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055553101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055553390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055553406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055553406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055553406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055553406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055553406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055553406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055553406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055553406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055553406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055553406 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055553406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055553510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055553510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055553510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055553572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055553572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055553572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055553619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055553619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055553634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055553697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055553697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055553713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055553806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055553806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055553806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055553884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055553884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_w:the_finalproj_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055553900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_jtag_uart_0_scfifo_r finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"finalproj_soc_jtag_uart_0_scfifo_r\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|finalproj_soc_jtag_uart_0_scfifo_r:the_finalproj_soc_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "the_finalproj_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055553947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "finalproj_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055554437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055554468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055554468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055554468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055554468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055554468 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055554468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055554671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:finalproj_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055554921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_keycode finalproj_soc:nios_system\|finalproj_soc_keycode:keycode " "Elaborating entity \"finalproj_soc_keycode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_keycode:keycode\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "keycode" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055554984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0 finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalproj_soc_nios2_gen2_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "nios2_gen2_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_test_bench finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_test_bench:the_finalproj_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_test_bench:the_finalproj_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555470 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055555470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055555549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055555549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_a_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_register_bank_b_module:finalproj_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055555939 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055555939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055555955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556564 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055556564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055556642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055556642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem:the_finalproj_soc_nios2_gen2_0_cpu_nios2_ocimem\|finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:finalproj_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055556986 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055556986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055556986 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalproj_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalproj_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_onchip_memory2_0 finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"finalproj_soc_onchip_memory2_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "onchip_memory2_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file finalproj_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"finalproj_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055557144 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055557144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdh1 " "Found entity 1: altsyncram_qdh1" {  } { { "db/altsyncram_qdh1.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_qdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055557300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055557300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qdh1 finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated " "Elaborating entity \"altsyncram_qdh1\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_qdh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_otg_hpi_address finalproj_soc:nios_system\|finalproj_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"finalproj_soc_otg_hpi_address\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "otg_hpi_address" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_otg_hpi_cs finalproj_soc:nios_system\|finalproj_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"finalproj_soc_otg_hpi_cs\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "otg_hpi_cs" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_otg_hpi_data finalproj_soc:nios_system\|finalproj_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"finalproj_soc_otg_hpi_data\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "otg_hpi_data" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram finalproj_soc:nios_system\|finalproj_soc_sdram:sdram " "Elaborating entity \"finalproj_soc_sdram\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "sdram" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_input_efifo_module finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module " "Elaborating entity \"finalproj_soc_sdram_input_efifo_module\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|finalproj_soc_sdram_input_efifo_module:the_finalproj_soc_sdram_input_efifo_module\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "the_finalproj_soc_sdram_input_efifo_module" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll " "Elaborating entity \"finalproj_soc_sdram_pll\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "sdram_pll" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055557987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll_stdsync_sv6 finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalproj_soc_sdram_pll_stdsync_sv6\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll_dffpipe_l2c finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2\|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalproj_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_stdsync_sv6:stdsync2\|finalproj_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sdram_pll_altpll_lqa2 finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"finalproj_soc_sdram_pll_altpll_lqa2\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "sd1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_sysid_qsys_0 finalproj_soc:nios_system\|finalproj_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalproj_soc_sysid_qsys_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "sysid_qsys_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalproj_soc_mm_interconnect_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "mm_interconnect_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_reset_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:otg_hpi_reset_s1_translator\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "otg_hpi_reset_s1_translator" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055558978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 2890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "router" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_default_decode finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router\|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router:router\|finalproj_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_001_default_decode finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001\|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_001:router_001\|finalproj_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_002 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_002\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_002_default_decode finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002\|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_002:router_002\|finalproj_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_003 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_003\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_router_003_default_decode finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_003:router_003\|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"finalproj_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_router_003:router_003\|finalproj_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_demux finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_demux_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055559991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_mux finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_cmd_mux_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_demux finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_demux_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_mux finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_rsp_mux_001 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_avalon_st_adapter finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalproj_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|finalproj_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalproj_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalproj_soc_irq_mapper finalproj_soc:nios_system\|finalproj_soc_irq_mapper:irq_mapper " "Elaborating entity \"finalproj_soc_irq_mapper\" for hierarchy \"finalproj_soc:nios_system\|finalproj_soc_irq_mapper:irq_mapper\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "irq_mapper" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproj_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "rst_controller" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/finalproj_soc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055560984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/finalproj_soc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproj_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "rst_controller_001" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalproj_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalproj_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/finalproj_soc/finalproj_soc.v" "rst_controller_002" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/finalproj_soc.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "toplevel.sv" "vga_clk_instance" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/vga_clk.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/vga_clk.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055561265 ""}  } { { "vga_clk.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/vga_clk.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055561265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055561359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055561359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "toplevel.sv" "vga_controller_instance" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_statemachine music_statemachine:msm " "Elaborating entity \"music_statemachine\" for hierarchy \"music_statemachine:msm\"" {  } { { "toplevel.sv" "msm" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface music_statemachine:msm\|audio_interface:audint " "Elaborating entity \"audio_interface\" for hierarchy \"music_statemachine:msm\|audio_interface:audint\"" {  } { { "music_statemachine.sv" "audint" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_statemachine.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_reader music_statemachine:msm\|data_reader:dr " "Elaborating entity \"data_reader\" for hierarchy \"music_statemachine:msm\|data_reader:dr\"" {  } { { "music_statemachine.sv" "dr" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_statemachine.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 music_modules.sv(33) " "Verilog HDL assignment warning at music_modules.sv(33): truncated value with size 32 to match size of target (17)" {  } { { "music_modules.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_modules.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556055561484 "|toplevel|music_statemachine:msm|data_reader:dr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:col " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:col\"" {  } { { "toplevel.sv" "col" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_yellow color_mapper:col\|frameRAM_yellow:y " "Elaborating entity \"frameRAM_yellow\" for hierarchy \"color_mapper:col\|frameRAM_yellow:y\"" {  } { { "Color_Mapper.sv" "y" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561530 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_yellow.sv(16) " "Net \"mem.data_a\" at ram_yellow.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_yellow.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055561733 "|toplevel|color_mapper:col|frameRAM_yellow:y"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_yellow.sv(16) " "Net \"mem.waddr_a\" at ram_yellow.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_yellow.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055561733 "|toplevel|color_mapper:col|frameRAM_yellow:y"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_yellow.sv(16) " "Net \"mem.we_a\" at ram_yellow.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_yellow.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_yellow.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055561733 "|toplevel|color_mapper:col|frameRAM_yellow:y"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_red color_mapper:col\|frameRAM_red:r " "Elaborating entity \"frameRAM_red\" for hierarchy \"color_mapper:col\|frameRAM_red:r\"" {  } { { "Color_Mapper.sv" "r" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561765 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_red.sv(16) " "Net \"mem.data_a\" at ram_red.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_red.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_red.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055561968 "|toplevel|color_mapper:col|frameRAM_red:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_red.sv(16) " "Net \"mem.waddr_a\" at ram_red.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_red.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_red.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055561968 "|toplevel|color_mapper:col|frameRAM_red:r"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_red.sv(16) " "Net \"mem.we_a\" at ram_red.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_red.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_red.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055561968 "|toplevel|color_mapper:col|frameRAM_red:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_blue color_mapper:col\|frameRAM_blue:b " "Elaborating entity \"frameRAM_blue\" for hierarchy \"color_mapper:col\|frameRAM_blue:b\"" {  } { { "Color_Mapper.sv" "b" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055561999 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_blue.sv(16) " "Net \"mem.data_a\" at ram_blue.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_blue.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055562260 "|toplevel|color_mapper:col|frameRAM_blue:b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_blue.sv(16) " "Net \"mem.waddr_a\" at ram_blue.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_blue.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055562260 "|toplevel|color_mapper:col|frameRAM_blue:b"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_blue.sv(16) " "Net \"mem.we_a\" at ram_blue.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_blue.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055562260 "|toplevel|color_mapper:col|frameRAM_blue:b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_green color_mapper:col\|frameRAM_green:g " "Elaborating entity \"frameRAM_green\" for hierarchy \"color_mapper:col\|frameRAM_green:g\"" {  } { { "Color_Mapper.sv" "g" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055562323 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_green.sv(16) " "Net \"mem.data_a\" at ram_green.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_green.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055562542 "|toplevel|color_mapper:col|frameRAM_green:g"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_green.sv(16) " "Net \"mem.waddr_a\" at ram_green.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_green.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055562542 "|toplevel|color_mapper:col|frameRAM_green:g"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_green.sv(16) " "Net \"mem.we_a\" at ram_green.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_green.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055562542 "|toplevel|color_mapper:col|frameRAM_green:g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAM_orange color_mapper:col\|frameRAM_orange:o " "Elaborating entity \"frameRAM_orange\" for hierarchy \"color_mapper:col\|frameRAM_orange:o\"" {  } { { "Color_Mapper.sv" "o" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055562573 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram_orange.sv(16) " "Net \"mem.data_a\" at ram_orange.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_orange.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055562760 "|toplevel|color_mapper:col|frameRAM_orange:o"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram_orange.sv(16) " "Net \"mem.waddr_a\" at ram_orange.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_orange.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055562760 "|toplevel|color_mapper:col|frameRAM_orange:o"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram_orange.sv(16) " "Net \"mem.we_a\" at ram_orange.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "ram_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/ram_orange.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556055562760 "|toplevel|color_mapper:col|frameRAM_orange:o"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_red sprite_red:r1 " "Elaborating entity \"sprite_red\" for hierarchy \"sprite_red:r1\"" {  } { { "toplevel.sv" "r1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055562792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_blue sprite_blue:b1 " "Elaborating entity \"sprite_blue\" for hierarchy \"sprite_blue:b1\"" {  } { { "toplevel.sv" "b1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055562870 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size sprites_blue.sv(67) " "Verilog HDL or VHDL warning at sprites_blue.sv(67): object \"Size\" assigned a value but never read" {  } { { "sprites_blue.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_blue.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556055562870 "|toplevel|sprite_blue:b1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_green sprite_green:g1 " "Elaborating entity \"sprite_green\" for hierarchy \"sprite_green:g1\"" {  } { { "toplevel.sv" "g1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055562901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size sprites_green.sv(67) " "Verilog HDL or VHDL warning at sprites_green.sv(67): object \"Size\" assigned a value but never read" {  } { { "sprites_green.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_green.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556055562901 "|toplevel|sprite_green:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_yellow sprite_yellow:y1 " "Elaborating entity \"sprite_yellow\" for hierarchy \"sprite_yellow:y1\"" {  } { { "toplevel.sv" "y1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055562917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_orange sprite_orange:o1 " "Elaborating entity \"sprite_orange\" for hierarchy \"sprite_orange:o1\"" {  } { { "toplevel.sv" "o1" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055562948 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Size sprites_orange.sv(67) " "Verilog HDL or VHDL warning at sprites_orange.sv(67): object \"Size\" assigned a value but never read" {  } { { "sprites_orange.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/sprites_orange.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556055562963 "|toplevel|sprite_orange:o1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "toplevel.sv" "hex_inst_0" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055562979 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556055565446 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.23.16:39:31 Progress: Loading sldfe1fdb8e/alt_sld_fab_wrapper_hw.tcl " "2019.04.23.16:39:31 Progress: Loading sldfe1fdb8e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055571729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055575436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055575700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055578892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055579111 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055579344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055579562 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055579578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055579594 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1556055580303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe1fdb8e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfe1fdb8e/alt_sld_fab.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055580615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055580615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055580740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055580740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055580756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055580756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055580849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055580849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055580974 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055580974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055580974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/sldfe1fdb8e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055581084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055581084 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"finalproj_soc:nios_system\|finalproj_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556055584858 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556055584858 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:col\|frameRAM_orange:o\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:col\|frameRAM_orange:o\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif " "Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:col\|frameRAM_yellow:y\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:col\|frameRAM_yellow:y\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif " "Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:col\|frameRAM_green:g\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:col\|frameRAM_green:g\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif " "Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:col\|frameRAM_blue:b\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:col\|frameRAM_blue:b\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif " "Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "color_mapper:col\|frameRAM_red:r\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"color_mapper:col\|frameRAM_red:r\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif " "Parameter INIT_FILE set to db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556055586773 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556055586773 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556055586773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055586835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055586835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055586835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055586835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055586835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055586835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055586835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055586835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055586835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055586835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ECE385_FinalProj.ram0_frameRAM_orange_b7cc6808.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055586835 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055586835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ga81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ga81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ga81 " "Found entity 1: altsyncram_ga81" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055586914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055586914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055587172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587172 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ECE385_FinalProj.ram0_frameRAM_yellow_bc8c6670.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587172 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055587172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eb81 " "Found entity 1: altsyncram_eb81" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055587235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055587235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055587500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ECE385_FinalProj.ram0_frameRAM_green_bec8a305.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587500 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055587500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b881 " "Found entity 1: altsyncram_b881" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055587625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055587625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055587907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ECE385_FinalProj.ram0_frameRAM_blue_25698451.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055587907 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055587907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fv71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fv71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fv71 " "Found entity 1: altsyncram_fv71" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055587985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055587985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "color_mapper:col\|frameRAM_red:r\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"color_mapper:col\|frameRAM_red:r\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055588248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "color_mapper:col\|frameRAM_red:r\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"color_mapper:col\|frameRAM_red:r\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055588248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055588248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055588248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055588248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055588248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055588248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055588248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055588248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055588248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ECE385_FinalProj.ram0_frameRAM_red_de1fbd7b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556055588248 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556055588248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_af81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_af81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_af81 " "Found entity 1: altsyncram_af81" {  } { { "db/altsyncram_af81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_af81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556055588326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055588326 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a4 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a5 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a6 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a12 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a13 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a14 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a15 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a20 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a21 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a22 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a23 " "Synthesized away node \"color_mapper:col\|frameRAM_blue:b\|altsyncram:mem_rtl_0\|altsyncram_fv71:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_fv71.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_fv71.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 78 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_blue:b|altsyncram:mem_rtl_0|altsyncram_fv71:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a4 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a5 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a6 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a12 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a13 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a14 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a15 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a20 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a21 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a22 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a23 " "Synthesized away node \"color_mapper:col\|frameRAM_green:g\|altsyncram:mem_rtl_0\|altsyncram_b881:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_b881.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_b881.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 84 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_green:g|altsyncram:mem_rtl_0|altsyncram_b881:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a4 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a5 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a6 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a12 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a13 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a14 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a15 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a20 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a21 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a22 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a23 " "Synthesized away node \"color_mapper:col\|frameRAM_yellow:y\|altsyncram:mem_rtl_0\|altsyncram_eb81:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_eb81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_eb81.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 66 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_yellow:y|altsyncram:mem_rtl_0|altsyncram_eb81:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a0 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a1 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a2 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a3 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a4 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a5 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a6 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a7 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a8 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a9 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a10 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a11 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a12 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a13 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a14 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a15 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a16 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a17 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a18 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a19 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a20 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a21 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a22 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a23 " "Synthesized away node \"color_mapper:col\|frameRAM_orange:o\|altsyncram:mem_rtl_0\|altsyncram_ga81:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ga81.tdf" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/altsyncram_ga81.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Color_Mapper.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/Color_Mapper.sv" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 161 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055588841 "|toplevel|color_mapper:col|frameRAM_orange:o|altsyncram:mem_rtl_0|altsyncram_ga81:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1556055588841 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1556055588841 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556055589182 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 442 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 356 -1 0 } } { "db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 306 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 352 -1 0 } } { "db/ip/finalproj_soc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_jtag_uart_0.v" 398 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1556055589386 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1556055589386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556055591067 "|toplevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556055591067 "|toplevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556055591067 "|toplevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556055591067 "|toplevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556055591067 "|toplevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556055591067 "|toplevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556055591067 "|toplevel|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556055591067 "|toplevel|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556055591067 "|toplevel|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556055591067 "|toplevel|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556055591067 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055591468 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "music_statemachine:msm\|audio_interface:audint\|Bcount\[3\] High " "Register music_statemachine:msm\|audio_interface:audint\|Bcount\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1556055591671 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "music_statemachine:msm\|audio_interface:audint\|Bcount\[2\] High " "Register music_statemachine:msm\|audio_interface:audint\|Bcount\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1556055591671 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "music_statemachine:msm\|audio_interface:audint\|Bcount\[1\] High " "Register music_statemachine:msm\|audio_interface:audint\|Bcount\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1556055591671 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "music_statemachine:msm\|audio_interface:audint\|Bcount\[0\] High " "Register music_statemachine:msm\|audio_interface:audint\|Bcount\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1556055591671 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1556055591671 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "118 " "118 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556055594207 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556055594364 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab8 24 " "Ignored 24 assignments for entity \"lab8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055594364 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556055594364 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/output_files/ECE385_FinalProj.map.smsg " "Generated suppressed messages file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/output_files/ECE385_FinalProj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055595368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556055597538 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556055597538 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055598054 "|toplevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055598054 "|toplevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055598054 "|toplevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055598054 "|toplevel|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055598054 "|toplevel|AUD_ADCLRCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556055598054 "|toplevel|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556055598054 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4138 " "Implemented 4138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556055598054 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556055598054 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556055598054 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3827 " "Implemented 3827 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556055598054 ""} { "Info" "ICUT_CUT_TM_RAMS" "168 " "Implemented 168 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556055598054 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1556055598054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556055598054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 195 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 195 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556055598238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:39:58 2019 " "Processing ended: Tue Apr 23 16:39:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556055598238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:52 " "Elapsed time: 00:01:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556055598238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:05 " "Total CPU time (on all processors): 00:03:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556055598238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556055598238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556055599900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556055599916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:39:59 2019 " "Processing started: Tue Apr 23 16:39:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556055599916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556055599916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556055599916 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556055600103 ""}
{ "Info" "0" "" "Project  = ECE385_FinalProj" {  } {  } 0 0 "Project  = ECE385_FinalProj" 0 0 "Fitter" 0 0 1556055600119 ""}
{ "Info" "0" "" "Revision = ECE385_FinalProj" {  } {  } 0 0 "Revision = ECE385_FinalProj" 0 0 "Fitter" 0 0 1556055600119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556055600438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556055600438 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ECE385_FinalProj EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ECE385_FinalProj\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556055600485 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556055600610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1556055600610 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_clk_altpll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556055600720 ""}  } { { "db/vga_clk_altpll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/vga_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556055600720 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556055600735 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1556055600735 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 150 -1 0 } } { "" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1556055600735 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556055601336 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556055601351 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556055601911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556055601911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556055601911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556055601911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556055601911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556055601911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556055601911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556055601911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1556055601911 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1556055601911 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 10236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556055601926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 10238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556055601926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 10240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556055601926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 10242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556055601926 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 10244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1556055601926 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1556055601926 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556055601942 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1556055602853 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 " "The input ports of the PLL finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|pll7 and the PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|pll7 vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 ARESET " "PLL finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|pll7 and PLL vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1600 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1556055604017 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1600 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/vga_clk_altpll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/vga_clk_altpll.v" 77 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1556055604017 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 113 0 0 } } { "db/vga_clk_altpll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1556055604033 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556055604808 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1556055604808 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/kush/documents/git projects/ece385_finalproj/db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/kush/documents/git projects/ece385_finalproj/db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556055604855 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/kush/documents/git projects/ece385_finalproj/db/ip/finalproj_soc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/kush/documents/git projects/ece385_finalproj/db/ip/finalproj_soc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556055604870 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/kush/documents/git projects/ece385_finalproj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/kush/documents/git projects/ece385_finalproj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1556055604870 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register music_statemachine:msm\|debug\[1\] CLOCK_50 " "Register music_statemachine:msm\|debug\[1\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556055604933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1556055604933 "|toplevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\] " "Node: music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register music_statemachine:msm\|audio_interface:audint\|word_count\[3\] music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\] " "Register music_statemachine:msm\|audio_interface:audint\|word_count\[3\] is being clocked by music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556055604933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1556055604933 "|toplevel|music_statemachine:msm|audio_interface:audint|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556055604995 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556055604995 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556055604995 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1556055604995 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556055604995 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556055604995 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556055604995 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1556055604995 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1556055604995 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556055604995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556055604995 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1556055604995 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1556055604995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 10218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|finalproj_soc_sdram_pll_altpll_lqa2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "db/vga_clk_altpll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/vga_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 9640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music_statemachine:msm\|audio_interface:audint\|I2C_SCLK  " "Automatically promoted node music_statemachine:msm\|audio_interface:audint\|I2C_SCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music_statemachine:msm\|audio_interface:audint\|next_state.b_stop1~0 " "Destination node music_statemachine:msm\|audio_interface:audint\|next_state.b_stop1~0" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 5335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music_statemachine:msm\|audio_interface:audint\|sck0 " "Destination node music_statemachine:msm\|audio_interface:audint\|sck0" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music_statemachine:msm\|audio_interface:audint\|Selector0~1 " "Destination node music_statemachine:msm\|audio_interface:audint\|Selector0~1" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 205 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 5340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music_statemachine:msm\|audio_interface:audint\|Selector29~1 " "Destination node music_statemachine:msm\|audio_interface:audint\|Selector29~1" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 205 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 5467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music_statemachine:msm\|audio_interface:audint\|Selector1~0 " "Destination node music_statemachine:msm\|audio_interface:audint\|Selector1~0" {  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 205 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 6390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_SCLK~output " "Destination node I2C_SCLK~output" {  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 10108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "audio_interface.vhd" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/audio_interface.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node finalproj_soc:nios_system\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/finalproj_soc/submodules/altera_reset_controller.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 5468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 3452 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 3346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 2567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "db/ip/finalproj_soc/submodules/altera_reset_controller.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node finalproj_soc:nios_system\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|active_rnw~2 " "Destination node finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|active_rnw~2" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 5376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|active_cs_n~0 " "Destination node finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|active_cs_n~0" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 5388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|active_cs_n~1 " "Destination node finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|active_cs_n~1" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 5389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|i_refs\[0\] " "Destination node finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|i_refs\[2\] " "Destination node finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|i_refs\[1\] " "Destination node finalproj_soc:nios_system\|finalproj_soc_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 3623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_h  " "Automatically promoted node Reset_h " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:vga_controller_instance\|VGA_BLANK_N " "Destination node VGA_controller:vga_controller_instance\|VGA_BLANK_N" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/VGA_controller.sv" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:vga_controller_instance\|VGA_VS " "Destination node VGA_controller:vga_controller_instance\|VGA_VS" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/VGA_controller.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:vga_controller_instance\|VGA_HS " "Destination node VGA_controller:vga_controller_instance\|VGA_HS" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/VGA_controller.sv" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music_statemachine:msm\|debug\[1\] " "Destination node music_statemachine:msm\|debug\[1\]" {  } { { "music_statemachine.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_statemachine.sv" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music_statemachine:msm\|debug\[2\] " "Destination node music_statemachine:msm\|debug\[2\]" {  } { { "music_statemachine.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_statemachine.sv" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music_statemachine:msm\|debug\[3\] " "Destination node music_statemachine:msm\|debug\[3\]" {  } { { "music_statemachine.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_statemachine.sv" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music_statemachine:msm\|current.DAC " "Destination node music_statemachine:msm\|current.DAC" {  } { { "music_statemachine.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_statemachine.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music_statemachine:msm\|current.INIT_WAIT " "Destination node music_statemachine:msm\|current.INIT_WAIT" {  } { { "music_statemachine.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_statemachine.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "music_statemachine:msm\|current.DAC_START " "Destination node music_statemachine:msm\|current.DAC_START" {  } { { "music_statemachine.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/music_statemachine.sv" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_controller:vga_controller_instance\|v_counter\[0\] " "Destination node VGA_controller:vga_controller_instance\|v_counter\[0\]" {  } { { "VGA_controller.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/VGA_controller.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1556055605482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 3619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node finalproj_soc:nios_system\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node finalproj_soc:nios_system\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/finalproj_soc/submodules/altera_reset_controller.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 5867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "db/ip/finalproj_soc/submodules/altera_reset_controller.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "finalproj_soc:nios_system\|finalproj_soc_nios2_gen2_0:nios2_gen2_0\|finalproj_soc_nios2_gen2_0_cpu:cpu\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci\|finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_finalproj_soc_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 2572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "music_statemachine:msm\|audio_interface:audint\|word_counter~0  " "Automatically promoted node music_statemachine:msm\|audio_interface:audint\|word_counter~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 5336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|prev_reset  " "Automatically promoted node finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1556055605482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|readdata\[0\]~1 " "Destination node finalproj_soc:nios_system\|finalproj_soc_sdram_pll:sdram_pll\|readdata\[0\]~1" {  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 252 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 6690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1556055605482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1556055605482 ""}  } { { "db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/ip/finalproj_soc/submodules/finalproj_soc_sdram_pll.v" 268 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1556055605482 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556055606366 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556055606366 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1556055606366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556055606381 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556055606413 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1556055606413 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1556055606413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556055606428 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556055606444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556055606444 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556055606460 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556055607247 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1556055607247 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1556055607247 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1556055607247 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1556055607247 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556055607247 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_clk_altpll.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/db/vga_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_clk.v" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/vga_clk.v" 90 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 113 0 0 } } { "toplevel.sv" "" { Text "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/toplevel.sv" 23 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1556055607450 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1556055608465 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1556055608465 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556055608496 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1556055608512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556055613662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556055615013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556055615113 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556055620413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556055620413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556055621485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X11_Y24 X22_Y36 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36" {  } { { "loc" "" { Generic "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} { { 12 { 0 ""} 11 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556055626453 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556055626453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556055627360 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1556055627360 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556055627360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556055627360 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556055627626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556055627673 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556055628492 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556055628492 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556055629292 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556055630532 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556055632025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/output_files/ECE385_FinalProj.fit.smsg " "Generated suppressed messages file C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/output_files/ECE385_FinalProj.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556055632447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 405 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 405 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5500 " "Peak virtual memory: 5500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556055634223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:40:34 2019 " "Processing ended: Tue Apr 23 16:40:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556055634223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556055634223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556055634223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556055634223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556055635640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556055635648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:40:35 2019 " "Processing started: Tue Apr 23 16:40:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556055635648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556055635648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556055635648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1556055636228 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1556055640247 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1556055640371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556055640871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:40:40 2019 " "Processing ended: Tue Apr 23 16:40:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556055640871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556055640871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556055640871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1556055640871 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1556055641574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1556055642309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556055642309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:40:41 2019 " "Processing started: Tue Apr 23 16:40:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556055642309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1556055642309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ECE385_FinalProj -c ECE385_FinalProj " "Command: quartus_sta ECE385_FinalProj -c ECE385_FinalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1556055642309 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1556055642496 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1556055642840 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab8 24 " "Ignored 24 assignments for entity \"lab8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556055642840 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1556055642840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1556055643189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1556055643189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055643267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055643267 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1556055644048 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1556055644048 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/kush/documents/git projects/ece385_finalproj/db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/kush/documents/git projects/ece385_finalproj/db/ip/finalproj_soc/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1556055644079 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/kush/documents/git projects/ece385_finalproj/db/ip/finalproj_soc/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/kush/documents/git projects/ece385_finalproj/db/ip/finalproj_soc/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1556055644103 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/kush/documents/git projects/ece385_finalproj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/kush/documents/git projects/ece385_finalproj/db/ip/finalproj_soc/submodules/finalproj_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1556055644119 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register music_statemachine:msm\|debug\[1\] CLOCK_50 " "Register music_statemachine:msm\|debug\[1\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556055644161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556055644161 "|toplevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\] " "Node: music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register music_statemachine:msm\|audio_interface:audint\|word_count\[2\] music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\] " "Register music_statemachine:msm\|audio_interface:audint\|word_count\[2\] is being clocked by music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556055644161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556055644161 "|toplevel|music_statemachine:msm|audio_interface:audint|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556055644208 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556055644208 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556055644208 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556055644208 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556055644208 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556055644208 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556055644208 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1556055644208 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1556055644208 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1556055644239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.238 " "Worst-case setup slack is 45.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.238               0.000 altera_reserved_tck  " "   45.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055644271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055644286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.036 " "Worst-case recovery slack is 48.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.036               0.000 altera_reserved_tck  " "   48.036               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055644302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.239 " "Worst-case removal slack is 1.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.239               0.000 altera_reserved_tck  " "    1.239               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055644318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.630 " "Worst-case minimum pulse width slack is 49.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.630               0.000 altera_reserved_tck  " "   49.630               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055644318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055644318 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055644396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055644396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055644396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055644396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.100 ns " "Worst Case Available Settling Time: 197.100 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055644396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055644396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055644396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055644396 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556055644396 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556055644411 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1556055644458 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1556055645349 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register music_statemachine:msm\|debug\[1\] CLOCK_50 " "Register music_statemachine:msm\|debug\[1\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556055645598 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556055645598 "|toplevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\] " "Node: music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register music_statemachine:msm\|audio_interface:audint\|word_count\[2\] music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\] " "Register music_statemachine:msm\|audio_interface:audint\|word_count\[2\] is being clocked by music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556055645598 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556055645598 "|toplevel|music_statemachine:msm|audio_interface:audint|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556055645598 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556055645598 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556055645598 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556055645598 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556055645598 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556055645598 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556055645598 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1556055645598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.680 " "Worst-case setup slack is 45.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.680               0.000 altera_reserved_tck  " "   45.680               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055645614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055645630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.296 " "Worst-case recovery slack is 48.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.296               0.000 altera_reserved_tck  " "   48.296               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055645645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.140 " "Worst-case removal slack is 1.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.140               0.000 altera_reserved_tck  " "    1.140               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055645645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.576 " "Worst-case minimum pulse width slack is 49.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.576               0.000 altera_reserved_tck  " "   49.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055645661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055645661 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055645770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055645770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055645770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055645770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.391 ns " "Worst Case Available Settling Time: 197.391 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055645770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055645770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055645770 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055645770 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556055645770 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1556055645786 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register music_statemachine:msm\|debug\[1\] CLOCK_50 " "Register music_statemachine:msm\|debug\[1\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556055645989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556055645989 "|toplevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\] " "Node: music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register music_statemachine:msm\|audio_interface:audint\|word_count\[2\] music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\] " "Register music_statemachine:msm\|audio_interface:audint\|word_count\[2\] is being clocked by music_statemachine:msm\|audio_interface:audint\|i2c_counter\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1556055645989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1556055645989 "|toplevel|music_statemachine:msm|audio_interface:audint|i2c_counter[9]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556055646005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556055646005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios_system\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1556055646005 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556055646005 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556055646005 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556055646005 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1556055646005 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1556055646005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.788 " "Worst-case setup slack is 47.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.788               0.000 altera_reserved_tck  " "   47.788               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055646020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055646020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.238 " "Worst-case recovery slack is 49.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.238               0.000 altera_reserved_tck  " "   49.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055646036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.587 " "Worst-case removal slack is 0.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 altera_reserved_tck  " "    0.587               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055646051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.472 " "Worst-case minimum pulse width slack is 49.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.472               0.000 altera_reserved_tck  " "   49.472               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1556055646051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1556055646051 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055646145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055646145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055646145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055646145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.621 ns " "Worst Case Available Settling Time: 198.621 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055646145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055646145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055646145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1556055646145 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1556055646145 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556055646786 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1556055646786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 84 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556055647020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:40:47 2019 " "Processing ended: Tue Apr 23 16:40:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556055647020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556055647020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556055647020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1556055647020 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1556055648304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556055648304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:40:48 2019 " "Processing started: Tue Apr 23 16:40:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556055648304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556055648304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ECE385_FinalProj -c ECE385_FinalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1556055648304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1556055649257 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385_FinalProj_7_1200mv_85c_slow.svo C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/ simulation " "Generated file ECE385_FinalProj_7_1200mv_85c_slow.svo in folder \"C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556055650695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385_FinalProj_7_1200mv_0c_slow.svo C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/ simulation " "Generated file ECE385_FinalProj_7_1200mv_0c_slow.svo in folder \"C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556055651340 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385_FinalProj_min_1200mv_0c_fast.svo C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/ simulation " "Generated file ECE385_FinalProj_min_1200mv_0c_fast.svo in folder \"C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556055651980 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385_FinalProj.svo C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/ simulation " "Generated file ECE385_FinalProj.svo in folder \"C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556055652681 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385_FinalProj_7_1200mv_85c_v_slow.sdo C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/ simulation " "Generated file ECE385_FinalProj_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556055653626 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385_FinalProj_7_1200mv_0c_v_slow.sdo C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/ simulation " "Generated file ECE385_FinalProj_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556055654436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385_FinalProj_min_1200mv_0c_v_fast.sdo C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/ simulation " "Generated file ECE385_FinalProj_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556055655333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ECE385_FinalProj_v.sdo C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/ simulation " "Generated file ECE385_FinalProj_v.sdo in folder \"C:/Users/Kush/Documents/Git Projects/ECE385_FinalProj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1556055656193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556055657381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:40:57 2019 " "Processing ended: Tue Apr 23 16:40:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556055657381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556055657381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556055657381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556055657381 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 686 s " "Quartus Prime Full Compilation was successful. 0 errors, 686 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1556055658100 ""}
