Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Wed Dec 14 02:34:30 2022
| Host         : UbuntuSeniorLab running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LCD_wrapper_timing_summary_routed.rpt -pb LCD_wrapper_timing_summary_routed.pb -rpx LCD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : LCD_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
HPDR-2     Warning   Port pin INOUT inconsistency      2           
TIMING-18  Warning   Missing input or output delay     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.859        0.000                      0                 2122        0.026        0.000                      0                 2122        3.020        0.000                       0                   916  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_fpga_0   {0.000 10.000}     20.000          50.000          
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.859        0.000                      0                 2122        0.026        0.000                      0                 2122        3.020        0.000                       0                   916  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/byteSel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 1.430ns (23.534%)  route 4.646ns (76.466%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 15.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.650     5.748    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X43Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/byteSel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.456     6.204 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/byteSel_reg[3]/Q
                         net (fo=50, routed)          1.225     7.429    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/Q[3]
    SLICE_X40Y95         LUT2 (Prop_lut2_I1_O)        0.152     7.581 f  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx[6]_i_19/O
                         net (fo=5, routed)           0.554     8.135    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx[6]_i_19_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I4_O)        0.326     8.461 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx[4]_i_10/O
                         net (fo=1, routed)           0.658     9.119    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx[4]_i_10_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.124     9.243 f  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx[4]_i_3/O
                         net (fo=1, routed)           0.706     9.949    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx[4]_i_3_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.073 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_tx[4]_i_2/O
                         net (fo=2, routed)           1.078    11.151    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_wr[4]
    SLICE_X47Y97         LUT5 (Prop_lut5_I0_O)        0.124    11.275 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/sda_int_i_4/O
                         net (fo=1, routed)           0.425    11.700    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst_n_73
    SLICE_X48Y98         LUT6 (Prop_lut6_I2_O)        0.124    11.824 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/sda_int_i_1/O
                         net (fo=1, routed)           0.000    11.824    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/sda_int_reg_1
    SLICE_X48Y98         FDPE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.478    15.266    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X48Y98         FDPE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.424    15.690    
                         clock uncertainty           -0.035    15.654    
    SLICE_X48Y98         FDPE (Setup_fdpe_C_D)        0.029    15.683    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         15.683    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 2.397ns (39.538%)  route 3.666ns (60.462%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.309ns = ( 15.309 - 10.000 ) 
    Source Clock Delay      (SCD):    5.798ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.700     5.798    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.419     6.217 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=8, routed)           1.180     7.397    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3]_0[9]
    SLICE_X30Y95         LUT6 (Prop_lut6_I1_O)        0.299     7.696 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.601     8.297    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X30Y96         LUT5 (Prop_lut5_I0_O)        0.153     8.450 f  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=25, routed)          0.588     9.038    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3
    SLICE_X29Y94         LUT3 (Prop_lut3_I2_O)        0.331     9.369 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4/O
                         net (fo=17, routed)          0.722    10.091    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_0
    SLICE_X27Y93         LUT4 (Prop_lut4_I1_O)        0.124    10.215 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000    10.215    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.765 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.765    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.987 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[5]_i_3/O[0]
                         net (fo=1, routed)           0.575    11.561    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.299    11.860 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000    11.860    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X27Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.521    15.309    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y95         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.424    15.733    
                         clock uncertainty           -0.035    15.697    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.031    15.728    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.728    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.105ns  (logic 1.148ns (18.804%)  route 4.957ns (81.196%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 15.269 - 10.000 ) 
    Source Clock Delay      (SCD):    5.746ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.648     5.746    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDSE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDSE (Prop_fdse_C_Q)         0.518     6.264 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=96, routed)          3.785    10.049    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X38Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.173 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata[21]_i_3/O
                         net (fo=1, routed)           0.000    10.173    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata[21]_i_3_n_0
    SLICE_X38Y97         MUXF7 (Prop_muxf7_I0_O)      0.209    10.382 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_2/O
                         net (fo=1, routed)           1.172    11.554    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_2_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.297    11.851 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000    11.851    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X34Y98         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.481    15.269    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y98         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.424    15.693    
                         clock uncertainty           -0.035    15.657    
    SLICE_X34Y98         FDRE (Setup_fdre_C_D)        0.077    15.734    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         15.734    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 0.642ns (12.124%)  route 4.653ns (87.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 15.267 - 10.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.845     5.943    LCD_i/rst_sysclk_100Mhz_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     6.461 f  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.865     7.326    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/s00_axi_aresetn
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1/O
                         net (fo=334, routed)         3.788    11.238    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/SR[0]
    SLICE_X40Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.479    15.267    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                         clock pessimism              0.323    15.591    
                         clock uncertainty           -0.035    15.555    
    SLICE_X40Y94         FDRE (Setup_fdre_C_R)       -0.429    15.126    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.888ns  (required time - arrival time)
  Source:                 LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 0.642ns (12.124%)  route 4.653ns (87.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 15.267 - 10.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.845     5.943    LCD_i/rst_sysclk_100Mhz_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     6.461 f  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.865     7.326    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/s00_axi_aresetn
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1/O
                         net (fo=334, routed)         3.788    11.238    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/SR[0]
    SLICE_X40Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.479    15.267    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                         clock pessimism              0.323    15.591    
                         clock uncertainty           -0.035    15.555    
    SLICE_X40Y94         FDRE (Setup_fdre_C_R)       -0.429    15.126    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                  3.888    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.642ns (12.134%)  route 4.649ns (87.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 15.267 - 10.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.845     5.943    LCD_i/rst_sysclk_100Mhz_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     6.461 f  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.865     7.326    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/s00_axi_aresetn
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1/O
                         net (fo=334, routed)         3.783    11.234    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/SR[0]
    SLICE_X41Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.479    15.267    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[24]/C
                         clock pessimism              0.323    15.591    
                         clock uncertainty           -0.035    15.555    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    15.126    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[24]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.642ns (12.134%)  route 4.649ns (87.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 15.267 - 10.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.845     5.943    LCD_i/rst_sysclk_100Mhz_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     6.461 f  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.865     7.326    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/s00_axi_aresetn
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1/O
                         net (fo=334, routed)         3.783    11.234    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/SR[0]
    SLICE_X41Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.479    15.267    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[25]/C
                         clock pessimism              0.323    15.591    
                         clock uncertainty           -0.035    15.555    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    15.126    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[25]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.642ns (12.134%)  route 4.649ns (87.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 15.267 - 10.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.845     5.943    LCD_i/rst_sysclk_100Mhz_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     6.461 f  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.865     7.326    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/s00_axi_aresetn
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1/O
                         net (fo=334, routed)         3.783    11.234    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/SR[0]
    SLICE_X41Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.479    15.267    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[26]/C
                         clock pessimism              0.323    15.591    
                         clock uncertainty           -0.035    15.555    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    15.126    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[26]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.642ns (12.134%)  route 4.649ns (87.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 15.267 - 10.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.845     5.943    LCD_i/rst_sysclk_100Mhz_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     6.461 f  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.865     7.326    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/s00_axi_aresetn
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1/O
                         net (fo=334, routed)         3.783    11.234    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/SR[0]
    SLICE_X41Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.479    15.267    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[27]/C
                         clock pessimism              0.323    15.591    
                         clock uncertainty           -0.035    15.555    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    15.126    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[27]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  3.892    

Slack (MET) :             3.892ns  (required time - arrival time)
  Source:                 LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 0.642ns (12.134%)  route 4.649ns (87.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.267ns = ( 15.267 - 10.000 ) 
    Source Clock Delay      (SCD):    5.943ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.845     5.943    LCD_i/rst_sysclk_100Mhz_100M/U0/slowest_sync_clk
    SLICE_X32Y101        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.518     6.461 f  LCD_i/rst_sysclk_100Mhz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.865     7.326    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/s00_axi_aresetn
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     7.450 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/axi_awready_i_1/O
                         net (fo=334, routed)         3.783    11.234    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/SR[0]
    SLICE_X41Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.479    15.267    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[28]/C
                         clock pessimism              0.323    15.591    
                         clock uncertainty           -0.035    15.555    
    SLICE_X41Y94         FDRE (Setup_fdre_C_R)       -0.429    15.126    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6_reg[28]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  3.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.246ns (52.441%)  route 0.223ns (47.559%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.574     1.684    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.832 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.223     2.055    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.098     2.153 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[60]_i_1/O
                         net (fo=1, routed)           0.000     2.153    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[60]
    SLICE_X27Y100        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.930     2.297    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                         clock pessimism             -0.261     2.035    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.092     2.127    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.558     1.668    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y96         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.113     1.922    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[31]
    SLICE_X34Y95         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.825     2.192    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.507     1.684    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.867    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.558     1.668    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.116     1.925    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[5]
    SLICE_X34Y94         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.825     2.192    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.510     1.681    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.864    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.231ns (45.689%)  route 0.275ns (54.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.557     1.667    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X43Y99         FDCE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDCE (Prop_fdce_C_Q)         0.141     1.808 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[8]/Q
                         net (fo=8, routed)           0.153     1.962    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/count_reg[9]_0[2]
    SLICE_X44Y99         LUT6 (Prop_lut6_I2_O)        0.045     2.007 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_i_2/O
                         net (fo=1, routed)           0.121     2.128    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst_n_70
    SLICE_X44Y100        LUT6 (Prop_lut6_I1_O)        0.045     2.173 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     2.173    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg_1
    SLICE_X44Y100        FDCE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.911     2.278    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X44Y100        FDCE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/C
                         clock pessimism             -0.261     2.016    
    SLICE_X44Y100        FDCE (Hold_fdce_C_D)         0.092     2.108    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.557     1.667    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.808 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.056     1.864    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[10]
    SLICE_X34Y91         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.824     2.191    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.510     1.680    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.797    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.558     1.668    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[13]/Q
                         net (fo=1, routed)           0.056     1.865    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[13]
    SLICE_X34Y95         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.825     2.192    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.510     1.681    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.798    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.558     1.668    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y96         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.809 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.056     1.865    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[15]
    SLICE_X34Y96         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.825     2.192    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.510     1.681    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.798    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.559     1.669    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y98         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.113     1.946    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[30]
    SLICE_X34Y97         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.826     2.193    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.507     1.685    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.868    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.246ns (46.716%)  route 0.281ns (53.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.574     1.684    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.832 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[58]/Q
                         net (fo=1, routed)           0.281     2.113    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[58]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.098     2.211 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[58]_i_1/O
                         net (fo=1, routed)           0.000     2.211    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[58]
    SLICE_X27Y100        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.930     2.297    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                         clock pessimism             -0.261     2.035    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.092     2.127    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.659     1.769    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.897 r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     2.016    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y100        SRL16E                                       r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.930     2.297    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.494     1.802    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.932    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { sysclk_100Mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sysclk_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y98    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y87    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y87    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y89    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y95    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y95    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y95    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y90    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y90    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y95    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         6.000       5.020      SLICE_X34Y95    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y90    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y90    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y91    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y95    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X34Y95    LCD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.133ns  (logic 1.489ns (29.006%)  route 3.644ns (70.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.644     5.133    LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X32Y104        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.653     5.441    LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.926ns  (logic 0.257ns (13.326%)  route 1.669ns (86.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.669     1.926    LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X32Y104        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.911     2.278    LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X32Y104        FDRE                                         r  LCD_i/rst_sysclk_100Mhz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.147ns  (logic 4.382ns (47.902%)  route 4.766ns (52.098%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.651     5.749    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X47Y96         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     6.205 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg/Q
                         net (fo=8, routed)           1.038     7.242    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg_0
    SLICE_X49Y97         LUT4 (Prop_lut4_I2_O)        0.152     7.394 f  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/enz_0_INST_0/O
                         net (fo=1, routed)           3.728    11.122    LCD_SDA_TRI
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.774    14.896 r  LCD_SDA_OBUFT_inst/O
                         net (fo=0)                   0.000    14.896    LCD_SDA
    J15                                                               r  LCD_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.445ns  (logic 4.150ns (49.147%)  route 4.294ns (50.853%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.844     5.942    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     6.398 f  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/Q
                         net (fo=2, routed)           0.596     6.993    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk
    SLICE_X49Y100        LUT2 (Prop_lut2_I1_O)        0.124     7.117 f  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/LCD_SCL_IOBUF_inst_i_2/O
                         net (fo=1, routed)           3.699    10.816    LCD_i/AXI_I2C_LCD_Transmitter_0/LCD_SCL_IOBUF_inst/T
    H15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570    14.387 r  LCD_i/AXI_I2C_LCD_Transmitter_0/LCD_SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.387    LCD_SCL
    H15                                                               r  LCD_SCL (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.832ns  (logic 1.010ns (35.666%)  route 1.822ns (64.335%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.556     1.666    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X49Y97         FDCE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y97         FDCE (Prop_fdce_C_Q)         0.141     1.807 f  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg/Q
                         net (fo=2, routed)           0.246     2.053    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_ena_reg_0
    SLICE_X49Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.098 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/LCD_SCL_IOBUF_inst_i_2/O
                         net (fo=1, routed)           1.576     3.674    LCD_i/AXI_I2C_LCD_Transmitter_0/LCD_SCL_IOBUF_inst/T
    H15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.498 r  LCD_i/AXI_I2C_LCD_Transmitter_0/LCD_SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.498    LCD_SCL
    H15                                                               r  LCD_SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LCD_SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.982ns  (logic 1.069ns (35.853%)  route 1.913ns (64.147%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.555     1.665    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X48Y96         FDCE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.806 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=8, routed)           0.264     2.070    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state_reg[8]_0[1]
    SLICE_X49Y97         LUT4 (Prop_lut4_I3_O)        0.042     2.112 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/enz_0_INST_0/O
                         net (fo=1, routed)           1.649     3.761    LCD_SDA_TRI
    J15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.886     4.647 r  LCD_SDA_OBUFT_inst/O
                         net (fo=0)                   0.000     4.647    LCD_SDA
    J15                                                               r  LCD_SDA (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.573ns  (logic 1.620ns (18.892%)  route 6.953ns (81.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.964     5.432    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.152     5.584 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.989     8.573    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.477     5.265    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[10]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.573ns  (logic 1.620ns (18.892%)  route 6.953ns (81.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.964     5.432    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.152     5.584 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.989     8.573    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.477     5.265    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[11]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.573ns  (logic 1.620ns (18.892%)  route 6.953ns (81.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.964     5.432    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.152     5.584 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.989     8.573    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.477     5.265    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[4]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.573ns  (logic 1.620ns (18.892%)  route 6.953ns (81.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.964     5.432    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.152     5.584 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.989     8.573    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.477     5.265    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[5]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.573ns  (logic 1.620ns (18.892%)  route 6.953ns (81.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.964     5.432    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.152     5.584 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.989     8.573    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.477     5.265    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[6]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.573ns  (logic 1.620ns (18.892%)  route 6.953ns (81.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.964     5.432    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.152     5.584 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.989     8.573    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.477     5.265    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[7]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.573ns  (logic 1.620ns (18.892%)  route 6.953ns (81.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.964     5.432    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.152     5.584 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.989     8.573    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.477     5.265    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[8]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.573ns  (logic 1.620ns (18.892%)  route 6.953ns (81.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.964     5.432    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.152     5.584 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.989     8.573    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.477     5.265    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y91         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[9]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.300ns  (logic 1.620ns (19.513%)  route 6.680ns (80.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.964     5.432    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.152     5.584 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.716     8.300    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X45Y90         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.476     5.264    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[0]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.300ns  (logic 1.620ns (19.513%)  route 6.680ns (80.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          3.964     5.432    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y92         LUT1 (Prop_lut1_I0_O)        0.152     5.584 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/FSM_onehot_state[8]_i_3/O
                         net (fo=60, routed)          2.716     8.300    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_2
    SLICE_X45Y90         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         1.476     5.264    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.843ns  (logic 0.281ns (15.218%)  route 1.563ns (84.782%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.563     1.798    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/lcd_reset_n
    SLICE_X47Y96         LUT3 (Prop_lut3_I1_O)        0.045     1.843 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/data_clk_prev_i_1/O
                         net (fo=1, routed)           0.000     1.843    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg_1
    SLICE_X47Y96         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.824     2.191    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X47Y96         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_prev_reg/C

Slack:                    inf
  Source:                 LCD_SCL
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.313ns (16.744%)  route 1.556ns (83.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H15                                               0.000     0.000 f  LCD_SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    LCD_i/AXI_I2C_LCD_Transmitter_0/LCD_SCL_IOBUF_inst/IO
    H15                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  LCD_i/AXI_I2C_LCD_Transmitter_0/LCD_SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.556     1.824    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/lcd/p_2_in
    SLICE_X44Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.869 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/stretch_i_1/O
                         net (fo=1, routed)           0.000     1.869    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg_1
    SLICE_X44Y100        FDCE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.911     2.278    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X44Y100        FDCE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/stretch_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.981ns  (logic 0.281ns (14.163%)  route 1.700ns (85.837%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.700     1.936    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/lcd_reset_n
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.981 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/data_clk_i_1/O
                         net (fo=1, routed)           0.000     1.981    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_reg_1
    SLICE_X45Y98         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.825     2.192    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X45Y98         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/data_clk_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/nibble_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.003ns  (logic 0.281ns (14.005%)  route 1.722ns (85.995%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.722     1.958    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/lcd_reset_n
    SLICE_X46Y95         LUT5 (Prop_lut5_I4_O)        0.045     2.003 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/nibble_sel_i_1/O
                         net (fo=1, routed)           0.000     2.003    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/nibble_sel_reg_1
    SLICE_X46Y95         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/nibble_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.824     2.191    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X46Y95         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/nibble_sel_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_RS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.028ns  (logic 0.281ns (13.831%)  route 1.748ns (86.169%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.748     1.983    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/lcd_reset_n
    SLICE_X48Y94         LUT4 (Prop_lut4_I3_O)        0.045     2.028 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/lcd_RS_i_1/O
                         net (fo=1, routed)           0.000     2.028    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_RS_reg_0
    SLICE_X48Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_RS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.824     2.191    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X48Y94         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_RS_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.042ns  (logic 0.281ns (13.737%)  route 1.762ns (86.263%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.762     1.997    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/lcd_reset_n
    SLICE_X45Y100        LUT6 (Prop_lut6_I4_O)        0.045     2.042 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/scl_clk_i_1/O
                         net (fo=1, routed)           0.000     2.042    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg_0
    SLICE_X45Y100        FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.911     2.278    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/scl_clk_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.281ns (13.494%)  route 1.798ns (86.506%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.798     2.034    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.045     2.079 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.079    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_26
    SLICE_X47Y93         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.824     2.191    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X47Y93         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[0]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.281ns (13.494%)  route 1.798ns (86.506%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.798     2.034    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y93         LUT5 (Prop_lut5_I4_O)        0.045     2.079 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.079    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_25
    SLICE_X47Y93         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.824     2.191    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X47Y93         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[1]/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.098ns  (logic 0.281ns (13.374%)  route 1.817ns (86.626%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.817     2.053    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/lcd_reset_n
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.045     2.098 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/i2c_enable_i_1/O
                         net (fo=1, routed)           0.000     2.098    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg_1
    SLICE_X48Y92         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.823     2.190    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X48Y92         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/i2c_enable_reg/C

Slack:                    inf
  Source:                 lcd_reset_n
                            (input port)
  Destination:            LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.105ns  (logic 0.281ns (13.328%)  route 1.824ns (86.672%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  lcd_reset_n (IN)
                         net (fo=0)                   0.000     0.000    lcd_reset_n
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  lcd_reset_n_IBUF_inst/O
                         net (fo=14, routed)          1.824     2.060    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n
    SLICE_X47Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.105 r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.105    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master_n_24
    SLICE_X47Y92         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    sysclk_100Mhz
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_100Mhz_IBUF_BUFG_inst/O
                         net (fo=916, routed)         0.823     2.190    LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  LCD_i/AXI_I2C_LCD_Transmitter_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[2]/C





