<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=4452" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2008-10-22T19:00:54-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=4452</id>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2008-10-22T19:00:54-07:00</updated>
<published>2008-10-22T19:00:54-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38891#p38891</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38891#p38891"/>
<title type="html"><![CDATA[VRC VI Hardware Operation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38891#p38891"><![CDATA[
Pin 6 is an input from the CPU, pin 8 is an output to the ROM (for bankswitching)<br /><br />Pin 17 is an output, so don't tie it to VCC :D<br /><br />You should:<br />Tie pin 6 low, 15 low, 18-19 high, 29-33 high<br />Control 5, 43, 9-14,34-39<br /><br />If the registers do use M2, I think you can trigger a write by just switching between the desired address and an undecoded address (make sure it's held for a complete clock cycle--560ns).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Wed Oct 22, 2008 7:00 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[skrasms]]></name></author>
<updated>2008-10-22T17:30:25-07:00</updated>
<published>2008-10-22T17:30:25-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38885#p38885</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38885#p38885"/>
<title type="html"><![CDATA[VRC VI Hardware Operation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38885#p38885"><![CDATA[
<div class="quotetitle">kyuusaku wrote:</div><div class="quotecontent"><br />Since the registers used are:<br /><br />$9000-2<br />$A000-2<br />$B000-2<br /><br />all but A13, A12, A1, A0 can be tied. Since A15 is multiplexed with M2, you may need to synchronize your writes to the clock if the registers are flip flops and not latches. If they're latches, you probably can just toggle "/PRG CE" to trigger a write and not mess up the audio.<br /><br />Which CHR pins are you talking about? By "CHR /CE" do you mean (PPU /A13)? It doesn't affect the VRC6 at all, the CHR address outputs will change with the address inputs because of the CHR bankswitching register file.<br /></div><br /><br />Thanks for the response!<br />So all the address pins are input only? Sorry if that's a silly question, I just wouldn't want to tie anything to ground that could end up putting out +5V. <br /><br />In my case (not using any ROM), is there a difference between pins with the same name? I'm looking at PRG A14 on pin 6 and PRG A14 on pin 8 as an example. <br /><br />By CHR /CE I mean pin 17. I'm looking at the Kevtris vrcvi.txt file. I don't recall offhand which CHR pins were giving me output, but it sounds like I can ignore them. Sadly I won't be able to touch the circuit for a couple weeks. I'm in the process of moving. <br /><br />Does anyone know if the registers are flip-flops or latches?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3470">skrasms</a> — Wed Oct 22, 2008 5:30 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2008-10-22T14:49:59-07:00</updated>
<published>2008-10-22T14:49:59-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38873#p38873</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38873#p38873"/>
<title type="html"><![CDATA[VRC VI Hardware Operation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38873#p38873"><![CDATA[
Since the registers used are:<br /><br />$9000-2<br />$A000-2<br />$B000-2<br /><br />all but A13, A12, A1, A0 can be tied. Since A15 is multiplexed with M2, you may need to synchronize your writes to the clock if the registers are flip flops and not latches. If they're latches, you probably can just toggle "/PRG CE" to trigger a write and not mess up the audio.<br /><br />Which CHR pins are you talking about? By "CHR /CE" do you mean (PPU /A13)? It doesn't affect the VRC6 at all, the CHR address outputs will change with the address inputs because of the CHR bankswitching register file.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Wed Oct 22, 2008 2:49 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[skrasms]]></name></author>
<updated>2008-10-22T08:42:51-07:00</updated>
<published>2008-10-22T08:42:51-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38852#p38852</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38852#p38852"/>
<title type="html"><![CDATA[VRC VI Hardware Operation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38852#p38852"><![CDATA[
I haven't given up on this yet. I wired it up to a 1.84MHz oscillator and tied all the non-PRG chip enable pins high. I wired PRG CE and R/W low, and the result is that the pins are giving me output (some are high, some are low, I haven't decoded the actual address/data values yet). Why do I get data on the CHR pins when CHR /CE is tied high?<br /><br />Any comments are very welcome <img src="http://forums.nesdev.com/images/smilies/icon_smile.gif" alt=":)" title="Smile" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3470">skrasms</a> — Wed Oct 22, 2008 8:42 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[skrasms]]></name></author>
<updated>2008-10-12T17:25:00-07:00</updated>
<published>2008-10-12T17:25:00-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38430#p38430</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38430#p38430"/>
<title type="html"><![CDATA[VRC VI Hardware Operation]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=4452&amp;p=38430#p38430"><![CDATA[
I'm trying to get just enough control over a VRC VI chip to write to the sound registers with a microcontroller. I've read Kevin Horton's paper on the chip many times, but there are still many blanks for me. I'm a EE, and I use projects like this to gain better understanding of the CompE side. <br /><br />How does the chip itself work? The sound register descriptions are very clear, but what is the process for writing data? Say I want to write 0xBE to register 0x9001. Is that just a matter of setting the PRG pins accordingly and triggering a write? What pins can I just ignore completely?<br /><br />I am extremely grateful for any help. I am stuck until I make sense of the basic operation.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3470">skrasms</a> — Sun Oct 12, 2008 5:25 pm</p><hr />
]]></content>
</entry>
</feed>