
ALEXA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006958  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08006b08  08006b08  00007b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006bdc  08006bdc  000080c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006bdc  08006bdc  00007bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006be4  08006be4  000080c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006be4  08006be4  00007be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006be8  08006be8  00007be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c0  20000000  08006bec  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000080c0  2**0
                  CONTENTS
 10 .bss          00001974  200000c0  200000c0  000080c0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001a34  20001a34  000080c0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000080c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017b64  00000000  00000000  000080f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000339b  00000000  00000000  0001fc54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001490  00000000  00000000  00022ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001001  00000000  00000000  00024480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026f85  00000000  00000000  00025481  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018b5e  00000000  00000000  0004c406  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e66a8  00000000  00000000  00064f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014b60c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006014  00000000  00000000  0014b650  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  00151664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000c0 	.word	0x200000c0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006af0 	.word	0x08006af0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000c4 	.word	0x200000c4
 80001ec:	08006af0 	.word	0x08006af0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <transmit>:
#include <stdbool.h>

extern TIM_HandleTypeDef* TIMER;
extern bool stecker_an;

void transmit(int numHighPulses, int numLowPulses) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80005d6:	2200      	movs	r2, #0
 80005d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005dc:	480a      	ldr	r0, [pc, #40]	@ (8000608 <transmit+0x3c>)
 80005de:	f002 fa7f 	bl	8002ae0 <HAL_GPIO_WritePin>

	delay350Microseconds(numHighPulses);
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	4618      	mov	r0, r3
 80005e6:	f000 f855 	bl	8000694 <delay350Microseconds>


	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 80005ea:	2201      	movs	r2, #1
 80005ec:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005f0:	4805      	ldr	r0, [pc, #20]	@ (8000608 <transmit+0x3c>)
 80005f2:	f002 fa75 	bl	8002ae0 <HAL_GPIO_WritePin>

	delay350Microseconds(numLowPulses);
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	4618      	mov	r0, r3
 80005fa:	f000 f84b 	bl	8000694 <delay350Microseconds>
	//HAL_Delay(numLowPulses*0.35);
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40020400 	.word	0x40020400

0800060c <sendSequence>:

void sendSequence(char* bitSequenz) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]

	HAL_TIM_Base_Start(TIMER);
 8000614:	4b1e      	ldr	r3, [pc, #120]	@ (8000690 <sendSequence+0x84>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4618      	mov	r0, r3
 800061a:	f004 f835 	bl	8004688 <HAL_TIM_Base_Start>
	for (int i = 0; i <10; i++) {
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	e029      	b.n	8000678 <sendSequence+0x6c>

		for (int j = 0; j < strlen(bitSequenz); j++) {
 8000624:	2300      	movs	r3, #0
 8000626:	613b      	str	r3, [r7, #16]
 8000628:	e018      	b.n	800065c <sendSequence+0x50>
			transmit(1, 3);
 800062a:	2103      	movs	r1, #3
 800062c:	2001      	movs	r0, #1
 800062e:	f7ff ffcd 	bl	80005cc <transmit>

			int temp = (int)bitSequenz[j]-48;
 8000632:	693b      	ldr	r3, [r7, #16]
 8000634:	687a      	ldr	r2, [r7, #4]
 8000636:	4413      	add	r3, r2
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	3b30      	subs	r3, #48	@ 0x30
 800063c:	60fb      	str	r3, [r7, #12]
			if (temp==1) {
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	2b01      	cmp	r3, #1
 8000642:	d104      	bne.n	800064e <sendSequence+0x42>
				transmit(1,3);
 8000644:	2103      	movs	r1, #3
 8000646:	2001      	movs	r0, #1
 8000648:	f7ff ffc0 	bl	80005cc <transmit>
 800064c:	e003      	b.n	8000656 <sendSequence+0x4a>
			}
			else {
				transmit(3,1);
 800064e:	2101      	movs	r1, #1
 8000650:	2003      	movs	r0, #3
 8000652:	f7ff ffbb 	bl	80005cc <transmit>
		for (int j = 0; j < strlen(bitSequenz); j++) {
 8000656:	693b      	ldr	r3, [r7, #16]
 8000658:	3301      	adds	r3, #1
 800065a:	613b      	str	r3, [r7, #16]
 800065c:	6878      	ldr	r0, [r7, #4]
 800065e:	f7ff fdc7 	bl	80001f0 <strlen>
 8000662:	4602      	mov	r2, r0
 8000664:	693b      	ldr	r3, [r7, #16]
 8000666:	429a      	cmp	r2, r3
 8000668:	d8df      	bhi.n	800062a <sendSequence+0x1e>
			}
		}
		transmit(1,31);
 800066a:	211f      	movs	r1, #31
 800066c:	2001      	movs	r0, #1
 800066e:	f7ff ffad 	bl	80005cc <transmit>
	for (int i = 0; i <10; i++) {
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	3301      	adds	r3, #1
 8000676:	617b      	str	r3, [r7, #20]
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	2b09      	cmp	r3, #9
 800067c:	ddd2      	ble.n	8000624 <sendSequence+0x18>
	}
	HAL_TIM_Base_Stop(TIMER);
 800067e:	4b04      	ldr	r3, [pc, #16]	@ (8000690 <sendSequence+0x84>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4618      	mov	r0, r3
 8000684:	f004 f868 	bl	8004758 <HAL_TIM_Base_Stop>
}
 8000688:	bf00      	nop
 800068a:	3718      	adds	r7, #24
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	20000000 	.word	0x20000000

08000694 <delay350Microseconds>:

void delay350Microseconds(uint32_t n)
{
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < n; i++) {
 800069c:	2300      	movs	r3, #0
 800069e:	60fb      	str	r3, [r7, #12]
 80006a0:	e00f      	b.n	80006c2 <delay350Microseconds+0x2e>
		__HAL_TIM_SET_COUNTER(TIMER, 0);
 80006a2:	4b0d      	ldr	r3, [pc, #52]	@ (80006d8 <delay350Microseconds+0x44>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2200      	movs	r2, #0
 80006aa:	625a      	str	r2, [r3, #36]	@ 0x24
		while(__HAL_TIM_GET_COUNTER(TIMER) < 350);
 80006ac:	bf00      	nop
 80006ae:	4b0a      	ldr	r3, [pc, #40]	@ (80006d8 <delay350Microseconds+0x44>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006b6:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 80006ba:	d3f8      	bcc.n	80006ae <delay350Microseconds+0x1a>
	for (int i = 0; i < n; i++) {
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	3301      	adds	r3, #1
 80006c0:	60fb      	str	r3, [r7, #12]
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	687a      	ldr	r2, [r7, #4]
 80006c6:	429a      	cmp	r2, r3
 80006c8:	d8eb      	bhi.n	80006a2 <delay350Microseconds+0xe>
	}

}
 80006ca:	bf00      	nop
 80006cc:	bf00      	nop
 80006ce:	3714      	adds	r7, #20
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	20000000 	.word	0x20000000

080006dc <stecker_schalten>:

void stecker_schalten () {
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
	if (stecker_an) {
 80006e0:	4b09      	ldr	r3, [pc, #36]	@ (8000708 <stecker_schalten+0x2c>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d006      	beq.n	80006f6 <stecker_schalten+0x1a>
		sendSequence("111111000010"); 		// aus
 80006e8:	4808      	ldr	r0, [pc, #32]	@ (800070c <stecker_schalten+0x30>)
 80006ea:	f7ff ff8f 	bl	800060c <sendSequence>
		stecker_an = false;
 80006ee:	4b06      	ldr	r3, [pc, #24]	@ (8000708 <stecker_schalten+0x2c>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	701a      	strb	r2, [r3, #0]
	else {
		sendSequence("111111000001"); 		//an
		stecker_an = true;
	}

}
 80006f4:	e005      	b.n	8000702 <stecker_schalten+0x26>
		sendSequence("111111000001"); 		//an
 80006f6:	4806      	ldr	r0, [pc, #24]	@ (8000710 <stecker_schalten+0x34>)
 80006f8:	f7ff ff88 	bl	800060c <sendSequence>
		stecker_an = true;
 80006fc:	4b02      	ldr	r3, [pc, #8]	@ (8000708 <stecker_schalten+0x2c>)
 80006fe:	2201      	movs	r2, #1
 8000700:	701a      	strb	r2, [r3, #0]
}
 8000702:	bf00      	nop
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	200018dc 	.word	0x200018dc
 800070c:	08006b08 	.word	0x08006b08
 8000710:	08006b18 	.word	0x08006b18

08000714 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000718:	f000 ffce 	bl	80016b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800071c:	f000 f842 	bl	80007a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000720:	f000 f9ec 	bl	8000afc <MX_GPIO_Init>
  MX_DMA_Init();
 8000724:	f000 f9ca 	bl	8000abc <MX_DMA_Init>
  MX_ETH_Init();
 8000728:	f000 f8a6 	bl	8000878 <MX_ETH_Init>
  MX_USART3_UART_Init();
 800072c:	f000 f96e 	bl	8000a0c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000730:	f000 f996 	bl	8000a60 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM4_Init();
 8000734:	f000 f91c 	bl	8000970 <MX_TIM4_Init>
  MX_I2S2_Init();
 8000738:	f000 f8ec 	bl	8000914 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */

   printf("recording finished\r\n");
 800073c:	4813      	ldr	r0, [pc, #76]	@ (800078c <main+0x78>)
 800073e:	f005 fadf 	bl	8005d00 <puts>
   //HAL_I2S_Receive_DMA(&hi2s2, (uint16_t*)inputBuffer, I2S_DMA_BUF_SIZE);
   HAL(&hi2s2);
 8000742:	4813      	ldr	r0, [pc, #76]	@ (8000790 <main+0x7c>)
 8000744:	f000 fb1e 	bl	8000d84 <HAL>

    sendSequence("111111000010");
 8000748:	4812      	ldr	r0, [pc, #72]	@ (8000794 <main+0x80>)
 800074a:	f7ff ff5f 	bl	800060c <sendSequence>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // LED2 dauerhaft an
 800074e:	2201      	movs	r2, #1
 8000750:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000754:	4810      	ldr	r0, [pc, #64]	@ (8000798 <main+0x84>)
 8000756:	f002 f9c3 	bl	8002ae0 <HAL_GPIO_WritePin>
    HAL_Delay(5000);
 800075a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800075e:	f001 f81d 	bl	800179c <HAL_Delay>

    sendSequence("111111000001");
 8000762:	480e      	ldr	r0, [pc, #56]	@ (800079c <main+0x88>)
 8000764:	f7ff ff52 	bl	800060c <sendSequence>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // LED2 dauerhaft aus
 8000768:	2200      	movs	r2, #0
 800076a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800076e:	480a      	ldr	r0, [pc, #40]	@ (8000798 <main+0x84>)
 8000770:	f002 f9b6 	bl	8002ae0 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (recording_finished)
 8000774:	4b0a      	ldr	r3, [pc, #40]	@ (80007a0 <main+0x8c>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	b2db      	uxtb	r3, r3
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0fa      	beq.n	8000774 <main+0x60>
	 		  //const char *message = "Recording Ended.\r\n";
	 		  // Ensure huart2 is available and transmit the message.



	 		  getSamples();
 800077e:	f000 fb11 	bl	8000da4 <getSamples>
	 		  recording_finished= false;
 8000782:	4b07      	ldr	r3, [pc, #28]	@ (80007a0 <main+0x8c>)
 8000784:	2200      	movs	r2, #0
 8000786:	701a      	strb	r2, [r3, #0]
	  if (recording_finished)
 8000788:	e7f4      	b.n	8000774 <main+0x60>
 800078a:	bf00      	nop
 800078c:	08006b28 	.word	0x08006b28
 8000790:	20000304 	.word	0x20000304
 8000794:	08006b3c 	.word	0x08006b3c
 8000798:	40020400 	.word	0x40020400
 800079c:	08006b4c 	.word	0x08006b4c
 80007a0:	20000920 	.word	0x20000920

080007a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b094      	sub	sp, #80	@ 0x50
 80007a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007aa:	f107 0320 	add.w	r3, r7, #32
 80007ae:	2230      	movs	r2, #48	@ 0x30
 80007b0:	2100      	movs	r1, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f005 fba6 	bl	8005f04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007b8:	f107 030c 	add.w	r3, r7, #12
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	605a      	str	r2, [r3, #4]
 80007c2:	609a      	str	r2, [r3, #8]
 80007c4:	60da      	str	r2, [r3, #12]
 80007c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007c8:	2300      	movs	r3, #0
 80007ca:	60bb      	str	r3, [r7, #8]
 80007cc:	4b28      	ldr	r3, [pc, #160]	@ (8000870 <SystemClock_Config+0xcc>)
 80007ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007d0:	4a27      	ldr	r2, [pc, #156]	@ (8000870 <SystemClock_Config+0xcc>)
 80007d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007d8:	4b25      	ldr	r3, [pc, #148]	@ (8000870 <SystemClock_Config+0xcc>)
 80007da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007e0:	60bb      	str	r3, [r7, #8]
 80007e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007e4:	2300      	movs	r3, #0
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	4b22      	ldr	r3, [pc, #136]	@ (8000874 <SystemClock_Config+0xd0>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a21      	ldr	r2, [pc, #132]	@ (8000874 <SystemClock_Config+0xd0>)
 80007ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007f2:	6013      	str	r3, [r2, #0]
 80007f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000874 <SystemClock_Config+0xd0>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007fc:	607b      	str	r3, [r7, #4]
 80007fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000800:	2301      	movs	r3, #1
 8000802:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000804:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000808:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800080a:	2302      	movs	r3, #2
 800080c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800080e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000812:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000814:	2304      	movs	r3, #4
 8000816:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000818:	23a8      	movs	r3, #168	@ 0xa8
 800081a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800081c:	2302      	movs	r3, #2
 800081e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000820:	2307      	movs	r3, #7
 8000822:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000824:	f107 0320 	add.w	r3, r7, #32
 8000828:	4618      	mov	r0, r3
 800082a:	f003 f825 	bl	8003878 <HAL_RCC_OscConfig>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000834:	f000 faa0 	bl	8000d78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000838:	230f      	movs	r3, #15
 800083a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800083c:	2302      	movs	r3, #2
 800083e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8000844:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8000848:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800084a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800084e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000850:	f107 030c 	add.w	r3, r7, #12
 8000854:	2105      	movs	r1, #5
 8000856:	4618      	mov	r0, r3
 8000858:	f003 fa86 	bl	8003d68 <HAL_RCC_ClockConfig>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000862:	f000 fa89 	bl	8000d78 <Error_Handler>
  }
}
 8000866:	bf00      	nop
 8000868:	3750      	adds	r7, #80	@ 0x50
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40023800 	.word	0x40023800
 8000874:	40007000 	.word	0x40007000

08000878 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800087c:	4b1f      	ldr	r3, [pc, #124]	@ (80008fc <MX_ETH_Init+0x84>)
 800087e:	4a20      	ldr	r2, [pc, #128]	@ (8000900 <MX_ETH_Init+0x88>)
 8000880:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000882:	4b20      	ldr	r3, [pc, #128]	@ (8000904 <MX_ETH_Init+0x8c>)
 8000884:	2200      	movs	r2, #0
 8000886:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000888:	4b1e      	ldr	r3, [pc, #120]	@ (8000904 <MX_ETH_Init+0x8c>)
 800088a:	2280      	movs	r2, #128	@ 0x80
 800088c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800088e:	4b1d      	ldr	r3, [pc, #116]	@ (8000904 <MX_ETH_Init+0x8c>)
 8000890:	22e1      	movs	r2, #225	@ 0xe1
 8000892:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000894:	4b1b      	ldr	r3, [pc, #108]	@ (8000904 <MX_ETH_Init+0x8c>)
 8000896:	2200      	movs	r2, #0
 8000898:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800089a:	4b1a      	ldr	r3, [pc, #104]	@ (8000904 <MX_ETH_Init+0x8c>)
 800089c:	2200      	movs	r2, #0
 800089e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80008a0:	4b18      	ldr	r3, [pc, #96]	@ (8000904 <MX_ETH_Init+0x8c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80008a6:	4b15      	ldr	r3, [pc, #84]	@ (80008fc <MX_ETH_Init+0x84>)
 80008a8:	4a16      	ldr	r2, [pc, #88]	@ (8000904 <MX_ETH_Init+0x8c>)
 80008aa:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80008ac:	4b13      	ldr	r3, [pc, #76]	@ (80008fc <MX_ETH_Init+0x84>)
 80008ae:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80008b2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80008b4:	4b11      	ldr	r3, [pc, #68]	@ (80008fc <MX_ETH_Init+0x84>)
 80008b6:	4a14      	ldr	r2, [pc, #80]	@ (8000908 <MX_ETH_Init+0x90>)
 80008b8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80008ba:	4b10      	ldr	r3, [pc, #64]	@ (80008fc <MX_ETH_Init+0x84>)
 80008bc:	4a13      	ldr	r2, [pc, #76]	@ (800090c <MX_ETH_Init+0x94>)
 80008be:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80008c0:	4b0e      	ldr	r3, [pc, #56]	@ (80008fc <MX_ETH_Init+0x84>)
 80008c2:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80008c6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80008c8:	480c      	ldr	r0, [pc, #48]	@ (80008fc <MX_ETH_Init+0x84>)
 80008ca:	f001 fc0d 	bl	80020e8 <HAL_ETH_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80008d4:	f000 fa50 	bl	8000d78 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80008d8:	2238      	movs	r2, #56	@ 0x38
 80008da:	2100      	movs	r1, #0
 80008dc:	480c      	ldr	r0, [pc, #48]	@ (8000910 <MX_ETH_Init+0x98>)
 80008de:	f005 fb11 	bl	8005f04 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80008e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000910 <MX_ETH_Init+0x98>)
 80008e4:	2221      	movs	r2, #33	@ 0x21
 80008e6:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80008e8:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <MX_ETH_Init+0x98>)
 80008ea:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80008ee:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80008f0:	4b07      	ldr	r3, [pc, #28]	@ (8000910 <MX_ETH_Init+0x98>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80008f6:	bf00      	nop
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000254 	.word	0x20000254
 8000900:	40028000 	.word	0x40028000
 8000904:	20000924 	.word	0x20000924
 8000908:	200001b4 	.word	0x200001b4
 800090c:	20000114 	.word	0x20000114
 8000910:	200000dc 	.word	0x200000dc

08000914 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000918:	4b13      	ldr	r3, [pc, #76]	@ (8000968 <MX_I2S2_Init+0x54>)
 800091a:	4a14      	ldr	r2, [pc, #80]	@ (800096c <MX_I2S2_Init+0x58>)
 800091c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 800091e:	4b12      	ldr	r3, [pc, #72]	@ (8000968 <MX_I2S2_Init+0x54>)
 8000920:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000924:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000926:	4b10      	ldr	r3, [pc, #64]	@ (8000968 <MX_I2S2_Init+0x54>)
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 800092c:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <MX_I2S2_Init+0x54>)
 800092e:	2203      	movs	r2, #3
 8000930:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000932:	4b0d      	ldr	r3, [pc, #52]	@ (8000968 <MX_I2S2_Init+0x54>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8000938:	4b0b      	ldr	r3, [pc, #44]	@ (8000968 <MX_I2S2_Init+0x54>)
 800093a:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 800093e:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000940:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <MX_I2S2_Init+0x54>)
 8000942:	2200      	movs	r2, #0
 8000944:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000946:	4b08      	ldr	r3, [pc, #32]	@ (8000968 <MX_I2S2_Init+0x54>)
 8000948:	2200      	movs	r2, #0
 800094a:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800094c:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <MX_I2S2_Init+0x54>)
 800094e:	2200      	movs	r2, #0
 8000950:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000952:	4805      	ldr	r0, [pc, #20]	@ (8000968 <MX_I2S2_Init+0x54>)
 8000954:	f002 f8de 	bl	8002b14 <HAL_I2S_Init>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 800095e:	f000 fa0b 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000304 	.word	0x20000304
 800096c:	40003800 	.word	0x40003800

08000970 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b086      	sub	sp, #24
 8000974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000976:	f107 0308 	add.w	r3, r7, #8
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	605a      	str	r2, [r3, #4]
 8000980:	609a      	str	r2, [r3, #8]
 8000982:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000984:	463b      	mov	r3, r7
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800098c:	4b1d      	ldr	r3, [pc, #116]	@ (8000a04 <MX_TIM4_Init+0x94>)
 800098e:	4a1e      	ldr	r2, [pc, #120]	@ (8000a08 <MX_TIM4_Init+0x98>)
 8000990:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 20;
 8000992:	4b1c      	ldr	r3, [pc, #112]	@ (8000a04 <MX_TIM4_Init+0x94>)
 8000994:	2214      	movs	r2, #20
 8000996:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000998:	4b1a      	ldr	r3, [pc, #104]	@ (8000a04 <MX_TIM4_Init+0x94>)
 800099a:	2200      	movs	r2, #0
 800099c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 800;
 800099e:	4b19      	ldr	r3, [pc, #100]	@ (8000a04 <MX_TIM4_Init+0x94>)
 80009a0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80009a4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009a6:	4b17      	ldr	r3, [pc, #92]	@ (8000a04 <MX_TIM4_Init+0x94>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ac:	4b15      	ldr	r3, [pc, #84]	@ (8000a04 <MX_TIM4_Init+0x94>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80009b2:	4814      	ldr	r0, [pc, #80]	@ (8000a04 <MX_TIM4_Init+0x94>)
 80009b4:	f003 fe18 	bl	80045e8 <HAL_TIM_Base_Init>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80009be:	f000 f9db 	bl	8000d78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009c6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80009c8:	f107 0308 	add.w	r3, r7, #8
 80009cc:	4619      	mov	r1, r3
 80009ce:	480d      	ldr	r0, [pc, #52]	@ (8000a04 <MX_TIM4_Init+0x94>)
 80009d0:	f003 fee9 	bl	80047a6 <HAL_TIM_ConfigClockSource>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80009da:	f000 f9cd 	bl	8000d78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009de:	2300      	movs	r3, #0
 80009e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e2:	2300      	movs	r3, #0
 80009e4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80009e6:	463b      	mov	r3, r7
 80009e8:	4619      	mov	r1, r3
 80009ea:	4806      	ldr	r0, [pc, #24]	@ (8000a04 <MX_TIM4_Init+0x94>)
 80009ec:	f004 f8e2 	bl	8004bb4 <HAL_TIMEx_MasterConfigSynchronization>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80009f6:	f000 f9bf 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80009fa:	bf00      	nop
 80009fc:	3718      	adds	r7, #24
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	200003ac 	.word	0x200003ac
 8000a08:	40000800 	.word	0x40000800

08000a0c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a10:	4b11      	ldr	r3, [pc, #68]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a12:	4a12      	ldr	r2, [pc, #72]	@ (8000a5c <MX_USART3_UART_Init+0x50>)
 8000a14:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a16:	4b10      	ldr	r3, [pc, #64]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a1c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a24:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a30:	4b09      	ldr	r3, [pc, #36]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a32:	220c      	movs	r2, #12
 8000a34:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a36:	4b08      	ldr	r3, [pc, #32]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a3c:	4b06      	ldr	r3, [pc, #24]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a42:	4805      	ldr	r0, [pc, #20]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a44:	f004 f932 	bl	8004cac <HAL_UART_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000a4e:	f000 f993 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	200003f4 	.word	0x200003f4
 8000a5c:	40004800 	.word	0x40004800

08000a60 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000a64:	4b14      	ldr	r3, [pc, #80]	@ (8000ab8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a66:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000a6a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000a6c:	4b12      	ldr	r3, [pc, #72]	@ (8000ab8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a6e:	2204      	movs	r2, #4
 8000a70:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000a72:	4b11      	ldr	r3, [pc, #68]	@ (8000ab8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a74:	2202      	movs	r2, #2
 8000a76:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a80:	2202      	movs	r2, #2
 8000a82:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000a84:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000a90:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a96:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a98:	2201      	movs	r2, #1
 8000a9a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a9c:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000aa2:	4805      	ldr	r0, [pc, #20]	@ (8000ab8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aa4:	f002 fdd8 	bl	8003658 <HAL_PCD_Init>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000aae:	f000 f963 	bl	8000d78 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	2000043c 	.word	0x2000043c

08000abc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	607b      	str	r3, [r7, #4]
 8000ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8000af8 <MX_DMA_Init+0x3c>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	4a0b      	ldr	r2, [pc, #44]	@ (8000af8 <MX_DMA_Init+0x3c>)
 8000acc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad2:	4b09      	ldr	r3, [pc, #36]	@ (8000af8 <MX_DMA_Init+0x3c>)
 8000ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ada:	607b      	str	r3, [r7, #4]
 8000adc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	200e      	movs	r0, #14
 8000ae4:	f000 ff59 	bl	800199a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000ae8:	200e      	movs	r0, #14
 8000aea:	f000 ff72 	bl	80019d2 <HAL_NVIC_EnableIRQ>

}
 8000aee:	bf00      	nop
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40023800 	.word	0x40023800

08000afc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08c      	sub	sp, #48	@ 0x30
 8000b00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b02:	f107 031c 	add.w	r3, r7, #28
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]
 8000b0c:	609a      	str	r2, [r3, #8]
 8000b0e:	60da      	str	r2, [r3, #12]
 8000b10:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	61bb      	str	r3, [r7, #24]
 8000b16:	4b70      	ldr	r3, [pc, #448]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	4a6f      	ldr	r2, [pc, #444]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b1c:	f043 0304 	orr.w	r3, r3, #4
 8000b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b22:	4b6d      	ldr	r3, [pc, #436]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	f003 0304 	and.w	r3, r3, #4
 8000b2a:	61bb      	str	r3, [r7, #24]
 8000b2c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	617b      	str	r3, [r7, #20]
 8000b32:	4b69      	ldr	r3, [pc, #420]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	4a68      	ldr	r2, [pc, #416]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b38:	f043 0320 	orr.w	r3, r3, #32
 8000b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3e:	4b66      	ldr	r3, [pc, #408]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	f003 0320 	and.w	r3, r3, #32
 8000b46:	617b      	str	r3, [r7, #20]
 8000b48:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	613b      	str	r3, [r7, #16]
 8000b4e:	4b62      	ldr	r3, [pc, #392]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	4a61      	ldr	r2, [pc, #388]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5a:	4b5f      	ldr	r3, [pc, #380]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
 8000b6a:	4b5b      	ldr	r3, [pc, #364]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	4a5a      	ldr	r2, [pc, #360]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b70:	f043 0301 	orr.w	r3, r3, #1
 8000b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b76:	4b58      	ldr	r3, [pc, #352]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7a:	f003 0301 	and.w	r3, r3, #1
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b82:	2300      	movs	r3, #0
 8000b84:	60bb      	str	r3, [r7, #8]
 8000b86:	4b54      	ldr	r3, [pc, #336]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8a:	4a53      	ldr	r2, [pc, #332]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b8c:	f043 0302 	orr.w	r3, r3, #2
 8000b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b92:	4b51      	ldr	r3, [pc, #324]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b96:	f003 0302 	and.w	r3, r3, #2
 8000b9a:	60bb      	str	r3, [r7, #8]
 8000b9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	607b      	str	r3, [r7, #4]
 8000ba2:	4b4d      	ldr	r3, [pc, #308]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba6:	4a4c      	ldr	r2, [pc, #304]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000ba8:	f043 0308 	orr.w	r3, r3, #8
 8000bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bae:	4b4a      	ldr	r3, [pc, #296]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb2:	f003 0308 	and.w	r3, r3, #8
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bba:	2300      	movs	r3, #0
 8000bbc:	603b      	str	r3, [r7, #0]
 8000bbe:	4b46      	ldr	r3, [pc, #280]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc2:	4a45      	ldr	r2, [pc, #276]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000bc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bca:	4b43      	ldr	r3, [pc, #268]	@ (8000cd8 <MX_GPIO_Init+0x1dc>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bd2:	603b      	str	r3, [r7, #0]
 8000bd4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_12
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f24f 4128 	movw	r1, #62504	@ 0xf428
 8000bdc:	483f      	ldr	r0, [pc, #252]	@ (8000cdc <MX_GPIO_Init+0x1e0>)
 8000bde:	f001 ff7f 	bl	8002ae0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|newLED_Pin, GPIO_PIN_RESET);
 8000be2:	2200      	movs	r2, #0
 8000be4:	2105      	movs	r1, #5
 8000be6:	483e      	ldr	r0, [pc, #248]	@ (8000ce0 <MX_GPIO_Init+0x1e4>)
 8000be8:	f001 ff7a 	bl	8002ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000bec:	2200      	movs	r2, #0
 8000bee:	2108      	movs	r1, #8
 8000bf0:	483c      	ldr	r0, [pc, #240]	@ (8000ce4 <MX_GPIO_Init+0x1e8>)
 8000bf2:	f001 ff75 	bl	8002ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin|funk_Pin, GPIO_PIN_RESET);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	f244 1181 	movw	r1, #16769	@ 0x4181
 8000bfc:	483a      	ldr	r0, [pc, #232]	@ (8000ce8 <MX_GPIO_Init+0x1ec>)
 8000bfe:	f001 ff6f 	bl	8002ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000c02:	2200      	movs	r2, #0
 8000c04:	2140      	movs	r1, #64	@ 0x40
 8000c06:	4839      	ldr	r0, [pc, #228]	@ (8000cec <MX_GPIO_Init+0x1f0>)
 8000c08:	f001 ff6a 	bl	8002ae0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000c0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c12:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000c1c:	f107 031c 	add.w	r3, r7, #28
 8000c20:	4619      	mov	r1, r3
 8000c22:	482f      	ldr	r0, [pc, #188]	@ (8000ce0 <MX_GPIO_Init+0x1e4>)
 8000c24:	f001 fdb0 	bl	8002788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF3 PF5 PF10 PF12
                           PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_10|GPIO_PIN_12
 8000c28:	f24f 4328 	movw	r3, #62504	@ 0xf428
 8000c2c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c32:	2300      	movs	r3, #0
 8000c34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c36:	2300      	movs	r3, #0
 8000c38:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000c3a:	f107 031c 	add.w	r3, r7, #28
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4826      	ldr	r0, [pc, #152]	@ (8000cdc <MX_GPIO_Init+0x1e0>)
 8000c42:	f001 fda1 	bl	8002788 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 newLED_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|newLED_Pin;
 8000c46:	2305      	movs	r3, #5
 8000c48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c52:	2300      	movs	r3, #0
 8000c54:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c56:	f107 031c 	add.w	r3, r7, #28
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4820      	ldr	r0, [pc, #128]	@ (8000ce0 <MX_GPIO_Init+0x1e4>)
 8000c5e:	f001 fd93 	bl	8002788 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c62:	2308      	movs	r3, #8
 8000c64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c66:	2301      	movs	r3, #1
 8000c68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c72:	f107 031c 	add.w	r3, r7, #28
 8000c76:	4619      	mov	r1, r3
 8000c78:	481a      	ldr	r0, [pc, #104]	@ (8000ce4 <MX_GPIO_Init+0x1e8>)
 8000c7a:	f001 fd85 	bl	8002788 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin funk_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin|funk_Pin;
 8000c7e:	f244 1381 	movw	r3, #16769	@ 0x4181
 8000c82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c84:	2301      	movs	r3, #1
 8000c86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c90:	f107 031c 	add.w	r3, r7, #28
 8000c94:	4619      	mov	r1, r3
 8000c96:	4814      	ldr	r0, [pc, #80]	@ (8000ce8 <MX_GPIO_Init+0x1ec>)
 8000c98:	f001 fd76 	bl	8002788 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000c9c:	2340      	movs	r3, #64	@ 0x40
 8000c9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000cac:	f107 031c 	add.w	r3, r7, #28
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	480e      	ldr	r0, [pc, #56]	@ (8000cec <MX_GPIO_Init+0x1f0>)
 8000cb4:	f001 fd68 	bl	8002788 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000cb8:	2380      	movs	r3, #128	@ 0x80
 8000cba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000cc4:	f107 031c 	add.w	r3, r7, #28
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4808      	ldr	r0, [pc, #32]	@ (8000cec <MX_GPIO_Init+0x1f0>)
 8000ccc:	f001 fd5c 	bl	8002788 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cd0:	bf00      	nop
 8000cd2:	3730      	adds	r7, #48	@ 0x30
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40021400 	.word	0x40021400
 8000ce0:	40020800 	.word	0x40020800
 8000ce4:	40020000 	.word	0x40020000
 8000ce8:	40020400 	.word	0x40020400
 8000cec:	40021800 	.word	0x40021800

08000cf0 <turnOffAllSegments>:

/* USER CODE BEGIN 4 */


// define light functions
void turnOffAllSegments() {
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
	for(int i = 0; i < 10; i++) {
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	607b      	str	r3, [r7, #4]
 8000cfa:	e00f      	b.n	8000d1c <turnOffAllSegments+0x2c>
		HAL_GPIO_WritePin(segments[i].port, segments[i].pin, GPIO_PIN_RESET);
 8000cfc:	4a0b      	ldr	r2, [pc, #44]	@ (8000d2c <turnOffAllSegments+0x3c>)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000d04:	4a09      	ldr	r2, [pc, #36]	@ (8000d2c <turnOffAllSegments+0x3c>)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	00db      	lsls	r3, r3, #3
 8000d0a:	4413      	add	r3, r2
 8000d0c:	889b      	ldrh	r3, [r3, #4]
 8000d0e:	2200      	movs	r2, #0
 8000d10:	4619      	mov	r1, r3
 8000d12:	f001 fee5 	bl	8002ae0 <HAL_GPIO_WritePin>
	for(int i = 0; i < 10; i++) {
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	607b      	str	r3, [r7, #4]
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2b09      	cmp	r3, #9
 8000d20:	ddec      	ble.n	8000cfc <turnOffAllSegments+0xc>
	}
}
 8000d22:	bf00      	nop
 8000d24:	bf00      	nop
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	20000008 	.word	0x20000008

08000d30 <LightUp>:
			HAL_GPIO_WritePin(segments[i].port, segments[i].pin, GPIO_PIN_RESET);
			HAL_Delay(1000);
		}
	}

void LightUp(int lights) {
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
		turnOffAllSegments();
 8000d38:	f7ff ffda 	bl	8000cf0 <turnOffAllSegments>

		for(int i = 0; i < lights; i++) {
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	60fb      	str	r3, [r7, #12]
 8000d40:	e00f      	b.n	8000d62 <LightUp+0x32>
			HAL_GPIO_WritePin(segments[i].port, segments[i].pin, GPIO_PIN_SET);
 8000d42:	4a0c      	ldr	r2, [pc, #48]	@ (8000d74 <LightUp+0x44>)
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8000d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d74 <LightUp+0x44>)
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	4413      	add	r3, r2
 8000d52:	889b      	ldrh	r3, [r3, #4]
 8000d54:	2201      	movs	r2, #1
 8000d56:	4619      	mov	r1, r3
 8000d58:	f001 fec2 	bl	8002ae0 <HAL_GPIO_WritePin>
		for(int i = 0; i < lights; i++) {
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	60fb      	str	r3, [r7, #12]
 8000d62:	68fa      	ldr	r2, [r7, #12]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	429a      	cmp	r2, r3
 8000d68:	dbeb      	blt.n	8000d42 <LightUp+0x12>
		}
	}
 8000d6a:	bf00      	nop
 8000d6c:	bf00      	nop
 8000d6e:	3710      	adds	r7, #16
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	20000008 	.word	0x20000008

08000d78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d7c:	b672      	cpsid	i
}
 8000d7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d80:	bf00      	nop
 8000d82:	e7fd      	b.n	8000d80 <Error_Handler+0x8>

08000d84 <HAL>:
volatile bool stecker_an = false;

extern UART_HandleTypeDef* display;


void HAL (I2S_HandleTypeDef* hi2s2) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
	HAL_I2S_Receive_DMA(hi2s2, (uint16_t*)inputBuffer, I2S_DMA_BUF_SIZE);
 8000d8c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000d90:	4903      	ldr	r1, [pc, #12]	@ (8000da0 <HAL+0x1c>)
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f001 fffe 	bl	8002d94 <HAL_I2S_Receive_DMA>
}
 8000d98:	bf00      	nop
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	2000092c 	.word	0x2000092c

08000da4 <getSamples>:


void getSamples () {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08c      	sub	sp, #48	@ 0x30
 8000da8:	af00      	add	r7, sp, #0
	char buffer[16]; // temporary buffer for converting int16_t to string
	    for (int i = 0; i < PCM_SAMPLES_PER_SEC; i++)
 8000daa:	2300      	movs	r3, #0
 8000dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dae:	e016      	b.n	8000dde <getSamples+0x3a>
	    {
	        // Convert sample to string
	        int len = sprintf(buffer, "%d\r\n", pcmSamples[i]);
 8000db0:	4a2c      	ldr	r2, [pc, #176]	@ (8000e64 <getSamples+0xc0>)
 8000db2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000db4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000db8:	461a      	mov	r2, r3
 8000dba:	1d3b      	adds	r3, r7, #4
 8000dbc:	492a      	ldr	r1, [pc, #168]	@ (8000e68 <getSamples+0xc4>)
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f004 ffa6 	bl	8005d10 <siprintf>
 8000dc4:	6178      	str	r0, [r7, #20]

	        // Transmit string over UART
	        HAL_UART_Transmit(display, (uint8_t*)buffer, len, HAL_MAX_DELAY);
 8000dc6:	4b29      	ldr	r3, [pc, #164]	@ (8000e6c <getSamples+0xc8>)
 8000dc8:	6818      	ldr	r0, [r3, #0]
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	b29a      	uxth	r2, r3
 8000dce:	1d39      	adds	r1, r7, #4
 8000dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd4:	f003 ffba 	bl	8004d4c <HAL_UART_Transmit>
	    for (int i = 0; i < PCM_SAMPLES_PER_SEC; i++)
 8000dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dda:	3301      	adds	r3, #1
 8000ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000de0:	2b04      	cmp	r3, #4
 8000de2:	dde5      	ble.n	8000db0 <getSamples+0xc>
	    }

	int16_t max_volume = 0;
 8000de4:	2300      	movs	r3, #0
 8000de6:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint32_t TimeBegin_ms = HAL_GetTick();
 8000de8:	f000 fccc 	bl	8001784 <HAL_GetTick>
 8000dec:	6238      	str	r0, [r7, #32]
		 		  for (int i = 0; i < PCM_SAMPLES_PER_SEC; i++)
 8000dee:	2300      	movs	r3, #0
 8000df0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000df2:	e025      	b.n	8000e40 <getSamples+0x9c>
		 		  {
		 			 //HAL_Delay(500);
		 			  int numLED = abs(pcmSamples[i]);
 8000df4:	4a1b      	ldr	r2, [pc, #108]	@ (8000e64 <getSamples+0xc0>)
 8000df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000df8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	bfb8      	it	lt
 8000e00:	425b      	neglt	r3, r3
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	61bb      	str	r3, [r7, #24]
		 			  LED_ansteuern(numLED);
 8000e06:	69b8      	ldr	r0, [r7, #24]
 8000e08:	f000 f87e 	bl	8000f08 <LED_ansteuern>
		 			  //HAL_Delay(100);
		 		    // Check if it surpasses the threshold
		 		    if (abs(pcmSamples[i]) > SCHWELLWERT)
 8000e0c:	4a15      	ldr	r2, [pc, #84]	@ (8000e64 <getSamples+0xc0>)
 8000e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e10:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	bfb8      	it	lt
 8000e18:	425b      	neglt	r3, r3
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	f641 32bc 	movw	r2, #7100	@ 0x1bbc
 8000e20:	4293      	cmp	r3, r2
 8000e22:	d90a      	bls.n	8000e3a <getSamples+0x96>
		 		    {
		 		        max_volume = abs(pcmSamples[i]);
 8000e24:	4a0f      	ldr	r2, [pc, #60]	@ (8000e64 <getSamples+0xc0>)
 8000e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e28:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	bfb8      	it	lt
 8000e30:	425b      	neglt	r3, r3
 8000e32:	b29b      	uxth	r3, r3
 8000e34:	84fb      	strh	r3, [r7, #38]	@ 0x26
		 		        stecker_schalten();
 8000e36:	f7ff fc51 	bl	80006dc <stecker_schalten>
		 		  for (int i = 0; i < PCM_SAMPLES_PER_SEC; i++)
 8000e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e42:	2b04      	cmp	r3, #4
 8000e44:	ddd6      	ble.n	8000df4 <getSamples+0x50>
		 		        //HAL_Delay(500);
		 		    	//HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
		 		    }
		 		  }
	uint32_t TimePassed_ms = TimeBegin_ms - HAL_GetTick();
 8000e46:	f000 fc9d 	bl	8001784 <HAL_GetTick>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	6a3b      	ldr	r3, [r7, #32]
 8000e4e:	1a9b      	subs	r3, r3, r2
 8000e50:	61fb      	str	r3, [r7, #28]
	LED_ansteuern(MAX_MIKRO);
 8000e52:	f44f 50fa 	mov.w	r0, #8000	@ 0x1f40
 8000e56:	f000 f857 	bl	8000f08 <LED_ansteuern>

}
 8000e5a:	bf00      	nop
 8000e5c:	3730      	adds	r7, #48	@ 0x30
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	200018cc 	.word	0x200018cc
 8000e68:	08006b5c 	.word	0x08006b5c
 8000e6c:	20000004 	.word	0x20000004

08000e70 <process_audio_buffer>:
//brief Processes Half of raw I2S data from the DMA buffer.
	//param offset Starting index in inputBuffer (0 for half, DMA_HALF_SIZE for full).


	void process_audio_buffer(uint32_t offset, I2S_HandleTypeDef* hi2s2)
	{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
	    // The number of 16-bit Half Words to process in this Half
		const uint32_t half_size = DMA_HALF_SIZE;
 8000e7a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000e7e:	613b      	str	r3, [r7, #16]

	    // Loop through the Half, stepping by 4 (2*16bit words for the sample + 2*16bit words for the right channel).
		//pcm_index = 0;
		for (uint32_t i = 0; i < half_size; i += 4) {
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]
 8000e84:	e02f      	b.n	8000ee6 <process_audio_buffer+0x76>

	        if (pcm_index < PCM_SAMPLES_PER_SEC) {
 8000e86:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef8 <process_audio_buffer+0x88>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2b04      	cmp	r3, #4
 8000e8c:	d820      	bhi.n	8000ed0 <process_audio_buffer+0x60>

	            // 1. Reconstruct 32-bit Frame

	        	uint32_t mergedValue = (inputBuffer[offset + i ] << 16) | inputBuffer[offset + i + 1];
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	4413      	add	r3, r2
 8000e94:	4a19      	ldr	r2, [pc, #100]	@ (8000efc <process_audio_buffer+0x8c>)
 8000e96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	041b      	lsls	r3, r3, #16
 8000e9e:	6879      	ldr	r1, [r7, #4]
 8000ea0:	697a      	ldr	r2, [r7, #20]
 8000ea2:	440a      	add	r2, r1
 8000ea4:	3201      	adds	r2, #1
 8000ea6:	4915      	ldr	r1, [pc, #84]	@ (8000efc <process_audio_buffer+0x8c>)
 8000ea8:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000eac:	b292      	uxth	r2, r2
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	60fb      	str	r3, [r7, #12]
	            // 2. Extract 18-bit Sample and convert to signed 16-bit integer.
	            int16_t finalSample = (int16_t)(mergedValue >> 14);
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	0b9b      	lsrs	r3, r3, #14
 8000eb6:	817b      	strh	r3, [r7, #10]

	            // 3. Store the clean Mono Sample
	            pcmSamples[pcm_index] = finalSample;
 8000eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef8 <process_audio_buffer+0x88>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4910      	ldr	r1, [pc, #64]	@ (8000f00 <process_audio_buffer+0x90>)
 8000ebe:	897a      	ldrh	r2, [r7, #10]
 8000ec0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

	        	        // discard lower 14 bits  keep signed 18-bit
	        	        int32_t sample18 = ((int32_t)frame32) >> 14;

	        	        pcmSamples[pcm_index++] = (int16_t)sample18;
	            */pcm_index++;
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <process_audio_buffer+0x88>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	3301      	adds	r3, #1
 8000eca:	4a0b      	ldr	r2, [pc, #44]	@ (8000ef8 <process_audio_buffer+0x88>)
 8000ecc:	6013      	str	r3, [r2, #0]
 8000ece:	e007      	b.n	8000ee0 <process_audio_buffer+0x70>
	        }
	        else {
	                        // Stop recording once 16000 samples have been collected.
	                        recording_finished = true;
 8000ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8000f04 <process_audio_buffer+0x94>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	701a      	strb	r2, [r3, #0]
	                        LED_ansteuern(10);
 8000ed6:	200a      	movs	r0, #10
 8000ed8:	f000 f816 	bl	8000f08 <LED_ansteuern>
	                        //HAL_I2S_DMAStop(hi2s2);
	                        getSamples(); // Exit the loop
 8000edc:	f7ff ff62 	bl	8000da4 <getSamples>
		for (uint32_t i = 0; i < half_size; i += 4) {
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	3304      	adds	r3, #4
 8000ee4:	617b      	str	r3, [r7, #20]
 8000ee6:	697a      	ldr	r2, [r7, #20]
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d3cb      	bcc.n	8000e86 <process_audio_buffer+0x16>
	                        //break;
	        }
	                }
	}
 8000eee:	bf00      	nop
 8000ef0:	bf00      	nop
 8000ef2:	3718      	adds	r7, #24
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	200018d8 	.word	0x200018d8
 8000efc:	2000092c 	.word	0x2000092c
 8000f00:	200018cc 	.word	0x200018cc
 8000f04:	20000920 	.word	0x20000920

08000f08 <LED_ansteuern>:
        pcmSamples[pcm_index++] = finalSample;
    }
}
*/

	void LED_ansteuern (int messwert) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b084      	sub	sp, #16
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
		int lights = (messwert * 10)/MAX_MIKRO;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	4a07      	ldr	r2, [pc, #28]	@ (8000f30 <LED_ansteuern+0x28>)
 8000f14:	fb82 1203 	smull	r1, r2, r2, r3
 8000f18:	1212      	asrs	r2, r2, #8
 8000f1a:	17db      	asrs	r3, r3, #31
 8000f1c:	1ad3      	subs	r3, r2, r3
 8000f1e:	60fb      	str	r3, [r7, #12]
		LightUp(lights);
 8000f20:	68f8      	ldr	r0, [r7, #12]
 8000f22:	f7ff ff05 	bl	8000d30 <LightUp>
		return;
 8000f26:	bf00      	nop

	}
 8000f28:	3710      	adds	r7, #16
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	51eb851f 	.word	0x51eb851f

08000f34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	607b      	str	r3, [r7, #4]
 8000f3e:	4b10      	ldr	r3, [pc, #64]	@ (8000f80 <HAL_MspInit+0x4c>)
 8000f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f42:	4a0f      	ldr	r2, [pc, #60]	@ (8000f80 <HAL_MspInit+0x4c>)
 8000f44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f48:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f80 <HAL_MspInit+0x4c>)
 8000f4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	603b      	str	r3, [r7, #0]
 8000f5a:	4b09      	ldr	r3, [pc, #36]	@ (8000f80 <HAL_MspInit+0x4c>)
 8000f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5e:	4a08      	ldr	r2, [pc, #32]	@ (8000f80 <HAL_MspInit+0x4c>)
 8000f60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f66:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <HAL_MspInit+0x4c>)
 8000f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f6e:	603b      	str	r3, [r7, #0]
 8000f70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f72:	bf00      	nop
 8000f74:	370c      	adds	r7, #12
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	40023800 	.word	0x40023800

08000f84 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08e      	sub	sp, #56	@ 0x38
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a55      	ldr	r2, [pc, #340]	@ (80010f8 <HAL_ETH_MspInit+0x174>)
 8000fa2:	4293      	cmp	r3, r2
 8000fa4:	f040 80a4 	bne.w	80010f0 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000fa8:	2300      	movs	r3, #0
 8000faa:	623b      	str	r3, [r7, #32]
 8000fac:	4b53      	ldr	r3, [pc, #332]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8000fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb0:	4a52      	ldr	r2, [pc, #328]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8000fb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000fb6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fb8:	4b50      	ldr	r3, [pc, #320]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8000fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fc0:	623b      	str	r3, [r7, #32]
 8000fc2:	6a3b      	ldr	r3, [r7, #32]
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61fb      	str	r3, [r7, #28]
 8000fc8:	4b4c      	ldr	r3, [pc, #304]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8000fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fcc:	4a4b      	ldr	r2, [pc, #300]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8000fce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000fd2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd4:	4b49      	ldr	r3, [pc, #292]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8000fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000fdc:	61fb      	str	r3, [r7, #28]
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	61bb      	str	r3, [r7, #24]
 8000fe4:	4b45      	ldr	r3, [pc, #276]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8000fe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe8:	4a44      	ldr	r2, [pc, #272]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8000fea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000fee:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff0:	4b42      	ldr	r3, [pc, #264]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8000ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000ff8:	61bb      	str	r3, [r7, #24]
 8000ffa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	617b      	str	r3, [r7, #20]
 8001000:	4b3e      	ldr	r3, [pc, #248]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8001002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001004:	4a3d      	ldr	r2, [pc, #244]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8001006:	f043 0304 	orr.w	r3, r3, #4
 800100a:	6313      	str	r3, [r2, #48]	@ 0x30
 800100c:	4b3b      	ldr	r3, [pc, #236]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 800100e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001010:	f003 0304 	and.w	r3, r3, #4
 8001014:	617b      	str	r3, [r7, #20]
 8001016:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001018:	2300      	movs	r3, #0
 800101a:	613b      	str	r3, [r7, #16]
 800101c:	4b37      	ldr	r3, [pc, #220]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 800101e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001020:	4a36      	ldr	r2, [pc, #216]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8001022:	f043 0301 	orr.w	r3, r3, #1
 8001026:	6313      	str	r3, [r2, #48]	@ 0x30
 8001028:	4b34      	ldr	r3, [pc, #208]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 800102a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102c:	f003 0301 	and.w	r3, r3, #1
 8001030:	613b      	str	r3, [r7, #16]
 8001032:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001034:	2300      	movs	r3, #0
 8001036:	60fb      	str	r3, [r7, #12]
 8001038:	4b30      	ldr	r3, [pc, #192]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 800103a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103c:	4a2f      	ldr	r2, [pc, #188]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 800103e:	f043 0302 	orr.w	r3, r3, #2
 8001042:	6313      	str	r3, [r2, #48]	@ 0x30
 8001044:	4b2d      	ldr	r3, [pc, #180]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8001046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001048:	f003 0302 	and.w	r3, r3, #2
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001050:	2300      	movs	r3, #0
 8001052:	60bb      	str	r3, [r7, #8]
 8001054:	4b29      	ldr	r3, [pc, #164]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8001056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001058:	4a28      	ldr	r2, [pc, #160]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 800105a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800105e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001060:	4b26      	ldr	r3, [pc, #152]	@ (80010fc <HAL_ETH_MspInit+0x178>)
 8001062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800106c:	2332      	movs	r3, #50	@ 0x32
 800106e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001070:	2302      	movs	r3, #2
 8001072:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800107c:	230b      	movs	r3, #11
 800107e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001080:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001084:	4619      	mov	r1, r3
 8001086:	481e      	ldr	r0, [pc, #120]	@ (8001100 <HAL_ETH_MspInit+0x17c>)
 8001088:	f001 fb7e 	bl	8002788 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800108c:	2386      	movs	r3, #134	@ 0x86
 800108e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001090:	2302      	movs	r3, #2
 8001092:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001094:	2300      	movs	r3, #0
 8001096:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001098:	2303      	movs	r3, #3
 800109a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800109c:	230b      	movs	r3, #11
 800109e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010a4:	4619      	mov	r1, r3
 80010a6:	4817      	ldr	r0, [pc, #92]	@ (8001104 <HAL_ETH_MspInit+0x180>)
 80010a8:	f001 fb6e 	bl	8002788 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80010ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b2:	2302      	movs	r3, #2
 80010b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ba:	2303      	movs	r3, #3
 80010bc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80010be:	230b      	movs	r3, #11
 80010c0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80010c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010c6:	4619      	mov	r1, r3
 80010c8:	480f      	ldr	r0, [pc, #60]	@ (8001108 <HAL_ETH_MspInit+0x184>)
 80010ca:	f001 fb5d 	bl	8002788 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80010ce:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80010d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d4:	2302      	movs	r3, #2
 80010d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010dc:	2303      	movs	r3, #3
 80010de:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80010e0:	230b      	movs	r3, #11
 80010e2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010e8:	4619      	mov	r1, r3
 80010ea:	4808      	ldr	r0, [pc, #32]	@ (800110c <HAL_ETH_MspInit+0x188>)
 80010ec:	f001 fb4c 	bl	8002788 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80010f0:	bf00      	nop
 80010f2:	3738      	adds	r7, #56	@ 0x38
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40028000 	.word	0x40028000
 80010fc:	40023800 	.word	0x40023800
 8001100:	40020800 	.word	0x40020800
 8001104:	40020000 	.word	0x40020000
 8001108:	40020400 	.word	0x40020400
 800110c:	40021800 	.word	0x40021800

08001110 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b096      	sub	sp, #88	@ 0x58
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001118:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001128:	f107 0314 	add.w	r3, r7, #20
 800112c:	2230      	movs	r2, #48	@ 0x30
 800112e:	2100      	movs	r1, #0
 8001130:	4618      	mov	r0, r3
 8001132:	f004 fee7 	bl	8005f04 <memset>
  if(hi2s->Instance==SPI2)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a4a      	ldr	r2, [pc, #296]	@ (8001264 <HAL_I2S_MspInit+0x154>)
 800113c:	4293      	cmp	r3, r2
 800113e:	f040 808c 	bne.w	800125a <HAL_I2S_MspInit+0x14a>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001142:	2301      	movs	r3, #1
 8001144:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001146:	23c0      	movs	r3, #192	@ 0xc0
 8001148:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800114a:	2302      	movs	r3, #2
 800114c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800114e:	f107 0314 	add.w	r3, r7, #20
 8001152:	4618      	mov	r0, r3
 8001154:	f003 f828 	bl	80041a8 <HAL_RCCEx_PeriphCLKConfig>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 800115e:	f7ff fe0b 	bl	8000d78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
 8001166:	4b40      	ldr	r3, [pc, #256]	@ (8001268 <HAL_I2S_MspInit+0x158>)
 8001168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116a:	4a3f      	ldr	r2, [pc, #252]	@ (8001268 <HAL_I2S_MspInit+0x158>)
 800116c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001170:	6413      	str	r3, [r2, #64]	@ 0x40
 8001172:	4b3d      	ldr	r3, [pc, #244]	@ (8001268 <HAL_I2S_MspInit+0x158>)
 8001174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001176:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800117a:	613b      	str	r3, [r7, #16]
 800117c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	4b39      	ldr	r3, [pc, #228]	@ (8001268 <HAL_I2S_MspInit+0x158>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	4a38      	ldr	r2, [pc, #224]	@ (8001268 <HAL_I2S_MspInit+0x158>)
 8001188:	f043 0304 	orr.w	r3, r3, #4
 800118c:	6313      	str	r3, [r2, #48]	@ 0x30
 800118e:	4b36      	ldr	r3, [pc, #216]	@ (8001268 <HAL_I2S_MspInit+0x158>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	f003 0304 	and.w	r3, r3, #4
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	4b32      	ldr	r3, [pc, #200]	@ (8001268 <HAL_I2S_MspInit+0x158>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a2:	4a31      	ldr	r2, [pc, #196]	@ (8001268 <HAL_I2S_MspInit+0x158>)
 80011a4:	f043 0302 	orr.w	r3, r3, #2
 80011a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001268 <HAL_I2S_MspInit+0x158>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	f003 0302 	and.w	r3, r3, #2
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80011b6:	2308      	movs	r3, #8
 80011b8:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ba:	2302      	movs	r3, #2
 80011bc:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c2:	2300      	movs	r3, #0
 80011c4:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011c6:	2305      	movs	r3, #5
 80011c8:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ca:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80011ce:	4619      	mov	r1, r3
 80011d0:	4826      	ldr	r0, [pc, #152]	@ (800126c <HAL_I2S_MspInit+0x15c>)
 80011d2:	f001 fad9 	bl	8002788 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80011d6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011da:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011dc:	2302      	movs	r3, #2
 80011de:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e4:	2300      	movs	r3, #0
 80011e6:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011e8:	2305      	movs	r3, #5
 80011ea:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ec:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80011f0:	4619      	mov	r1, r3
 80011f2:	481f      	ldr	r0, [pc, #124]	@ (8001270 <HAL_I2S_MspInit+0x160>)
 80011f4:	f001 fac8 	bl	8002788 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80011f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 80011fa:	4a1f      	ldr	r2, [pc, #124]	@ (8001278 <HAL_I2S_MspInit+0x168>)
 80011fc:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80011fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 8001200:	2200      	movs	r2, #0
 8001202:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001204:	4b1b      	ldr	r3, [pc, #108]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 8001206:	2200      	movs	r2, #0
 8001208:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800120a:	4b1a      	ldr	r3, [pc, #104]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 800120c:	2200      	movs	r2, #0
 800120e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001210:	4b18      	ldr	r3, [pc, #96]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 8001212:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001216:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001218:	4b16      	ldr	r3, [pc, #88]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 800121a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800121e:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001220:	4b14      	ldr	r3, [pc, #80]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 8001222:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001226:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8001228:	4b12      	ldr	r3, [pc, #72]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 800122a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800122e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001230:	4b10      	ldr	r3, [pc, #64]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 8001232:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001236:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001238:	4b0e      	ldr	r3, [pc, #56]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 800123a:	2200      	movs	r2, #0
 800123c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800123e:	480d      	ldr	r0, [pc, #52]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 8001240:	f000 fbe2 	bl	8001a08 <HAL_DMA_Init>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 800124a:	f7ff fd95 	bl	8000d78 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a08      	ldr	r2, [pc, #32]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 8001252:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001254:	4a07      	ldr	r2, [pc, #28]	@ (8001274 <HAL_I2S_MspInit+0x164>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800125a:	bf00      	nop
 800125c:	3758      	adds	r7, #88	@ 0x58
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40003800 	.word	0x40003800
 8001268:	40023800 	.word	0x40023800
 800126c:	40020800 	.word	0x40020800
 8001270:	40020400 	.word	0x40020400
 8001274:	2000034c 	.word	0x2000034c
 8001278:	40026058 	.word	0x40026058

0800127c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800127c:	b480      	push	{r7}
 800127e:	b085      	sub	sp, #20
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a0b      	ldr	r2, [pc, #44]	@ (80012b8 <HAL_TIM_Base_MspInit+0x3c>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d10d      	bne.n	80012aa <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	4b0a      	ldr	r3, [pc, #40]	@ (80012bc <HAL_TIM_Base_MspInit+0x40>)
 8001294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001296:	4a09      	ldr	r2, [pc, #36]	@ (80012bc <HAL_TIM_Base_MspInit+0x40>)
 8001298:	f043 0304 	orr.w	r3, r3, #4
 800129c:	6413      	str	r3, [r2, #64]	@ 0x40
 800129e:	4b07      	ldr	r3, [pc, #28]	@ (80012bc <HAL_TIM_Base_MspInit+0x40>)
 80012a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a2:	f003 0304 	and.w	r3, r3, #4
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 80012aa:	bf00      	nop
 80012ac:	3714      	adds	r7, #20
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	40000800 	.word	0x40000800
 80012bc:	40023800 	.word	0x40023800

080012c0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08a      	sub	sp, #40	@ 0x28
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c8:	f107 0314 	add.w	r3, r7, #20
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
 80012d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a19      	ldr	r2, [pc, #100]	@ (8001344 <HAL_UART_MspInit+0x84>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d12c      	bne.n	800133c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	4b18      	ldr	r3, [pc, #96]	@ (8001348 <HAL_UART_MspInit+0x88>)
 80012e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ea:	4a17      	ldr	r2, [pc, #92]	@ (8001348 <HAL_UART_MspInit+0x88>)
 80012ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80012f2:	4b15      	ldr	r3, [pc, #84]	@ (8001348 <HAL_UART_MspInit+0x88>)
 80012f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	4b11      	ldr	r3, [pc, #68]	@ (8001348 <HAL_UART_MspInit+0x88>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	4a10      	ldr	r2, [pc, #64]	@ (8001348 <HAL_UART_MspInit+0x88>)
 8001308:	f043 0308 	orr.w	r3, r3, #8
 800130c:	6313      	str	r3, [r2, #48]	@ 0x30
 800130e:	4b0e      	ldr	r3, [pc, #56]	@ (8001348 <HAL_UART_MspInit+0x88>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	f003 0308 	and.w	r3, r3, #8
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800131a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800131e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001320:	2302      	movs	r3, #2
 8001322:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001328:	2303      	movs	r3, #3
 800132a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800132c:	2307      	movs	r3, #7
 800132e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	4619      	mov	r1, r3
 8001336:	4805      	ldr	r0, [pc, #20]	@ (800134c <HAL_UART_MspInit+0x8c>)
 8001338:	f001 fa26 	bl	8002788 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800133c:	bf00      	nop
 800133e:	3728      	adds	r7, #40	@ 0x28
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40004800 	.word	0x40004800
 8001348:	40023800 	.word	0x40023800
 800134c:	40020c00 	.word	0x40020c00

08001350 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	@ 0x28
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001370:	d13f      	bne.n	80013f2 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	613b      	str	r3, [r7, #16]
 8001376:	4b21      	ldr	r3, [pc, #132]	@ (80013fc <HAL_PCD_MspInit+0xac>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137a:	4a20      	ldr	r2, [pc, #128]	@ (80013fc <HAL_PCD_MspInit+0xac>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6313      	str	r3, [r2, #48]	@ 0x30
 8001382:	4b1e      	ldr	r3, [pc, #120]	@ (80013fc <HAL_PCD_MspInit+0xac>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	613b      	str	r3, [r7, #16]
 800138c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800138e:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001394:	2302      	movs	r3, #2
 8001396:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001398:	2300      	movs	r3, #0
 800139a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800139c:	2303      	movs	r3, #3
 800139e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80013a0:	230a      	movs	r3, #10
 80013a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a4:	f107 0314 	add.w	r3, r7, #20
 80013a8:	4619      	mov	r1, r3
 80013aa:	4815      	ldr	r0, [pc, #84]	@ (8001400 <HAL_PCD_MspInit+0xb0>)
 80013ac:	f001 f9ec 	bl	8002788 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80013b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013b6:	2300      	movs	r3, #0
 80013b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80013be:	f107 0314 	add.w	r3, r7, #20
 80013c2:	4619      	mov	r1, r3
 80013c4:	480e      	ldr	r0, [pc, #56]	@ (8001400 <HAL_PCD_MspInit+0xb0>)
 80013c6:	f001 f9df 	bl	8002788 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80013ca:	4b0c      	ldr	r3, [pc, #48]	@ (80013fc <HAL_PCD_MspInit+0xac>)
 80013cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013ce:	4a0b      	ldr	r2, [pc, #44]	@ (80013fc <HAL_PCD_MspInit+0xac>)
 80013d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013d4:	6353      	str	r3, [r2, #52]	@ 0x34
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	4b08      	ldr	r3, [pc, #32]	@ (80013fc <HAL_PCD_MspInit+0xac>)
 80013dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013de:	4a07      	ldr	r2, [pc, #28]	@ (80013fc <HAL_PCD_MspInit+0xac>)
 80013e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80013e6:	4b05      	ldr	r3, [pc, #20]	@ (80013fc <HAL_PCD_MspInit+0xac>)
 80013e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80013f2:	bf00      	nop
 80013f4:	3728      	adds	r7, #40	@ 0x28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020000 	.word	0x40020000

08001404 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001408:	bf00      	nop
 800140a:	e7fd      	b.n	8001408 <NMI_Handler+0x4>

0800140c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001410:	bf00      	nop
 8001412:	e7fd      	b.n	8001410 <HardFault_Handler+0x4>

08001414 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001418:	bf00      	nop
 800141a:	e7fd      	b.n	8001418 <MemManage_Handler+0x4>

0800141c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001420:	bf00      	nop
 8001422:	e7fd      	b.n	8001420 <BusFault_Handler+0x4>

08001424 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001428:	bf00      	nop
 800142a:	e7fd      	b.n	8001428 <UsageFault_Handler+0x4>

0800142c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr

0800143a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800143e:	bf00      	nop
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800144c:	bf00      	nop
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001456:	b580      	push	{r7, lr}
 8001458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800145a:	f000 f97f 	bl	800175c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
	...

08001464 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001468:	4802      	ldr	r0, [pc, #8]	@ (8001474 <DMA1_Stream3_IRQHandler+0x10>)
 800146a:	f000 fbd3 	bl	8001c14 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	2000034c 	.word	0x2000034c

08001478 <HAL_I2S_RxHalfCpltCallback>:

/* USER CODE BEGIN 1 */

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
	printf("callback half\r\n");
 8001480:	4809      	ldr	r0, [pc, #36]	@ (80014a8 <HAL_I2S_RxHalfCpltCallback+0x30>)
 8001482:	f004 fc3d 	bl	8005d00 <puts>
    // Check if the correct peripheral triggered the interrupt and if recording is ongoing
    if (!recording_finished) {
 8001486:	4b09      	ldr	r3, [pc, #36]	@ (80014ac <HAL_I2S_RxHalfCpltCallback+0x34>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	b2db      	uxtb	r3, r3
 800148c:	f083 0301 	eor.w	r3, r3, #1
 8001490:	b2db      	uxtb	r3, r3
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <HAL_I2S_RxHalfCpltCallback+0x26>
        // Process the first half of the circular buffer
        process_audio_buffer(0, hi2s);
 8001496:	6879      	ldr	r1, [r7, #4]
 8001498:	2000      	movs	r0, #0
 800149a:	f7ff fce9 	bl	8000e70 <process_audio_buffer>
    }
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	08006b64 	.word	0x08006b64
 80014ac:	20000920 	.word	0x20000920

080014b0 <HAL_I2S_RxCpltCallback>:

//Transfer Complete Callback (Called by HAL_DMA_IRQHandler)
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	printf("callback full\r\n");
 80014b8:	480c      	ldr	r0, [pc, #48]	@ (80014ec <HAL_I2S_RxCpltCallback+0x3c>)
 80014ba:	f004 fc21 	bl	8005d00 <puts>
    // Check if the correct peripheral triggered the interrupt and if recording is ongoing
    if (hi2s == &hi2s && !recording_finished) {
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	1d3b      	adds	r3, r7, #4
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d10e      	bne.n	80014e4 <HAL_I2S_RxCpltCallback+0x34>
 80014c6:	4b0a      	ldr	r3, [pc, #40]	@ (80014f0 <HAL_I2S_RxCpltCallback+0x40>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	f083 0301 	eor.w	r3, r3, #1
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d006      	beq.n	80014e4 <HAL_I2S_RxCpltCallback+0x34>
        // Process the second half of the circular buffer
        process_audio_buffer(DMA_HALF_SIZE, hi2s);
 80014d6:	4b07      	ldr	r3, [pc, #28]	@ (80014f4 <HAL_I2S_RxCpltCallback+0x44>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	4611      	mov	r1, r2
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff fcc6 	bl	8000e70 <process_audio_buffer>
    }
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	08006b74 	.word	0x08006b74
 80014f0:	20000920 	.word	0x20000920
 80014f4:	08006b84 	.word	0x08006b84

080014f8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	e00a      	b.n	8001520 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800150a:	f3af 8000 	nop.w
 800150e:	4601      	mov	r1, r0
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	60ba      	str	r2, [r7, #8]
 8001516:	b2ca      	uxtb	r2, r1
 8001518:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	3301      	adds	r3, #1
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	429a      	cmp	r2, r3
 8001526:	dbf0      	blt.n	800150a <_read+0x12>
  }

  return len;
 8001528:	687b      	ldr	r3, [r7, #4]
}
 800152a:	4618      	mov	r0, r3
 800152c:	3718      	adds	r7, #24
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b086      	sub	sp, #24
 8001536:	af00      	add	r7, sp, #0
 8001538:	60f8      	str	r0, [r7, #12]
 800153a:	60b9      	str	r1, [r7, #8]
 800153c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	e009      	b.n	8001558 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	1c5a      	adds	r2, r3, #1
 8001548:	60ba      	str	r2, [r7, #8]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	3301      	adds	r3, #1
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	697a      	ldr	r2, [r7, #20]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	429a      	cmp	r2, r3
 800155e:	dbf1      	blt.n	8001544 <_write+0x12>
  }
  return len;
 8001560:	687b      	ldr	r3, [r7, #4]
}
 8001562:	4618      	mov	r0, r3
 8001564:	3718      	adds	r7, #24
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <_close>:

int _close(int file)
{
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001572:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001576:	4618      	mov	r0, r3
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001582:	b480      	push	{r7}
 8001584:	b083      	sub	sp, #12
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
 800158a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001592:	605a      	str	r2, [r3, #4]
  return 0;
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <_isatty>:

int _isatty(int file)
{
 80015a2:	b480      	push	{r7}
 80015a4:	b083      	sub	sp, #12
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015aa:	2301      	movs	r3, #1
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b085      	sub	sp, #20
 80015bc:	af00      	add	r7, sp, #0
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	60b9      	str	r1, [r7, #8]
 80015c2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3714      	adds	r7, #20
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
	...

080015d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015dc:	4a14      	ldr	r2, [pc, #80]	@ (8001630 <_sbrk+0x5c>)
 80015de:	4b15      	ldr	r3, [pc, #84]	@ (8001634 <_sbrk+0x60>)
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015e8:	4b13      	ldr	r3, [pc, #76]	@ (8001638 <_sbrk+0x64>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d102      	bne.n	80015f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015f0:	4b11      	ldr	r3, [pc, #68]	@ (8001638 <_sbrk+0x64>)
 80015f2:	4a12      	ldr	r2, [pc, #72]	@ (800163c <_sbrk+0x68>)
 80015f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015f6:	4b10      	ldr	r3, [pc, #64]	@ (8001638 <_sbrk+0x64>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4413      	add	r3, r2
 80015fe:	693a      	ldr	r2, [r7, #16]
 8001600:	429a      	cmp	r2, r3
 8001602:	d207      	bcs.n	8001614 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001604:	f004 fccc 	bl	8005fa0 <__errno>
 8001608:	4603      	mov	r3, r0
 800160a:	220c      	movs	r2, #12
 800160c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800160e:	f04f 33ff 	mov.w	r3, #4294967295
 8001612:	e009      	b.n	8001628 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001614:	4b08      	ldr	r3, [pc, #32]	@ (8001638 <_sbrk+0x64>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800161a:	4b07      	ldr	r3, [pc, #28]	@ (8001638 <_sbrk+0x64>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	4a05      	ldr	r2, [pc, #20]	@ (8001638 <_sbrk+0x64>)
 8001624:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001626:	68fb      	ldr	r3, [r7, #12]
}
 8001628:	4618      	mov	r0, r3
 800162a:	3718      	adds	r7, #24
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20030000 	.word	0x20030000
 8001634:	00000400 	.word	0x00000400
 8001638:	200018e0 	.word	0x200018e0
 800163c:	20001a38 	.word	0x20001a38

08001640 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001644:	4b06      	ldr	r3, [pc, #24]	@ (8001660 <SystemInit+0x20>)
 8001646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800164a:	4a05      	ldr	r2, [pc, #20]	@ (8001660 <SystemInit+0x20>)
 800164c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001650:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001654:	bf00      	nop
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001664:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800169c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001668:	f7ff ffea 	bl	8001640 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800166c:	480c      	ldr	r0, [pc, #48]	@ (80016a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800166e:	490d      	ldr	r1, [pc, #52]	@ (80016a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001670:	4a0d      	ldr	r2, [pc, #52]	@ (80016a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001674:	e002      	b.n	800167c <LoopCopyDataInit>

08001676 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001676:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001678:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800167a:	3304      	adds	r3, #4

0800167c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800167c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800167e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001680:	d3f9      	bcc.n	8001676 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001682:	4a0a      	ldr	r2, [pc, #40]	@ (80016ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001684:	4c0a      	ldr	r4, [pc, #40]	@ (80016b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001686:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001688:	e001      	b.n	800168e <LoopFillZerobss>

0800168a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800168a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800168c:	3204      	adds	r2, #4

0800168e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800168e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001690:	d3fb      	bcc.n	800168a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001692:	f004 fc8b 	bl	8005fac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001696:	f7ff f83d 	bl	8000714 <main>
  bx  lr    
 800169a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800169c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80016a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016a4:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 80016a8:	08006bec 	.word	0x08006bec
  ldr r2, =_sbss
 80016ac:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 80016b0:	20001a34 	.word	0x20001a34

080016b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016b4:	e7fe      	b.n	80016b4 <ADC_IRQHandler>
	...

080016b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016bc:	4b0e      	ldr	r3, [pc, #56]	@ (80016f8 <HAL_Init+0x40>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a0d      	ldr	r2, [pc, #52]	@ (80016f8 <HAL_Init+0x40>)
 80016c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016c8:	4b0b      	ldr	r3, [pc, #44]	@ (80016f8 <HAL_Init+0x40>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a0a      	ldr	r2, [pc, #40]	@ (80016f8 <HAL_Init+0x40>)
 80016ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016d4:	4b08      	ldr	r3, [pc, #32]	@ (80016f8 <HAL_Init+0x40>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a07      	ldr	r2, [pc, #28]	@ (80016f8 <HAL_Init+0x40>)
 80016da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016e0:	2003      	movs	r0, #3
 80016e2:	f000 f94f 	bl	8001984 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016e6:	2000      	movs	r0, #0
 80016e8:	f000 f808 	bl	80016fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016ec:	f7ff fc22 	bl	8000f34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023c00 	.word	0x40023c00

080016fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001704:	4b12      	ldr	r3, [pc, #72]	@ (8001750 <HAL_InitTick+0x54>)
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	4b12      	ldr	r3, [pc, #72]	@ (8001754 <HAL_InitTick+0x58>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	4619      	mov	r1, r3
 800170e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001712:	fbb3 f3f1 	udiv	r3, r3, r1
 8001716:	fbb2 f3f3 	udiv	r3, r2, r3
 800171a:	4618      	mov	r0, r3
 800171c:	f000 f967 	bl	80019ee <HAL_SYSTICK_Config>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e00e      	b.n	8001748 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b0f      	cmp	r3, #15
 800172e:	d80a      	bhi.n	8001746 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001730:	2200      	movs	r2, #0
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	f04f 30ff 	mov.w	r0, #4294967295
 8001738:	f000 f92f 	bl	800199a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800173c:	4a06      	ldr	r2, [pc, #24]	@ (8001758 <HAL_InitTick+0x5c>)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001742:	2300      	movs	r3, #0
 8001744:	e000      	b.n	8001748 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
}
 8001748:	4618      	mov	r0, r3
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20000058 	.word	0x20000058
 8001754:	20000060 	.word	0x20000060
 8001758:	2000005c 	.word	0x2000005c

0800175c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001760:	4b06      	ldr	r3, [pc, #24]	@ (800177c <HAL_IncTick+0x20>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	461a      	mov	r2, r3
 8001766:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <HAL_IncTick+0x24>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4413      	add	r3, r2
 800176c:	4a04      	ldr	r2, [pc, #16]	@ (8001780 <HAL_IncTick+0x24>)
 800176e:	6013      	str	r3, [r2, #0]
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	20000060 	.word	0x20000060
 8001780:	200018e4 	.word	0x200018e4

08001784 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return uwTick;
 8001788:	4b03      	ldr	r3, [pc, #12]	@ (8001798 <HAL_GetTick+0x14>)
 800178a:	681b      	ldr	r3, [r3, #0]
}
 800178c:	4618      	mov	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	200018e4 	.word	0x200018e4

0800179c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017a4:	f7ff ffee 	bl	8001784 <HAL_GetTick>
 80017a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017b4:	d005      	beq.n	80017c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017b6:	4b0a      	ldr	r3, [pc, #40]	@ (80017e0 <HAL_Delay+0x44>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	461a      	mov	r2, r3
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	4413      	add	r3, r2
 80017c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017c2:	bf00      	nop
 80017c4:	f7ff ffde 	bl	8001784 <HAL_GetTick>
 80017c8:	4602      	mov	r2, r0
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	68fa      	ldr	r2, [r7, #12]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d8f7      	bhi.n	80017c4 <HAL_Delay+0x28>
  {
  }
}
 80017d4:	bf00      	nop
 80017d6:	bf00      	nop
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000060 	.word	0x20000060

080017e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f003 0307 	and.w	r3, r3, #7
 80017f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001828 <__NVIC_SetPriorityGrouping+0x44>)
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017fa:	68ba      	ldr	r2, [r7, #8]
 80017fc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001800:	4013      	ands	r3, r2
 8001802:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800180c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001810:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001814:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001816:	4a04      	ldr	r2, [pc, #16]	@ (8001828 <__NVIC_SetPriorityGrouping+0x44>)
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	60d3      	str	r3, [r2, #12]
}
 800181c:	bf00      	nop
 800181e:	3714      	adds	r7, #20
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	e000ed00 	.word	0xe000ed00

0800182c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001830:	4b04      	ldr	r3, [pc, #16]	@ (8001844 <__NVIC_GetPriorityGrouping+0x18>)
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	0a1b      	lsrs	r3, r3, #8
 8001836:	f003 0307 	and.w	r3, r3, #7
}
 800183a:	4618      	mov	r0, r3
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	e000ed00 	.word	0xe000ed00

08001848 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	2b00      	cmp	r3, #0
 8001858:	db0b      	blt.n	8001872 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	f003 021f 	and.w	r2, r3, #31
 8001860:	4907      	ldr	r1, [pc, #28]	@ (8001880 <__NVIC_EnableIRQ+0x38>)
 8001862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001866:	095b      	lsrs	r3, r3, #5
 8001868:	2001      	movs	r0, #1
 800186a:	fa00 f202 	lsl.w	r2, r0, r2
 800186e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001872:	bf00      	nop
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	e000e100 	.word	0xe000e100

08001884 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	6039      	str	r1, [r7, #0]
 800188e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001894:	2b00      	cmp	r3, #0
 8001896:	db0a      	blt.n	80018ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	b2da      	uxtb	r2, r3
 800189c:	490c      	ldr	r1, [pc, #48]	@ (80018d0 <__NVIC_SetPriority+0x4c>)
 800189e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018a2:	0112      	lsls	r2, r2, #4
 80018a4:	b2d2      	uxtb	r2, r2
 80018a6:	440b      	add	r3, r1
 80018a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018ac:	e00a      	b.n	80018c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	b2da      	uxtb	r2, r3
 80018b2:	4908      	ldr	r1, [pc, #32]	@ (80018d4 <__NVIC_SetPriority+0x50>)
 80018b4:	79fb      	ldrb	r3, [r7, #7]
 80018b6:	f003 030f 	and.w	r3, r3, #15
 80018ba:	3b04      	subs	r3, #4
 80018bc:	0112      	lsls	r2, r2, #4
 80018be:	b2d2      	uxtb	r2, r2
 80018c0:	440b      	add	r3, r1
 80018c2:	761a      	strb	r2, [r3, #24]
}
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	e000e100 	.word	0xe000e100
 80018d4:	e000ed00 	.word	0xe000ed00

080018d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d8:	b480      	push	{r7}
 80018da:	b089      	sub	sp, #36	@ 0x24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	f1c3 0307 	rsb	r3, r3, #7
 80018f2:	2b04      	cmp	r3, #4
 80018f4:	bf28      	it	cs
 80018f6:	2304      	movcs	r3, #4
 80018f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	3304      	adds	r3, #4
 80018fe:	2b06      	cmp	r3, #6
 8001900:	d902      	bls.n	8001908 <NVIC_EncodePriority+0x30>
 8001902:	69fb      	ldr	r3, [r7, #28]
 8001904:	3b03      	subs	r3, #3
 8001906:	e000      	b.n	800190a <NVIC_EncodePriority+0x32>
 8001908:	2300      	movs	r3, #0
 800190a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800190c:	f04f 32ff 	mov.w	r2, #4294967295
 8001910:	69bb      	ldr	r3, [r7, #24]
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43da      	mvns	r2, r3
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	401a      	ands	r2, r3
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001920:	f04f 31ff 	mov.w	r1, #4294967295
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	fa01 f303 	lsl.w	r3, r1, r3
 800192a:	43d9      	mvns	r1, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001930:	4313      	orrs	r3, r2
         );
}
 8001932:	4618      	mov	r0, r3
 8001934:	3724      	adds	r7, #36	@ 0x24
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
	...

08001940 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	3b01      	subs	r3, #1
 800194c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001950:	d301      	bcc.n	8001956 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001952:	2301      	movs	r3, #1
 8001954:	e00f      	b.n	8001976 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001956:	4a0a      	ldr	r2, [pc, #40]	@ (8001980 <SysTick_Config+0x40>)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3b01      	subs	r3, #1
 800195c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800195e:	210f      	movs	r1, #15
 8001960:	f04f 30ff 	mov.w	r0, #4294967295
 8001964:	f7ff ff8e 	bl	8001884 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001968:	4b05      	ldr	r3, [pc, #20]	@ (8001980 <SysTick_Config+0x40>)
 800196a:	2200      	movs	r2, #0
 800196c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800196e:	4b04      	ldr	r3, [pc, #16]	@ (8001980 <SysTick_Config+0x40>)
 8001970:	2207      	movs	r2, #7
 8001972:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	e000e010 	.word	0xe000e010

08001984 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f7ff ff29 	bl	80017e4 <__NVIC_SetPriorityGrouping>
}
 8001992:	bf00      	nop
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800199a:	b580      	push	{r7, lr}
 800199c:	b086      	sub	sp, #24
 800199e:	af00      	add	r7, sp, #0
 80019a0:	4603      	mov	r3, r0
 80019a2:	60b9      	str	r1, [r7, #8]
 80019a4:	607a      	str	r2, [r7, #4]
 80019a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019ac:	f7ff ff3e 	bl	800182c <__NVIC_GetPriorityGrouping>
 80019b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	68b9      	ldr	r1, [r7, #8]
 80019b6:	6978      	ldr	r0, [r7, #20]
 80019b8:	f7ff ff8e 	bl	80018d8 <NVIC_EncodePriority>
 80019bc:	4602      	mov	r2, r0
 80019be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019c2:	4611      	mov	r1, r2
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff ff5d 	bl	8001884 <__NVIC_SetPriority>
}
 80019ca:	bf00      	nop
 80019cc:	3718      	adds	r7, #24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b082      	sub	sp, #8
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	4603      	mov	r3, r0
 80019da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7ff ff31 	bl	8001848 <__NVIC_EnableIRQ>
}
 80019e6:	bf00      	nop
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}

080019ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ee:	b580      	push	{r7, lr}
 80019f0:	b082      	sub	sp, #8
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f7ff ffa2 	bl	8001940 <SysTick_Config>
 80019fc:	4603      	mov	r3, r0
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
	...

08001a08 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a10:	2300      	movs	r3, #0
 8001a12:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001a14:	f7ff feb6 	bl	8001784 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d101      	bne.n	8001a24 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e099      	b.n	8001b58 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2202      	movs	r2, #2
 8001a28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f022 0201 	bic.w	r2, r2, #1
 8001a42:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a44:	e00f      	b.n	8001a66 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a46:	f7ff fe9d 	bl	8001784 <HAL_GetTick>
 8001a4a:	4602      	mov	r2, r0
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	2b05      	cmp	r3, #5
 8001a52:	d908      	bls.n	8001a66 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2220      	movs	r2, #32
 8001a58:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2203      	movs	r2, #3
 8001a5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e078      	b.n	8001b58 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d1e8      	bne.n	8001a46 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001a7c:	697a      	ldr	r2, [r7, #20]
 8001a7e:	4b38      	ldr	r3, [pc, #224]	@ (8001b60 <HAL_DMA_Init+0x158>)
 8001a80:	4013      	ands	r3, r2
 8001a82:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685a      	ldr	r2, [r3, #4]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001a92:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	691b      	ldr	r3, [r3, #16]
 8001a98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001a9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aaa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6a1b      	ldr	r3, [r3, #32]
 8001ab0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ab2:	697a      	ldr	r2, [r7, #20]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001abc:	2b04      	cmp	r3, #4
 8001abe:	d107      	bne.n	8001ad0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	697a      	ldr	r2, [r7, #20]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	697a      	ldr	r2, [r7, #20]
 8001ad6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	f023 0307 	bic.w	r3, r3, #7
 8001ae6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aec:	697a      	ldr	r2, [r7, #20]
 8001aee:	4313      	orrs	r3, r2
 8001af0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001af6:	2b04      	cmp	r3, #4
 8001af8:	d117      	bne.n	8001b2a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001afe:	697a      	ldr	r2, [r7, #20]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d00e      	beq.n	8001b2a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b0c:	6878      	ldr	r0, [r7, #4]
 8001b0e:	f000 fa6f 	bl	8001ff0 <DMA_CheckFifoParam>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d008      	beq.n	8001b2a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	2240      	movs	r2, #64	@ 0x40
 8001b1c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001b26:	2301      	movs	r3, #1
 8001b28:	e016      	b.n	8001b58 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	697a      	ldr	r2, [r7, #20]
 8001b30:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f000 fa26 	bl	8001f84 <DMA_CalcBaseAndBitshift>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b40:	223f      	movs	r2, #63	@ 0x3f
 8001b42:	409a      	lsls	r2, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2201      	movs	r2, #1
 8001b52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001b56:	2300      	movs	r3, #0
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3718      	adds	r7, #24
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	f010803f 	.word	0xf010803f

08001b64 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
 8001b70:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b72:	2300      	movs	r3, #0
 8001b74:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d101      	bne.n	8001b8a <HAL_DMA_Start_IT+0x26>
 8001b86:	2302      	movs	r3, #2
 8001b88:	e040      	b.n	8001c0c <HAL_DMA_Start_IT+0xa8>
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d12f      	bne.n	8001bfe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	68b9      	ldr	r1, [r7, #8]
 8001bb2:	68f8      	ldr	r0, [r7, #12]
 8001bb4:	f000 f9b8 	bl	8001f28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bbc:	223f      	movs	r2, #63	@ 0x3f
 8001bbe:	409a      	lsls	r2, r3
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f042 0216 	orr.w	r2, r2, #22
 8001bd2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d007      	beq.n	8001bec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f042 0208 	orr.w	r2, r2, #8
 8001bea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681a      	ldr	r2, [r3, #0]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f042 0201 	orr.w	r2, r2, #1
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	e005      	b.n	8001c0a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	2200      	movs	r2, #0
 8001c02:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001c06:	2302      	movs	r3, #2
 8001c08:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001c0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3718      	adds	r7, #24
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c20:	4b8e      	ldr	r3, [pc, #568]	@ (8001e5c <HAL_DMA_IRQHandler+0x248>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a8e      	ldr	r2, [pc, #568]	@ (8001e60 <HAL_DMA_IRQHandler+0x24c>)
 8001c26:	fba2 2303 	umull	r2, r3, r2, r3
 8001c2a:	0a9b      	lsrs	r3, r3, #10
 8001c2c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c32:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c3e:	2208      	movs	r2, #8
 8001c40:	409a      	lsls	r2, r3
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	4013      	ands	r3, r2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d01a      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0304 	and.w	r3, r3, #4
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d013      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f022 0204 	bic.w	r2, r2, #4
 8001c66:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c6c:	2208      	movs	r2, #8
 8001c6e:	409a      	lsls	r2, r3
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c78:	f043 0201 	orr.w	r2, r3, #1
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c84:	2201      	movs	r2, #1
 8001c86:	409a      	lsls	r2, r3
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d012      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d00b      	beq.n	8001cb6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	409a      	lsls	r2, r3
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cae:	f043 0202 	orr.w	r2, r3, #2
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cba:	2204      	movs	r2, #4
 8001cbc:	409a      	lsls	r2, r3
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d012      	beq.n	8001cec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d00b      	beq.n	8001cec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cd8:	2204      	movs	r2, #4
 8001cda:	409a      	lsls	r2, r3
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ce4:	f043 0204 	orr.w	r2, r3, #4
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cf0:	2210      	movs	r2, #16
 8001cf2:	409a      	lsls	r2, r3
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d043      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0308 	and.w	r3, r3, #8
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d03c      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d0e:	2210      	movs	r2, #16
 8001d10:	409a      	lsls	r2, r3
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d018      	beq.n	8001d56 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d108      	bne.n	8001d44 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d024      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	4798      	blx	r3
 8001d42:	e01f      	b.n	8001d84 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d01b      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	4798      	blx	r3
 8001d54:	e016      	b.n	8001d84 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d107      	bne.n	8001d74 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f022 0208 	bic.w	r2, r2, #8
 8001d72:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d003      	beq.n	8001d84 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d80:	6878      	ldr	r0, [r7, #4]
 8001d82:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d88:	2220      	movs	r2, #32
 8001d8a:	409a      	lsls	r2, r3
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4013      	ands	r3, r2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	f000 808f 	beq.w	8001eb4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0310 	and.w	r3, r3, #16
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	f000 8087 	beq.w	8001eb4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001daa:	2220      	movs	r2, #32
 8001dac:	409a      	lsls	r2, r3
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	2b05      	cmp	r3, #5
 8001dbc:	d136      	bne.n	8001e2c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f022 0216 	bic.w	r2, r2, #22
 8001dcc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	695a      	ldr	r2, [r3, #20]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ddc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d103      	bne.n	8001dee <HAL_DMA_IRQHandler+0x1da>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d007      	beq.n	8001dfe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f022 0208 	bic.w	r2, r2, #8
 8001dfc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e02:	223f      	movs	r2, #63	@ 0x3f
 8001e04:	409a      	lsls	r2, r3
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d07e      	beq.n	8001f20 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e26:	6878      	ldr	r0, [r7, #4]
 8001e28:	4798      	blx	r3
        }
        return;
 8001e2a:	e079      	b.n	8001f20 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d01d      	beq.n	8001e76 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d10d      	bne.n	8001e64 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d031      	beq.n	8001eb4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	4798      	blx	r3
 8001e58:	e02c      	b.n	8001eb4 <HAL_DMA_IRQHandler+0x2a0>
 8001e5a:	bf00      	nop
 8001e5c:	20000058 	.word	0x20000058
 8001e60:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d023      	beq.n	8001eb4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	4798      	blx	r3
 8001e74:	e01e      	b.n	8001eb4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d10f      	bne.n	8001ea4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 0210 	bic.w	r2, r2, #16
 8001e92:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2201      	movs	r2, #1
 8001e98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d003      	beq.n	8001eb4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d032      	beq.n	8001f22 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d022      	beq.n	8001f0e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2205      	movs	r2, #5
 8001ecc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f022 0201 	bic.w	r2, r2, #1
 8001ede:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	60bb      	str	r3, [r7, #8]
 8001ee6:	697a      	ldr	r2, [r7, #20]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d307      	bcc.n	8001efc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1f2      	bne.n	8001ee0 <HAL_DMA_IRQHandler+0x2cc>
 8001efa:	e000      	b.n	8001efe <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001efc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2201      	movs	r2, #1
 8001f02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d005      	beq.n	8001f22 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	4798      	blx	r3
 8001f1e:	e000      	b.n	8001f22 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001f20:	bf00      	nop
    }
  }
}
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
 8001f34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001f44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	683a      	ldr	r2, [r7, #0]
 8001f4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	2b40      	cmp	r3, #64	@ 0x40
 8001f54:	d108      	bne.n	8001f68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68ba      	ldr	r2, [r7, #8]
 8001f64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001f66:	e007      	b.n	8001f78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68ba      	ldr	r2, [r7, #8]
 8001f6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	687a      	ldr	r2, [r7, #4]
 8001f76:	60da      	str	r2, [r3, #12]
}
 8001f78:	bf00      	nop
 8001f7a:	3714      	adds	r7, #20
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	3b10      	subs	r3, #16
 8001f94:	4a14      	ldr	r2, [pc, #80]	@ (8001fe8 <DMA_CalcBaseAndBitshift+0x64>)
 8001f96:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9a:	091b      	lsrs	r3, r3, #4
 8001f9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001f9e:	4a13      	ldr	r2, [pc, #76]	@ (8001fec <DMA_CalcBaseAndBitshift+0x68>)
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	4413      	add	r3, r2
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2b03      	cmp	r3, #3
 8001fb0:	d909      	bls.n	8001fc6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001fba:	f023 0303 	bic.w	r3, r3, #3
 8001fbe:	1d1a      	adds	r2, r3, #4
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	659a      	str	r2, [r3, #88]	@ 0x58
 8001fc4:	e007      	b.n	8001fd6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001fce:	f023 0303 	bic.w	r3, r3, #3
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3714      	adds	r7, #20
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	aaaaaaab 	.word	0xaaaaaaab
 8001fec:	08006ba0 	.word	0x08006ba0

08001ff0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b085      	sub	sp, #20
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002000:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	699b      	ldr	r3, [r3, #24]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d11f      	bne.n	800204a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	2b03      	cmp	r3, #3
 800200e:	d856      	bhi.n	80020be <DMA_CheckFifoParam+0xce>
 8002010:	a201      	add	r2, pc, #4	@ (adr r2, 8002018 <DMA_CheckFifoParam+0x28>)
 8002012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002016:	bf00      	nop
 8002018:	08002029 	.word	0x08002029
 800201c:	0800203b 	.word	0x0800203b
 8002020:	08002029 	.word	0x08002029
 8002024:	080020bf 	.word	0x080020bf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800202c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d046      	beq.n	80020c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002038:	e043      	b.n	80020c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800203e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002042:	d140      	bne.n	80020c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002048:	e03d      	b.n	80020c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002052:	d121      	bne.n	8002098 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	2b03      	cmp	r3, #3
 8002058:	d837      	bhi.n	80020ca <DMA_CheckFifoParam+0xda>
 800205a:	a201      	add	r2, pc, #4	@ (adr r2, 8002060 <DMA_CheckFifoParam+0x70>)
 800205c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002060:	08002071 	.word	0x08002071
 8002064:	08002077 	.word	0x08002077
 8002068:	08002071 	.word	0x08002071
 800206c:	08002089 	.word	0x08002089
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	73fb      	strb	r3, [r7, #15]
      break;
 8002074:	e030      	b.n	80020d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800207a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d025      	beq.n	80020ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002086:	e022      	b.n	80020ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800208c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002090:	d11f      	bne.n	80020d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002096:	e01c      	b.n	80020d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	2b02      	cmp	r3, #2
 800209c:	d903      	bls.n	80020a6 <DMA_CheckFifoParam+0xb6>
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	2b03      	cmp	r3, #3
 80020a2:	d003      	beq.n	80020ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80020a4:	e018      	b.n	80020d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	73fb      	strb	r3, [r7, #15]
      break;
 80020aa:	e015      	b.n	80020d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d00e      	beq.n	80020d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	73fb      	strb	r3, [r7, #15]
      break;
 80020bc:	e00b      	b.n	80020d6 <DMA_CheckFifoParam+0xe6>
      break;
 80020be:	bf00      	nop
 80020c0:	e00a      	b.n	80020d8 <DMA_CheckFifoParam+0xe8>
      break;
 80020c2:	bf00      	nop
 80020c4:	e008      	b.n	80020d8 <DMA_CheckFifoParam+0xe8>
      break;
 80020c6:	bf00      	nop
 80020c8:	e006      	b.n	80020d8 <DMA_CheckFifoParam+0xe8>
      break;
 80020ca:	bf00      	nop
 80020cc:	e004      	b.n	80020d8 <DMA_CheckFifoParam+0xe8>
      break;
 80020ce:	bf00      	nop
 80020d0:	e002      	b.n	80020d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80020d2:	bf00      	nop
 80020d4:	e000      	b.n	80020d8 <DMA_CheckFifoParam+0xe8>
      break;
 80020d6:	bf00      	nop
    }
  } 
  
  return status; 
 80020d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3714      	adds	r7, #20
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop

080020e8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d101      	bne.n	80020fa <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	e08a      	b.n	8002210 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002100:	2b00      	cmp	r3, #0
 8002102:	d106      	bne.n	8002112 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2220      	movs	r2, #32
 8002108:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f7fe ff39 	bl	8000f84 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	60bb      	str	r3, [r7, #8]
 8002116:	4b40      	ldr	r3, [pc, #256]	@ (8002218 <HAL_ETH_Init+0x130>)
 8002118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211a:	4a3f      	ldr	r2, [pc, #252]	@ (8002218 <HAL_ETH_Init+0x130>)
 800211c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002120:	6453      	str	r3, [r2, #68]	@ 0x44
 8002122:	4b3d      	ldr	r3, [pc, #244]	@ (8002218 <HAL_ETH_Init+0x130>)
 8002124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002126:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800212a:	60bb      	str	r3, [r7, #8]
 800212c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800212e:	4b3b      	ldr	r3, [pc, #236]	@ (800221c <HAL_ETH_Init+0x134>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	4a3a      	ldr	r2, [pc, #232]	@ (800221c <HAL_ETH_Init+0x134>)
 8002134:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002138:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800213a:	4b38      	ldr	r3, [pc, #224]	@ (800221c <HAL_ETH_Init+0x134>)
 800213c:	685a      	ldr	r2, [r3, #4]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	4936      	ldr	r1, [pc, #216]	@ (800221c <HAL_ETH_Init+0x134>)
 8002144:	4313      	orrs	r3, r2
 8002146:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002148:	4b34      	ldr	r3, [pc, #208]	@ (800221c <HAL_ETH_Init+0x134>)
 800214a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6812      	ldr	r2, [r2, #0]
 800215a:	f043 0301 	orr.w	r3, r3, #1
 800215e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002162:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002164:	f7ff fb0e 	bl	8001784 <HAL_GetTick>
 8002168:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800216a:	e011      	b.n	8002190 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800216c:	f7ff fb0a 	bl	8001784 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800217a:	d909      	bls.n	8002190 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2204      	movs	r2, #4
 8002180:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	22e0      	movs	r2, #224	@ 0xe0
 8002188:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	e03f      	b.n	8002210 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d1e4      	bne.n	800216c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f000 f97a 	bl	800249c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f000 fa25 	bl	80025f8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 fa7b 	bl	80026aa <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	461a      	mov	r2, r3
 80021ba:	2100      	movs	r1, #0
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f000 f9e3 	bl	8002588 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80021d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	6812      	ldr	r2, [r2, #0]
 80021de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021e2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80021e6:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 80021fa:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2210      	movs	r2, #16
 800220a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3710      	adds	r7, #16
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	40023800 	.word	0x40023800
 800221c:	40013800 	.word	0x40013800

08002220 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	4b53      	ldr	r3, [pc, #332]	@ (8002384 <ETH_SetMACConfig+0x164>)
 8002236:	4013      	ands	r3, r2
 8002238:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	7b9b      	ldrb	r3, [r3, #14]
 800223e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	7c12      	ldrb	r2, [r2, #16]
 8002244:	2a00      	cmp	r2, #0
 8002246:	d102      	bne.n	800224e <ETH_SetMACConfig+0x2e>
 8002248:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800224c:	e000      	b.n	8002250 <ETH_SetMACConfig+0x30>
 800224e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002250:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002252:	683a      	ldr	r2, [r7, #0]
 8002254:	7c52      	ldrb	r2, [r2, #17]
 8002256:	2a00      	cmp	r2, #0
 8002258:	d102      	bne.n	8002260 <ETH_SetMACConfig+0x40>
 800225a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800225e:	e000      	b.n	8002262 <ETH_SetMACConfig+0x42>
 8002260:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002262:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002268:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	7fdb      	ldrb	r3, [r3, #31]
 800226e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002270:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002276:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	7f92      	ldrb	r2, [r2, #30]
 800227c:	2a00      	cmp	r2, #0
 800227e:	d102      	bne.n	8002286 <ETH_SetMACConfig+0x66>
 8002280:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002284:	e000      	b.n	8002288 <ETH_SetMACConfig+0x68>
 8002286:	2200      	movs	r2, #0
                        macconf->Speed |
 8002288:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	7f1b      	ldrb	r3, [r3, #28]
 800228e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002290:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002296:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	791b      	ldrb	r3, [r3, #4]
 800229c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800229e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80022a0:	683a      	ldr	r2, [r7, #0]
 80022a2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80022a6:	2a00      	cmp	r2, #0
 80022a8:	d102      	bne.n	80022b0 <ETH_SetMACConfig+0x90>
 80022aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022ae:	e000      	b.n	80022b2 <ETH_SetMACConfig+0x92>
 80022b0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80022b2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	7bdb      	ldrb	r3, [r3, #15]
 80022b8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80022ba:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80022c0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80022c8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80022ca:	4313      	orrs	r3, r2
 80022cc:	68fa      	ldr	r2, [r7, #12]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80022e2:	2001      	movs	r0, #1
 80022e4:	f7ff fa5a 	bl	800179c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80022f8:	68fa      	ldr	r2, [r7, #12]
 80022fa:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80022fe:	4013      	ands	r3, r2
 8002300:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002306:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002308:	683a      	ldr	r2, [r7, #0]
 800230a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800230e:	2a00      	cmp	r2, #0
 8002310:	d101      	bne.n	8002316 <ETH_SetMACConfig+0xf6>
 8002312:	2280      	movs	r2, #128	@ 0x80
 8002314:	e000      	b.n	8002318 <ETH_SetMACConfig+0xf8>
 8002316:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002318:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800231e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002326:	2a01      	cmp	r2, #1
 8002328:	d101      	bne.n	800232e <ETH_SetMACConfig+0x10e>
 800232a:	2208      	movs	r2, #8
 800232c:	e000      	b.n	8002330 <ETH_SetMACConfig+0x110>
 800232e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002330:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002332:	683a      	ldr	r2, [r7, #0]
 8002334:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002338:	2a01      	cmp	r2, #1
 800233a:	d101      	bne.n	8002340 <ETH_SetMACConfig+0x120>
 800233c:	2204      	movs	r2, #4
 800233e:	e000      	b.n	8002342 <ETH_SetMACConfig+0x122>
 8002340:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002342:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002344:	683a      	ldr	r2, [r7, #0]
 8002346:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800234a:	2a01      	cmp	r2, #1
 800234c:	d101      	bne.n	8002352 <ETH_SetMACConfig+0x132>
 800234e:	2202      	movs	r2, #2
 8002350:	e000      	b.n	8002354 <ETH_SetMACConfig+0x134>
 8002352:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002354:	4313      	orrs	r3, r2
 8002356:	68fa      	ldr	r2, [r7, #12]
 8002358:	4313      	orrs	r3, r2
 800235a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	68fa      	ldr	r2, [r7, #12]
 8002362:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800236c:	2001      	movs	r0, #1
 800236e:	f7ff fa15 	bl	800179c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	68fa      	ldr	r2, [r7, #12]
 8002378:	619a      	str	r2, [r3, #24]
}
 800237a:	bf00      	nop
 800237c:	3710      	adds	r7, #16
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	fd20810f 	.word	0xfd20810f

08002388 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	4b3d      	ldr	r3, [pc, #244]	@ (8002498 <ETH_SetDMAConfig+0x110>)
 80023a2:	4013      	ands	r3, r2
 80023a4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	7b1b      	ldrb	r3, [r3, #12]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d102      	bne.n	80023b4 <ETH_SetDMAConfig+0x2c>
 80023ae:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80023b2:	e000      	b.n	80023b6 <ETH_SetDMAConfig+0x2e>
 80023b4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	7b5b      	ldrb	r3, [r3, #13]
 80023ba:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80023bc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80023be:	683a      	ldr	r2, [r7, #0]
 80023c0:	7f52      	ldrb	r2, [r2, #29]
 80023c2:	2a00      	cmp	r2, #0
 80023c4:	d102      	bne.n	80023cc <ETH_SetDMAConfig+0x44>
 80023c6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80023ca:	e000      	b.n	80023ce <ETH_SetDMAConfig+0x46>
 80023cc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80023ce:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	7b9b      	ldrb	r3, [r3, #14]
 80023d4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80023d6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80023dc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	7f1b      	ldrb	r3, [r3, #28]
 80023e2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80023e4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	7f9b      	ldrb	r3, [r3, #30]
 80023ea:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80023ec:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80023f2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023fa:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80023fc:	4313      	orrs	r3, r2
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	4313      	orrs	r3, r2
 8002402:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800240c:	461a      	mov	r2, r3
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800241a:	699b      	ldr	r3, [r3, #24]
 800241c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800241e:	2001      	movs	r0, #1
 8002420:	f7ff f9bc 	bl	800179c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800242c:	461a      	mov	r2, r3
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	791b      	ldrb	r3, [r3, #4]
 8002436:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800243c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002442:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002448:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002450:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002452:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002458:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800245a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002460:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	6812      	ldr	r2, [r2, #0]
 8002466:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800246a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800246e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800247c:	2001      	movs	r0, #1
 800247e:	f7ff f98d 	bl	800179c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800248a:	461a      	mov	r2, r3
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	6013      	str	r3, [r2, #0]
}
 8002490:	bf00      	nop
 8002492:	3710      	adds	r7, #16
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	f8de3f23 	.word	0xf8de3f23

0800249c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b0a6      	sub	sp, #152	@ 0x98
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80024a4:	2301      	movs	r3, #1
 80024a6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80024aa:	2301      	movs	r3, #1
 80024ac:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80024b0:	2300      	movs	r3, #0
 80024b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80024b4:	2300      	movs	r3, #0
 80024b6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80024ba:	2301      	movs	r3, #1
 80024bc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80024c0:	2300      	movs	r3, #0
 80024c2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80024c6:	2301      	movs	r3, #1
 80024c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80024cc:	2301      	movs	r3, #1
 80024ce:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80024d2:	2300      	movs	r3, #0
 80024d4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80024d8:	2300      	movs	r3, #0
 80024da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80024de:	2300      	movs	r3, #0
 80024e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80024e2:	2300      	movs	r3, #0
 80024e4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80024e8:	2300      	movs	r3, #0
 80024ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80024ec:	2300      	movs	r3, #0
 80024ee:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80024f2:	2300      	movs	r3, #0
 80024f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80024f8:	2300      	movs	r3, #0
 80024fa:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80024fe:	2300      	movs	r3, #0
 8002500:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002504:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002508:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800250a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800250e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002510:	2300      	movs	r3, #0
 8002512:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002516:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800251a:	4619      	mov	r1, r3
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7ff fe7f 	bl	8002220 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002522:	2301      	movs	r3, #1
 8002524:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002526:	2301      	movs	r3, #1
 8002528:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800252a:	2301      	movs	r3, #1
 800252c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002530:	2301      	movs	r3, #1
 8002532:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002534:	2300      	movs	r3, #0
 8002536:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002538:	2300      	movs	r3, #0
 800253a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800253e:	2300      	movs	r3, #0
 8002540:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002544:	2300      	movs	r3, #0
 8002546:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002548:	2301      	movs	r3, #1
 800254a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800254e:	2301      	movs	r3, #1
 8002550:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002552:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002556:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002558:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800255c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800255e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002562:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002564:	2301      	movs	r3, #1
 8002566:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800256a:	2300      	movs	r3, #0
 800256c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800256e:	2300      	movs	r3, #0
 8002570:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002572:	f107 0308 	add.w	r3, r7, #8
 8002576:	4619      	mov	r1, r3
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f7ff ff05 	bl	8002388 <ETH_SetDMAConfig>
}
 800257e:	bf00      	nop
 8002580:	3798      	adds	r7, #152	@ 0x98
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
	...

08002588 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002588:	b480      	push	{r7}
 800258a:	b087      	sub	sp, #28
 800258c:	af00      	add	r7, sp, #0
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3305      	adds	r3, #5
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	021b      	lsls	r3, r3, #8
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	3204      	adds	r2, #4
 80025a0:	7812      	ldrb	r2, [r2, #0]
 80025a2:	4313      	orrs	r3, r2
 80025a4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80025a6:	68ba      	ldr	r2, [r7, #8]
 80025a8:	4b11      	ldr	r3, [pc, #68]	@ (80025f0 <ETH_MACAddressConfig+0x68>)
 80025aa:	4413      	add	r3, r2
 80025ac:	461a      	mov	r2, r3
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	3303      	adds	r3, #3
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	061a      	lsls	r2, r3, #24
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	3302      	adds	r3, #2
 80025be:	781b      	ldrb	r3, [r3, #0]
 80025c0:	041b      	lsls	r3, r3, #16
 80025c2:	431a      	orrs	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	3301      	adds	r3, #1
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	021b      	lsls	r3, r3, #8
 80025cc:	4313      	orrs	r3, r2
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	7812      	ldrb	r2, [r2, #0]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80025d6:	68ba      	ldr	r2, [r7, #8]
 80025d8:	4b06      	ldr	r3, [pc, #24]	@ (80025f4 <ETH_MACAddressConfig+0x6c>)
 80025da:	4413      	add	r3, r2
 80025dc:	461a      	mov	r2, r3
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	6013      	str	r3, [r2, #0]
}
 80025e2:	bf00      	nop
 80025e4:	371c      	adds	r7, #28
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	40028040 	.word	0x40028040
 80025f4:	40028044 	.word	0x40028044

080025f8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002600:	2300      	movs	r3, #0
 8002602:	60fb      	str	r3, [r7, #12]
 8002604:	e03e      	b.n	8002684 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	68d9      	ldr	r1, [r3, #12]
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	4613      	mov	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	4413      	add	r3, r2
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	440b      	add	r3, r1
 8002616:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	2200      	movs	r2, #0
 800261c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	2200      	movs	r2, #0
 8002622:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	2200      	movs	r2, #0
 8002628:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	2200      	movs	r2, #0
 800262e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002630:	68b9      	ldr	r1, [r7, #8]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	68fa      	ldr	r2, [r7, #12]
 8002636:	3206      	adds	r2, #6
 8002638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2b02      	cmp	r3, #2
 800264c:	d80c      	bhi.n	8002668 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	68d9      	ldr	r1, [r3, #12]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	1c5a      	adds	r2, r3, #1
 8002656:	4613      	mov	r3, r2
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4413      	add	r3, r2
 800265c:	00db      	lsls	r3, r3, #3
 800265e:	440b      	add	r3, r1
 8002660:	461a      	mov	r2, r3
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	60da      	str	r2, [r3, #12]
 8002666:	e004      	b.n	8002672 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	68db      	ldr	r3, [r3, #12]
 800266c:	461a      	mov	r2, r3
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	3301      	adds	r3, #1
 8002682:	60fb      	str	r3, [r7, #12]
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2b03      	cmp	r3, #3
 8002688:	d9bd      	bls.n	8002606 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	68da      	ldr	r2, [r3, #12]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800269c:	611a      	str	r2, [r3, #16]
}
 800269e:	bf00      	nop
 80026a0:	3714      	adds	r7, #20
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr

080026aa <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80026aa:	b480      	push	{r7}
 80026ac:	b085      	sub	sp, #20
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80026b2:	2300      	movs	r3, #0
 80026b4:	60fb      	str	r3, [r7, #12]
 80026b6:	e048      	b.n	800274a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6919      	ldr	r1, [r3, #16]
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	4613      	mov	r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	4413      	add	r3, r2
 80026c4:	00db      	lsls	r3, r3, #3
 80026c6:	440b      	add	r3, r1
 80026c8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	2200      	movs	r2, #0
 80026ce:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	2200      	movs	r2, #0
 80026d4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	2200      	movs	r2, #0
 80026da:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	2200      	movs	r2, #0
 80026e0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	2200      	movs	r2, #0
 80026e6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	2200      	movs	r2, #0
 80026ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80026f4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800270e:	68b9      	ldr	r1, [r7, #8]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	3212      	adds	r2, #18
 8002716:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2b02      	cmp	r3, #2
 800271e:	d80c      	bhi.n	800273a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6919      	ldr	r1, [r3, #16]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	1c5a      	adds	r2, r3, #1
 8002728:	4613      	mov	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	4413      	add	r3, r2
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	440b      	add	r3, r1
 8002732:	461a      	mov	r2, r3
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	60da      	str	r2, [r3, #12]
 8002738:	e004      	b.n	8002744 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	691b      	ldr	r3, [r3, #16]
 800273e:	461a      	mov	r2, r3
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	3301      	adds	r3, #1
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2b03      	cmp	r3, #3
 800274e:	d9b3      	bls.n	80026b8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2200      	movs	r2, #0
 8002754:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2200      	movs	r2, #0
 800275a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	691a      	ldr	r2, [r3, #16]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800277a:	60da      	str	r2, [r3, #12]
}
 800277c:	bf00      	nop
 800277e:	3714      	adds	r7, #20
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002788:	b480      	push	{r7}
 800278a:	b089      	sub	sp, #36	@ 0x24
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002792:	2300      	movs	r3, #0
 8002794:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002796:	2300      	movs	r3, #0
 8002798:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800279a:	2300      	movs	r3, #0
 800279c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800279e:	2300      	movs	r3, #0
 80027a0:	61fb      	str	r3, [r7, #28]
 80027a2:	e177      	b.n	8002a94 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027a4:	2201      	movs	r2, #1
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	697a      	ldr	r2, [r7, #20]
 80027b4:	4013      	ands	r3, r2
 80027b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	429a      	cmp	r2, r3
 80027be:	f040 8166 	bne.w	8002a8e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f003 0303 	and.w	r3, r3, #3
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d005      	beq.n	80027da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d130      	bne.n	800283c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	2203      	movs	r2, #3
 80027e6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ea:	43db      	mvns	r3, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4013      	ands	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	fa02 f303 	lsl.w	r3, r2, r3
 80027fe:	69ba      	ldr	r2, [r7, #24]
 8002800:	4313      	orrs	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	69ba      	ldr	r2, [r7, #24]
 8002808:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002810:	2201      	movs	r2, #1
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	4013      	ands	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	091b      	lsrs	r3, r3, #4
 8002826:	f003 0201 	and.w	r2, r3, #1
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4313      	orrs	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f003 0303 	and.w	r3, r3, #3
 8002844:	2b03      	cmp	r3, #3
 8002846:	d017      	beq.n	8002878 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	2203      	movs	r2, #3
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	43db      	mvns	r3, r3
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	4013      	ands	r3, r2
 800285e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	689a      	ldr	r2, [r3, #8]
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	4313      	orrs	r3, r2
 8002870:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f003 0303 	and.w	r3, r3, #3
 8002880:	2b02      	cmp	r3, #2
 8002882:	d123      	bne.n	80028cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002884:	69fb      	ldr	r3, [r7, #28]
 8002886:	08da      	lsrs	r2, r3, #3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	3208      	adds	r2, #8
 800288c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002890:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	f003 0307 	and.w	r3, r3, #7
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	220f      	movs	r2, #15
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	43db      	mvns	r3, r3
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	4013      	ands	r3, r2
 80028a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	691a      	ldr	r2, [r3, #16]
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	f003 0307 	and.w	r3, r3, #7
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	4313      	orrs	r3, r2
 80028bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	08da      	lsrs	r2, r3, #3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	3208      	adds	r2, #8
 80028c6:	69b9      	ldr	r1, [r7, #24]
 80028c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	2203      	movs	r2, #3
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	69ba      	ldr	r2, [r7, #24]
 80028e0:	4013      	ands	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 0203 	and.w	r2, r3, #3
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	4313      	orrs	r3, r2
 80028f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	69ba      	ldr	r2, [r7, #24]
 80028fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002908:	2b00      	cmp	r3, #0
 800290a:	f000 80c0 	beq.w	8002a8e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	60fb      	str	r3, [r7, #12]
 8002912:	4b66      	ldr	r3, [pc, #408]	@ (8002aac <HAL_GPIO_Init+0x324>)
 8002914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002916:	4a65      	ldr	r2, [pc, #404]	@ (8002aac <HAL_GPIO_Init+0x324>)
 8002918:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800291c:	6453      	str	r3, [r2, #68]	@ 0x44
 800291e:	4b63      	ldr	r3, [pc, #396]	@ (8002aac <HAL_GPIO_Init+0x324>)
 8002920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002922:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800292a:	4a61      	ldr	r2, [pc, #388]	@ (8002ab0 <HAL_GPIO_Init+0x328>)
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	089b      	lsrs	r3, r3, #2
 8002930:	3302      	adds	r3, #2
 8002932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002936:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	f003 0303 	and.w	r3, r3, #3
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	220f      	movs	r2, #15
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	43db      	mvns	r3, r3
 8002948:	69ba      	ldr	r2, [r7, #24]
 800294a:	4013      	ands	r3, r2
 800294c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a58      	ldr	r2, [pc, #352]	@ (8002ab4 <HAL_GPIO_Init+0x32c>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d037      	beq.n	80029c6 <HAL_GPIO_Init+0x23e>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a57      	ldr	r2, [pc, #348]	@ (8002ab8 <HAL_GPIO_Init+0x330>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d031      	beq.n	80029c2 <HAL_GPIO_Init+0x23a>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a56      	ldr	r2, [pc, #344]	@ (8002abc <HAL_GPIO_Init+0x334>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d02b      	beq.n	80029be <HAL_GPIO_Init+0x236>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a55      	ldr	r2, [pc, #340]	@ (8002ac0 <HAL_GPIO_Init+0x338>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d025      	beq.n	80029ba <HAL_GPIO_Init+0x232>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a54      	ldr	r2, [pc, #336]	@ (8002ac4 <HAL_GPIO_Init+0x33c>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d01f      	beq.n	80029b6 <HAL_GPIO_Init+0x22e>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4a53      	ldr	r2, [pc, #332]	@ (8002ac8 <HAL_GPIO_Init+0x340>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d019      	beq.n	80029b2 <HAL_GPIO_Init+0x22a>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a52      	ldr	r2, [pc, #328]	@ (8002acc <HAL_GPIO_Init+0x344>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d013      	beq.n	80029ae <HAL_GPIO_Init+0x226>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a51      	ldr	r2, [pc, #324]	@ (8002ad0 <HAL_GPIO_Init+0x348>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d00d      	beq.n	80029aa <HAL_GPIO_Init+0x222>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a50      	ldr	r2, [pc, #320]	@ (8002ad4 <HAL_GPIO_Init+0x34c>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d007      	beq.n	80029a6 <HAL_GPIO_Init+0x21e>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a4f      	ldr	r2, [pc, #316]	@ (8002ad8 <HAL_GPIO_Init+0x350>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d101      	bne.n	80029a2 <HAL_GPIO_Init+0x21a>
 800299e:	2309      	movs	r3, #9
 80029a0:	e012      	b.n	80029c8 <HAL_GPIO_Init+0x240>
 80029a2:	230a      	movs	r3, #10
 80029a4:	e010      	b.n	80029c8 <HAL_GPIO_Init+0x240>
 80029a6:	2308      	movs	r3, #8
 80029a8:	e00e      	b.n	80029c8 <HAL_GPIO_Init+0x240>
 80029aa:	2307      	movs	r3, #7
 80029ac:	e00c      	b.n	80029c8 <HAL_GPIO_Init+0x240>
 80029ae:	2306      	movs	r3, #6
 80029b0:	e00a      	b.n	80029c8 <HAL_GPIO_Init+0x240>
 80029b2:	2305      	movs	r3, #5
 80029b4:	e008      	b.n	80029c8 <HAL_GPIO_Init+0x240>
 80029b6:	2304      	movs	r3, #4
 80029b8:	e006      	b.n	80029c8 <HAL_GPIO_Init+0x240>
 80029ba:	2303      	movs	r3, #3
 80029bc:	e004      	b.n	80029c8 <HAL_GPIO_Init+0x240>
 80029be:	2302      	movs	r3, #2
 80029c0:	e002      	b.n	80029c8 <HAL_GPIO_Init+0x240>
 80029c2:	2301      	movs	r3, #1
 80029c4:	e000      	b.n	80029c8 <HAL_GPIO_Init+0x240>
 80029c6:	2300      	movs	r3, #0
 80029c8:	69fa      	ldr	r2, [r7, #28]
 80029ca:	f002 0203 	and.w	r2, r2, #3
 80029ce:	0092      	lsls	r2, r2, #2
 80029d0:	4093      	lsls	r3, r2
 80029d2:	69ba      	ldr	r2, [r7, #24]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029d8:	4935      	ldr	r1, [pc, #212]	@ (8002ab0 <HAL_GPIO_Init+0x328>)
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	089b      	lsrs	r3, r3, #2
 80029de:	3302      	adds	r3, #2
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029e6:	4b3d      	ldr	r3, [pc, #244]	@ (8002adc <HAL_GPIO_Init+0x354>)
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	43db      	mvns	r3, r3
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	4013      	ands	r3, r2
 80029f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d003      	beq.n	8002a0a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a0a:	4a34      	ldr	r2, [pc, #208]	@ (8002adc <HAL_GPIO_Init+0x354>)
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a10:	4b32      	ldr	r3, [pc, #200]	@ (8002adc <HAL_GPIO_Init+0x354>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	43db      	mvns	r3, r3
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d003      	beq.n	8002a34 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a34:	4a29      	ldr	r2, [pc, #164]	@ (8002adc <HAL_GPIO_Init+0x354>)
 8002a36:	69bb      	ldr	r3, [r7, #24]
 8002a38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a3a:	4b28      	ldr	r3, [pc, #160]	@ (8002adc <HAL_GPIO_Init+0x354>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	43db      	mvns	r3, r3
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	4013      	ands	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d003      	beq.n	8002a5e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002a56:	69ba      	ldr	r2, [r7, #24]
 8002a58:	693b      	ldr	r3, [r7, #16]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a5e:	4a1f      	ldr	r2, [pc, #124]	@ (8002adc <HAL_GPIO_Init+0x354>)
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a64:	4b1d      	ldr	r3, [pc, #116]	@ (8002adc <HAL_GPIO_Init+0x354>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	4013      	ands	r3, r2
 8002a72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d003      	beq.n	8002a88 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a88:	4a14      	ldr	r2, [pc, #80]	@ (8002adc <HAL_GPIO_Init+0x354>)
 8002a8a:	69bb      	ldr	r3, [r7, #24]
 8002a8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	3301      	adds	r3, #1
 8002a92:	61fb      	str	r3, [r7, #28]
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	2b0f      	cmp	r3, #15
 8002a98:	f67f ae84 	bls.w	80027a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a9c:	bf00      	nop
 8002a9e:	bf00      	nop
 8002aa0:	3724      	adds	r7, #36	@ 0x24
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	40013800 	.word	0x40013800
 8002ab4:	40020000 	.word	0x40020000
 8002ab8:	40020400 	.word	0x40020400
 8002abc:	40020800 	.word	0x40020800
 8002ac0:	40020c00 	.word	0x40020c00
 8002ac4:	40021000 	.word	0x40021000
 8002ac8:	40021400 	.word	0x40021400
 8002acc:	40021800 	.word	0x40021800
 8002ad0:	40021c00 	.word	0x40021c00
 8002ad4:	40022000 	.word	0x40022000
 8002ad8:	40022400 	.word	0x40022400
 8002adc:	40013c00 	.word	0x40013c00

08002ae0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	460b      	mov	r3, r1
 8002aea:	807b      	strh	r3, [r7, #2]
 8002aec:	4613      	mov	r3, r2
 8002aee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002af0:	787b      	ldrb	r3, [r7, #1]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d003      	beq.n	8002afe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002af6:	887a      	ldrh	r2, [r7, #2]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002afc:	e003      	b.n	8002b06 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002afe:	887b      	ldrh	r3, [r7, #2]
 8002b00:	041a      	lsls	r2, r3, #16
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	619a      	str	r2, [r3, #24]
}
 8002b06:	bf00      	nop
 8002b08:	370c      	adds	r7, #12
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
	...

08002b14 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b088      	sub	sp, #32
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d101      	bne.n	8002b26 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e128      	b.n	8002d78 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d109      	bne.n	8002b46 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4a90      	ldr	r2, [pc, #576]	@ (8002d80 <HAL_I2S_Init+0x26c>)
 8002b3e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f7fe fae5 	bl	8001110 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2202      	movs	r2, #2
 8002b4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	69db      	ldr	r3, [r3, #28]
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002b5c:	f023 030f 	bic.w	r3, r3, #15
 8002b60:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2202      	movs	r2, #2
 8002b68:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d060      	beq.n	8002c34 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d102      	bne.n	8002b80 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002b7a:	2310      	movs	r3, #16
 8002b7c:	617b      	str	r3, [r7, #20]
 8002b7e:	e001      	b.n	8002b84 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002b80:	2320      	movs	r3, #32
 8002b82:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	2b20      	cmp	r3, #32
 8002b8a:	d802      	bhi.n	8002b92 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002b92:	2001      	movs	r0, #1
 8002b94:	f001 fcc8 	bl	8004528 <HAL_RCCEx_GetPeriphCLKFreq>
 8002b98:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ba2:	d125      	bne.n	8002bf0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d010      	beq.n	8002bce <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	68fa      	ldr	r2, [r7, #12]
 8002bb2:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	4413      	add	r3, r2
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc8:	3305      	adds	r3, #5
 8002bca:	613b      	str	r3, [r7, #16]
 8002bcc:	e01f      	b.n	8002c0e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	00db      	lsls	r3, r3, #3
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bd8:	4613      	mov	r3, r2
 8002bda:	009b      	lsls	r3, r3, #2
 8002bdc:	4413      	add	r3, r2
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	461a      	mov	r2, r3
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bea:	3305      	adds	r3, #5
 8002bec:	613b      	str	r3, [r7, #16]
 8002bee:	e00e      	b.n	8002c0e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	4413      	add	r3, r2
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	461a      	mov	r2, r3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c0a:	3305      	adds	r3, #5
 8002c0c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	4a5c      	ldr	r2, [pc, #368]	@ (8002d84 <HAL_I2S_Init+0x270>)
 8002c12:	fba2 2303 	umull	r2, r3, r2, r3
 8002c16:	08db      	lsrs	r3, r3, #3
 8002c18:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	f003 0301 	and.w	r3, r3, #1
 8002c20:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	085b      	lsrs	r3, r3, #1
 8002c2a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	021b      	lsls	r3, r3, #8
 8002c30:	61bb      	str	r3, [r7, #24]
 8002c32:	e003      	b.n	8002c3c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002c34:	2302      	movs	r3, #2
 8002c36:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d902      	bls.n	8002c48 <HAL_I2S_Init+0x134>
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	2bff      	cmp	r3, #255	@ 0xff
 8002c46:	d907      	bls.n	8002c58 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4c:	f043 0210 	orr.w	r2, r3, #16
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e08f      	b.n	8002d78 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	691a      	ldr	r2, [r3, #16]
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	ea42 0103 	orr.w	r1, r2, r3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	69fa      	ldr	r2, [r7, #28]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	69db      	ldr	r3, [r3, #28]
 8002c72:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002c76:	f023 030f 	bic.w	r3, r3, #15
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	6851      	ldr	r1, [r2, #4]
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	6892      	ldr	r2, [r2, #8]
 8002c82:	4311      	orrs	r1, r2
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	68d2      	ldr	r2, [r2, #12]
 8002c88:	4311      	orrs	r1, r2
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	6992      	ldr	r2, [r2, #24]
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	431a      	orrs	r2, r3
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c9a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a1b      	ldr	r3, [r3, #32]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d161      	bne.n	8002d68 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4a38      	ldr	r2, [pc, #224]	@ (8002d88 <HAL_I2S_Init+0x274>)
 8002ca8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4a37      	ldr	r2, [pc, #220]	@ (8002d8c <HAL_I2S_Init+0x278>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d101      	bne.n	8002cb8 <HAL_I2S_Init+0x1a4>
 8002cb4:	4b36      	ldr	r3, [pc, #216]	@ (8002d90 <HAL_I2S_Init+0x27c>)
 8002cb6:	e001      	b.n	8002cbc <HAL_I2S_Init+0x1a8>
 8002cb8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	6812      	ldr	r2, [r2, #0]
 8002cc2:	4932      	ldr	r1, [pc, #200]	@ (8002d8c <HAL_I2S_Init+0x278>)
 8002cc4:	428a      	cmp	r2, r1
 8002cc6:	d101      	bne.n	8002ccc <HAL_I2S_Init+0x1b8>
 8002cc8:	4a31      	ldr	r2, [pc, #196]	@ (8002d90 <HAL_I2S_Init+0x27c>)
 8002cca:	e001      	b.n	8002cd0 <HAL_I2S_Init+0x1bc>
 8002ccc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002cd0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002cd4:	f023 030f 	bic.w	r3, r3, #15
 8002cd8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a2b      	ldr	r2, [pc, #172]	@ (8002d8c <HAL_I2S_Init+0x278>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d101      	bne.n	8002ce8 <HAL_I2S_Init+0x1d4>
 8002ce4:	4b2a      	ldr	r3, [pc, #168]	@ (8002d90 <HAL_I2S_Init+0x27c>)
 8002ce6:	e001      	b.n	8002cec <HAL_I2S_Init+0x1d8>
 8002ce8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002cec:	2202      	movs	r2, #2
 8002cee:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a25      	ldr	r2, [pc, #148]	@ (8002d8c <HAL_I2S_Init+0x278>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d101      	bne.n	8002cfe <HAL_I2S_Init+0x1ea>
 8002cfa:	4b25      	ldr	r3, [pc, #148]	@ (8002d90 <HAL_I2S_Init+0x27c>)
 8002cfc:	e001      	b.n	8002d02 <HAL_I2S_Init+0x1ee>
 8002cfe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d02:	69db      	ldr	r3, [r3, #28]
 8002d04:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d0e:	d003      	beq.n	8002d18 <HAL_I2S_Init+0x204>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d103      	bne.n	8002d20 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002d18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d1c:	613b      	str	r3, [r7, #16]
 8002d1e:	e001      	b.n	8002d24 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002d20:	2300      	movs	r3, #0
 8002d22:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002d42:	4313      	orrs	r3, r2
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	897b      	ldrh	r3, [r7, #10]
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d50:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a0d      	ldr	r2, [pc, #52]	@ (8002d8c <HAL_I2S_Init+0x278>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d101      	bne.n	8002d60 <HAL_I2S_Init+0x24c>
 8002d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d90 <HAL_I2S_Init+0x27c>)
 8002d5e:	e001      	b.n	8002d64 <HAL_I2S_Init+0x250>
 8002d60:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d64:	897a      	ldrh	r2, [r7, #10]
 8002d66:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2201      	movs	r2, #1
 8002d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8002d76:	2300      	movs	r3, #0
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3720      	adds	r7, #32
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	08003091 	.word	0x08003091
 8002d84:	cccccccd 	.word	0xcccccccd
 8002d88:	080031a5 	.word	0x080031a5
 8002d8c:	40003800 	.word	0x40003800
 8002d90:	40003400 	.word	0x40003400

08002d94 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d002      	beq.n	8002dae <HAL_I2S_Receive_DMA+0x1a>
 8002da8:	88fb      	ldrh	r3, [r7, #6]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e09d      	b.n	8002eee <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d001      	beq.n	8002dc2 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	e095      	b.n	8002eee <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d101      	bne.n	8002dd2 <HAL_I2S_Receive_DMA+0x3e>
 8002dce:	2302      	movs	r3, #2
 8002dd0:	e08d      	b.n	8002eee <HAL_I2S_Receive_DMA+0x15a>
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2204      	movs	r2, #4
 8002dde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	68ba      	ldr	r2, [r7, #8]
 8002dec:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	69db      	ldr	r3, [r3, #28]
 8002df4:	f003 0307 	and.w	r3, r3, #7
 8002df8:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	2b03      	cmp	r3, #3
 8002dfe:	d002      	beq.n	8002e06 <HAL_I2S_Receive_DMA+0x72>
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	2b05      	cmp	r3, #5
 8002e04:	d10a      	bne.n	8002e1c <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 8002e06:	88fb      	ldrh	r3, [r7, #6]
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002e10:	88fb      	ldrh	r3, [r7, #6]
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	865a      	strh	r2, [r3, #50]	@ 0x32
 8002e1a:	e005      	b.n	8002e28 <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	88fa      	ldrh	r2, [r7, #6]
 8002e20:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	88fa      	ldrh	r2, [r7, #6]
 8002e26:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e2c:	4a32      	ldr	r2, [pc, #200]	@ (8002ef8 <HAL_I2S_Receive_DMA+0x164>)
 8002e2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e34:	4a31      	ldr	r2, [pc, #196]	@ (8002efc <HAL_I2S_Receive_DMA+0x168>)
 8002e36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e3c:	4a30      	ldr	r2, [pc, #192]	@ (8002f00 <HAL_I2S_Receive_DMA+0x16c>)
 8002e3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	69db      	ldr	r3, [r3, #28]
 8002e46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002e4e:	d10a      	bne.n	8002e66 <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002e50:	2300      	movs	r3, #0
 8002e52:	613b      	str	r3, [r7, #16]
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	613b      	str	r3, [r7, #16]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	613b      	str	r3, [r7, #16]
 8002e64:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	330c      	adds	r3, #12
 8002e70:	4619      	mov	r1, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e76:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8002e7c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002e7e:	f7fe fe71 	bl	8001b64 <HAL_DMA_Start_IT>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00f      	beq.n	8002ea8 <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8c:	f043 0208 	orr.w	r2, r3, #8
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e022      	b.n	8002eee <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d107      	bne.n	8002ece <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	685a      	ldr	r2, [r3, #4]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f042 0201 	orr.w	r2, r2, #1
 8002ecc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	69db      	ldr	r3, [r3, #28]
 8002ed4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d107      	bne.n	8002eec <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	69da      	ldr	r2, [r3, #28]
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002eea:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3718      	adds	r7, #24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	08002f6f 	.word	0x08002f6f
 8002efc:	08002f2d 	.word	0x08002f2d
 8002f00:	08002f8b 	.word	0x08002f8b

08002f04 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002f0c:	bf00      	nop
 8002f0e:	370c      	adds	r7, #12
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr

08002f18 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f38:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	69db      	ldr	r3, [r3, #28]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d10e      	bne.n	8002f60 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 0201 	bic.w	r2, r2, #1
 8002f50:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2200      	movs	r2, #0
 8002f56:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f7fe faa5 	bl	80014b0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002f66:	bf00      	nop
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b084      	sub	sp, #16
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f7a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f7fe fa7b 	bl	8001478 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002f82:	bf00      	nop
 8002f84:	3710      	adds	r7, #16
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}

08002f8a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b084      	sub	sp, #16
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f96:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	685a      	ldr	r2, [r3, #4]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0203 	bic.w	r2, r2, #3
 8002fa6:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2200      	movs	r2, #0
 8002fac:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fc0:	f043 0208 	orr.w	r2, r3, #8
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002fc8:	68f8      	ldr	r0, [r7, #12]
 8002fca:	f7ff ffa5 	bl	8002f18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002fce:	bf00      	nop
 8002fd0:	3710      	adds	r7, #16
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b082      	sub	sp, #8
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe2:	881a      	ldrh	r2, [r3, #0]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fee:	1c9a      	adds	r2, r3, #2
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	b29a      	uxth	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003006:	b29b      	uxth	r3, r3
 8003008:	2b00      	cmp	r3, #0
 800300a:	d10e      	bne.n	800302a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800301a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f7ff ff6d 	bl	8002f04 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800302a:	bf00      	nop
 800302c:	3708      	adds	r7, #8
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}

08003032 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003032:	b580      	push	{r7, lr}
 8003034:	b082      	sub	sp, #8
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	68da      	ldr	r2, [r3, #12]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003044:	b292      	uxth	r2, r2
 8003046:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800304c:	1c9a      	adds	r2, r3, #2
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003056:	b29b      	uxth	r3, r3
 8003058:	3b01      	subs	r3, #1
 800305a:	b29a      	uxth	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003064:	b29b      	uxth	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d10e      	bne.n	8003088 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	685a      	ldr	r2, [r3, #4]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003078:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2201      	movs	r2, #1
 800307e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7fe fa14 	bl	80014b0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003088:	bf00      	nop
 800308a:	3708      	adds	r7, #8
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}

08003090 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2b04      	cmp	r3, #4
 80030aa:	d13a      	bne.n	8003122 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	f003 0301 	and.w	r3, r3, #1
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d109      	bne.n	80030ca <I2S_IRQHandler+0x3a>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030c0:	2b40      	cmp	r3, #64	@ 0x40
 80030c2:	d102      	bne.n	80030ca <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80030c4:	6878      	ldr	r0, [r7, #4]
 80030c6:	f7ff ffb4 	bl	8003032 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030d0:	2b40      	cmp	r3, #64	@ 0x40
 80030d2:	d126      	bne.n	8003122 <I2S_IRQHandler+0x92>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f003 0320 	and.w	r3, r3, #32
 80030de:	2b20      	cmp	r3, #32
 80030e0:	d11f      	bne.n	8003122 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	685a      	ldr	r2, [r3, #4]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80030f0:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80030f2:	2300      	movs	r3, #0
 80030f4:	613b      	str	r3, [r7, #16]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	613b      	str	r3, [r7, #16]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	613b      	str	r3, [r7, #16]
 8003106:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003114:	f043 0202 	orr.w	r2, r3, #2
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800311c:	6878      	ldr	r0, [r7, #4]
 800311e:	f7ff fefb 	bl	8002f18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003128:	b2db      	uxtb	r3, r3
 800312a:	2b03      	cmp	r3, #3
 800312c:	d136      	bne.n	800319c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f003 0302 	and.w	r3, r3, #2
 8003134:	2b02      	cmp	r3, #2
 8003136:	d109      	bne.n	800314c <I2S_IRQHandler+0xbc>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003142:	2b80      	cmp	r3, #128	@ 0x80
 8003144:	d102      	bne.n	800314c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f7ff ff45 	bl	8002fd6 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	f003 0308 	and.w	r3, r3, #8
 8003152:	2b08      	cmp	r3, #8
 8003154:	d122      	bne.n	800319c <I2S_IRQHandler+0x10c>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f003 0320 	and.w	r3, r3, #32
 8003160:	2b20      	cmp	r3, #32
 8003162:	d11b      	bne.n	800319c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	685a      	ldr	r2, [r3, #4]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003172:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003174:	2300      	movs	r3, #0
 8003176:	60fb      	str	r3, [r7, #12]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	60fb      	str	r3, [r7, #12]
 8003180:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800318e:	f043 0204 	orr.w	r2, r3, #4
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f7ff febe 	bl	8002f18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800319c:	bf00      	nop
 800319e:	3718      	adds	r7, #24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b088      	sub	sp, #32
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a92      	ldr	r2, [pc, #584]	@ (8003404 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d101      	bne.n	80031c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80031be:	4b92      	ldr	r3, [pc, #584]	@ (8003408 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80031c0:	e001      	b.n	80031c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80031c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a8b      	ldr	r2, [pc, #556]	@ (8003404 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d101      	bne.n	80031e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80031dc:	4b8a      	ldr	r3, [pc, #552]	@ (8003408 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80031de:	e001      	b.n	80031e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80031e0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031f0:	d004      	beq.n	80031fc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	f040 8099 	bne.w	800332e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b02      	cmp	r3, #2
 8003204:	d107      	bne.n	8003216 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800320c:	2b00      	cmp	r3, #0
 800320e:	d002      	beq.n	8003216 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f000 f925 	bl	8003460 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	f003 0301 	and.w	r3, r3, #1
 800321c:	2b01      	cmp	r3, #1
 800321e:	d107      	bne.n	8003230 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003226:	2b00      	cmp	r3, #0
 8003228:	d002      	beq.n	8003230 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 f9c8 	bl	80035c0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003236:	2b40      	cmp	r3, #64	@ 0x40
 8003238:	d13a      	bne.n	80032b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	f003 0320 	and.w	r3, r3, #32
 8003240:	2b00      	cmp	r3, #0
 8003242:	d035      	beq.n	80032b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a6e      	ldr	r2, [pc, #440]	@ (8003404 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d101      	bne.n	8003252 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800324e:	4b6e      	ldr	r3, [pc, #440]	@ (8003408 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003250:	e001      	b.n	8003256 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003252:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003256:	685a      	ldr	r2, [r3, #4]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4969      	ldr	r1, [pc, #420]	@ (8003404 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800325e:	428b      	cmp	r3, r1
 8003260:	d101      	bne.n	8003266 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003262:	4b69      	ldr	r3, [pc, #420]	@ (8003408 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003264:	e001      	b.n	800326a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003266:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800326a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800326e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	685a      	ldr	r2, [r3, #4]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800327e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003280:	2300      	movs	r3, #0
 8003282:	60fb      	str	r3, [r7, #12]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	60fb      	str	r3, [r7, #12]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	60fb      	str	r3, [r7, #12]
 8003294:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2201      	movs	r2, #1
 800329a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032a2:	f043 0202 	orr.w	r2, r3, #2
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7ff fe34 	bl	8002f18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	f003 0308 	and.w	r3, r3, #8
 80032b6:	2b08      	cmp	r3, #8
 80032b8:	f040 80c3 	bne.w	8003442 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	f003 0320 	and.w	r3, r3, #32
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	f000 80bd 	beq.w	8003442 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	685a      	ldr	r2, [r3, #4]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80032d6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a49      	ldr	r2, [pc, #292]	@ (8003404 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d101      	bne.n	80032e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80032e2:	4b49      	ldr	r3, [pc, #292]	@ (8003408 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80032e4:	e001      	b.n	80032ea <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80032e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032ea:	685a      	ldr	r2, [r3, #4]
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4944      	ldr	r1, [pc, #272]	@ (8003404 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80032f2:	428b      	cmp	r3, r1
 80032f4:	d101      	bne.n	80032fa <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80032f6:	4b44      	ldr	r3, [pc, #272]	@ (8003408 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80032f8:	e001      	b.n	80032fe <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80032fa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032fe:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003302:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003304:	2300      	movs	r3, #0
 8003306:	60bb      	str	r3, [r7, #8]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	60bb      	str	r3, [r7, #8]
 8003310:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2201      	movs	r2, #1
 8003316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800331e:	f043 0204 	orr.w	r2, r3, #4
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f7ff fdf6 	bl	8002f18 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800332c:	e089      	b.n	8003442 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800332e:	69bb      	ldr	r3, [r7, #24]
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b02      	cmp	r3, #2
 8003336:	d107      	bne.n	8003348 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800333e:	2b00      	cmp	r3, #0
 8003340:	d002      	beq.n	8003348 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f000 f8be 	bl	80034c4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003348:	69fb      	ldr	r3, [r7, #28]
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	2b01      	cmp	r3, #1
 8003350:	d107      	bne.n	8003362 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003358:	2b00      	cmp	r3, #0
 800335a:	d002      	beq.n	8003362 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800335c:	6878      	ldr	r0, [r7, #4]
 800335e:	f000 f8fd 	bl	800355c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003368:	2b40      	cmp	r3, #64	@ 0x40
 800336a:	d12f      	bne.n	80033cc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	f003 0320 	and.w	r3, r3, #32
 8003372:	2b00      	cmp	r3, #0
 8003374:	d02a      	beq.n	80033cc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	685a      	ldr	r2, [r3, #4]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003384:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a1e      	ldr	r2, [pc, #120]	@ (8003404 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d101      	bne.n	8003394 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003390:	4b1d      	ldr	r3, [pc, #116]	@ (8003408 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003392:	e001      	b.n	8003398 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003394:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003398:	685a      	ldr	r2, [r3, #4]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4919      	ldr	r1, [pc, #100]	@ (8003404 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033a0:	428b      	cmp	r3, r1
 80033a2:	d101      	bne.n	80033a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80033a4:	4b18      	ldr	r3, [pc, #96]	@ (8003408 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80033a6:	e001      	b.n	80033ac <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80033a8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033ac:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80033b0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033be:	f043 0202 	orr.w	r2, r3, #2
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7ff fda6 	bl	8002f18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	f003 0308 	and.w	r3, r3, #8
 80033d2:	2b08      	cmp	r3, #8
 80033d4:	d136      	bne.n	8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	f003 0320 	and.w	r3, r3, #32
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d031      	beq.n	8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a07      	ldr	r2, [pc, #28]	@ (8003404 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d101      	bne.n	80033ee <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80033ea:	4b07      	ldr	r3, [pc, #28]	@ (8003408 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80033ec:	e001      	b.n	80033f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80033ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4902      	ldr	r1, [pc, #8]	@ (8003404 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033fa:	428b      	cmp	r3, r1
 80033fc:	d106      	bne.n	800340c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80033fe:	4b02      	ldr	r3, [pc, #8]	@ (8003408 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003400:	e006      	b.n	8003410 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003402:	bf00      	nop
 8003404:	40003800 	.word	0x40003800
 8003408:	40003400 	.word	0x40003400
 800340c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003410:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003414:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	685a      	ldr	r2, [r3, #4]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003424:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2201      	movs	r2, #1
 800342a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003432:	f043 0204 	orr.w	r2, r3, #4
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f7ff fd6c 	bl	8002f18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003440:	e000      	b.n	8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003442:	bf00      	nop
}
 8003444:	bf00      	nop
 8003446:	3720      	adds	r7, #32
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346c:	1c99      	adds	r1, r3, #2
 800346e:	687a      	ldr	r2, [r7, #4]
 8003470:	6251      	str	r1, [r2, #36]	@ 0x24
 8003472:	881a      	ldrh	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800347e:	b29b      	uxth	r3, r3
 8003480:	3b01      	subs	r3, #1
 8003482:	b29a      	uxth	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800348c:	b29b      	uxth	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d113      	bne.n	80034ba <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80034a0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d106      	bne.n	80034ba <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f7ff ffc9 	bl	800344c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80034ba:	bf00      	nop
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
	...

080034c4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d0:	1c99      	adds	r1, r3, #2
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	6251      	str	r1, [r2, #36]	@ 0x24
 80034d6:	8819      	ldrh	r1, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a1d      	ldr	r2, [pc, #116]	@ (8003554 <I2SEx_TxISR_I2SExt+0x90>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d101      	bne.n	80034e6 <I2SEx_TxISR_I2SExt+0x22>
 80034e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003558 <I2SEx_TxISR_I2SExt+0x94>)
 80034e4:	e001      	b.n	80034ea <I2SEx_TxISR_I2SExt+0x26>
 80034e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80034ea:	460a      	mov	r2, r1
 80034ec:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	3b01      	subs	r3, #1
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003500:	b29b      	uxth	r3, r3
 8003502:	2b00      	cmp	r3, #0
 8003504:	d121      	bne.n	800354a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a12      	ldr	r2, [pc, #72]	@ (8003554 <I2SEx_TxISR_I2SExt+0x90>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d101      	bne.n	8003514 <I2SEx_TxISR_I2SExt+0x50>
 8003510:	4b11      	ldr	r3, [pc, #68]	@ (8003558 <I2SEx_TxISR_I2SExt+0x94>)
 8003512:	e001      	b.n	8003518 <I2SEx_TxISR_I2SExt+0x54>
 8003514:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003518:	685a      	ldr	r2, [r3, #4]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	490d      	ldr	r1, [pc, #52]	@ (8003554 <I2SEx_TxISR_I2SExt+0x90>)
 8003520:	428b      	cmp	r3, r1
 8003522:	d101      	bne.n	8003528 <I2SEx_TxISR_I2SExt+0x64>
 8003524:	4b0c      	ldr	r3, [pc, #48]	@ (8003558 <I2SEx_TxISR_I2SExt+0x94>)
 8003526:	e001      	b.n	800352c <I2SEx_TxISR_I2SExt+0x68>
 8003528:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800352c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003530:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003536:	b29b      	uxth	r3, r3
 8003538:	2b00      	cmp	r3, #0
 800353a:	d106      	bne.n	800354a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2201      	movs	r2, #1
 8003540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7ff ff81 	bl	800344c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800354a:	bf00      	nop
 800354c:	3708      	adds	r7, #8
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	40003800 	.word	0x40003800
 8003558:	40003400 	.word	0x40003400

0800355c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68d8      	ldr	r0, [r3, #12]
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800356e:	1c99      	adds	r1, r3, #2
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003574:	b282      	uxth	r2, r0
 8003576:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800357c:	b29b      	uxth	r3, r3
 800357e:	3b01      	subs	r3, #1
 8003580:	b29a      	uxth	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800358a:	b29b      	uxth	r3, r3
 800358c:	2b00      	cmp	r3, #0
 800358e:	d113      	bne.n	80035b8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	685a      	ldr	r2, [r3, #4]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800359e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d106      	bne.n	80035b8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f7ff ff4a 	bl	800344c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80035b8:	bf00      	nop
 80035ba:	3708      	adds	r7, #8
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}

080035c0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a20      	ldr	r2, [pc, #128]	@ (8003650 <I2SEx_RxISR_I2SExt+0x90>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d101      	bne.n	80035d6 <I2SEx_RxISR_I2SExt+0x16>
 80035d2:	4b20      	ldr	r3, [pc, #128]	@ (8003654 <I2SEx_RxISR_I2SExt+0x94>)
 80035d4:	e001      	b.n	80035da <I2SEx_RxISR_I2SExt+0x1a>
 80035d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035da:	68d8      	ldr	r0, [r3, #12]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e0:	1c99      	adds	r1, r3, #2
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80035e6:	b282      	uxth	r2, r0
 80035e8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	3b01      	subs	r3, #1
 80035f2:	b29a      	uxth	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d121      	bne.n	8003646 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a12      	ldr	r2, [pc, #72]	@ (8003650 <I2SEx_RxISR_I2SExt+0x90>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d101      	bne.n	8003610 <I2SEx_RxISR_I2SExt+0x50>
 800360c:	4b11      	ldr	r3, [pc, #68]	@ (8003654 <I2SEx_RxISR_I2SExt+0x94>)
 800360e:	e001      	b.n	8003614 <I2SEx_RxISR_I2SExt+0x54>
 8003610:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003614:	685a      	ldr	r2, [r3, #4]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	490d      	ldr	r1, [pc, #52]	@ (8003650 <I2SEx_RxISR_I2SExt+0x90>)
 800361c:	428b      	cmp	r3, r1
 800361e:	d101      	bne.n	8003624 <I2SEx_RxISR_I2SExt+0x64>
 8003620:	4b0c      	ldr	r3, [pc, #48]	@ (8003654 <I2SEx_RxISR_I2SExt+0x94>)
 8003622:	e001      	b.n	8003628 <I2SEx_RxISR_I2SExt+0x68>
 8003624:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003628:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800362c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003632:	b29b      	uxth	r3, r3
 8003634:	2b00      	cmp	r3, #0
 8003636:	d106      	bne.n	8003646 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f7ff ff03 	bl	800344c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003646:	bf00      	nop
 8003648:	3708      	adds	r7, #8
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	40003800 	.word	0x40003800
 8003654:	40003400 	.word	0x40003400

08003658 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af02      	add	r7, sp, #8
 800365e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d101      	bne.n	800366a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e101      	b.n	800386e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	d106      	bne.n	800368a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f7fd fe63 	bl	8001350 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2203      	movs	r2, #3
 800368e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003698:	d102      	bne.n	80036a0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4618      	mov	r0, r3
 80036a6:	f001 ff71 	bl	800558c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6818      	ldr	r0, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	7c1a      	ldrb	r2, [r3, #16]
 80036b2:	f88d 2000 	strb.w	r2, [sp]
 80036b6:	3304      	adds	r3, #4
 80036b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036ba:	f001 ff03 	bl	80054c4 <USB_CoreInit>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d005      	beq.n	80036d0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2202      	movs	r2, #2
 80036c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e0ce      	b.n	800386e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2100      	movs	r1, #0
 80036d6:	4618      	mov	r0, r3
 80036d8:	f001 ff69 	bl	80055ae <USB_SetCurrentMode>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d005      	beq.n	80036ee <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2202      	movs	r2, #2
 80036e6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e0bf      	b.n	800386e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036ee:	2300      	movs	r3, #0
 80036f0:	73fb      	strb	r3, [r7, #15]
 80036f2:	e04a      	b.n	800378a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80036f4:	7bfa      	ldrb	r2, [r7, #15]
 80036f6:	6879      	ldr	r1, [r7, #4]
 80036f8:	4613      	mov	r3, r2
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	4413      	add	r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	440b      	add	r3, r1
 8003702:	3315      	adds	r3, #21
 8003704:	2201      	movs	r2, #1
 8003706:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003708:	7bfa      	ldrb	r2, [r7, #15]
 800370a:	6879      	ldr	r1, [r7, #4]
 800370c:	4613      	mov	r3, r2
 800370e:	00db      	lsls	r3, r3, #3
 8003710:	4413      	add	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	3314      	adds	r3, #20
 8003718:	7bfa      	ldrb	r2, [r7, #15]
 800371a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800371c:	7bfa      	ldrb	r2, [r7, #15]
 800371e:	7bfb      	ldrb	r3, [r7, #15]
 8003720:	b298      	uxth	r0, r3
 8003722:	6879      	ldr	r1, [r7, #4]
 8003724:	4613      	mov	r3, r2
 8003726:	00db      	lsls	r3, r3, #3
 8003728:	4413      	add	r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	332e      	adds	r3, #46	@ 0x2e
 8003730:	4602      	mov	r2, r0
 8003732:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003734:	7bfa      	ldrb	r2, [r7, #15]
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	4613      	mov	r3, r2
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	4413      	add	r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	440b      	add	r3, r1
 8003742:	3318      	adds	r3, #24
 8003744:	2200      	movs	r2, #0
 8003746:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003748:	7bfa      	ldrb	r2, [r7, #15]
 800374a:	6879      	ldr	r1, [r7, #4]
 800374c:	4613      	mov	r3, r2
 800374e:	00db      	lsls	r3, r3, #3
 8003750:	4413      	add	r3, r2
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	440b      	add	r3, r1
 8003756:	331c      	adds	r3, #28
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800375c:	7bfa      	ldrb	r2, [r7, #15]
 800375e:	6879      	ldr	r1, [r7, #4]
 8003760:	4613      	mov	r3, r2
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	4413      	add	r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	440b      	add	r3, r1
 800376a:	3320      	adds	r3, #32
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003770:	7bfa      	ldrb	r2, [r7, #15]
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	4613      	mov	r3, r2
 8003776:	00db      	lsls	r3, r3, #3
 8003778:	4413      	add	r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	3324      	adds	r3, #36	@ 0x24
 8003780:	2200      	movs	r2, #0
 8003782:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003784:	7bfb      	ldrb	r3, [r7, #15]
 8003786:	3301      	adds	r3, #1
 8003788:	73fb      	strb	r3, [r7, #15]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	791b      	ldrb	r3, [r3, #4]
 800378e:	7bfa      	ldrb	r2, [r7, #15]
 8003790:	429a      	cmp	r2, r3
 8003792:	d3af      	bcc.n	80036f4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003794:	2300      	movs	r3, #0
 8003796:	73fb      	strb	r3, [r7, #15]
 8003798:	e044      	b.n	8003824 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800379a:	7bfa      	ldrb	r2, [r7, #15]
 800379c:	6879      	ldr	r1, [r7, #4]
 800379e:	4613      	mov	r3, r2
 80037a0:	00db      	lsls	r3, r3, #3
 80037a2:	4413      	add	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	440b      	add	r3, r1
 80037a8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80037ac:	2200      	movs	r2, #0
 80037ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80037b0:	7bfa      	ldrb	r2, [r7, #15]
 80037b2:	6879      	ldr	r1, [r7, #4]
 80037b4:	4613      	mov	r3, r2
 80037b6:	00db      	lsls	r3, r3, #3
 80037b8:	4413      	add	r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	440b      	add	r3, r1
 80037be:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80037c2:	7bfa      	ldrb	r2, [r7, #15]
 80037c4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80037c6:	7bfa      	ldrb	r2, [r7, #15]
 80037c8:	6879      	ldr	r1, [r7, #4]
 80037ca:	4613      	mov	r3, r2
 80037cc:	00db      	lsls	r3, r3, #3
 80037ce:	4413      	add	r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	440b      	add	r3, r1
 80037d4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80037d8:	2200      	movs	r2, #0
 80037da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80037dc:	7bfa      	ldrb	r2, [r7, #15]
 80037de:	6879      	ldr	r1, [r7, #4]
 80037e0:	4613      	mov	r3, r2
 80037e2:	00db      	lsls	r3, r3, #3
 80037e4:	4413      	add	r3, r2
 80037e6:	009b      	lsls	r3, r3, #2
 80037e8:	440b      	add	r3, r1
 80037ea:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80037f2:	7bfa      	ldrb	r2, [r7, #15]
 80037f4:	6879      	ldr	r1, [r7, #4]
 80037f6:	4613      	mov	r3, r2
 80037f8:	00db      	lsls	r3, r3, #3
 80037fa:	4413      	add	r3, r2
 80037fc:	009b      	lsls	r3, r3, #2
 80037fe:	440b      	add	r3, r1
 8003800:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003804:	2200      	movs	r2, #0
 8003806:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003808:	7bfa      	ldrb	r2, [r7, #15]
 800380a:	6879      	ldr	r1, [r7, #4]
 800380c:	4613      	mov	r3, r2
 800380e:	00db      	lsls	r3, r3, #3
 8003810:	4413      	add	r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	440b      	add	r3, r1
 8003816:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800381a:	2200      	movs	r2, #0
 800381c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800381e:	7bfb      	ldrb	r3, [r7, #15]
 8003820:	3301      	adds	r3, #1
 8003822:	73fb      	strb	r3, [r7, #15]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	791b      	ldrb	r3, [r3, #4]
 8003828:	7bfa      	ldrb	r2, [r7, #15]
 800382a:	429a      	cmp	r2, r3
 800382c:	d3b5      	bcc.n	800379a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6818      	ldr	r0, [r3, #0]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	7c1a      	ldrb	r2, [r3, #16]
 8003836:	f88d 2000 	strb.w	r2, [sp]
 800383a:	3304      	adds	r3, #4
 800383c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800383e:	f001 ff03 	bl	8005648 <USB_DevInit>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d005      	beq.n	8003854 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2202      	movs	r2, #2
 800384c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e00c      	b.n	800386e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2201      	movs	r2, #1
 800385e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4618      	mov	r0, r3
 8003868:	f002 f8cb 	bl	8005a02 <USB_DevDisconnect>

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
	...

08003878 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b086      	sub	sp, #24
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d101      	bne.n	800388a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e267      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0301 	and.w	r3, r3, #1
 8003892:	2b00      	cmp	r3, #0
 8003894:	d075      	beq.n	8003982 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003896:	4b88      	ldr	r3, [pc, #544]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 030c 	and.w	r3, r3, #12
 800389e:	2b04      	cmp	r3, #4
 80038a0:	d00c      	beq.n	80038bc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038a2:	4b85      	ldr	r3, [pc, #532]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038aa:	2b08      	cmp	r3, #8
 80038ac:	d112      	bne.n	80038d4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038ae:	4b82      	ldr	r3, [pc, #520]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038ba:	d10b      	bne.n	80038d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038bc:	4b7e      	ldr	r3, [pc, #504]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d05b      	beq.n	8003980 <HAL_RCC_OscConfig+0x108>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d157      	bne.n	8003980 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e242      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038dc:	d106      	bne.n	80038ec <HAL_RCC_OscConfig+0x74>
 80038de:	4b76      	ldr	r3, [pc, #472]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a75      	ldr	r2, [pc, #468]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 80038e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038e8:	6013      	str	r3, [r2, #0]
 80038ea:	e01d      	b.n	8003928 <HAL_RCC_OscConfig+0xb0>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038f4:	d10c      	bne.n	8003910 <HAL_RCC_OscConfig+0x98>
 80038f6:	4b70      	ldr	r3, [pc, #448]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a6f      	ldr	r2, [pc, #444]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 80038fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003900:	6013      	str	r3, [r2, #0]
 8003902:	4b6d      	ldr	r3, [pc, #436]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a6c      	ldr	r2, [pc, #432]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800390c:	6013      	str	r3, [r2, #0]
 800390e:	e00b      	b.n	8003928 <HAL_RCC_OscConfig+0xb0>
 8003910:	4b69      	ldr	r3, [pc, #420]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a68      	ldr	r2, [pc, #416]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800391a:	6013      	str	r3, [r2, #0]
 800391c:	4b66      	ldr	r3, [pc, #408]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a65      	ldr	r2, [pc, #404]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003922:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003926:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d013      	beq.n	8003958 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003930:	f7fd ff28 	bl	8001784 <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003938:	f7fd ff24 	bl	8001784 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b64      	cmp	r3, #100	@ 0x64
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e207      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800394a:	4b5b      	ldr	r3, [pc, #364]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d0f0      	beq.n	8003938 <HAL_RCC_OscConfig+0xc0>
 8003956:	e014      	b.n	8003982 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003958:	f7fd ff14 	bl	8001784 <HAL_GetTick>
 800395c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800395e:	e008      	b.n	8003972 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003960:	f7fd ff10 	bl	8001784 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b64      	cmp	r3, #100	@ 0x64
 800396c:	d901      	bls.n	8003972 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e1f3      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003972:	4b51      	ldr	r3, [pc, #324]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1f0      	bne.n	8003960 <HAL_RCC_OscConfig+0xe8>
 800397e:	e000      	b.n	8003982 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003980:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d063      	beq.n	8003a56 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800398e:	4b4a      	ldr	r3, [pc, #296]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	f003 030c 	and.w	r3, r3, #12
 8003996:	2b00      	cmp	r3, #0
 8003998:	d00b      	beq.n	80039b2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800399a:	4b47      	ldr	r3, [pc, #284]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039a2:	2b08      	cmp	r3, #8
 80039a4:	d11c      	bne.n	80039e0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039a6:	4b44      	ldr	r3, [pc, #272]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d116      	bne.n	80039e0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039b2:	4b41      	ldr	r3, [pc, #260]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d005      	beq.n	80039ca <HAL_RCC_OscConfig+0x152>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d001      	beq.n	80039ca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e1c7      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ca:	4b3b      	ldr	r3, [pc, #236]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	691b      	ldr	r3, [r3, #16]
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	4937      	ldr	r1, [pc, #220]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039de:	e03a      	b.n	8003a56 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	68db      	ldr	r3, [r3, #12]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d020      	beq.n	8003a2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039e8:	4b34      	ldr	r3, [pc, #208]	@ (8003abc <HAL_RCC_OscConfig+0x244>)
 80039ea:	2201      	movs	r2, #1
 80039ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ee:	f7fd fec9 	bl	8001784 <HAL_GetTick>
 80039f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f4:	e008      	b.n	8003a08 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039f6:	f7fd fec5 	bl	8001784 <HAL_GetTick>
 80039fa:	4602      	mov	r2, r0
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	1ad3      	subs	r3, r2, r3
 8003a00:	2b02      	cmp	r3, #2
 8003a02:	d901      	bls.n	8003a08 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e1a8      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a08:	4b2b      	ldr	r3, [pc, #172]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d0f0      	beq.n	80039f6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a14:	4b28      	ldr	r3, [pc, #160]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	00db      	lsls	r3, r3, #3
 8003a22:	4925      	ldr	r1, [pc, #148]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003a24:	4313      	orrs	r3, r2
 8003a26:	600b      	str	r3, [r1, #0]
 8003a28:	e015      	b.n	8003a56 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a2a:	4b24      	ldr	r3, [pc, #144]	@ (8003abc <HAL_RCC_OscConfig+0x244>)
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a30:	f7fd fea8 	bl	8001784 <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a36:	e008      	b.n	8003a4a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a38:	f7fd fea4 	bl	8001784 <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e187      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1f0      	bne.n	8003a38 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0308 	and.w	r3, r3, #8
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d036      	beq.n	8003ad0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	695b      	ldr	r3, [r3, #20]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d016      	beq.n	8003a98 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a6a:	4b15      	ldr	r3, [pc, #84]	@ (8003ac0 <HAL_RCC_OscConfig+0x248>)
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a70:	f7fd fe88 	bl	8001784 <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a78:	f7fd fe84 	bl	8001784 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e167      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8003ab8 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d0f0      	beq.n	8003a78 <HAL_RCC_OscConfig+0x200>
 8003a96:	e01b      	b.n	8003ad0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a98:	4b09      	ldr	r3, [pc, #36]	@ (8003ac0 <HAL_RCC_OscConfig+0x248>)
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a9e:	f7fd fe71 	bl	8001784 <HAL_GetTick>
 8003aa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aa4:	e00e      	b.n	8003ac4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aa6:	f7fd fe6d 	bl	8001784 <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d907      	bls.n	8003ac4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e150      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
 8003ab8:	40023800 	.word	0x40023800
 8003abc:	42470000 	.word	0x42470000
 8003ac0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ac4:	4b88      	ldr	r3, [pc, #544]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003ac6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d1ea      	bne.n	8003aa6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0304 	and.w	r3, r3, #4
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	f000 8097 	beq.w	8003c0c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ae2:	4b81      	ldr	r3, [pc, #516]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10f      	bne.n	8003b0e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aee:	2300      	movs	r3, #0
 8003af0:	60bb      	str	r3, [r7, #8]
 8003af2:	4b7d      	ldr	r3, [pc, #500]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af6:	4a7c      	ldr	r2, [pc, #496]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003af8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003afc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003afe:	4b7a      	ldr	r3, [pc, #488]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b06:	60bb      	str	r3, [r7, #8]
 8003b08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b0e:	4b77      	ldr	r3, [pc, #476]	@ (8003cec <HAL_RCC_OscConfig+0x474>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d118      	bne.n	8003b4c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b1a:	4b74      	ldr	r3, [pc, #464]	@ (8003cec <HAL_RCC_OscConfig+0x474>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	4a73      	ldr	r2, [pc, #460]	@ (8003cec <HAL_RCC_OscConfig+0x474>)
 8003b20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b26:	f7fd fe2d 	bl	8001784 <HAL_GetTick>
 8003b2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b2c:	e008      	b.n	8003b40 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b2e:	f7fd fe29 	bl	8001784 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d901      	bls.n	8003b40 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e10c      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b40:	4b6a      	ldr	r3, [pc, #424]	@ (8003cec <HAL_RCC_OscConfig+0x474>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0f0      	beq.n	8003b2e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d106      	bne.n	8003b62 <HAL_RCC_OscConfig+0x2ea>
 8003b54:	4b64      	ldr	r3, [pc, #400]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003b56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b58:	4a63      	ldr	r2, [pc, #396]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003b5a:	f043 0301 	orr.w	r3, r3, #1
 8003b5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b60:	e01c      	b.n	8003b9c <HAL_RCC_OscConfig+0x324>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	2b05      	cmp	r3, #5
 8003b68:	d10c      	bne.n	8003b84 <HAL_RCC_OscConfig+0x30c>
 8003b6a:	4b5f      	ldr	r3, [pc, #380]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b6e:	4a5e      	ldr	r2, [pc, #376]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003b70:	f043 0304 	orr.w	r3, r3, #4
 8003b74:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b76:	4b5c      	ldr	r3, [pc, #368]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b7a:	4a5b      	ldr	r2, [pc, #364]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003b7c:	f043 0301 	orr.w	r3, r3, #1
 8003b80:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b82:	e00b      	b.n	8003b9c <HAL_RCC_OscConfig+0x324>
 8003b84:	4b58      	ldr	r3, [pc, #352]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003b86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b88:	4a57      	ldr	r2, [pc, #348]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003b8a:	f023 0301 	bic.w	r3, r3, #1
 8003b8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b90:	4b55      	ldr	r3, [pc, #340]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003b92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b94:	4a54      	ldr	r2, [pc, #336]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003b96:	f023 0304 	bic.w	r3, r3, #4
 8003b9a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d015      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba4:	f7fd fdee 	bl	8001784 <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003baa:	e00a      	b.n	8003bc2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bac:	f7fd fdea 	bl	8001784 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e0cb      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bc2:	4b49      	ldr	r3, [pc, #292]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d0ee      	beq.n	8003bac <HAL_RCC_OscConfig+0x334>
 8003bce:	e014      	b.n	8003bfa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bd0:	f7fd fdd8 	bl	8001784 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bd6:	e00a      	b.n	8003bee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd8:	f7fd fdd4 	bl	8001784 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d901      	bls.n	8003bee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e0b5      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bee:	4b3e      	ldr	r3, [pc, #248]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003bf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bf2:	f003 0302 	and.w	r3, r3, #2
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d1ee      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003bfa:	7dfb      	ldrb	r3, [r7, #23]
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d105      	bne.n	8003c0c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c00:	4b39      	ldr	r3, [pc, #228]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c04:	4a38      	ldr	r2, [pc, #224]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003c06:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c0a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f000 80a1 	beq.w	8003d58 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c16:	4b34      	ldr	r3, [pc, #208]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 030c 	and.w	r3, r3, #12
 8003c1e:	2b08      	cmp	r3, #8
 8003c20:	d05c      	beq.n	8003cdc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d141      	bne.n	8003cae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c2a:	4b31      	ldr	r3, [pc, #196]	@ (8003cf0 <HAL_RCC_OscConfig+0x478>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c30:	f7fd fda8 	bl	8001784 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c38:	f7fd fda4 	bl	8001784 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e087      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c4a:	4b27      	ldr	r3, [pc, #156]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1f0      	bne.n	8003c38 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	69da      	ldr	r2, [r3, #28]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a1b      	ldr	r3, [r3, #32]
 8003c5e:	431a      	orrs	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c64:	019b      	lsls	r3, r3, #6
 8003c66:	431a      	orrs	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6c:	085b      	lsrs	r3, r3, #1
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	041b      	lsls	r3, r3, #16
 8003c72:	431a      	orrs	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c78:	061b      	lsls	r3, r3, #24
 8003c7a:	491b      	ldr	r1, [pc, #108]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c80:	4b1b      	ldr	r3, [pc, #108]	@ (8003cf0 <HAL_RCC_OscConfig+0x478>)
 8003c82:	2201      	movs	r2, #1
 8003c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c86:	f7fd fd7d 	bl	8001784 <HAL_GetTick>
 8003c8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c8c:	e008      	b.n	8003ca0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c8e:	f7fd fd79 	bl	8001784 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d901      	bls.n	8003ca0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e05c      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ca0:	4b11      	ldr	r3, [pc, #68]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d0f0      	beq.n	8003c8e <HAL_RCC_OscConfig+0x416>
 8003cac:	e054      	b.n	8003d58 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cae:	4b10      	ldr	r3, [pc, #64]	@ (8003cf0 <HAL_RCC_OscConfig+0x478>)
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb4:	f7fd fd66 	bl	8001784 <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cba:	e008      	b.n	8003cce <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cbc:	f7fd fd62 	bl	8001784 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e045      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cce:	4b06      	ldr	r3, [pc, #24]	@ (8003ce8 <HAL_RCC_OscConfig+0x470>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1f0      	bne.n	8003cbc <HAL_RCC_OscConfig+0x444>
 8003cda:	e03d      	b.n	8003d58 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	699b      	ldr	r3, [r3, #24]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d107      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e038      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
 8003ce8:	40023800 	.word	0x40023800
 8003cec:	40007000 	.word	0x40007000
 8003cf0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d64 <HAL_RCC_OscConfig+0x4ec>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d028      	beq.n	8003d54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d121      	bne.n	8003d54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d11a      	bne.n	8003d54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d1e:	68fa      	ldr	r2, [r7, #12]
 8003d20:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d24:	4013      	ands	r3, r2
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d2a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d111      	bne.n	8003d54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d3a:	085b      	lsrs	r3, r3, #1
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d107      	bne.n	8003d54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d4e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d001      	beq.n	8003d58 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e000      	b.n	8003d5a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d58:	2300      	movs	r3, #0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3718      	adds	r7, #24
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	40023800 	.word	0x40023800

08003d68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d101      	bne.n	8003d7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e0cc      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d7c:	4b68      	ldr	r3, [pc, #416]	@ (8003f20 <HAL_RCC_ClockConfig+0x1b8>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 030f 	and.w	r3, r3, #15
 8003d84:	683a      	ldr	r2, [r7, #0]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d90c      	bls.n	8003da4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d8a:	4b65      	ldr	r3, [pc, #404]	@ (8003f20 <HAL_RCC_ClockConfig+0x1b8>)
 8003d8c:	683a      	ldr	r2, [r7, #0]
 8003d8e:	b2d2      	uxtb	r2, r2
 8003d90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d92:	4b63      	ldr	r3, [pc, #396]	@ (8003f20 <HAL_RCC_ClockConfig+0x1b8>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 030f 	and.w	r3, r3, #15
 8003d9a:	683a      	ldr	r2, [r7, #0]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d001      	beq.n	8003da4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e0b8      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f003 0302 	and.w	r3, r3, #2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d020      	beq.n	8003df2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0304 	and.w	r3, r3, #4
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d005      	beq.n	8003dc8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003dbc:	4b59      	ldr	r3, [pc, #356]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	4a58      	ldr	r2, [pc, #352]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003dc6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0308 	and.w	r3, r3, #8
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d005      	beq.n	8003de0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dd4:	4b53      	ldr	r3, [pc, #332]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	4a52      	ldr	r2, [pc, #328]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003dda:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003dde:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003de0:	4b50      	ldr	r3, [pc, #320]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	494d      	ldr	r1, [pc, #308]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d044      	beq.n	8003e88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d107      	bne.n	8003e16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e06:	4b47      	ldr	r3, [pc, #284]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d119      	bne.n	8003e46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e07f      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	2b02      	cmp	r3, #2
 8003e1c:	d003      	beq.n	8003e26 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e22:	2b03      	cmp	r3, #3
 8003e24:	d107      	bne.n	8003e36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e26:	4b3f      	ldr	r3, [pc, #252]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d109      	bne.n	8003e46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e06f      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e36:	4b3b      	ldr	r3, [pc, #236]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d101      	bne.n	8003e46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e067      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e46:	4b37      	ldr	r3, [pc, #220]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f023 0203 	bic.w	r2, r3, #3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	4934      	ldr	r1, [pc, #208]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003e54:	4313      	orrs	r3, r2
 8003e56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e58:	f7fd fc94 	bl	8001784 <HAL_GetTick>
 8003e5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e5e:	e00a      	b.n	8003e76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e60:	f7fd fc90 	bl	8001784 <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e04f      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e76:	4b2b      	ldr	r3, [pc, #172]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f003 020c 	and.w	r2, r3, #12
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d1eb      	bne.n	8003e60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e88:	4b25      	ldr	r3, [pc, #148]	@ (8003f20 <HAL_RCC_ClockConfig+0x1b8>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 030f 	and.w	r3, r3, #15
 8003e90:	683a      	ldr	r2, [r7, #0]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d20c      	bcs.n	8003eb0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e96:	4b22      	ldr	r3, [pc, #136]	@ (8003f20 <HAL_RCC_ClockConfig+0x1b8>)
 8003e98:	683a      	ldr	r2, [r7, #0]
 8003e9a:	b2d2      	uxtb	r2, r2
 8003e9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9e:	4b20      	ldr	r3, [pc, #128]	@ (8003f20 <HAL_RCC_ClockConfig+0x1b8>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 030f 	and.w	r3, r3, #15
 8003ea6:	683a      	ldr	r2, [r7, #0]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d001      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e032      	b.n	8003f16 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0304 	and.w	r3, r3, #4
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d008      	beq.n	8003ece <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ebc:	4b19      	ldr	r3, [pc, #100]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	4916      	ldr	r1, [pc, #88]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0308 	and.w	r3, r3, #8
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d009      	beq.n	8003eee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003eda:	4b12      	ldr	r3, [pc, #72]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	00db      	lsls	r3, r3, #3
 8003ee8:	490e      	ldr	r1, [pc, #56]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003eee:	f000 f821 	bl	8003f34 <HAL_RCC_GetSysClockFreq>
 8003ef2:	4602      	mov	r2, r0
 8003ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f24 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	091b      	lsrs	r3, r3, #4
 8003efa:	f003 030f 	and.w	r3, r3, #15
 8003efe:	490a      	ldr	r1, [pc, #40]	@ (8003f28 <HAL_RCC_ClockConfig+0x1c0>)
 8003f00:	5ccb      	ldrb	r3, [r1, r3]
 8003f02:	fa22 f303 	lsr.w	r3, r2, r3
 8003f06:	4a09      	ldr	r2, [pc, #36]	@ (8003f2c <HAL_RCC_ClockConfig+0x1c4>)
 8003f08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f0a:	4b09      	ldr	r3, [pc, #36]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f7fd fbf4 	bl	80016fc <HAL_InitTick>

  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	40023c00 	.word	0x40023c00
 8003f24:	40023800 	.word	0x40023800
 8003f28:	08006b88 	.word	0x08006b88
 8003f2c:	20000058 	.word	0x20000058
 8003f30:	2000005c 	.word	0x2000005c

08003f34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f38:	b094      	sub	sp, #80	@ 0x50
 8003f3a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003f44:	2300      	movs	r3, #0
 8003f46:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f4c:	4b79      	ldr	r3, [pc, #484]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	f003 030c 	and.w	r3, r3, #12
 8003f54:	2b08      	cmp	r3, #8
 8003f56:	d00d      	beq.n	8003f74 <HAL_RCC_GetSysClockFreq+0x40>
 8003f58:	2b08      	cmp	r3, #8
 8003f5a:	f200 80e1 	bhi.w	8004120 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d002      	beq.n	8003f68 <HAL_RCC_GetSysClockFreq+0x34>
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	d003      	beq.n	8003f6e <HAL_RCC_GetSysClockFreq+0x3a>
 8003f66:	e0db      	b.n	8004120 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f68:	4b73      	ldr	r3, [pc, #460]	@ (8004138 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f6a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f6c:	e0db      	b.n	8004126 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f6e:	4b73      	ldr	r3, [pc, #460]	@ (800413c <HAL_RCC_GetSysClockFreq+0x208>)
 8003f70:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f72:	e0d8      	b.n	8004126 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f74:	4b6f      	ldr	r3, [pc, #444]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f7c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f7e:	4b6d      	ldr	r3, [pc, #436]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d063      	beq.n	8004052 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f8a:	4b6a      	ldr	r3, [pc, #424]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	099b      	lsrs	r3, r3, #6
 8003f90:	2200      	movs	r2, #0
 8003f92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f94:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fa2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003fa6:	4622      	mov	r2, r4
 8003fa8:	462b      	mov	r3, r5
 8003faa:	f04f 0000 	mov.w	r0, #0
 8003fae:	f04f 0100 	mov.w	r1, #0
 8003fb2:	0159      	lsls	r1, r3, #5
 8003fb4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fb8:	0150      	lsls	r0, r2, #5
 8003fba:	4602      	mov	r2, r0
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	4621      	mov	r1, r4
 8003fc0:	1a51      	subs	r1, r2, r1
 8003fc2:	6139      	str	r1, [r7, #16]
 8003fc4:	4629      	mov	r1, r5
 8003fc6:	eb63 0301 	sbc.w	r3, r3, r1
 8003fca:	617b      	str	r3, [r7, #20]
 8003fcc:	f04f 0200 	mov.w	r2, #0
 8003fd0:	f04f 0300 	mov.w	r3, #0
 8003fd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fd8:	4659      	mov	r1, fp
 8003fda:	018b      	lsls	r3, r1, #6
 8003fdc:	4651      	mov	r1, sl
 8003fde:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fe2:	4651      	mov	r1, sl
 8003fe4:	018a      	lsls	r2, r1, #6
 8003fe6:	4651      	mov	r1, sl
 8003fe8:	ebb2 0801 	subs.w	r8, r2, r1
 8003fec:	4659      	mov	r1, fp
 8003fee:	eb63 0901 	sbc.w	r9, r3, r1
 8003ff2:	f04f 0200 	mov.w	r2, #0
 8003ff6:	f04f 0300 	mov.w	r3, #0
 8003ffa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ffe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004002:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004006:	4690      	mov	r8, r2
 8004008:	4699      	mov	r9, r3
 800400a:	4623      	mov	r3, r4
 800400c:	eb18 0303 	adds.w	r3, r8, r3
 8004010:	60bb      	str	r3, [r7, #8]
 8004012:	462b      	mov	r3, r5
 8004014:	eb49 0303 	adc.w	r3, r9, r3
 8004018:	60fb      	str	r3, [r7, #12]
 800401a:	f04f 0200 	mov.w	r2, #0
 800401e:	f04f 0300 	mov.w	r3, #0
 8004022:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004026:	4629      	mov	r1, r5
 8004028:	024b      	lsls	r3, r1, #9
 800402a:	4621      	mov	r1, r4
 800402c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004030:	4621      	mov	r1, r4
 8004032:	024a      	lsls	r2, r1, #9
 8004034:	4610      	mov	r0, r2
 8004036:	4619      	mov	r1, r3
 8004038:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800403a:	2200      	movs	r2, #0
 800403c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800403e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004040:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004044:	f7fc f92c 	bl	80002a0 <__aeabi_uldivmod>
 8004048:	4602      	mov	r2, r0
 800404a:	460b      	mov	r3, r1
 800404c:	4613      	mov	r3, r2
 800404e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004050:	e058      	b.n	8004104 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004052:	4b38      	ldr	r3, [pc, #224]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x200>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	099b      	lsrs	r3, r3, #6
 8004058:	2200      	movs	r2, #0
 800405a:	4618      	mov	r0, r3
 800405c:	4611      	mov	r1, r2
 800405e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004062:	623b      	str	r3, [r7, #32]
 8004064:	2300      	movs	r3, #0
 8004066:	627b      	str	r3, [r7, #36]	@ 0x24
 8004068:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800406c:	4642      	mov	r2, r8
 800406e:	464b      	mov	r3, r9
 8004070:	f04f 0000 	mov.w	r0, #0
 8004074:	f04f 0100 	mov.w	r1, #0
 8004078:	0159      	lsls	r1, r3, #5
 800407a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800407e:	0150      	lsls	r0, r2, #5
 8004080:	4602      	mov	r2, r0
 8004082:	460b      	mov	r3, r1
 8004084:	4641      	mov	r1, r8
 8004086:	ebb2 0a01 	subs.w	sl, r2, r1
 800408a:	4649      	mov	r1, r9
 800408c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004090:	f04f 0200 	mov.w	r2, #0
 8004094:	f04f 0300 	mov.w	r3, #0
 8004098:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800409c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040a4:	ebb2 040a 	subs.w	r4, r2, sl
 80040a8:	eb63 050b 	sbc.w	r5, r3, fp
 80040ac:	f04f 0200 	mov.w	r2, #0
 80040b0:	f04f 0300 	mov.w	r3, #0
 80040b4:	00eb      	lsls	r3, r5, #3
 80040b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040ba:	00e2      	lsls	r2, r4, #3
 80040bc:	4614      	mov	r4, r2
 80040be:	461d      	mov	r5, r3
 80040c0:	4643      	mov	r3, r8
 80040c2:	18e3      	adds	r3, r4, r3
 80040c4:	603b      	str	r3, [r7, #0]
 80040c6:	464b      	mov	r3, r9
 80040c8:	eb45 0303 	adc.w	r3, r5, r3
 80040cc:	607b      	str	r3, [r7, #4]
 80040ce:	f04f 0200 	mov.w	r2, #0
 80040d2:	f04f 0300 	mov.w	r3, #0
 80040d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040da:	4629      	mov	r1, r5
 80040dc:	028b      	lsls	r3, r1, #10
 80040de:	4621      	mov	r1, r4
 80040e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040e4:	4621      	mov	r1, r4
 80040e6:	028a      	lsls	r2, r1, #10
 80040e8:	4610      	mov	r0, r2
 80040ea:	4619      	mov	r1, r3
 80040ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040ee:	2200      	movs	r2, #0
 80040f0:	61bb      	str	r3, [r7, #24]
 80040f2:	61fa      	str	r2, [r7, #28]
 80040f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80040f8:	f7fc f8d2 	bl	80002a0 <__aeabi_uldivmod>
 80040fc:	4602      	mov	r2, r0
 80040fe:	460b      	mov	r3, r1
 8004100:	4613      	mov	r3, r2
 8004102:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004104:	4b0b      	ldr	r3, [pc, #44]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x200>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	0c1b      	lsrs	r3, r3, #16
 800410a:	f003 0303 	and.w	r3, r3, #3
 800410e:	3301      	adds	r3, #1
 8004110:	005b      	lsls	r3, r3, #1
 8004112:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004114:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004118:	fbb2 f3f3 	udiv	r3, r2, r3
 800411c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800411e:	e002      	b.n	8004126 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004120:	4b05      	ldr	r3, [pc, #20]	@ (8004138 <HAL_RCC_GetSysClockFreq+0x204>)
 8004122:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004124:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004126:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004128:	4618      	mov	r0, r3
 800412a:	3750      	adds	r7, #80	@ 0x50
 800412c:	46bd      	mov	sp, r7
 800412e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004132:	bf00      	nop
 8004134:	40023800 	.word	0x40023800
 8004138:	00f42400 	.word	0x00f42400
 800413c:	007a1200 	.word	0x007a1200

08004140 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004140:	b480      	push	{r7}
 8004142:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004144:	4b03      	ldr	r3, [pc, #12]	@ (8004154 <HAL_RCC_GetHCLKFreq+0x14>)
 8004146:	681b      	ldr	r3, [r3, #0]
}
 8004148:	4618      	mov	r0, r3
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	20000058 	.word	0x20000058

08004158 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800415c:	f7ff fff0 	bl	8004140 <HAL_RCC_GetHCLKFreq>
 8004160:	4602      	mov	r2, r0
 8004162:	4b05      	ldr	r3, [pc, #20]	@ (8004178 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	0a9b      	lsrs	r3, r3, #10
 8004168:	f003 0307 	and.w	r3, r3, #7
 800416c:	4903      	ldr	r1, [pc, #12]	@ (800417c <HAL_RCC_GetPCLK1Freq+0x24>)
 800416e:	5ccb      	ldrb	r3, [r1, r3]
 8004170:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004174:	4618      	mov	r0, r3
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40023800 	.word	0x40023800
 800417c:	08006b98 	.word	0x08006b98

08004180 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004184:	f7ff ffdc 	bl	8004140 <HAL_RCC_GetHCLKFreq>
 8004188:	4602      	mov	r2, r0
 800418a:	4b05      	ldr	r3, [pc, #20]	@ (80041a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	0b5b      	lsrs	r3, r3, #13
 8004190:	f003 0307 	and.w	r3, r3, #7
 8004194:	4903      	ldr	r1, [pc, #12]	@ (80041a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004196:	5ccb      	ldrb	r3, [r1, r3]
 8004198:	fa22 f303 	lsr.w	r3, r2, r3
}
 800419c:	4618      	mov	r0, r3
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	40023800 	.word	0x40023800
 80041a4:	08006b98 	.word	0x08006b98

080041a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80041b4:	2300      	movs	r3, #0
 80041b6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d10b      	bne.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d105      	bne.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d075      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80041dc:	4b91      	ldr	r3, [pc, #580]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80041de:	2200      	movs	r2, #0
 80041e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80041e2:	f7fd facf 	bl	8001784 <HAL_GetTick>
 80041e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80041e8:	e008      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80041ea:	f7fd facb 	bl	8001784 <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	2b02      	cmp	r3, #2
 80041f6:	d901      	bls.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e189      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80041fc:	4b8a      	ldr	r3, [pc, #552]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1f0      	bne.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f003 0301 	and.w	r3, r3, #1
 8004210:	2b00      	cmp	r3, #0
 8004212:	d009      	beq.n	8004228 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	019a      	lsls	r2, r3, #6
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	071b      	lsls	r3, r3, #28
 8004220:	4981      	ldr	r1, [pc, #516]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004222:	4313      	orrs	r3, r2
 8004224:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b00      	cmp	r3, #0
 8004232:	d01f      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004234:	4b7c      	ldr	r3, [pc, #496]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004236:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800423a:	0f1b      	lsrs	r3, r3, #28
 800423c:	f003 0307 	and.w	r3, r3, #7
 8004240:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	019a      	lsls	r2, r3, #6
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	061b      	lsls	r3, r3, #24
 800424e:	431a      	orrs	r2, r3
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	071b      	lsls	r3, r3, #28
 8004254:	4974      	ldr	r1, [pc, #464]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004256:	4313      	orrs	r3, r2
 8004258:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800425c:	4b72      	ldr	r3, [pc, #456]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800425e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004262:	f023 021f 	bic.w	r2, r3, #31
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	3b01      	subs	r3, #1
 800426c:	496e      	ldr	r1, [pc, #440]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800426e:	4313      	orrs	r3, r2
 8004270:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800427c:	2b00      	cmp	r3, #0
 800427e:	d00d      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	019a      	lsls	r2, r3, #6
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	061b      	lsls	r3, r3, #24
 800428c:	431a      	orrs	r2, r3
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	071b      	lsls	r3, r3, #28
 8004294:	4964      	ldr	r1, [pc, #400]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004296:	4313      	orrs	r3, r2
 8004298:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800429c:	4b61      	ldr	r3, [pc, #388]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800429e:	2201      	movs	r2, #1
 80042a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042a2:	f7fd fa6f 	bl	8001784 <HAL_GetTick>
 80042a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042a8:	e008      	b.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80042aa:	f7fd fa6b 	bl	8001784 <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d901      	bls.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e129      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042bc:	4b5a      	ldr	r3, [pc, #360]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d0f0      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0304 	and.w	r3, r3, #4
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d105      	bne.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d079      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80042e0:	4b52      	ldr	r3, [pc, #328]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042e6:	f7fd fa4d 	bl	8001784 <HAL_GetTick>
 80042ea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80042ec:	e008      	b.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80042ee:	f7fd fa49 	bl	8001784 <HAL_GetTick>
 80042f2:	4602      	mov	r2, r0
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	1ad3      	subs	r3, r2, r3
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d901      	bls.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042fc:	2303      	movs	r3, #3
 80042fe:	e107      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004300:	4b49      	ldr	r3, [pc, #292]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004308:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800430c:	d0ef      	beq.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0304 	and.w	r3, r3, #4
 8004316:	2b00      	cmp	r3, #0
 8004318:	d020      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800431a:	4b43      	ldr	r3, [pc, #268]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800431c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004320:	0f1b      	lsrs	r3, r3, #28
 8004322:	f003 0307 	and.w	r3, r3, #7
 8004326:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	691b      	ldr	r3, [r3, #16]
 800432c:	019a      	lsls	r2, r3, #6
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	695b      	ldr	r3, [r3, #20]
 8004332:	061b      	lsls	r3, r3, #24
 8004334:	431a      	orrs	r2, r3
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	071b      	lsls	r3, r3, #28
 800433a:	493b      	ldr	r1, [pc, #236]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800433c:	4313      	orrs	r3, r2
 800433e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004342:	4b39      	ldr	r3, [pc, #228]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004344:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004348:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a1b      	ldr	r3, [r3, #32]
 8004350:	3b01      	subs	r3, #1
 8004352:	021b      	lsls	r3, r3, #8
 8004354:	4934      	ldr	r1, [pc, #208]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004356:	4313      	orrs	r3, r2
 8004358:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0308 	and.w	r3, r3, #8
 8004364:	2b00      	cmp	r3, #0
 8004366:	d01e      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004368:	4b2f      	ldr	r3, [pc, #188]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800436a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800436e:	0e1b      	lsrs	r3, r3, #24
 8004370:	f003 030f 	and.w	r3, r3, #15
 8004374:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	019a      	lsls	r2, r3, #6
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	061b      	lsls	r3, r3, #24
 8004380:	431a      	orrs	r2, r3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	071b      	lsls	r3, r3, #28
 8004388:	4927      	ldr	r1, [pc, #156]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800438a:	4313      	orrs	r3, r2
 800438c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004390:	4b25      	ldr	r3, [pc, #148]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004392:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004396:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800439e:	4922      	ldr	r1, [pc, #136]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80043a6:	4b21      	ldr	r3, [pc, #132]	@ (800442c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80043a8:	2201      	movs	r2, #1
 80043aa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80043ac:	f7fd f9ea 	bl	8001784 <HAL_GetTick>
 80043b0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80043b2:	e008      	b.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80043b4:	f7fd f9e6 	bl	8001784 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d901      	bls.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e0a4      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80043c6:	4b18      	ldr	r3, [pc, #96]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80043ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80043d2:	d1ef      	bne.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 0320 	and.w	r3, r3, #32
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f000 808b 	beq.w	80044f8 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80043e2:	2300      	movs	r3, #0
 80043e4:	60fb      	str	r3, [r7, #12]
 80043e6:	4b10      	ldr	r3, [pc, #64]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ea:	4a0f      	ldr	r2, [pc, #60]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80043f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004428 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043fa:	60fb      	str	r3, [r7, #12]
 80043fc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80043fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a0b      	ldr	r2, [pc, #44]	@ (8004430 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004404:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004408:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800440a:	f7fd f9bb 	bl	8001784 <HAL_GetTick>
 800440e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004410:	e010      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004412:	f7fd f9b7 	bl	8001784 <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	2b02      	cmp	r3, #2
 800441e:	d909      	bls.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e075      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004424:	42470068 	.word	0x42470068
 8004428:	40023800 	.word	0x40023800
 800442c:	42470070 	.word	0x42470070
 8004430:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004434:	4b38      	ldr	r3, [pc, #224]	@ (8004518 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800443c:	2b00      	cmp	r3, #0
 800443e:	d0e8      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004440:	4b36      	ldr	r3, [pc, #216]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004444:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004448:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d02f      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004454:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	429a      	cmp	r2, r3
 800445c:	d028      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800445e:	4b2f      	ldr	r3, [pc, #188]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004462:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004466:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004468:	4b2d      	ldr	r3, [pc, #180]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800446a:	2201      	movs	r2, #1
 800446c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800446e:	4b2c      	ldr	r3, [pc, #176]	@ (8004520 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004470:	2200      	movs	r2, #0
 8004472:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004474:	4a29      	ldr	r2, [pc, #164]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800447a:	4b28      	ldr	r3, [pc, #160]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800447c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b01      	cmp	r3, #1
 8004484:	d114      	bne.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004486:	f7fd f97d 	bl	8001784 <HAL_GetTick>
 800448a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800448c:	e00a      	b.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800448e:	f7fd f979 	bl	8001784 <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	f241 3288 	movw	r2, #5000	@ 0x1388
 800449c:	4293      	cmp	r3, r2
 800449e:	d901      	bls.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80044a0:	2303      	movs	r3, #3
 80044a2:	e035      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044a4:	4b1d      	ldr	r3, [pc, #116]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d0ee      	beq.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044bc:	d10d      	bne.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x332>
 80044be:	4b17      	ldr	r3, [pc, #92]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ca:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80044ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044d2:	4912      	ldr	r1, [pc, #72]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	608b      	str	r3, [r1, #8]
 80044d8:	e005      	b.n	80044e6 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 80044da:	4b10      	ldr	r3, [pc, #64]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	4a0f      	ldr	r2, [pc, #60]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044e0:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80044e4:	6093      	str	r3, [r2, #8]
 80044e6:	4b0d      	ldr	r3, [pc, #52]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044e8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044f2:	490a      	ldr	r1, [pc, #40]	@ (800451c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044f4:	4313      	orrs	r3, r2
 80044f6:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0310 	and.w	r3, r3, #16
 8004500:	2b00      	cmp	r3, #0
 8004502:	d004      	beq.n	800450e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800450a:	4b06      	ldr	r3, [pc, #24]	@ (8004524 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800450c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800450e:	2300      	movs	r3, #0
}
 8004510:	4618      	mov	r0, r3
 8004512:	3718      	adds	r7, #24
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	40007000 	.word	0x40007000
 800451c:	40023800 	.word	0x40023800
 8004520:	42470e40 	.word	0x42470e40
 8004524:	424711e0 	.word	0x424711e0

08004528 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004528:	b480      	push	{r7}
 800452a:	b087      	sub	sp, #28
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004530:	2300      	movs	r3, #0
 8004532:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004534:	2300      	movs	r3, #0
 8004536:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004538:	2300      	movs	r3, #0
 800453a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800453c:	2300      	movs	r3, #0
 800453e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2b01      	cmp	r3, #1
 8004544:	d13f      	bne.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004546:	4b24      	ldr	r3, [pc, #144]	@ (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004548:	689b      	ldr	r3, [r3, #8]
 800454a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800454e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d006      	beq.n	8004564 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800455c:	d12f      	bne.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800455e:	4b1f      	ldr	r3, [pc, #124]	@ (80045dc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004560:	617b      	str	r3, [r7, #20]
          break;
 8004562:	e02f      	b.n	80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004564:	4b1c      	ldr	r3, [pc, #112]	@ (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800456c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004570:	d108      	bne.n	8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004572:	4b19      	ldr	r3, [pc, #100]	@ (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800457a:	4a19      	ldr	r2, [pc, #100]	@ (80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800457c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004580:	613b      	str	r3, [r7, #16]
 8004582:	e007      	b.n	8004594 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004584:	4b14      	ldr	r3, [pc, #80]	@ (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800458c:	4a15      	ldr	r2, [pc, #84]	@ (80045e4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800458e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004592:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004594:	4b10      	ldr	r3, [pc, #64]	@ (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004596:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800459a:	099b      	lsrs	r3, r3, #6
 800459c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	fb02 f303 	mul.w	r3, r2, r3
 80045a6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80045a8:	4b0b      	ldr	r3, [pc, #44]	@ (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80045aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045ae:	0f1b      	lsrs	r3, r3, #28
 80045b0:	f003 0307 	and.w	r3, r3, #7
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ba:	617b      	str	r3, [r7, #20]
          break;
 80045bc:	e002      	b.n	80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80045be:	2300      	movs	r3, #0
 80045c0:	617b      	str	r3, [r7, #20]
          break;
 80045c2:	bf00      	nop
        }
      }
      break;
 80045c4:	e000      	b.n	80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80045c6:	bf00      	nop
    }
  }
  return frequency;
 80045c8:	697b      	ldr	r3, [r7, #20]
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	371c      	adds	r7, #28
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	40023800 	.word	0x40023800
 80045dc:	00bb8000 	.word	0x00bb8000
 80045e0:	007a1200 	.word	0x007a1200
 80045e4:	00f42400 	.word	0x00f42400

080045e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d101      	bne.n	80045fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e041      	b.n	800467e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004600:	b2db      	uxtb	r3, r3
 8004602:	2b00      	cmp	r3, #0
 8004604:	d106      	bne.n	8004614 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7fc fe34 	bl	800127c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2202      	movs	r2, #2
 8004618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	3304      	adds	r3, #4
 8004624:	4619      	mov	r1, r3
 8004626:	4610      	mov	r0, r2
 8004628:	f000 f984 	bl	8004934 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	3708      	adds	r7, #8
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}
	...

08004688 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004696:	b2db      	uxtb	r3, r3
 8004698:	2b01      	cmp	r3, #1
 800469a:	d001      	beq.n	80046a0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	e046      	b.n	800472e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2202      	movs	r2, #2
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a23      	ldr	r2, [pc, #140]	@ (800473c <HAL_TIM_Base_Start+0xb4>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d022      	beq.n	80046f8 <HAL_TIM_Base_Start+0x70>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046ba:	d01d      	beq.n	80046f8 <HAL_TIM_Base_Start+0x70>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a1f      	ldr	r2, [pc, #124]	@ (8004740 <HAL_TIM_Base_Start+0xb8>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d018      	beq.n	80046f8 <HAL_TIM_Base_Start+0x70>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a1e      	ldr	r2, [pc, #120]	@ (8004744 <HAL_TIM_Base_Start+0xbc>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d013      	beq.n	80046f8 <HAL_TIM_Base_Start+0x70>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a1c      	ldr	r2, [pc, #112]	@ (8004748 <HAL_TIM_Base_Start+0xc0>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d00e      	beq.n	80046f8 <HAL_TIM_Base_Start+0x70>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a1b      	ldr	r2, [pc, #108]	@ (800474c <HAL_TIM_Base_Start+0xc4>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d009      	beq.n	80046f8 <HAL_TIM_Base_Start+0x70>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a19      	ldr	r2, [pc, #100]	@ (8004750 <HAL_TIM_Base_Start+0xc8>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d004      	beq.n	80046f8 <HAL_TIM_Base_Start+0x70>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a18      	ldr	r2, [pc, #96]	@ (8004754 <HAL_TIM_Base_Start+0xcc>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d111      	bne.n	800471c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f003 0307 	and.w	r3, r3, #7
 8004702:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2b06      	cmp	r3, #6
 8004708:	d010      	beq.n	800472c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f042 0201 	orr.w	r2, r2, #1
 8004718:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800471a:	e007      	b.n	800472c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f042 0201 	orr.w	r2, r2, #1
 800472a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	40010000 	.word	0x40010000
 8004740:	40000400 	.word	0x40000400
 8004744:	40000800 	.word	0x40000800
 8004748:	40000c00 	.word	0x40000c00
 800474c:	40010400 	.word	0x40010400
 8004750:	40014000 	.word	0x40014000
 8004754:	40001800 	.word	0x40001800

08004758 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	6a1a      	ldr	r2, [r3, #32]
 8004766:	f241 1311 	movw	r3, #4369	@ 0x1111
 800476a:	4013      	ands	r3, r2
 800476c:	2b00      	cmp	r3, #0
 800476e:	d10f      	bne.n	8004790 <HAL_TIM_Base_Stop+0x38>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	6a1a      	ldr	r2, [r3, #32]
 8004776:	f240 4344 	movw	r3, #1092	@ 0x444
 800477a:	4013      	ands	r3, r2
 800477c:	2b00      	cmp	r3, #0
 800477e:	d107      	bne.n	8004790 <HAL_TIM_Base_Stop+0x38>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 0201 	bic.w	r2, r2, #1
 800478e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr

080047a6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047a6:	b580      	push	{r7, lr}
 80047a8:	b084      	sub	sp, #16
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
 80047ae:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047b0:	2300      	movs	r3, #0
 80047b2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047ba:	2b01      	cmp	r3, #1
 80047bc:	d101      	bne.n	80047c2 <HAL_TIM_ConfigClockSource+0x1c>
 80047be:	2302      	movs	r3, #2
 80047c0:	e0b4      	b.n	800492c <HAL_TIM_ConfigClockSource+0x186>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2201      	movs	r2, #1
 80047c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2202      	movs	r2, #2
 80047ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047e0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047e8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047fa:	d03e      	beq.n	800487a <HAL_TIM_ConfigClockSource+0xd4>
 80047fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004800:	f200 8087 	bhi.w	8004912 <HAL_TIM_ConfigClockSource+0x16c>
 8004804:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004808:	f000 8086 	beq.w	8004918 <HAL_TIM_ConfigClockSource+0x172>
 800480c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004810:	d87f      	bhi.n	8004912 <HAL_TIM_ConfigClockSource+0x16c>
 8004812:	2b70      	cmp	r3, #112	@ 0x70
 8004814:	d01a      	beq.n	800484c <HAL_TIM_ConfigClockSource+0xa6>
 8004816:	2b70      	cmp	r3, #112	@ 0x70
 8004818:	d87b      	bhi.n	8004912 <HAL_TIM_ConfigClockSource+0x16c>
 800481a:	2b60      	cmp	r3, #96	@ 0x60
 800481c:	d050      	beq.n	80048c0 <HAL_TIM_ConfigClockSource+0x11a>
 800481e:	2b60      	cmp	r3, #96	@ 0x60
 8004820:	d877      	bhi.n	8004912 <HAL_TIM_ConfigClockSource+0x16c>
 8004822:	2b50      	cmp	r3, #80	@ 0x50
 8004824:	d03c      	beq.n	80048a0 <HAL_TIM_ConfigClockSource+0xfa>
 8004826:	2b50      	cmp	r3, #80	@ 0x50
 8004828:	d873      	bhi.n	8004912 <HAL_TIM_ConfigClockSource+0x16c>
 800482a:	2b40      	cmp	r3, #64	@ 0x40
 800482c:	d058      	beq.n	80048e0 <HAL_TIM_ConfigClockSource+0x13a>
 800482e:	2b40      	cmp	r3, #64	@ 0x40
 8004830:	d86f      	bhi.n	8004912 <HAL_TIM_ConfigClockSource+0x16c>
 8004832:	2b30      	cmp	r3, #48	@ 0x30
 8004834:	d064      	beq.n	8004900 <HAL_TIM_ConfigClockSource+0x15a>
 8004836:	2b30      	cmp	r3, #48	@ 0x30
 8004838:	d86b      	bhi.n	8004912 <HAL_TIM_ConfigClockSource+0x16c>
 800483a:	2b20      	cmp	r3, #32
 800483c:	d060      	beq.n	8004900 <HAL_TIM_ConfigClockSource+0x15a>
 800483e:	2b20      	cmp	r3, #32
 8004840:	d867      	bhi.n	8004912 <HAL_TIM_ConfigClockSource+0x16c>
 8004842:	2b00      	cmp	r3, #0
 8004844:	d05c      	beq.n	8004900 <HAL_TIM_ConfigClockSource+0x15a>
 8004846:	2b10      	cmp	r3, #16
 8004848:	d05a      	beq.n	8004900 <HAL_TIM_ConfigClockSource+0x15a>
 800484a:	e062      	b.n	8004912 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800485c:	f000 f98a 	bl	8004b74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800486e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68ba      	ldr	r2, [r7, #8]
 8004876:	609a      	str	r2, [r3, #8]
      break;
 8004878:	e04f      	b.n	800491a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800488a:	f000 f973 	bl	8004b74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	689a      	ldr	r2, [r3, #8]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800489c:	609a      	str	r2, [r3, #8]
      break;
 800489e:	e03c      	b.n	800491a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ac:	461a      	mov	r2, r3
 80048ae:	f000 f8e7 	bl	8004a80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	2150      	movs	r1, #80	@ 0x50
 80048b8:	4618      	mov	r0, r3
 80048ba:	f000 f940 	bl	8004b3e <TIM_ITRx_SetConfig>
      break;
 80048be:	e02c      	b.n	800491a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048cc:	461a      	mov	r2, r3
 80048ce:	f000 f906 	bl	8004ade <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2160      	movs	r1, #96	@ 0x60
 80048d8:	4618      	mov	r0, r3
 80048da:	f000 f930 	bl	8004b3e <TIM_ITRx_SetConfig>
      break;
 80048de:	e01c      	b.n	800491a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ec:	461a      	mov	r2, r3
 80048ee:	f000 f8c7 	bl	8004a80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2140      	movs	r1, #64	@ 0x40
 80048f8:	4618      	mov	r0, r3
 80048fa:	f000 f920 	bl	8004b3e <TIM_ITRx_SetConfig>
      break;
 80048fe:	e00c      	b.n	800491a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4619      	mov	r1, r3
 800490a:	4610      	mov	r0, r2
 800490c:	f000 f917 	bl	8004b3e <TIM_ITRx_SetConfig>
      break;
 8004910:	e003      	b.n	800491a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	73fb      	strb	r3, [r7, #15]
      break;
 8004916:	e000      	b.n	800491a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004918:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2201      	movs	r2, #1
 800491e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800492a:	7bfb      	ldrb	r3, [r7, #15]
}
 800492c:	4618      	mov	r0, r3
 800492e:	3710      	adds	r7, #16
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4a43      	ldr	r2, [pc, #268]	@ (8004a54 <TIM_Base_SetConfig+0x120>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d013      	beq.n	8004974 <TIM_Base_SetConfig+0x40>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004952:	d00f      	beq.n	8004974 <TIM_Base_SetConfig+0x40>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	4a40      	ldr	r2, [pc, #256]	@ (8004a58 <TIM_Base_SetConfig+0x124>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d00b      	beq.n	8004974 <TIM_Base_SetConfig+0x40>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	4a3f      	ldr	r2, [pc, #252]	@ (8004a5c <TIM_Base_SetConfig+0x128>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d007      	beq.n	8004974 <TIM_Base_SetConfig+0x40>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a3e      	ldr	r2, [pc, #248]	@ (8004a60 <TIM_Base_SetConfig+0x12c>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d003      	beq.n	8004974 <TIM_Base_SetConfig+0x40>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a3d      	ldr	r2, [pc, #244]	@ (8004a64 <TIM_Base_SetConfig+0x130>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d108      	bne.n	8004986 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800497a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	4313      	orrs	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a32      	ldr	r2, [pc, #200]	@ (8004a54 <TIM_Base_SetConfig+0x120>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d02b      	beq.n	80049e6 <TIM_Base_SetConfig+0xb2>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004994:	d027      	beq.n	80049e6 <TIM_Base_SetConfig+0xb2>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a2f      	ldr	r2, [pc, #188]	@ (8004a58 <TIM_Base_SetConfig+0x124>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d023      	beq.n	80049e6 <TIM_Base_SetConfig+0xb2>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	4a2e      	ldr	r2, [pc, #184]	@ (8004a5c <TIM_Base_SetConfig+0x128>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d01f      	beq.n	80049e6 <TIM_Base_SetConfig+0xb2>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	4a2d      	ldr	r2, [pc, #180]	@ (8004a60 <TIM_Base_SetConfig+0x12c>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d01b      	beq.n	80049e6 <TIM_Base_SetConfig+0xb2>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a2c      	ldr	r2, [pc, #176]	@ (8004a64 <TIM_Base_SetConfig+0x130>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d017      	beq.n	80049e6 <TIM_Base_SetConfig+0xb2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	4a2b      	ldr	r2, [pc, #172]	@ (8004a68 <TIM_Base_SetConfig+0x134>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d013      	beq.n	80049e6 <TIM_Base_SetConfig+0xb2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a2a      	ldr	r2, [pc, #168]	@ (8004a6c <TIM_Base_SetConfig+0x138>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d00f      	beq.n	80049e6 <TIM_Base_SetConfig+0xb2>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a29      	ldr	r2, [pc, #164]	@ (8004a70 <TIM_Base_SetConfig+0x13c>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d00b      	beq.n	80049e6 <TIM_Base_SetConfig+0xb2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a28      	ldr	r2, [pc, #160]	@ (8004a74 <TIM_Base_SetConfig+0x140>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d007      	beq.n	80049e6 <TIM_Base_SetConfig+0xb2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a27      	ldr	r2, [pc, #156]	@ (8004a78 <TIM_Base_SetConfig+0x144>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d003      	beq.n	80049e6 <TIM_Base_SetConfig+0xb2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a26      	ldr	r2, [pc, #152]	@ (8004a7c <TIM_Base_SetConfig+0x148>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d108      	bne.n	80049f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	4313      	orrs	r3, r2
 80049f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	689a      	ldr	r2, [r3, #8]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a0e      	ldr	r2, [pc, #56]	@ (8004a54 <TIM_Base_SetConfig+0x120>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d003      	beq.n	8004a26 <TIM_Base_SetConfig+0xf2>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a10      	ldr	r2, [pc, #64]	@ (8004a64 <TIM_Base_SetConfig+0x130>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d103      	bne.n	8004a2e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	691a      	ldr	r2, [r3, #16]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f043 0204 	orr.w	r2, r3, #4
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	68fa      	ldr	r2, [r7, #12]
 8004a44:	601a      	str	r2, [r3, #0]
}
 8004a46:	bf00      	nop
 8004a48:	3714      	adds	r7, #20
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	40010000 	.word	0x40010000
 8004a58:	40000400 	.word	0x40000400
 8004a5c:	40000800 	.word	0x40000800
 8004a60:	40000c00 	.word	0x40000c00
 8004a64:	40010400 	.word	0x40010400
 8004a68:	40014000 	.word	0x40014000
 8004a6c:	40014400 	.word	0x40014400
 8004a70:	40014800 	.word	0x40014800
 8004a74:	40001800 	.word	0x40001800
 8004a78:	40001c00 	.word	0x40001c00
 8004a7c:	40002000 	.word	0x40002000

08004a80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b087      	sub	sp, #28
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6a1b      	ldr	r3, [r3, #32]
 8004a90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	f023 0201 	bic.w	r2, r3, #1
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	699b      	ldr	r3, [r3, #24]
 8004aa2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004aaa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	011b      	lsls	r3, r3, #4
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	f023 030a 	bic.w	r3, r3, #10
 8004abc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	621a      	str	r2, [r3, #32]
}
 8004ad2:	bf00      	nop
 8004ad4:	371c      	adds	r7, #28
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr

08004ade <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b087      	sub	sp, #28
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	60f8      	str	r0, [r7, #12]
 8004ae6:	60b9      	str	r1, [r7, #8]
 8004ae8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6a1b      	ldr	r3, [r3, #32]
 8004aee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6a1b      	ldr	r3, [r3, #32]
 8004af4:	f023 0210 	bic.w	r2, r3, #16
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	699b      	ldr	r3, [r3, #24]
 8004b00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	031b      	lsls	r3, r3, #12
 8004b0e:	693a      	ldr	r2, [r7, #16]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b1a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	011b      	lsls	r3, r3, #4
 8004b20:	697a      	ldr	r2, [r7, #20]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	697a      	ldr	r2, [r7, #20]
 8004b30:	621a      	str	r2, [r3, #32]
}
 8004b32:	bf00      	nop
 8004b34:	371c      	adds	r7, #28
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr

08004b3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	b085      	sub	sp, #20
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
 8004b46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b56:	683a      	ldr	r2, [r7, #0]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	f043 0307 	orr.w	r3, r3, #7
 8004b60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	68fa      	ldr	r2, [r7, #12]
 8004b66:	609a      	str	r2, [r3, #8]
}
 8004b68:	bf00      	nop
 8004b6a:	3714      	adds	r7, #20
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b087      	sub	sp, #28
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	60f8      	str	r0, [r7, #12]
 8004b7c:	60b9      	str	r1, [r7, #8]
 8004b7e:	607a      	str	r2, [r7, #4]
 8004b80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	021a      	lsls	r2, r3, #8
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	431a      	orrs	r2, r3
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	697a      	ldr	r2, [r7, #20]
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	697a      	ldr	r2, [r7, #20]
 8004ba6:	609a      	str	r2, [r3, #8]
}
 8004ba8:	bf00      	nop
 8004baa:	371c      	adds	r7, #28
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr

08004bb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d101      	bne.n	8004bcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bc8:	2302      	movs	r3, #2
 8004bca:	e05a      	b.n	8004c82 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bf2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	68fa      	ldr	r2, [r7, #12]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a21      	ldr	r2, [pc, #132]	@ (8004c90 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d022      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c18:	d01d      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a1d      	ldr	r2, [pc, #116]	@ (8004c94 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d018      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a1b      	ldr	r2, [pc, #108]	@ (8004c98 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d013      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a1a      	ldr	r2, [pc, #104]	@ (8004c9c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d00e      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a18      	ldr	r2, [pc, #96]	@ (8004ca0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d009      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a17      	ldr	r2, [pc, #92]	@ (8004ca4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d004      	beq.n	8004c56 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a15      	ldr	r2, [pc, #84]	@ (8004ca8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d10c      	bne.n	8004c70 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	40010000 	.word	0x40010000
 8004c94:	40000400 	.word	0x40000400
 8004c98:	40000800 	.word	0x40000800
 8004c9c:	40000c00 	.word	0x40000c00
 8004ca0:	40010400 	.word	0x40010400
 8004ca4:	40014000 	.word	0x40014000
 8004ca8:	40001800 	.word	0x40001800

08004cac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b082      	sub	sp, #8
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d101      	bne.n	8004cbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e042      	b.n	8004d44 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d106      	bne.n	8004cd8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f7fc faf4 	bl	80012c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2224      	movs	r2, #36	@ 0x24
 8004cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	68da      	ldr	r2, [r3, #12]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 f973 	bl	8004fdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	691a      	ldr	r2, [r3, #16]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d04:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	695a      	ldr	r2, [r3, #20]
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d14:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	68da      	ldr	r2, [r3, #12]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d24:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2220      	movs	r2, #32
 8004d38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004d42:	2300      	movs	r3, #0
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3708      	adds	r7, #8
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b08a      	sub	sp, #40	@ 0x28
 8004d50:	af02      	add	r7, sp, #8
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	603b      	str	r3, [r7, #0]
 8004d58:	4613      	mov	r3, r2
 8004d5a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	2b20      	cmp	r3, #32
 8004d6a:	d175      	bne.n	8004e58 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d002      	beq.n	8004d78 <HAL_UART_Transmit+0x2c>
 8004d72:	88fb      	ldrh	r3, [r7, #6]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d101      	bne.n	8004d7c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e06e      	b.n	8004e5a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2221      	movs	r2, #33	@ 0x21
 8004d86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d8a:	f7fc fcfb 	bl	8001784 <HAL_GetTick>
 8004d8e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	88fa      	ldrh	r2, [r7, #6]
 8004d94:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	88fa      	ldrh	r2, [r7, #6]
 8004d9a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004da4:	d108      	bne.n	8004db8 <HAL_UART_Transmit+0x6c>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d104      	bne.n	8004db8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004dae:	2300      	movs	r3, #0
 8004db0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	61bb      	str	r3, [r7, #24]
 8004db6:	e003      	b.n	8004dc0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004dc0:	e02e      	b.n	8004e20 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	9300      	str	r3, [sp, #0]
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	2180      	movs	r1, #128	@ 0x80
 8004dcc:	68f8      	ldr	r0, [r7, #12]
 8004dce:	f000 f848 	bl	8004e62 <UART_WaitOnFlagUntilTimeout>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d005      	beq.n	8004de4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2220      	movs	r2, #32
 8004ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e03a      	b.n	8004e5a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d10b      	bne.n	8004e02 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004dea:	69bb      	ldr	r3, [r7, #24]
 8004dec:	881b      	ldrh	r3, [r3, #0]
 8004dee:	461a      	mov	r2, r3
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004df8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	3302      	adds	r3, #2
 8004dfe:	61bb      	str	r3, [r7, #24]
 8004e00:	e007      	b.n	8004e12 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	781a      	ldrb	r2, [r3, #0]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	3301      	adds	r3, #1
 8004e10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	b29a      	uxth	r2, r3
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e24:	b29b      	uxth	r3, r3
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d1cb      	bne.n	8004dc2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	2200      	movs	r2, #0
 8004e32:	2140      	movs	r1, #64	@ 0x40
 8004e34:	68f8      	ldr	r0, [r7, #12]
 8004e36:	f000 f814 	bl	8004e62 <UART_WaitOnFlagUntilTimeout>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d005      	beq.n	8004e4c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	2220      	movs	r2, #32
 8004e44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004e48:	2303      	movs	r3, #3
 8004e4a:	e006      	b.n	8004e5a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004e54:	2300      	movs	r3, #0
 8004e56:	e000      	b.n	8004e5a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004e58:	2302      	movs	r3, #2
  }
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3720      	adds	r7, #32
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}

08004e62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e62:	b580      	push	{r7, lr}
 8004e64:	b086      	sub	sp, #24
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	60f8      	str	r0, [r7, #12]
 8004e6a:	60b9      	str	r1, [r7, #8]
 8004e6c:	603b      	str	r3, [r7, #0]
 8004e6e:	4613      	mov	r3, r2
 8004e70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e72:	e03b      	b.n	8004eec <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e74:	6a3b      	ldr	r3, [r7, #32]
 8004e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e7a:	d037      	beq.n	8004eec <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e7c:	f7fc fc82 	bl	8001784 <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	6a3a      	ldr	r2, [r7, #32]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d302      	bcc.n	8004e92 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e8c:	6a3b      	ldr	r3, [r7, #32]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e03a      	b.n	8004f0c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	f003 0304 	and.w	r3, r3, #4
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d023      	beq.n	8004eec <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	2b80      	cmp	r3, #128	@ 0x80
 8004ea8:	d020      	beq.n	8004eec <UART_WaitOnFlagUntilTimeout+0x8a>
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	2b40      	cmp	r3, #64	@ 0x40
 8004eae:	d01d      	beq.n	8004eec <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0308 	and.w	r3, r3, #8
 8004eba:	2b08      	cmp	r3, #8
 8004ebc:	d116      	bne.n	8004eec <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	617b      	str	r3, [r7, #20]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	617b      	str	r3, [r7, #20]
 8004ed2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ed4:	68f8      	ldr	r0, [r7, #12]
 8004ed6:	f000 f81d 	bl	8004f14 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2208      	movs	r2, #8
 8004ede:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e00f      	b.n	8004f0c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	68ba      	ldr	r2, [r7, #8]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	bf0c      	ite	eq
 8004efc:	2301      	moveq	r3, #1
 8004efe:	2300      	movne	r3, #0
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	461a      	mov	r2, r3
 8004f04:	79fb      	ldrb	r3, [r7, #7]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d0b4      	beq.n	8004e74 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f0a:	2300      	movs	r3, #0
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3718      	adds	r7, #24
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b095      	sub	sp, #84	@ 0x54
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	330c      	adds	r3, #12
 8004f22:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f26:	e853 3f00 	ldrex	r3, [r3]
 8004f2a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f2e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	330c      	adds	r3, #12
 8004f3a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f3c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f40:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f42:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f44:	e841 2300 	strex	r3, r2, [r1]
 8004f48:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1e5      	bne.n	8004f1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	3314      	adds	r3, #20
 8004f56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	e853 3f00 	ldrex	r3, [r3]
 8004f5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f60:	69fb      	ldr	r3, [r7, #28]
 8004f62:	f023 0301 	bic.w	r3, r3, #1
 8004f66:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3314      	adds	r3, #20
 8004f6e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f70:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f72:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f78:	e841 2300 	strex	r3, r2, [r1]
 8004f7c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d1e5      	bne.n	8004f50 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f88:	2b01      	cmp	r3, #1
 8004f8a:	d119      	bne.n	8004fc0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	330c      	adds	r3, #12
 8004f92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	e853 3f00 	ldrex	r3, [r3]
 8004f9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	f023 0310 	bic.w	r3, r3, #16
 8004fa2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	330c      	adds	r3, #12
 8004faa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fac:	61ba      	str	r2, [r7, #24]
 8004fae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb0:	6979      	ldr	r1, [r7, #20]
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	e841 2300 	strex	r3, r2, [r1]
 8004fb8:	613b      	str	r3, [r7, #16]
   return(result);
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1e5      	bne.n	8004f8c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2220      	movs	r2, #32
 8004fc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004fce:	bf00      	nop
 8004fd0:	3754      	adds	r7, #84	@ 0x54
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr
	...

08004fdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fe0:	b0c0      	sub	sp, #256	@ 0x100
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ff8:	68d9      	ldr	r1, [r3, #12]
 8004ffa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	ea40 0301 	orr.w	r3, r0, r1
 8005004:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005006:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800500a:	689a      	ldr	r2, [r3, #8]
 800500c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005010:	691b      	ldr	r3, [r3, #16]
 8005012:	431a      	orrs	r2, r3
 8005014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	431a      	orrs	r2, r3
 800501c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005020:	69db      	ldr	r3, [r3, #28]
 8005022:	4313      	orrs	r3, r2
 8005024:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005034:	f021 010c 	bic.w	r1, r1, #12
 8005038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005042:	430b      	orrs	r3, r1
 8005044:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	695b      	ldr	r3, [r3, #20]
 800504e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005056:	6999      	ldr	r1, [r3, #24]
 8005058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	ea40 0301 	orr.w	r3, r0, r1
 8005062:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	4b8f      	ldr	r3, [pc, #572]	@ (80052a8 <UART_SetConfig+0x2cc>)
 800506c:	429a      	cmp	r2, r3
 800506e:	d005      	beq.n	800507c <UART_SetConfig+0xa0>
 8005070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	4b8d      	ldr	r3, [pc, #564]	@ (80052ac <UART_SetConfig+0x2d0>)
 8005078:	429a      	cmp	r2, r3
 800507a:	d104      	bne.n	8005086 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800507c:	f7ff f880 	bl	8004180 <HAL_RCC_GetPCLK2Freq>
 8005080:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005084:	e003      	b.n	800508e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005086:	f7ff f867 	bl	8004158 <HAL_RCC_GetPCLK1Freq>
 800508a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800508e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005092:	69db      	ldr	r3, [r3, #28]
 8005094:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005098:	f040 810c 	bne.w	80052b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800509c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050a0:	2200      	movs	r2, #0
 80050a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80050a6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80050aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80050ae:	4622      	mov	r2, r4
 80050b0:	462b      	mov	r3, r5
 80050b2:	1891      	adds	r1, r2, r2
 80050b4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80050b6:	415b      	adcs	r3, r3
 80050b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80050ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80050be:	4621      	mov	r1, r4
 80050c0:	eb12 0801 	adds.w	r8, r2, r1
 80050c4:	4629      	mov	r1, r5
 80050c6:	eb43 0901 	adc.w	r9, r3, r1
 80050ca:	f04f 0200 	mov.w	r2, #0
 80050ce:	f04f 0300 	mov.w	r3, #0
 80050d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80050da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80050de:	4690      	mov	r8, r2
 80050e0:	4699      	mov	r9, r3
 80050e2:	4623      	mov	r3, r4
 80050e4:	eb18 0303 	adds.w	r3, r8, r3
 80050e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80050ec:	462b      	mov	r3, r5
 80050ee:	eb49 0303 	adc.w	r3, r9, r3
 80050f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80050f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005102:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005106:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800510a:	460b      	mov	r3, r1
 800510c:	18db      	adds	r3, r3, r3
 800510e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005110:	4613      	mov	r3, r2
 8005112:	eb42 0303 	adc.w	r3, r2, r3
 8005116:	657b      	str	r3, [r7, #84]	@ 0x54
 8005118:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800511c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005120:	f7fb f8be 	bl	80002a0 <__aeabi_uldivmod>
 8005124:	4602      	mov	r2, r0
 8005126:	460b      	mov	r3, r1
 8005128:	4b61      	ldr	r3, [pc, #388]	@ (80052b0 <UART_SetConfig+0x2d4>)
 800512a:	fba3 2302 	umull	r2, r3, r3, r2
 800512e:	095b      	lsrs	r3, r3, #5
 8005130:	011c      	lsls	r4, r3, #4
 8005132:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005136:	2200      	movs	r2, #0
 8005138:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800513c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005140:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005144:	4642      	mov	r2, r8
 8005146:	464b      	mov	r3, r9
 8005148:	1891      	adds	r1, r2, r2
 800514a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800514c:	415b      	adcs	r3, r3
 800514e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005150:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005154:	4641      	mov	r1, r8
 8005156:	eb12 0a01 	adds.w	sl, r2, r1
 800515a:	4649      	mov	r1, r9
 800515c:	eb43 0b01 	adc.w	fp, r3, r1
 8005160:	f04f 0200 	mov.w	r2, #0
 8005164:	f04f 0300 	mov.w	r3, #0
 8005168:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800516c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005170:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005174:	4692      	mov	sl, r2
 8005176:	469b      	mov	fp, r3
 8005178:	4643      	mov	r3, r8
 800517a:	eb1a 0303 	adds.w	r3, sl, r3
 800517e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005182:	464b      	mov	r3, r9
 8005184:	eb4b 0303 	adc.w	r3, fp, r3
 8005188:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800518c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005198:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800519c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80051a0:	460b      	mov	r3, r1
 80051a2:	18db      	adds	r3, r3, r3
 80051a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80051a6:	4613      	mov	r3, r2
 80051a8:	eb42 0303 	adc.w	r3, r2, r3
 80051ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80051ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80051b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80051b6:	f7fb f873 	bl	80002a0 <__aeabi_uldivmod>
 80051ba:	4602      	mov	r2, r0
 80051bc:	460b      	mov	r3, r1
 80051be:	4611      	mov	r1, r2
 80051c0:	4b3b      	ldr	r3, [pc, #236]	@ (80052b0 <UART_SetConfig+0x2d4>)
 80051c2:	fba3 2301 	umull	r2, r3, r3, r1
 80051c6:	095b      	lsrs	r3, r3, #5
 80051c8:	2264      	movs	r2, #100	@ 0x64
 80051ca:	fb02 f303 	mul.w	r3, r2, r3
 80051ce:	1acb      	subs	r3, r1, r3
 80051d0:	00db      	lsls	r3, r3, #3
 80051d2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80051d6:	4b36      	ldr	r3, [pc, #216]	@ (80052b0 <UART_SetConfig+0x2d4>)
 80051d8:	fba3 2302 	umull	r2, r3, r3, r2
 80051dc:	095b      	lsrs	r3, r3, #5
 80051de:	005b      	lsls	r3, r3, #1
 80051e0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80051e4:	441c      	add	r4, r3
 80051e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051ea:	2200      	movs	r2, #0
 80051ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80051f0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80051f4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80051f8:	4642      	mov	r2, r8
 80051fa:	464b      	mov	r3, r9
 80051fc:	1891      	adds	r1, r2, r2
 80051fe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005200:	415b      	adcs	r3, r3
 8005202:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005204:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005208:	4641      	mov	r1, r8
 800520a:	1851      	adds	r1, r2, r1
 800520c:	6339      	str	r1, [r7, #48]	@ 0x30
 800520e:	4649      	mov	r1, r9
 8005210:	414b      	adcs	r3, r1
 8005212:	637b      	str	r3, [r7, #52]	@ 0x34
 8005214:	f04f 0200 	mov.w	r2, #0
 8005218:	f04f 0300 	mov.w	r3, #0
 800521c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005220:	4659      	mov	r1, fp
 8005222:	00cb      	lsls	r3, r1, #3
 8005224:	4651      	mov	r1, sl
 8005226:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800522a:	4651      	mov	r1, sl
 800522c:	00ca      	lsls	r2, r1, #3
 800522e:	4610      	mov	r0, r2
 8005230:	4619      	mov	r1, r3
 8005232:	4603      	mov	r3, r0
 8005234:	4642      	mov	r2, r8
 8005236:	189b      	adds	r3, r3, r2
 8005238:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800523c:	464b      	mov	r3, r9
 800523e:	460a      	mov	r2, r1
 8005240:	eb42 0303 	adc.w	r3, r2, r3
 8005244:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005254:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005258:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800525c:	460b      	mov	r3, r1
 800525e:	18db      	adds	r3, r3, r3
 8005260:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005262:	4613      	mov	r3, r2
 8005264:	eb42 0303 	adc.w	r3, r2, r3
 8005268:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800526a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800526e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005272:	f7fb f815 	bl	80002a0 <__aeabi_uldivmod>
 8005276:	4602      	mov	r2, r0
 8005278:	460b      	mov	r3, r1
 800527a:	4b0d      	ldr	r3, [pc, #52]	@ (80052b0 <UART_SetConfig+0x2d4>)
 800527c:	fba3 1302 	umull	r1, r3, r3, r2
 8005280:	095b      	lsrs	r3, r3, #5
 8005282:	2164      	movs	r1, #100	@ 0x64
 8005284:	fb01 f303 	mul.w	r3, r1, r3
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	00db      	lsls	r3, r3, #3
 800528c:	3332      	adds	r3, #50	@ 0x32
 800528e:	4a08      	ldr	r2, [pc, #32]	@ (80052b0 <UART_SetConfig+0x2d4>)
 8005290:	fba2 2303 	umull	r2, r3, r2, r3
 8005294:	095b      	lsrs	r3, r3, #5
 8005296:	f003 0207 	and.w	r2, r3, #7
 800529a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4422      	add	r2, r4
 80052a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80052a4:	e106      	b.n	80054b4 <UART_SetConfig+0x4d8>
 80052a6:	bf00      	nop
 80052a8:	40011000 	.word	0x40011000
 80052ac:	40011400 	.word	0x40011400
 80052b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052b8:	2200      	movs	r2, #0
 80052ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80052be:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80052c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80052c6:	4642      	mov	r2, r8
 80052c8:	464b      	mov	r3, r9
 80052ca:	1891      	adds	r1, r2, r2
 80052cc:	6239      	str	r1, [r7, #32]
 80052ce:	415b      	adcs	r3, r3
 80052d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80052d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80052d6:	4641      	mov	r1, r8
 80052d8:	1854      	adds	r4, r2, r1
 80052da:	4649      	mov	r1, r9
 80052dc:	eb43 0501 	adc.w	r5, r3, r1
 80052e0:	f04f 0200 	mov.w	r2, #0
 80052e4:	f04f 0300 	mov.w	r3, #0
 80052e8:	00eb      	lsls	r3, r5, #3
 80052ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052ee:	00e2      	lsls	r2, r4, #3
 80052f0:	4614      	mov	r4, r2
 80052f2:	461d      	mov	r5, r3
 80052f4:	4643      	mov	r3, r8
 80052f6:	18e3      	adds	r3, r4, r3
 80052f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80052fc:	464b      	mov	r3, r9
 80052fe:	eb45 0303 	adc.w	r3, r5, r3
 8005302:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005312:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005316:	f04f 0200 	mov.w	r2, #0
 800531a:	f04f 0300 	mov.w	r3, #0
 800531e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005322:	4629      	mov	r1, r5
 8005324:	008b      	lsls	r3, r1, #2
 8005326:	4621      	mov	r1, r4
 8005328:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800532c:	4621      	mov	r1, r4
 800532e:	008a      	lsls	r2, r1, #2
 8005330:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005334:	f7fa ffb4 	bl	80002a0 <__aeabi_uldivmod>
 8005338:	4602      	mov	r2, r0
 800533a:	460b      	mov	r3, r1
 800533c:	4b60      	ldr	r3, [pc, #384]	@ (80054c0 <UART_SetConfig+0x4e4>)
 800533e:	fba3 2302 	umull	r2, r3, r3, r2
 8005342:	095b      	lsrs	r3, r3, #5
 8005344:	011c      	lsls	r4, r3, #4
 8005346:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800534a:	2200      	movs	r2, #0
 800534c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005350:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005354:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005358:	4642      	mov	r2, r8
 800535a:	464b      	mov	r3, r9
 800535c:	1891      	adds	r1, r2, r2
 800535e:	61b9      	str	r1, [r7, #24]
 8005360:	415b      	adcs	r3, r3
 8005362:	61fb      	str	r3, [r7, #28]
 8005364:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005368:	4641      	mov	r1, r8
 800536a:	1851      	adds	r1, r2, r1
 800536c:	6139      	str	r1, [r7, #16]
 800536e:	4649      	mov	r1, r9
 8005370:	414b      	adcs	r3, r1
 8005372:	617b      	str	r3, [r7, #20]
 8005374:	f04f 0200 	mov.w	r2, #0
 8005378:	f04f 0300 	mov.w	r3, #0
 800537c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005380:	4659      	mov	r1, fp
 8005382:	00cb      	lsls	r3, r1, #3
 8005384:	4651      	mov	r1, sl
 8005386:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800538a:	4651      	mov	r1, sl
 800538c:	00ca      	lsls	r2, r1, #3
 800538e:	4610      	mov	r0, r2
 8005390:	4619      	mov	r1, r3
 8005392:	4603      	mov	r3, r0
 8005394:	4642      	mov	r2, r8
 8005396:	189b      	adds	r3, r3, r2
 8005398:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800539c:	464b      	mov	r3, r9
 800539e:	460a      	mov	r2, r1
 80053a0:	eb42 0303 	adc.w	r3, r2, r3
 80053a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	2200      	movs	r2, #0
 80053b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80053b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80053b4:	f04f 0200 	mov.w	r2, #0
 80053b8:	f04f 0300 	mov.w	r3, #0
 80053bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80053c0:	4649      	mov	r1, r9
 80053c2:	008b      	lsls	r3, r1, #2
 80053c4:	4641      	mov	r1, r8
 80053c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053ca:	4641      	mov	r1, r8
 80053cc:	008a      	lsls	r2, r1, #2
 80053ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80053d2:	f7fa ff65 	bl	80002a0 <__aeabi_uldivmod>
 80053d6:	4602      	mov	r2, r0
 80053d8:	460b      	mov	r3, r1
 80053da:	4611      	mov	r1, r2
 80053dc:	4b38      	ldr	r3, [pc, #224]	@ (80054c0 <UART_SetConfig+0x4e4>)
 80053de:	fba3 2301 	umull	r2, r3, r3, r1
 80053e2:	095b      	lsrs	r3, r3, #5
 80053e4:	2264      	movs	r2, #100	@ 0x64
 80053e6:	fb02 f303 	mul.w	r3, r2, r3
 80053ea:	1acb      	subs	r3, r1, r3
 80053ec:	011b      	lsls	r3, r3, #4
 80053ee:	3332      	adds	r3, #50	@ 0x32
 80053f0:	4a33      	ldr	r2, [pc, #204]	@ (80054c0 <UART_SetConfig+0x4e4>)
 80053f2:	fba2 2303 	umull	r2, r3, r2, r3
 80053f6:	095b      	lsrs	r3, r3, #5
 80053f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053fc:	441c      	add	r4, r3
 80053fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005402:	2200      	movs	r2, #0
 8005404:	673b      	str	r3, [r7, #112]	@ 0x70
 8005406:	677a      	str	r2, [r7, #116]	@ 0x74
 8005408:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800540c:	4642      	mov	r2, r8
 800540e:	464b      	mov	r3, r9
 8005410:	1891      	adds	r1, r2, r2
 8005412:	60b9      	str	r1, [r7, #8]
 8005414:	415b      	adcs	r3, r3
 8005416:	60fb      	str	r3, [r7, #12]
 8005418:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800541c:	4641      	mov	r1, r8
 800541e:	1851      	adds	r1, r2, r1
 8005420:	6039      	str	r1, [r7, #0]
 8005422:	4649      	mov	r1, r9
 8005424:	414b      	adcs	r3, r1
 8005426:	607b      	str	r3, [r7, #4]
 8005428:	f04f 0200 	mov.w	r2, #0
 800542c:	f04f 0300 	mov.w	r3, #0
 8005430:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005434:	4659      	mov	r1, fp
 8005436:	00cb      	lsls	r3, r1, #3
 8005438:	4651      	mov	r1, sl
 800543a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800543e:	4651      	mov	r1, sl
 8005440:	00ca      	lsls	r2, r1, #3
 8005442:	4610      	mov	r0, r2
 8005444:	4619      	mov	r1, r3
 8005446:	4603      	mov	r3, r0
 8005448:	4642      	mov	r2, r8
 800544a:	189b      	adds	r3, r3, r2
 800544c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800544e:	464b      	mov	r3, r9
 8005450:	460a      	mov	r2, r1
 8005452:	eb42 0303 	adc.w	r3, r2, r3
 8005456:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	663b      	str	r3, [r7, #96]	@ 0x60
 8005462:	667a      	str	r2, [r7, #100]	@ 0x64
 8005464:	f04f 0200 	mov.w	r2, #0
 8005468:	f04f 0300 	mov.w	r3, #0
 800546c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005470:	4649      	mov	r1, r9
 8005472:	008b      	lsls	r3, r1, #2
 8005474:	4641      	mov	r1, r8
 8005476:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800547a:	4641      	mov	r1, r8
 800547c:	008a      	lsls	r2, r1, #2
 800547e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005482:	f7fa ff0d 	bl	80002a0 <__aeabi_uldivmod>
 8005486:	4602      	mov	r2, r0
 8005488:	460b      	mov	r3, r1
 800548a:	4b0d      	ldr	r3, [pc, #52]	@ (80054c0 <UART_SetConfig+0x4e4>)
 800548c:	fba3 1302 	umull	r1, r3, r3, r2
 8005490:	095b      	lsrs	r3, r3, #5
 8005492:	2164      	movs	r1, #100	@ 0x64
 8005494:	fb01 f303 	mul.w	r3, r1, r3
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	011b      	lsls	r3, r3, #4
 800549c:	3332      	adds	r3, #50	@ 0x32
 800549e:	4a08      	ldr	r2, [pc, #32]	@ (80054c0 <UART_SetConfig+0x4e4>)
 80054a0:	fba2 2303 	umull	r2, r3, r2, r3
 80054a4:	095b      	lsrs	r3, r3, #5
 80054a6:	f003 020f 	and.w	r2, r3, #15
 80054aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4422      	add	r2, r4
 80054b2:	609a      	str	r2, [r3, #8]
}
 80054b4:	bf00      	nop
 80054b6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80054ba:	46bd      	mov	sp, r7
 80054bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054c0:	51eb851f 	.word	0x51eb851f

080054c4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80054c4:	b084      	sub	sp, #16
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b084      	sub	sp, #16
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
 80054ce:	f107 001c 	add.w	r0, r7, #28
 80054d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80054d6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d123      	bne.n	8005526 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054e2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80054f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005506:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800550a:	2b01      	cmp	r3, #1
 800550c:	d105      	bne.n	800551a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f000 faa0 	bl	8005a60 <USB_CoreReset>
 8005520:	4603      	mov	r3, r0
 8005522:	73fb      	strb	r3, [r7, #15]
 8005524:	e01b      	b.n	800555e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f000 fa94 	bl	8005a60 <USB_CoreReset>
 8005538:	4603      	mov	r3, r0
 800553a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800553c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005540:	2b00      	cmp	r3, #0
 8005542:	d106      	bne.n	8005552 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005548:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005550:	e005      	b.n	800555e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005556:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800555e:	7fbb      	ldrb	r3, [r7, #30]
 8005560:	2b01      	cmp	r3, #1
 8005562:	d10b      	bne.n	800557c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f043 0206 	orr.w	r2, r3, #6
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	f043 0220 	orr.w	r2, r3, #32
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800557c:	7bfb      	ldrb	r3, [r7, #15]
}
 800557e:	4618      	mov	r0, r3
 8005580:	3710      	adds	r7, #16
 8005582:	46bd      	mov	sp, r7
 8005584:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005588:	b004      	add	sp, #16
 800558a:	4770      	bx	lr

0800558c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	f023 0201 	bic.w	r2, r3, #1
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	370c      	adds	r7, #12
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr

080055ae <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80055ae:	b580      	push	{r7, lr}
 80055b0:	b084      	sub	sp, #16
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
 80055b6:	460b      	mov	r3, r1
 80055b8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80055ba:	2300      	movs	r3, #0
 80055bc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80055ca:	78fb      	ldrb	r3, [r7, #3]
 80055cc:	2b01      	cmp	r3, #1
 80055ce:	d115      	bne.n	80055fc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80055dc:	200a      	movs	r0, #10
 80055de:	f7fc f8dd 	bl	800179c <HAL_Delay>
      ms += 10U;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	330a      	adds	r3, #10
 80055e6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80055e8:	6878      	ldr	r0, [r7, #4]
 80055ea:	f000 fa2b 	bl	8005a44 <USB_GetMode>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d01e      	beq.n	8005632 <USB_SetCurrentMode+0x84>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2bc7      	cmp	r3, #199	@ 0xc7
 80055f8:	d9f0      	bls.n	80055dc <USB_SetCurrentMode+0x2e>
 80055fa:	e01a      	b.n	8005632 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80055fc:	78fb      	ldrb	r3, [r7, #3]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d115      	bne.n	800562e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800560e:	200a      	movs	r0, #10
 8005610:	f7fc f8c4 	bl	800179c <HAL_Delay>
      ms += 10U;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	330a      	adds	r3, #10
 8005618:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f000 fa12 	bl	8005a44 <USB_GetMode>
 8005620:	4603      	mov	r3, r0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d005      	beq.n	8005632 <USB_SetCurrentMode+0x84>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2bc7      	cmp	r3, #199	@ 0xc7
 800562a:	d9f0      	bls.n	800560e <USB_SetCurrentMode+0x60>
 800562c:	e001      	b.n	8005632 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e005      	b.n	800563e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2bc8      	cmp	r3, #200	@ 0xc8
 8005636:	d101      	bne.n	800563c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e000      	b.n	800563e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
	...

08005648 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005648:	b084      	sub	sp, #16
 800564a:	b580      	push	{r7, lr}
 800564c:	b086      	sub	sp, #24
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
 8005652:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005656:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800565a:	2300      	movs	r3, #0
 800565c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005662:	2300      	movs	r3, #0
 8005664:	613b      	str	r3, [r7, #16]
 8005666:	e009      	b.n	800567c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	3340      	adds	r3, #64	@ 0x40
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	4413      	add	r3, r2
 8005672:	2200      	movs	r2, #0
 8005674:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	3301      	adds	r3, #1
 800567a:	613b      	str	r3, [r7, #16]
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	2b0e      	cmp	r3, #14
 8005680:	d9f2      	bls.n	8005668 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005682:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005686:	2b00      	cmp	r3, #0
 8005688:	d11c      	bne.n	80056c4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005698:	f043 0302 	orr.w	r3, r3, #2
 800569c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ae:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ba:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80056c2:	e00b      	b.n	80056dc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80056e2:	461a      	mov	r2, r3
 80056e4:	2300      	movs	r3, #0
 80056e6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80056e8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d10d      	bne.n	800570c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80056f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d104      	bne.n	8005702 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80056f8:	2100      	movs	r1, #0
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f968 	bl	80059d0 <USB_SetDevSpeed>
 8005700:	e008      	b.n	8005714 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005702:	2101      	movs	r1, #1
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 f963 	bl	80059d0 <USB_SetDevSpeed>
 800570a:	e003      	b.n	8005714 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800570c:	2103      	movs	r1, #3
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 f95e 	bl	80059d0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005714:	2110      	movs	r1, #16
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 f8fa 	bl	8005910 <USB_FlushTxFifo>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d001      	beq.n	8005726 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 f924 	bl	8005974 <USB_FlushRxFifo>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d001      	beq.n	8005736 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800573c:	461a      	mov	r2, r3
 800573e:	2300      	movs	r3, #0
 8005740:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005748:	461a      	mov	r2, r3
 800574a:	2300      	movs	r3, #0
 800574c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005754:	461a      	mov	r2, r3
 8005756:	2300      	movs	r3, #0
 8005758:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800575a:	2300      	movs	r3, #0
 800575c:	613b      	str	r3, [r7, #16]
 800575e:	e043      	b.n	80057e8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	015a      	lsls	r2, r3, #5
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	4413      	add	r3, r2
 8005768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005772:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005776:	d118      	bne.n	80057aa <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d10a      	bne.n	8005794 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	015a      	lsls	r2, r3, #5
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	4413      	add	r3, r2
 8005786:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800578a:	461a      	mov	r2, r3
 800578c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005790:	6013      	str	r3, [r2, #0]
 8005792:	e013      	b.n	80057bc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	015a      	lsls	r2, r3, #5
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	4413      	add	r3, r2
 800579c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057a0:	461a      	mov	r2, r3
 80057a2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80057a6:	6013      	str	r3, [r2, #0]
 80057a8:	e008      	b.n	80057bc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	015a      	lsls	r2, r3, #5
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	4413      	add	r3, r2
 80057b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057b6:	461a      	mov	r2, r3
 80057b8:	2300      	movs	r3, #0
 80057ba:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	015a      	lsls	r2, r3, #5
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	4413      	add	r3, r2
 80057c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057c8:	461a      	mov	r2, r3
 80057ca:	2300      	movs	r3, #0
 80057cc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	015a      	lsls	r2, r3, #5
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	4413      	add	r3, r2
 80057d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057da:	461a      	mov	r2, r3
 80057dc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80057e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	3301      	adds	r3, #1
 80057e6:	613b      	str	r3, [r7, #16]
 80057e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80057ec:	461a      	mov	r2, r3
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d3b5      	bcc.n	8005760 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057f4:	2300      	movs	r3, #0
 80057f6:	613b      	str	r3, [r7, #16]
 80057f8:	e043      	b.n	8005882 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	015a      	lsls	r2, r3, #5
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	4413      	add	r3, r2
 8005802:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800580c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005810:	d118      	bne.n	8005844 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10a      	bne.n	800582e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	015a      	lsls	r2, r3, #5
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	4413      	add	r3, r2
 8005820:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005824:	461a      	mov	r2, r3
 8005826:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800582a:	6013      	str	r3, [r2, #0]
 800582c:	e013      	b.n	8005856 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	015a      	lsls	r2, r3, #5
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	4413      	add	r3, r2
 8005836:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800583a:	461a      	mov	r2, r3
 800583c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005840:	6013      	str	r3, [r2, #0]
 8005842:	e008      	b.n	8005856 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	015a      	lsls	r2, r3, #5
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	4413      	add	r3, r2
 800584c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005850:	461a      	mov	r2, r3
 8005852:	2300      	movs	r3, #0
 8005854:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	015a      	lsls	r2, r3, #5
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	4413      	add	r3, r2
 800585e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005862:	461a      	mov	r2, r3
 8005864:	2300      	movs	r3, #0
 8005866:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	015a      	lsls	r2, r3, #5
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	4413      	add	r3, r2
 8005870:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005874:	461a      	mov	r2, r3
 8005876:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800587a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	3301      	adds	r3, #1
 8005880:	613b      	str	r3, [r7, #16]
 8005882:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005886:	461a      	mov	r2, r3
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	4293      	cmp	r3, r2
 800588c:	d3b5      	bcc.n	80057fa <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005894:	691b      	ldr	r3, [r3, #16]
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800589c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058a0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80058ae:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80058b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d105      	bne.n	80058c4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	699b      	ldr	r3, [r3, #24]
 80058bc:	f043 0210 	orr.w	r2, r3, #16
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	699a      	ldr	r2, [r3, #24]
 80058c8:	4b10      	ldr	r3, [pc, #64]	@ (800590c <USB_DevInit+0x2c4>)
 80058ca:	4313      	orrs	r3, r2
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80058d0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d005      	beq.n	80058e4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	f043 0208 	orr.w	r2, r3, #8
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80058e4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d107      	bne.n	80058fc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	699b      	ldr	r3, [r3, #24]
 80058f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058f4:	f043 0304 	orr.w	r3, r3, #4
 80058f8:	687a      	ldr	r2, [r7, #4]
 80058fa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80058fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3718      	adds	r7, #24
 8005902:	46bd      	mov	sp, r7
 8005904:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005908:	b004      	add	sp, #16
 800590a:	4770      	bx	lr
 800590c:	803c3800 	.word	0x803c3800

08005910 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005910:	b480      	push	{r7}
 8005912:	b085      	sub	sp, #20
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800591a:	2300      	movs	r3, #0
 800591c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	3301      	adds	r3, #1
 8005922:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800592a:	d901      	bls.n	8005930 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e01b      	b.n	8005968 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	691b      	ldr	r3, [r3, #16]
 8005934:	2b00      	cmp	r3, #0
 8005936:	daf2      	bge.n	800591e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005938:	2300      	movs	r3, #0
 800593a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	019b      	lsls	r3, r3, #6
 8005940:	f043 0220 	orr.w	r2, r3, #32
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	3301      	adds	r3, #1
 800594c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005954:	d901      	bls.n	800595a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e006      	b.n	8005968 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	691b      	ldr	r3, [r3, #16]
 800595e:	f003 0320 	and.w	r3, r3, #32
 8005962:	2b20      	cmp	r3, #32
 8005964:	d0f0      	beq.n	8005948 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3714      	adds	r7, #20
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005974:	b480      	push	{r7}
 8005976:	b085      	sub	sp, #20
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800597c:	2300      	movs	r3, #0
 800597e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	3301      	adds	r3, #1
 8005984:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800598c:	d901      	bls.n	8005992 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e018      	b.n	80059c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	691b      	ldr	r3, [r3, #16]
 8005996:	2b00      	cmp	r3, #0
 8005998:	daf2      	bge.n	8005980 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800599a:	2300      	movs	r3, #0
 800599c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2210      	movs	r2, #16
 80059a2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	3301      	adds	r3, #1
 80059a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059b0:	d901      	bls.n	80059b6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e006      	b.n	80059c4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	691b      	ldr	r3, [r3, #16]
 80059ba:	f003 0310 	and.w	r3, r3, #16
 80059be:	2b10      	cmp	r3, #16
 80059c0:	d0f0      	beq.n	80059a4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3714      	adds	r7, #20
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b085      	sub	sp, #20
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	460b      	mov	r3, r1
 80059da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	78fb      	ldrb	r3, [r7, #3]
 80059ea:	68f9      	ldr	r1, [r7, #12]
 80059ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80059f0:	4313      	orrs	r3, r2
 80059f2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80059f4:	2300      	movs	r3, #0
}
 80059f6:	4618      	mov	r0, r3
 80059f8:	3714      	adds	r7, #20
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr

08005a02 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a02:	b480      	push	{r7}
 8005a04:	b085      	sub	sp, #20
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005a1c:	f023 0303 	bic.w	r3, r3, #3
 8005a20:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	68fa      	ldr	r2, [r7, #12]
 8005a2c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a30:	f043 0302 	orr.w	r3, r3, #2
 8005a34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005a36:	2300      	movs	r3, #0
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	695b      	ldr	r3, [r3, #20]
 8005a50:	f003 0301 	and.w	r3, r3, #1
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b085      	sub	sp, #20
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a68:	2300      	movs	r3, #0
 8005a6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	3301      	adds	r3, #1
 8005a70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a78:	d901      	bls.n	8005a7e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005a7a:	2303      	movs	r3, #3
 8005a7c:	e022      	b.n	8005ac4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	daf2      	bge.n	8005a6c <USB_CoreReset+0xc>

  count = 10U;
 8005a86:	230a      	movs	r3, #10
 8005a88:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005a8a:	e002      	b.n	8005a92 <USB_CoreReset+0x32>
  {
    count--;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	3b01      	subs	r3, #1
 8005a90:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d1f9      	bne.n	8005a8c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	691b      	ldr	r3, [r3, #16]
 8005a9c:	f043 0201 	orr.w	r2, r3, #1
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ab0:	d901      	bls.n	8005ab6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	e006      	b.n	8005ac4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	2b01      	cmp	r3, #1
 8005ac0:	d0f0      	beq.n	8005aa4 <USB_CoreReset+0x44>

  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3714      	adds	r7, #20
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr

08005ad0 <std>:
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	b510      	push	{r4, lr}
 8005ad4:	4604      	mov	r4, r0
 8005ad6:	e9c0 3300 	strd	r3, r3, [r0]
 8005ada:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ade:	6083      	str	r3, [r0, #8]
 8005ae0:	8181      	strh	r1, [r0, #12]
 8005ae2:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ae4:	81c2      	strh	r2, [r0, #14]
 8005ae6:	6183      	str	r3, [r0, #24]
 8005ae8:	4619      	mov	r1, r3
 8005aea:	2208      	movs	r2, #8
 8005aec:	305c      	adds	r0, #92	@ 0x5c
 8005aee:	f000 fa09 	bl	8005f04 <memset>
 8005af2:	4b0d      	ldr	r3, [pc, #52]	@ (8005b28 <std+0x58>)
 8005af4:	6263      	str	r3, [r4, #36]	@ 0x24
 8005af6:	4b0d      	ldr	r3, [pc, #52]	@ (8005b2c <std+0x5c>)
 8005af8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005afa:	4b0d      	ldr	r3, [pc, #52]	@ (8005b30 <std+0x60>)
 8005afc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005afe:	4b0d      	ldr	r3, [pc, #52]	@ (8005b34 <std+0x64>)
 8005b00:	6323      	str	r3, [r4, #48]	@ 0x30
 8005b02:	4b0d      	ldr	r3, [pc, #52]	@ (8005b38 <std+0x68>)
 8005b04:	6224      	str	r4, [r4, #32]
 8005b06:	429c      	cmp	r4, r3
 8005b08:	d006      	beq.n	8005b18 <std+0x48>
 8005b0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005b0e:	4294      	cmp	r4, r2
 8005b10:	d002      	beq.n	8005b18 <std+0x48>
 8005b12:	33d0      	adds	r3, #208	@ 0xd0
 8005b14:	429c      	cmp	r4, r3
 8005b16:	d105      	bne.n	8005b24 <std+0x54>
 8005b18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005b1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b20:	f000 ba68 	b.w	8005ff4 <__retarget_lock_init_recursive>
 8005b24:	bd10      	pop	{r4, pc}
 8005b26:	bf00      	nop
 8005b28:	08005d55 	.word	0x08005d55
 8005b2c:	08005d77 	.word	0x08005d77
 8005b30:	08005daf 	.word	0x08005daf
 8005b34:	08005dd3 	.word	0x08005dd3
 8005b38:	200018e8 	.word	0x200018e8

08005b3c <stdio_exit_handler>:
 8005b3c:	4a02      	ldr	r2, [pc, #8]	@ (8005b48 <stdio_exit_handler+0xc>)
 8005b3e:	4903      	ldr	r1, [pc, #12]	@ (8005b4c <stdio_exit_handler+0x10>)
 8005b40:	4803      	ldr	r0, [pc, #12]	@ (8005b50 <stdio_exit_handler+0x14>)
 8005b42:	f000 b869 	b.w	8005c18 <_fwalk_sglue>
 8005b46:	bf00      	nop
 8005b48:	20000064 	.word	0x20000064
 8005b4c:	080068bd 	.word	0x080068bd
 8005b50:	20000074 	.word	0x20000074

08005b54 <cleanup_stdio>:
 8005b54:	6841      	ldr	r1, [r0, #4]
 8005b56:	4b0c      	ldr	r3, [pc, #48]	@ (8005b88 <cleanup_stdio+0x34>)
 8005b58:	4299      	cmp	r1, r3
 8005b5a:	b510      	push	{r4, lr}
 8005b5c:	4604      	mov	r4, r0
 8005b5e:	d001      	beq.n	8005b64 <cleanup_stdio+0x10>
 8005b60:	f000 feac 	bl	80068bc <_fflush_r>
 8005b64:	68a1      	ldr	r1, [r4, #8]
 8005b66:	4b09      	ldr	r3, [pc, #36]	@ (8005b8c <cleanup_stdio+0x38>)
 8005b68:	4299      	cmp	r1, r3
 8005b6a:	d002      	beq.n	8005b72 <cleanup_stdio+0x1e>
 8005b6c:	4620      	mov	r0, r4
 8005b6e:	f000 fea5 	bl	80068bc <_fflush_r>
 8005b72:	68e1      	ldr	r1, [r4, #12]
 8005b74:	4b06      	ldr	r3, [pc, #24]	@ (8005b90 <cleanup_stdio+0x3c>)
 8005b76:	4299      	cmp	r1, r3
 8005b78:	d004      	beq.n	8005b84 <cleanup_stdio+0x30>
 8005b7a:	4620      	mov	r0, r4
 8005b7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b80:	f000 be9c 	b.w	80068bc <_fflush_r>
 8005b84:	bd10      	pop	{r4, pc}
 8005b86:	bf00      	nop
 8005b88:	200018e8 	.word	0x200018e8
 8005b8c:	20001950 	.word	0x20001950
 8005b90:	200019b8 	.word	0x200019b8

08005b94 <global_stdio_init.part.0>:
 8005b94:	b510      	push	{r4, lr}
 8005b96:	4b0b      	ldr	r3, [pc, #44]	@ (8005bc4 <global_stdio_init.part.0+0x30>)
 8005b98:	4c0b      	ldr	r4, [pc, #44]	@ (8005bc8 <global_stdio_init.part.0+0x34>)
 8005b9a:	4a0c      	ldr	r2, [pc, #48]	@ (8005bcc <global_stdio_init.part.0+0x38>)
 8005b9c:	601a      	str	r2, [r3, #0]
 8005b9e:	4620      	mov	r0, r4
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	2104      	movs	r1, #4
 8005ba4:	f7ff ff94 	bl	8005ad0 <std>
 8005ba8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005bac:	2201      	movs	r2, #1
 8005bae:	2109      	movs	r1, #9
 8005bb0:	f7ff ff8e 	bl	8005ad0 <std>
 8005bb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005bb8:	2202      	movs	r2, #2
 8005bba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bbe:	2112      	movs	r1, #18
 8005bc0:	f7ff bf86 	b.w	8005ad0 <std>
 8005bc4:	20001a20 	.word	0x20001a20
 8005bc8:	200018e8 	.word	0x200018e8
 8005bcc:	08005b3d 	.word	0x08005b3d

08005bd0 <__sfp_lock_acquire>:
 8005bd0:	4801      	ldr	r0, [pc, #4]	@ (8005bd8 <__sfp_lock_acquire+0x8>)
 8005bd2:	f000 ba10 	b.w	8005ff6 <__retarget_lock_acquire_recursive>
 8005bd6:	bf00      	nop
 8005bd8:	20001a29 	.word	0x20001a29

08005bdc <__sfp_lock_release>:
 8005bdc:	4801      	ldr	r0, [pc, #4]	@ (8005be4 <__sfp_lock_release+0x8>)
 8005bde:	f000 ba0b 	b.w	8005ff8 <__retarget_lock_release_recursive>
 8005be2:	bf00      	nop
 8005be4:	20001a29 	.word	0x20001a29

08005be8 <__sinit>:
 8005be8:	b510      	push	{r4, lr}
 8005bea:	4604      	mov	r4, r0
 8005bec:	f7ff fff0 	bl	8005bd0 <__sfp_lock_acquire>
 8005bf0:	6a23      	ldr	r3, [r4, #32]
 8005bf2:	b11b      	cbz	r3, 8005bfc <__sinit+0x14>
 8005bf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005bf8:	f7ff bff0 	b.w	8005bdc <__sfp_lock_release>
 8005bfc:	4b04      	ldr	r3, [pc, #16]	@ (8005c10 <__sinit+0x28>)
 8005bfe:	6223      	str	r3, [r4, #32]
 8005c00:	4b04      	ldr	r3, [pc, #16]	@ (8005c14 <__sinit+0x2c>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d1f5      	bne.n	8005bf4 <__sinit+0xc>
 8005c08:	f7ff ffc4 	bl	8005b94 <global_stdio_init.part.0>
 8005c0c:	e7f2      	b.n	8005bf4 <__sinit+0xc>
 8005c0e:	bf00      	nop
 8005c10:	08005b55 	.word	0x08005b55
 8005c14:	20001a20 	.word	0x20001a20

08005c18 <_fwalk_sglue>:
 8005c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c1c:	4607      	mov	r7, r0
 8005c1e:	4688      	mov	r8, r1
 8005c20:	4614      	mov	r4, r2
 8005c22:	2600      	movs	r6, #0
 8005c24:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c28:	f1b9 0901 	subs.w	r9, r9, #1
 8005c2c:	d505      	bpl.n	8005c3a <_fwalk_sglue+0x22>
 8005c2e:	6824      	ldr	r4, [r4, #0]
 8005c30:	2c00      	cmp	r4, #0
 8005c32:	d1f7      	bne.n	8005c24 <_fwalk_sglue+0xc>
 8005c34:	4630      	mov	r0, r6
 8005c36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c3a:	89ab      	ldrh	r3, [r5, #12]
 8005c3c:	2b01      	cmp	r3, #1
 8005c3e:	d907      	bls.n	8005c50 <_fwalk_sglue+0x38>
 8005c40:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c44:	3301      	adds	r3, #1
 8005c46:	d003      	beq.n	8005c50 <_fwalk_sglue+0x38>
 8005c48:	4629      	mov	r1, r5
 8005c4a:	4638      	mov	r0, r7
 8005c4c:	47c0      	blx	r8
 8005c4e:	4306      	orrs	r6, r0
 8005c50:	3568      	adds	r5, #104	@ 0x68
 8005c52:	e7e9      	b.n	8005c28 <_fwalk_sglue+0x10>

08005c54 <_puts_r>:
 8005c54:	6a03      	ldr	r3, [r0, #32]
 8005c56:	b570      	push	{r4, r5, r6, lr}
 8005c58:	6884      	ldr	r4, [r0, #8]
 8005c5a:	4605      	mov	r5, r0
 8005c5c:	460e      	mov	r6, r1
 8005c5e:	b90b      	cbnz	r3, 8005c64 <_puts_r+0x10>
 8005c60:	f7ff ffc2 	bl	8005be8 <__sinit>
 8005c64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c66:	07db      	lsls	r3, r3, #31
 8005c68:	d405      	bmi.n	8005c76 <_puts_r+0x22>
 8005c6a:	89a3      	ldrh	r3, [r4, #12]
 8005c6c:	0598      	lsls	r0, r3, #22
 8005c6e:	d402      	bmi.n	8005c76 <_puts_r+0x22>
 8005c70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c72:	f000 f9c0 	bl	8005ff6 <__retarget_lock_acquire_recursive>
 8005c76:	89a3      	ldrh	r3, [r4, #12]
 8005c78:	0719      	lsls	r1, r3, #28
 8005c7a:	d502      	bpl.n	8005c82 <_puts_r+0x2e>
 8005c7c:	6923      	ldr	r3, [r4, #16]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d135      	bne.n	8005cee <_puts_r+0x9a>
 8005c82:	4621      	mov	r1, r4
 8005c84:	4628      	mov	r0, r5
 8005c86:	f000 f8e7 	bl	8005e58 <__swsetup_r>
 8005c8a:	b380      	cbz	r0, 8005cee <_puts_r+0x9a>
 8005c8c:	f04f 35ff 	mov.w	r5, #4294967295
 8005c90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c92:	07da      	lsls	r2, r3, #31
 8005c94:	d405      	bmi.n	8005ca2 <_puts_r+0x4e>
 8005c96:	89a3      	ldrh	r3, [r4, #12]
 8005c98:	059b      	lsls	r3, r3, #22
 8005c9a:	d402      	bmi.n	8005ca2 <_puts_r+0x4e>
 8005c9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c9e:	f000 f9ab 	bl	8005ff8 <__retarget_lock_release_recursive>
 8005ca2:	4628      	mov	r0, r5
 8005ca4:	bd70      	pop	{r4, r5, r6, pc}
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	da04      	bge.n	8005cb4 <_puts_r+0x60>
 8005caa:	69a2      	ldr	r2, [r4, #24]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	dc17      	bgt.n	8005ce0 <_puts_r+0x8c>
 8005cb0:	290a      	cmp	r1, #10
 8005cb2:	d015      	beq.n	8005ce0 <_puts_r+0x8c>
 8005cb4:	6823      	ldr	r3, [r4, #0]
 8005cb6:	1c5a      	adds	r2, r3, #1
 8005cb8:	6022      	str	r2, [r4, #0]
 8005cba:	7019      	strb	r1, [r3, #0]
 8005cbc:	68a3      	ldr	r3, [r4, #8]
 8005cbe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	60a3      	str	r3, [r4, #8]
 8005cc6:	2900      	cmp	r1, #0
 8005cc8:	d1ed      	bne.n	8005ca6 <_puts_r+0x52>
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	da11      	bge.n	8005cf2 <_puts_r+0x9e>
 8005cce:	4622      	mov	r2, r4
 8005cd0:	210a      	movs	r1, #10
 8005cd2:	4628      	mov	r0, r5
 8005cd4:	f000 f881 	bl	8005dda <__swbuf_r>
 8005cd8:	3001      	adds	r0, #1
 8005cda:	d0d7      	beq.n	8005c8c <_puts_r+0x38>
 8005cdc:	250a      	movs	r5, #10
 8005cde:	e7d7      	b.n	8005c90 <_puts_r+0x3c>
 8005ce0:	4622      	mov	r2, r4
 8005ce2:	4628      	mov	r0, r5
 8005ce4:	f000 f879 	bl	8005dda <__swbuf_r>
 8005ce8:	3001      	adds	r0, #1
 8005cea:	d1e7      	bne.n	8005cbc <_puts_r+0x68>
 8005cec:	e7ce      	b.n	8005c8c <_puts_r+0x38>
 8005cee:	3e01      	subs	r6, #1
 8005cf0:	e7e4      	b.n	8005cbc <_puts_r+0x68>
 8005cf2:	6823      	ldr	r3, [r4, #0]
 8005cf4:	1c5a      	adds	r2, r3, #1
 8005cf6:	6022      	str	r2, [r4, #0]
 8005cf8:	220a      	movs	r2, #10
 8005cfa:	701a      	strb	r2, [r3, #0]
 8005cfc:	e7ee      	b.n	8005cdc <_puts_r+0x88>
	...

08005d00 <puts>:
 8005d00:	4b02      	ldr	r3, [pc, #8]	@ (8005d0c <puts+0xc>)
 8005d02:	4601      	mov	r1, r0
 8005d04:	6818      	ldr	r0, [r3, #0]
 8005d06:	f7ff bfa5 	b.w	8005c54 <_puts_r>
 8005d0a:	bf00      	nop
 8005d0c:	20000070 	.word	0x20000070

08005d10 <siprintf>:
 8005d10:	b40e      	push	{r1, r2, r3}
 8005d12:	b510      	push	{r4, lr}
 8005d14:	b09d      	sub	sp, #116	@ 0x74
 8005d16:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005d18:	9002      	str	r0, [sp, #8]
 8005d1a:	9006      	str	r0, [sp, #24]
 8005d1c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005d20:	480a      	ldr	r0, [pc, #40]	@ (8005d4c <siprintf+0x3c>)
 8005d22:	9107      	str	r1, [sp, #28]
 8005d24:	9104      	str	r1, [sp, #16]
 8005d26:	490a      	ldr	r1, [pc, #40]	@ (8005d50 <siprintf+0x40>)
 8005d28:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d2c:	9105      	str	r1, [sp, #20]
 8005d2e:	2400      	movs	r4, #0
 8005d30:	a902      	add	r1, sp, #8
 8005d32:	6800      	ldr	r0, [r0, #0]
 8005d34:	9301      	str	r3, [sp, #4]
 8005d36:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005d38:	f000 fab4 	bl	80062a4 <_svfiprintf_r>
 8005d3c:	9b02      	ldr	r3, [sp, #8]
 8005d3e:	701c      	strb	r4, [r3, #0]
 8005d40:	b01d      	add	sp, #116	@ 0x74
 8005d42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d46:	b003      	add	sp, #12
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	20000070 	.word	0x20000070
 8005d50:	ffff0208 	.word	0xffff0208

08005d54 <__sread>:
 8005d54:	b510      	push	{r4, lr}
 8005d56:	460c      	mov	r4, r1
 8005d58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d5c:	f000 f8fc 	bl	8005f58 <_read_r>
 8005d60:	2800      	cmp	r0, #0
 8005d62:	bfab      	itete	ge
 8005d64:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005d66:	89a3      	ldrhlt	r3, [r4, #12]
 8005d68:	181b      	addge	r3, r3, r0
 8005d6a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005d6e:	bfac      	ite	ge
 8005d70:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005d72:	81a3      	strhlt	r3, [r4, #12]
 8005d74:	bd10      	pop	{r4, pc}

08005d76 <__swrite>:
 8005d76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d7a:	461f      	mov	r7, r3
 8005d7c:	898b      	ldrh	r3, [r1, #12]
 8005d7e:	05db      	lsls	r3, r3, #23
 8005d80:	4605      	mov	r5, r0
 8005d82:	460c      	mov	r4, r1
 8005d84:	4616      	mov	r6, r2
 8005d86:	d505      	bpl.n	8005d94 <__swrite+0x1e>
 8005d88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f000 f8d0 	bl	8005f34 <_lseek_r>
 8005d94:	89a3      	ldrh	r3, [r4, #12]
 8005d96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d9a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d9e:	81a3      	strh	r3, [r4, #12]
 8005da0:	4632      	mov	r2, r6
 8005da2:	463b      	mov	r3, r7
 8005da4:	4628      	mov	r0, r5
 8005da6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005daa:	f000 b8e7 	b.w	8005f7c <_write_r>

08005dae <__sseek>:
 8005dae:	b510      	push	{r4, lr}
 8005db0:	460c      	mov	r4, r1
 8005db2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005db6:	f000 f8bd 	bl	8005f34 <_lseek_r>
 8005dba:	1c43      	adds	r3, r0, #1
 8005dbc:	89a3      	ldrh	r3, [r4, #12]
 8005dbe:	bf15      	itete	ne
 8005dc0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005dc2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005dc6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005dca:	81a3      	strheq	r3, [r4, #12]
 8005dcc:	bf18      	it	ne
 8005dce:	81a3      	strhne	r3, [r4, #12]
 8005dd0:	bd10      	pop	{r4, pc}

08005dd2 <__sclose>:
 8005dd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dd6:	f000 b89d 	b.w	8005f14 <_close_r>

08005dda <__swbuf_r>:
 8005dda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ddc:	460e      	mov	r6, r1
 8005dde:	4614      	mov	r4, r2
 8005de0:	4605      	mov	r5, r0
 8005de2:	b118      	cbz	r0, 8005dec <__swbuf_r+0x12>
 8005de4:	6a03      	ldr	r3, [r0, #32]
 8005de6:	b90b      	cbnz	r3, 8005dec <__swbuf_r+0x12>
 8005de8:	f7ff fefe 	bl	8005be8 <__sinit>
 8005dec:	69a3      	ldr	r3, [r4, #24]
 8005dee:	60a3      	str	r3, [r4, #8]
 8005df0:	89a3      	ldrh	r3, [r4, #12]
 8005df2:	071a      	lsls	r2, r3, #28
 8005df4:	d501      	bpl.n	8005dfa <__swbuf_r+0x20>
 8005df6:	6923      	ldr	r3, [r4, #16]
 8005df8:	b943      	cbnz	r3, 8005e0c <__swbuf_r+0x32>
 8005dfa:	4621      	mov	r1, r4
 8005dfc:	4628      	mov	r0, r5
 8005dfe:	f000 f82b 	bl	8005e58 <__swsetup_r>
 8005e02:	b118      	cbz	r0, 8005e0c <__swbuf_r+0x32>
 8005e04:	f04f 37ff 	mov.w	r7, #4294967295
 8005e08:	4638      	mov	r0, r7
 8005e0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e0c:	6823      	ldr	r3, [r4, #0]
 8005e0e:	6922      	ldr	r2, [r4, #16]
 8005e10:	1a98      	subs	r0, r3, r2
 8005e12:	6963      	ldr	r3, [r4, #20]
 8005e14:	b2f6      	uxtb	r6, r6
 8005e16:	4283      	cmp	r3, r0
 8005e18:	4637      	mov	r7, r6
 8005e1a:	dc05      	bgt.n	8005e28 <__swbuf_r+0x4e>
 8005e1c:	4621      	mov	r1, r4
 8005e1e:	4628      	mov	r0, r5
 8005e20:	f000 fd4c 	bl	80068bc <_fflush_r>
 8005e24:	2800      	cmp	r0, #0
 8005e26:	d1ed      	bne.n	8005e04 <__swbuf_r+0x2a>
 8005e28:	68a3      	ldr	r3, [r4, #8]
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	60a3      	str	r3, [r4, #8]
 8005e2e:	6823      	ldr	r3, [r4, #0]
 8005e30:	1c5a      	adds	r2, r3, #1
 8005e32:	6022      	str	r2, [r4, #0]
 8005e34:	701e      	strb	r6, [r3, #0]
 8005e36:	6962      	ldr	r2, [r4, #20]
 8005e38:	1c43      	adds	r3, r0, #1
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d004      	beq.n	8005e48 <__swbuf_r+0x6e>
 8005e3e:	89a3      	ldrh	r3, [r4, #12]
 8005e40:	07db      	lsls	r3, r3, #31
 8005e42:	d5e1      	bpl.n	8005e08 <__swbuf_r+0x2e>
 8005e44:	2e0a      	cmp	r6, #10
 8005e46:	d1df      	bne.n	8005e08 <__swbuf_r+0x2e>
 8005e48:	4621      	mov	r1, r4
 8005e4a:	4628      	mov	r0, r5
 8005e4c:	f000 fd36 	bl	80068bc <_fflush_r>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	d0d9      	beq.n	8005e08 <__swbuf_r+0x2e>
 8005e54:	e7d6      	b.n	8005e04 <__swbuf_r+0x2a>
	...

08005e58 <__swsetup_r>:
 8005e58:	b538      	push	{r3, r4, r5, lr}
 8005e5a:	4b29      	ldr	r3, [pc, #164]	@ (8005f00 <__swsetup_r+0xa8>)
 8005e5c:	4605      	mov	r5, r0
 8005e5e:	6818      	ldr	r0, [r3, #0]
 8005e60:	460c      	mov	r4, r1
 8005e62:	b118      	cbz	r0, 8005e6c <__swsetup_r+0x14>
 8005e64:	6a03      	ldr	r3, [r0, #32]
 8005e66:	b90b      	cbnz	r3, 8005e6c <__swsetup_r+0x14>
 8005e68:	f7ff febe 	bl	8005be8 <__sinit>
 8005e6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e70:	0719      	lsls	r1, r3, #28
 8005e72:	d422      	bmi.n	8005eba <__swsetup_r+0x62>
 8005e74:	06da      	lsls	r2, r3, #27
 8005e76:	d407      	bmi.n	8005e88 <__swsetup_r+0x30>
 8005e78:	2209      	movs	r2, #9
 8005e7a:	602a      	str	r2, [r5, #0]
 8005e7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e80:	81a3      	strh	r3, [r4, #12]
 8005e82:	f04f 30ff 	mov.w	r0, #4294967295
 8005e86:	e033      	b.n	8005ef0 <__swsetup_r+0x98>
 8005e88:	0758      	lsls	r0, r3, #29
 8005e8a:	d512      	bpl.n	8005eb2 <__swsetup_r+0x5a>
 8005e8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e8e:	b141      	cbz	r1, 8005ea2 <__swsetup_r+0x4a>
 8005e90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e94:	4299      	cmp	r1, r3
 8005e96:	d002      	beq.n	8005e9e <__swsetup_r+0x46>
 8005e98:	4628      	mov	r0, r5
 8005e9a:	f000 f8af 	bl	8005ffc <_free_r>
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ea2:	89a3      	ldrh	r3, [r4, #12]
 8005ea4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005ea8:	81a3      	strh	r3, [r4, #12]
 8005eaa:	2300      	movs	r3, #0
 8005eac:	6063      	str	r3, [r4, #4]
 8005eae:	6923      	ldr	r3, [r4, #16]
 8005eb0:	6023      	str	r3, [r4, #0]
 8005eb2:	89a3      	ldrh	r3, [r4, #12]
 8005eb4:	f043 0308 	orr.w	r3, r3, #8
 8005eb8:	81a3      	strh	r3, [r4, #12]
 8005eba:	6923      	ldr	r3, [r4, #16]
 8005ebc:	b94b      	cbnz	r3, 8005ed2 <__swsetup_r+0x7a>
 8005ebe:	89a3      	ldrh	r3, [r4, #12]
 8005ec0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005ec4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ec8:	d003      	beq.n	8005ed2 <__swsetup_r+0x7a>
 8005eca:	4621      	mov	r1, r4
 8005ecc:	4628      	mov	r0, r5
 8005ece:	f000 fd43 	bl	8006958 <__smakebuf_r>
 8005ed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ed6:	f013 0201 	ands.w	r2, r3, #1
 8005eda:	d00a      	beq.n	8005ef2 <__swsetup_r+0x9a>
 8005edc:	2200      	movs	r2, #0
 8005ede:	60a2      	str	r2, [r4, #8]
 8005ee0:	6962      	ldr	r2, [r4, #20]
 8005ee2:	4252      	negs	r2, r2
 8005ee4:	61a2      	str	r2, [r4, #24]
 8005ee6:	6922      	ldr	r2, [r4, #16]
 8005ee8:	b942      	cbnz	r2, 8005efc <__swsetup_r+0xa4>
 8005eea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005eee:	d1c5      	bne.n	8005e7c <__swsetup_r+0x24>
 8005ef0:	bd38      	pop	{r3, r4, r5, pc}
 8005ef2:	0799      	lsls	r1, r3, #30
 8005ef4:	bf58      	it	pl
 8005ef6:	6962      	ldrpl	r2, [r4, #20]
 8005ef8:	60a2      	str	r2, [r4, #8]
 8005efa:	e7f4      	b.n	8005ee6 <__swsetup_r+0x8e>
 8005efc:	2000      	movs	r0, #0
 8005efe:	e7f7      	b.n	8005ef0 <__swsetup_r+0x98>
 8005f00:	20000070 	.word	0x20000070

08005f04 <memset>:
 8005f04:	4402      	add	r2, r0
 8005f06:	4603      	mov	r3, r0
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d100      	bne.n	8005f0e <memset+0xa>
 8005f0c:	4770      	bx	lr
 8005f0e:	f803 1b01 	strb.w	r1, [r3], #1
 8005f12:	e7f9      	b.n	8005f08 <memset+0x4>

08005f14 <_close_r>:
 8005f14:	b538      	push	{r3, r4, r5, lr}
 8005f16:	4d06      	ldr	r5, [pc, #24]	@ (8005f30 <_close_r+0x1c>)
 8005f18:	2300      	movs	r3, #0
 8005f1a:	4604      	mov	r4, r0
 8005f1c:	4608      	mov	r0, r1
 8005f1e:	602b      	str	r3, [r5, #0]
 8005f20:	f7fb fb23 	bl	800156a <_close>
 8005f24:	1c43      	adds	r3, r0, #1
 8005f26:	d102      	bne.n	8005f2e <_close_r+0x1a>
 8005f28:	682b      	ldr	r3, [r5, #0]
 8005f2a:	b103      	cbz	r3, 8005f2e <_close_r+0x1a>
 8005f2c:	6023      	str	r3, [r4, #0]
 8005f2e:	bd38      	pop	{r3, r4, r5, pc}
 8005f30:	20001a24 	.word	0x20001a24

08005f34 <_lseek_r>:
 8005f34:	b538      	push	{r3, r4, r5, lr}
 8005f36:	4d07      	ldr	r5, [pc, #28]	@ (8005f54 <_lseek_r+0x20>)
 8005f38:	4604      	mov	r4, r0
 8005f3a:	4608      	mov	r0, r1
 8005f3c:	4611      	mov	r1, r2
 8005f3e:	2200      	movs	r2, #0
 8005f40:	602a      	str	r2, [r5, #0]
 8005f42:	461a      	mov	r2, r3
 8005f44:	f7fb fb38 	bl	80015b8 <_lseek>
 8005f48:	1c43      	adds	r3, r0, #1
 8005f4a:	d102      	bne.n	8005f52 <_lseek_r+0x1e>
 8005f4c:	682b      	ldr	r3, [r5, #0]
 8005f4e:	b103      	cbz	r3, 8005f52 <_lseek_r+0x1e>
 8005f50:	6023      	str	r3, [r4, #0]
 8005f52:	bd38      	pop	{r3, r4, r5, pc}
 8005f54:	20001a24 	.word	0x20001a24

08005f58 <_read_r>:
 8005f58:	b538      	push	{r3, r4, r5, lr}
 8005f5a:	4d07      	ldr	r5, [pc, #28]	@ (8005f78 <_read_r+0x20>)
 8005f5c:	4604      	mov	r4, r0
 8005f5e:	4608      	mov	r0, r1
 8005f60:	4611      	mov	r1, r2
 8005f62:	2200      	movs	r2, #0
 8005f64:	602a      	str	r2, [r5, #0]
 8005f66:	461a      	mov	r2, r3
 8005f68:	f7fb fac6 	bl	80014f8 <_read>
 8005f6c:	1c43      	adds	r3, r0, #1
 8005f6e:	d102      	bne.n	8005f76 <_read_r+0x1e>
 8005f70:	682b      	ldr	r3, [r5, #0]
 8005f72:	b103      	cbz	r3, 8005f76 <_read_r+0x1e>
 8005f74:	6023      	str	r3, [r4, #0]
 8005f76:	bd38      	pop	{r3, r4, r5, pc}
 8005f78:	20001a24 	.word	0x20001a24

08005f7c <_write_r>:
 8005f7c:	b538      	push	{r3, r4, r5, lr}
 8005f7e:	4d07      	ldr	r5, [pc, #28]	@ (8005f9c <_write_r+0x20>)
 8005f80:	4604      	mov	r4, r0
 8005f82:	4608      	mov	r0, r1
 8005f84:	4611      	mov	r1, r2
 8005f86:	2200      	movs	r2, #0
 8005f88:	602a      	str	r2, [r5, #0]
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	f7fb fad1 	bl	8001532 <_write>
 8005f90:	1c43      	adds	r3, r0, #1
 8005f92:	d102      	bne.n	8005f9a <_write_r+0x1e>
 8005f94:	682b      	ldr	r3, [r5, #0]
 8005f96:	b103      	cbz	r3, 8005f9a <_write_r+0x1e>
 8005f98:	6023      	str	r3, [r4, #0]
 8005f9a:	bd38      	pop	{r3, r4, r5, pc}
 8005f9c:	20001a24 	.word	0x20001a24

08005fa0 <__errno>:
 8005fa0:	4b01      	ldr	r3, [pc, #4]	@ (8005fa8 <__errno+0x8>)
 8005fa2:	6818      	ldr	r0, [r3, #0]
 8005fa4:	4770      	bx	lr
 8005fa6:	bf00      	nop
 8005fa8:	20000070 	.word	0x20000070

08005fac <__libc_init_array>:
 8005fac:	b570      	push	{r4, r5, r6, lr}
 8005fae:	4d0d      	ldr	r5, [pc, #52]	@ (8005fe4 <__libc_init_array+0x38>)
 8005fb0:	4c0d      	ldr	r4, [pc, #52]	@ (8005fe8 <__libc_init_array+0x3c>)
 8005fb2:	1b64      	subs	r4, r4, r5
 8005fb4:	10a4      	asrs	r4, r4, #2
 8005fb6:	2600      	movs	r6, #0
 8005fb8:	42a6      	cmp	r6, r4
 8005fba:	d109      	bne.n	8005fd0 <__libc_init_array+0x24>
 8005fbc:	4d0b      	ldr	r5, [pc, #44]	@ (8005fec <__libc_init_array+0x40>)
 8005fbe:	4c0c      	ldr	r4, [pc, #48]	@ (8005ff0 <__libc_init_array+0x44>)
 8005fc0:	f000 fd96 	bl	8006af0 <_init>
 8005fc4:	1b64      	subs	r4, r4, r5
 8005fc6:	10a4      	asrs	r4, r4, #2
 8005fc8:	2600      	movs	r6, #0
 8005fca:	42a6      	cmp	r6, r4
 8005fcc:	d105      	bne.n	8005fda <__libc_init_array+0x2e>
 8005fce:	bd70      	pop	{r4, r5, r6, pc}
 8005fd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fd4:	4798      	blx	r3
 8005fd6:	3601      	adds	r6, #1
 8005fd8:	e7ee      	b.n	8005fb8 <__libc_init_array+0xc>
 8005fda:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fde:	4798      	blx	r3
 8005fe0:	3601      	adds	r6, #1
 8005fe2:	e7f2      	b.n	8005fca <__libc_init_array+0x1e>
 8005fe4:	08006be4 	.word	0x08006be4
 8005fe8:	08006be4 	.word	0x08006be4
 8005fec:	08006be4 	.word	0x08006be4
 8005ff0:	08006be8 	.word	0x08006be8

08005ff4 <__retarget_lock_init_recursive>:
 8005ff4:	4770      	bx	lr

08005ff6 <__retarget_lock_acquire_recursive>:
 8005ff6:	4770      	bx	lr

08005ff8 <__retarget_lock_release_recursive>:
 8005ff8:	4770      	bx	lr
	...

08005ffc <_free_r>:
 8005ffc:	b538      	push	{r3, r4, r5, lr}
 8005ffe:	4605      	mov	r5, r0
 8006000:	2900      	cmp	r1, #0
 8006002:	d041      	beq.n	8006088 <_free_r+0x8c>
 8006004:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006008:	1f0c      	subs	r4, r1, #4
 800600a:	2b00      	cmp	r3, #0
 800600c:	bfb8      	it	lt
 800600e:	18e4      	addlt	r4, r4, r3
 8006010:	f000 f8e0 	bl	80061d4 <__malloc_lock>
 8006014:	4a1d      	ldr	r2, [pc, #116]	@ (800608c <_free_r+0x90>)
 8006016:	6813      	ldr	r3, [r2, #0]
 8006018:	b933      	cbnz	r3, 8006028 <_free_r+0x2c>
 800601a:	6063      	str	r3, [r4, #4]
 800601c:	6014      	str	r4, [r2, #0]
 800601e:	4628      	mov	r0, r5
 8006020:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006024:	f000 b8dc 	b.w	80061e0 <__malloc_unlock>
 8006028:	42a3      	cmp	r3, r4
 800602a:	d908      	bls.n	800603e <_free_r+0x42>
 800602c:	6820      	ldr	r0, [r4, #0]
 800602e:	1821      	adds	r1, r4, r0
 8006030:	428b      	cmp	r3, r1
 8006032:	bf01      	itttt	eq
 8006034:	6819      	ldreq	r1, [r3, #0]
 8006036:	685b      	ldreq	r3, [r3, #4]
 8006038:	1809      	addeq	r1, r1, r0
 800603a:	6021      	streq	r1, [r4, #0]
 800603c:	e7ed      	b.n	800601a <_free_r+0x1e>
 800603e:	461a      	mov	r2, r3
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	b10b      	cbz	r3, 8006048 <_free_r+0x4c>
 8006044:	42a3      	cmp	r3, r4
 8006046:	d9fa      	bls.n	800603e <_free_r+0x42>
 8006048:	6811      	ldr	r1, [r2, #0]
 800604a:	1850      	adds	r0, r2, r1
 800604c:	42a0      	cmp	r0, r4
 800604e:	d10b      	bne.n	8006068 <_free_r+0x6c>
 8006050:	6820      	ldr	r0, [r4, #0]
 8006052:	4401      	add	r1, r0
 8006054:	1850      	adds	r0, r2, r1
 8006056:	4283      	cmp	r3, r0
 8006058:	6011      	str	r1, [r2, #0]
 800605a:	d1e0      	bne.n	800601e <_free_r+0x22>
 800605c:	6818      	ldr	r0, [r3, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	6053      	str	r3, [r2, #4]
 8006062:	4408      	add	r0, r1
 8006064:	6010      	str	r0, [r2, #0]
 8006066:	e7da      	b.n	800601e <_free_r+0x22>
 8006068:	d902      	bls.n	8006070 <_free_r+0x74>
 800606a:	230c      	movs	r3, #12
 800606c:	602b      	str	r3, [r5, #0]
 800606e:	e7d6      	b.n	800601e <_free_r+0x22>
 8006070:	6820      	ldr	r0, [r4, #0]
 8006072:	1821      	adds	r1, r4, r0
 8006074:	428b      	cmp	r3, r1
 8006076:	bf04      	itt	eq
 8006078:	6819      	ldreq	r1, [r3, #0]
 800607a:	685b      	ldreq	r3, [r3, #4]
 800607c:	6063      	str	r3, [r4, #4]
 800607e:	bf04      	itt	eq
 8006080:	1809      	addeq	r1, r1, r0
 8006082:	6021      	streq	r1, [r4, #0]
 8006084:	6054      	str	r4, [r2, #4]
 8006086:	e7ca      	b.n	800601e <_free_r+0x22>
 8006088:	bd38      	pop	{r3, r4, r5, pc}
 800608a:	bf00      	nop
 800608c:	20001a30 	.word	0x20001a30

08006090 <sbrk_aligned>:
 8006090:	b570      	push	{r4, r5, r6, lr}
 8006092:	4e0f      	ldr	r6, [pc, #60]	@ (80060d0 <sbrk_aligned+0x40>)
 8006094:	460c      	mov	r4, r1
 8006096:	6831      	ldr	r1, [r6, #0]
 8006098:	4605      	mov	r5, r0
 800609a:	b911      	cbnz	r1, 80060a2 <sbrk_aligned+0x12>
 800609c:	f000 fcd4 	bl	8006a48 <_sbrk_r>
 80060a0:	6030      	str	r0, [r6, #0]
 80060a2:	4621      	mov	r1, r4
 80060a4:	4628      	mov	r0, r5
 80060a6:	f000 fccf 	bl	8006a48 <_sbrk_r>
 80060aa:	1c43      	adds	r3, r0, #1
 80060ac:	d103      	bne.n	80060b6 <sbrk_aligned+0x26>
 80060ae:	f04f 34ff 	mov.w	r4, #4294967295
 80060b2:	4620      	mov	r0, r4
 80060b4:	bd70      	pop	{r4, r5, r6, pc}
 80060b6:	1cc4      	adds	r4, r0, #3
 80060b8:	f024 0403 	bic.w	r4, r4, #3
 80060bc:	42a0      	cmp	r0, r4
 80060be:	d0f8      	beq.n	80060b2 <sbrk_aligned+0x22>
 80060c0:	1a21      	subs	r1, r4, r0
 80060c2:	4628      	mov	r0, r5
 80060c4:	f000 fcc0 	bl	8006a48 <_sbrk_r>
 80060c8:	3001      	adds	r0, #1
 80060ca:	d1f2      	bne.n	80060b2 <sbrk_aligned+0x22>
 80060cc:	e7ef      	b.n	80060ae <sbrk_aligned+0x1e>
 80060ce:	bf00      	nop
 80060d0:	20001a2c 	.word	0x20001a2c

080060d4 <_malloc_r>:
 80060d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060d8:	1ccd      	adds	r5, r1, #3
 80060da:	f025 0503 	bic.w	r5, r5, #3
 80060de:	3508      	adds	r5, #8
 80060e0:	2d0c      	cmp	r5, #12
 80060e2:	bf38      	it	cc
 80060e4:	250c      	movcc	r5, #12
 80060e6:	2d00      	cmp	r5, #0
 80060e8:	4606      	mov	r6, r0
 80060ea:	db01      	blt.n	80060f0 <_malloc_r+0x1c>
 80060ec:	42a9      	cmp	r1, r5
 80060ee:	d904      	bls.n	80060fa <_malloc_r+0x26>
 80060f0:	230c      	movs	r3, #12
 80060f2:	6033      	str	r3, [r6, #0]
 80060f4:	2000      	movs	r0, #0
 80060f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80061d0 <_malloc_r+0xfc>
 80060fe:	f000 f869 	bl	80061d4 <__malloc_lock>
 8006102:	f8d8 3000 	ldr.w	r3, [r8]
 8006106:	461c      	mov	r4, r3
 8006108:	bb44      	cbnz	r4, 800615c <_malloc_r+0x88>
 800610a:	4629      	mov	r1, r5
 800610c:	4630      	mov	r0, r6
 800610e:	f7ff ffbf 	bl	8006090 <sbrk_aligned>
 8006112:	1c43      	adds	r3, r0, #1
 8006114:	4604      	mov	r4, r0
 8006116:	d158      	bne.n	80061ca <_malloc_r+0xf6>
 8006118:	f8d8 4000 	ldr.w	r4, [r8]
 800611c:	4627      	mov	r7, r4
 800611e:	2f00      	cmp	r7, #0
 8006120:	d143      	bne.n	80061aa <_malloc_r+0xd6>
 8006122:	2c00      	cmp	r4, #0
 8006124:	d04b      	beq.n	80061be <_malloc_r+0xea>
 8006126:	6823      	ldr	r3, [r4, #0]
 8006128:	4639      	mov	r1, r7
 800612a:	4630      	mov	r0, r6
 800612c:	eb04 0903 	add.w	r9, r4, r3
 8006130:	f000 fc8a 	bl	8006a48 <_sbrk_r>
 8006134:	4581      	cmp	r9, r0
 8006136:	d142      	bne.n	80061be <_malloc_r+0xea>
 8006138:	6821      	ldr	r1, [r4, #0]
 800613a:	1a6d      	subs	r5, r5, r1
 800613c:	4629      	mov	r1, r5
 800613e:	4630      	mov	r0, r6
 8006140:	f7ff ffa6 	bl	8006090 <sbrk_aligned>
 8006144:	3001      	adds	r0, #1
 8006146:	d03a      	beq.n	80061be <_malloc_r+0xea>
 8006148:	6823      	ldr	r3, [r4, #0]
 800614a:	442b      	add	r3, r5
 800614c:	6023      	str	r3, [r4, #0]
 800614e:	f8d8 3000 	ldr.w	r3, [r8]
 8006152:	685a      	ldr	r2, [r3, #4]
 8006154:	bb62      	cbnz	r2, 80061b0 <_malloc_r+0xdc>
 8006156:	f8c8 7000 	str.w	r7, [r8]
 800615a:	e00f      	b.n	800617c <_malloc_r+0xa8>
 800615c:	6822      	ldr	r2, [r4, #0]
 800615e:	1b52      	subs	r2, r2, r5
 8006160:	d420      	bmi.n	80061a4 <_malloc_r+0xd0>
 8006162:	2a0b      	cmp	r2, #11
 8006164:	d917      	bls.n	8006196 <_malloc_r+0xc2>
 8006166:	1961      	adds	r1, r4, r5
 8006168:	42a3      	cmp	r3, r4
 800616a:	6025      	str	r5, [r4, #0]
 800616c:	bf18      	it	ne
 800616e:	6059      	strne	r1, [r3, #4]
 8006170:	6863      	ldr	r3, [r4, #4]
 8006172:	bf08      	it	eq
 8006174:	f8c8 1000 	streq.w	r1, [r8]
 8006178:	5162      	str	r2, [r4, r5]
 800617a:	604b      	str	r3, [r1, #4]
 800617c:	4630      	mov	r0, r6
 800617e:	f000 f82f 	bl	80061e0 <__malloc_unlock>
 8006182:	f104 000b 	add.w	r0, r4, #11
 8006186:	1d23      	adds	r3, r4, #4
 8006188:	f020 0007 	bic.w	r0, r0, #7
 800618c:	1ac2      	subs	r2, r0, r3
 800618e:	bf1c      	itt	ne
 8006190:	1a1b      	subne	r3, r3, r0
 8006192:	50a3      	strne	r3, [r4, r2]
 8006194:	e7af      	b.n	80060f6 <_malloc_r+0x22>
 8006196:	6862      	ldr	r2, [r4, #4]
 8006198:	42a3      	cmp	r3, r4
 800619a:	bf0c      	ite	eq
 800619c:	f8c8 2000 	streq.w	r2, [r8]
 80061a0:	605a      	strne	r2, [r3, #4]
 80061a2:	e7eb      	b.n	800617c <_malloc_r+0xa8>
 80061a4:	4623      	mov	r3, r4
 80061a6:	6864      	ldr	r4, [r4, #4]
 80061a8:	e7ae      	b.n	8006108 <_malloc_r+0x34>
 80061aa:	463c      	mov	r4, r7
 80061ac:	687f      	ldr	r7, [r7, #4]
 80061ae:	e7b6      	b.n	800611e <_malloc_r+0x4a>
 80061b0:	461a      	mov	r2, r3
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	42a3      	cmp	r3, r4
 80061b6:	d1fb      	bne.n	80061b0 <_malloc_r+0xdc>
 80061b8:	2300      	movs	r3, #0
 80061ba:	6053      	str	r3, [r2, #4]
 80061bc:	e7de      	b.n	800617c <_malloc_r+0xa8>
 80061be:	230c      	movs	r3, #12
 80061c0:	6033      	str	r3, [r6, #0]
 80061c2:	4630      	mov	r0, r6
 80061c4:	f000 f80c 	bl	80061e0 <__malloc_unlock>
 80061c8:	e794      	b.n	80060f4 <_malloc_r+0x20>
 80061ca:	6005      	str	r5, [r0, #0]
 80061cc:	e7d6      	b.n	800617c <_malloc_r+0xa8>
 80061ce:	bf00      	nop
 80061d0:	20001a30 	.word	0x20001a30

080061d4 <__malloc_lock>:
 80061d4:	4801      	ldr	r0, [pc, #4]	@ (80061dc <__malloc_lock+0x8>)
 80061d6:	f7ff bf0e 	b.w	8005ff6 <__retarget_lock_acquire_recursive>
 80061da:	bf00      	nop
 80061dc:	20001a28 	.word	0x20001a28

080061e0 <__malloc_unlock>:
 80061e0:	4801      	ldr	r0, [pc, #4]	@ (80061e8 <__malloc_unlock+0x8>)
 80061e2:	f7ff bf09 	b.w	8005ff8 <__retarget_lock_release_recursive>
 80061e6:	bf00      	nop
 80061e8:	20001a28 	.word	0x20001a28

080061ec <__ssputs_r>:
 80061ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061f0:	688e      	ldr	r6, [r1, #8]
 80061f2:	461f      	mov	r7, r3
 80061f4:	42be      	cmp	r6, r7
 80061f6:	680b      	ldr	r3, [r1, #0]
 80061f8:	4682      	mov	sl, r0
 80061fa:	460c      	mov	r4, r1
 80061fc:	4690      	mov	r8, r2
 80061fe:	d82d      	bhi.n	800625c <__ssputs_r+0x70>
 8006200:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006204:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006208:	d026      	beq.n	8006258 <__ssputs_r+0x6c>
 800620a:	6965      	ldr	r5, [r4, #20]
 800620c:	6909      	ldr	r1, [r1, #16]
 800620e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006212:	eba3 0901 	sub.w	r9, r3, r1
 8006216:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800621a:	1c7b      	adds	r3, r7, #1
 800621c:	444b      	add	r3, r9
 800621e:	106d      	asrs	r5, r5, #1
 8006220:	429d      	cmp	r5, r3
 8006222:	bf38      	it	cc
 8006224:	461d      	movcc	r5, r3
 8006226:	0553      	lsls	r3, r2, #21
 8006228:	d527      	bpl.n	800627a <__ssputs_r+0x8e>
 800622a:	4629      	mov	r1, r5
 800622c:	f7ff ff52 	bl	80060d4 <_malloc_r>
 8006230:	4606      	mov	r6, r0
 8006232:	b360      	cbz	r0, 800628e <__ssputs_r+0xa2>
 8006234:	6921      	ldr	r1, [r4, #16]
 8006236:	464a      	mov	r2, r9
 8006238:	f000 fc16 	bl	8006a68 <memcpy>
 800623c:	89a3      	ldrh	r3, [r4, #12]
 800623e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006246:	81a3      	strh	r3, [r4, #12]
 8006248:	6126      	str	r6, [r4, #16]
 800624a:	6165      	str	r5, [r4, #20]
 800624c:	444e      	add	r6, r9
 800624e:	eba5 0509 	sub.w	r5, r5, r9
 8006252:	6026      	str	r6, [r4, #0]
 8006254:	60a5      	str	r5, [r4, #8]
 8006256:	463e      	mov	r6, r7
 8006258:	42be      	cmp	r6, r7
 800625a:	d900      	bls.n	800625e <__ssputs_r+0x72>
 800625c:	463e      	mov	r6, r7
 800625e:	6820      	ldr	r0, [r4, #0]
 8006260:	4632      	mov	r2, r6
 8006262:	4641      	mov	r1, r8
 8006264:	f000 fbb4 	bl	80069d0 <memmove>
 8006268:	68a3      	ldr	r3, [r4, #8]
 800626a:	1b9b      	subs	r3, r3, r6
 800626c:	60a3      	str	r3, [r4, #8]
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	4433      	add	r3, r6
 8006272:	6023      	str	r3, [r4, #0]
 8006274:	2000      	movs	r0, #0
 8006276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800627a:	462a      	mov	r2, r5
 800627c:	f000 fc02 	bl	8006a84 <_realloc_r>
 8006280:	4606      	mov	r6, r0
 8006282:	2800      	cmp	r0, #0
 8006284:	d1e0      	bne.n	8006248 <__ssputs_r+0x5c>
 8006286:	6921      	ldr	r1, [r4, #16]
 8006288:	4650      	mov	r0, sl
 800628a:	f7ff feb7 	bl	8005ffc <_free_r>
 800628e:	230c      	movs	r3, #12
 8006290:	f8ca 3000 	str.w	r3, [sl]
 8006294:	89a3      	ldrh	r3, [r4, #12]
 8006296:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800629a:	81a3      	strh	r3, [r4, #12]
 800629c:	f04f 30ff 	mov.w	r0, #4294967295
 80062a0:	e7e9      	b.n	8006276 <__ssputs_r+0x8a>
	...

080062a4 <_svfiprintf_r>:
 80062a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a8:	4698      	mov	r8, r3
 80062aa:	898b      	ldrh	r3, [r1, #12]
 80062ac:	061b      	lsls	r3, r3, #24
 80062ae:	b09d      	sub	sp, #116	@ 0x74
 80062b0:	4607      	mov	r7, r0
 80062b2:	460d      	mov	r5, r1
 80062b4:	4614      	mov	r4, r2
 80062b6:	d510      	bpl.n	80062da <_svfiprintf_r+0x36>
 80062b8:	690b      	ldr	r3, [r1, #16]
 80062ba:	b973      	cbnz	r3, 80062da <_svfiprintf_r+0x36>
 80062bc:	2140      	movs	r1, #64	@ 0x40
 80062be:	f7ff ff09 	bl	80060d4 <_malloc_r>
 80062c2:	6028      	str	r0, [r5, #0]
 80062c4:	6128      	str	r0, [r5, #16]
 80062c6:	b930      	cbnz	r0, 80062d6 <_svfiprintf_r+0x32>
 80062c8:	230c      	movs	r3, #12
 80062ca:	603b      	str	r3, [r7, #0]
 80062cc:	f04f 30ff 	mov.w	r0, #4294967295
 80062d0:	b01d      	add	sp, #116	@ 0x74
 80062d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062d6:	2340      	movs	r3, #64	@ 0x40
 80062d8:	616b      	str	r3, [r5, #20]
 80062da:	2300      	movs	r3, #0
 80062dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80062de:	2320      	movs	r3, #32
 80062e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80062e8:	2330      	movs	r3, #48	@ 0x30
 80062ea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006488 <_svfiprintf_r+0x1e4>
 80062ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80062f2:	f04f 0901 	mov.w	r9, #1
 80062f6:	4623      	mov	r3, r4
 80062f8:	469a      	mov	sl, r3
 80062fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062fe:	b10a      	cbz	r2, 8006304 <_svfiprintf_r+0x60>
 8006300:	2a25      	cmp	r2, #37	@ 0x25
 8006302:	d1f9      	bne.n	80062f8 <_svfiprintf_r+0x54>
 8006304:	ebba 0b04 	subs.w	fp, sl, r4
 8006308:	d00b      	beq.n	8006322 <_svfiprintf_r+0x7e>
 800630a:	465b      	mov	r3, fp
 800630c:	4622      	mov	r2, r4
 800630e:	4629      	mov	r1, r5
 8006310:	4638      	mov	r0, r7
 8006312:	f7ff ff6b 	bl	80061ec <__ssputs_r>
 8006316:	3001      	adds	r0, #1
 8006318:	f000 80a7 	beq.w	800646a <_svfiprintf_r+0x1c6>
 800631c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800631e:	445a      	add	r2, fp
 8006320:	9209      	str	r2, [sp, #36]	@ 0x24
 8006322:	f89a 3000 	ldrb.w	r3, [sl]
 8006326:	2b00      	cmp	r3, #0
 8006328:	f000 809f 	beq.w	800646a <_svfiprintf_r+0x1c6>
 800632c:	2300      	movs	r3, #0
 800632e:	f04f 32ff 	mov.w	r2, #4294967295
 8006332:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006336:	f10a 0a01 	add.w	sl, sl, #1
 800633a:	9304      	str	r3, [sp, #16]
 800633c:	9307      	str	r3, [sp, #28]
 800633e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006342:	931a      	str	r3, [sp, #104]	@ 0x68
 8006344:	4654      	mov	r4, sl
 8006346:	2205      	movs	r2, #5
 8006348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800634c:	484e      	ldr	r0, [pc, #312]	@ (8006488 <_svfiprintf_r+0x1e4>)
 800634e:	f7f9 ff57 	bl	8000200 <memchr>
 8006352:	9a04      	ldr	r2, [sp, #16]
 8006354:	b9d8      	cbnz	r0, 800638e <_svfiprintf_r+0xea>
 8006356:	06d0      	lsls	r0, r2, #27
 8006358:	bf44      	itt	mi
 800635a:	2320      	movmi	r3, #32
 800635c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006360:	0711      	lsls	r1, r2, #28
 8006362:	bf44      	itt	mi
 8006364:	232b      	movmi	r3, #43	@ 0x2b
 8006366:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800636a:	f89a 3000 	ldrb.w	r3, [sl]
 800636e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006370:	d015      	beq.n	800639e <_svfiprintf_r+0xfa>
 8006372:	9a07      	ldr	r2, [sp, #28]
 8006374:	4654      	mov	r4, sl
 8006376:	2000      	movs	r0, #0
 8006378:	f04f 0c0a 	mov.w	ip, #10
 800637c:	4621      	mov	r1, r4
 800637e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006382:	3b30      	subs	r3, #48	@ 0x30
 8006384:	2b09      	cmp	r3, #9
 8006386:	d94b      	bls.n	8006420 <_svfiprintf_r+0x17c>
 8006388:	b1b0      	cbz	r0, 80063b8 <_svfiprintf_r+0x114>
 800638a:	9207      	str	r2, [sp, #28]
 800638c:	e014      	b.n	80063b8 <_svfiprintf_r+0x114>
 800638e:	eba0 0308 	sub.w	r3, r0, r8
 8006392:	fa09 f303 	lsl.w	r3, r9, r3
 8006396:	4313      	orrs	r3, r2
 8006398:	9304      	str	r3, [sp, #16]
 800639a:	46a2      	mov	sl, r4
 800639c:	e7d2      	b.n	8006344 <_svfiprintf_r+0xa0>
 800639e:	9b03      	ldr	r3, [sp, #12]
 80063a0:	1d19      	adds	r1, r3, #4
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	9103      	str	r1, [sp, #12]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	bfbb      	ittet	lt
 80063aa:	425b      	neglt	r3, r3
 80063ac:	f042 0202 	orrlt.w	r2, r2, #2
 80063b0:	9307      	strge	r3, [sp, #28]
 80063b2:	9307      	strlt	r3, [sp, #28]
 80063b4:	bfb8      	it	lt
 80063b6:	9204      	strlt	r2, [sp, #16]
 80063b8:	7823      	ldrb	r3, [r4, #0]
 80063ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80063bc:	d10a      	bne.n	80063d4 <_svfiprintf_r+0x130>
 80063be:	7863      	ldrb	r3, [r4, #1]
 80063c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80063c2:	d132      	bne.n	800642a <_svfiprintf_r+0x186>
 80063c4:	9b03      	ldr	r3, [sp, #12]
 80063c6:	1d1a      	adds	r2, r3, #4
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	9203      	str	r2, [sp, #12]
 80063cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80063d0:	3402      	adds	r4, #2
 80063d2:	9305      	str	r3, [sp, #20]
 80063d4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006498 <_svfiprintf_r+0x1f4>
 80063d8:	7821      	ldrb	r1, [r4, #0]
 80063da:	2203      	movs	r2, #3
 80063dc:	4650      	mov	r0, sl
 80063de:	f7f9 ff0f 	bl	8000200 <memchr>
 80063e2:	b138      	cbz	r0, 80063f4 <_svfiprintf_r+0x150>
 80063e4:	9b04      	ldr	r3, [sp, #16]
 80063e6:	eba0 000a 	sub.w	r0, r0, sl
 80063ea:	2240      	movs	r2, #64	@ 0x40
 80063ec:	4082      	lsls	r2, r0
 80063ee:	4313      	orrs	r3, r2
 80063f0:	3401      	adds	r4, #1
 80063f2:	9304      	str	r3, [sp, #16]
 80063f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063f8:	4824      	ldr	r0, [pc, #144]	@ (800648c <_svfiprintf_r+0x1e8>)
 80063fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80063fe:	2206      	movs	r2, #6
 8006400:	f7f9 fefe 	bl	8000200 <memchr>
 8006404:	2800      	cmp	r0, #0
 8006406:	d036      	beq.n	8006476 <_svfiprintf_r+0x1d2>
 8006408:	4b21      	ldr	r3, [pc, #132]	@ (8006490 <_svfiprintf_r+0x1ec>)
 800640a:	bb1b      	cbnz	r3, 8006454 <_svfiprintf_r+0x1b0>
 800640c:	9b03      	ldr	r3, [sp, #12]
 800640e:	3307      	adds	r3, #7
 8006410:	f023 0307 	bic.w	r3, r3, #7
 8006414:	3308      	adds	r3, #8
 8006416:	9303      	str	r3, [sp, #12]
 8006418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800641a:	4433      	add	r3, r6
 800641c:	9309      	str	r3, [sp, #36]	@ 0x24
 800641e:	e76a      	b.n	80062f6 <_svfiprintf_r+0x52>
 8006420:	fb0c 3202 	mla	r2, ip, r2, r3
 8006424:	460c      	mov	r4, r1
 8006426:	2001      	movs	r0, #1
 8006428:	e7a8      	b.n	800637c <_svfiprintf_r+0xd8>
 800642a:	2300      	movs	r3, #0
 800642c:	3401      	adds	r4, #1
 800642e:	9305      	str	r3, [sp, #20]
 8006430:	4619      	mov	r1, r3
 8006432:	f04f 0c0a 	mov.w	ip, #10
 8006436:	4620      	mov	r0, r4
 8006438:	f810 2b01 	ldrb.w	r2, [r0], #1
 800643c:	3a30      	subs	r2, #48	@ 0x30
 800643e:	2a09      	cmp	r2, #9
 8006440:	d903      	bls.n	800644a <_svfiprintf_r+0x1a6>
 8006442:	2b00      	cmp	r3, #0
 8006444:	d0c6      	beq.n	80063d4 <_svfiprintf_r+0x130>
 8006446:	9105      	str	r1, [sp, #20]
 8006448:	e7c4      	b.n	80063d4 <_svfiprintf_r+0x130>
 800644a:	fb0c 2101 	mla	r1, ip, r1, r2
 800644e:	4604      	mov	r4, r0
 8006450:	2301      	movs	r3, #1
 8006452:	e7f0      	b.n	8006436 <_svfiprintf_r+0x192>
 8006454:	ab03      	add	r3, sp, #12
 8006456:	9300      	str	r3, [sp, #0]
 8006458:	462a      	mov	r2, r5
 800645a:	4b0e      	ldr	r3, [pc, #56]	@ (8006494 <_svfiprintf_r+0x1f0>)
 800645c:	a904      	add	r1, sp, #16
 800645e:	4638      	mov	r0, r7
 8006460:	f3af 8000 	nop.w
 8006464:	1c42      	adds	r2, r0, #1
 8006466:	4606      	mov	r6, r0
 8006468:	d1d6      	bne.n	8006418 <_svfiprintf_r+0x174>
 800646a:	89ab      	ldrh	r3, [r5, #12]
 800646c:	065b      	lsls	r3, r3, #25
 800646e:	f53f af2d 	bmi.w	80062cc <_svfiprintf_r+0x28>
 8006472:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006474:	e72c      	b.n	80062d0 <_svfiprintf_r+0x2c>
 8006476:	ab03      	add	r3, sp, #12
 8006478:	9300      	str	r3, [sp, #0]
 800647a:	462a      	mov	r2, r5
 800647c:	4b05      	ldr	r3, [pc, #20]	@ (8006494 <_svfiprintf_r+0x1f0>)
 800647e:	a904      	add	r1, sp, #16
 8006480:	4638      	mov	r0, r7
 8006482:	f000 f879 	bl	8006578 <_printf_i>
 8006486:	e7ed      	b.n	8006464 <_svfiprintf_r+0x1c0>
 8006488:	08006ba8 	.word	0x08006ba8
 800648c:	08006bb2 	.word	0x08006bb2
 8006490:	00000000 	.word	0x00000000
 8006494:	080061ed 	.word	0x080061ed
 8006498:	08006bae 	.word	0x08006bae

0800649c <_printf_common>:
 800649c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064a0:	4616      	mov	r6, r2
 80064a2:	4698      	mov	r8, r3
 80064a4:	688a      	ldr	r2, [r1, #8]
 80064a6:	690b      	ldr	r3, [r1, #16]
 80064a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80064ac:	4293      	cmp	r3, r2
 80064ae:	bfb8      	it	lt
 80064b0:	4613      	movlt	r3, r2
 80064b2:	6033      	str	r3, [r6, #0]
 80064b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80064b8:	4607      	mov	r7, r0
 80064ba:	460c      	mov	r4, r1
 80064bc:	b10a      	cbz	r2, 80064c2 <_printf_common+0x26>
 80064be:	3301      	adds	r3, #1
 80064c0:	6033      	str	r3, [r6, #0]
 80064c2:	6823      	ldr	r3, [r4, #0]
 80064c4:	0699      	lsls	r1, r3, #26
 80064c6:	bf42      	ittt	mi
 80064c8:	6833      	ldrmi	r3, [r6, #0]
 80064ca:	3302      	addmi	r3, #2
 80064cc:	6033      	strmi	r3, [r6, #0]
 80064ce:	6825      	ldr	r5, [r4, #0]
 80064d0:	f015 0506 	ands.w	r5, r5, #6
 80064d4:	d106      	bne.n	80064e4 <_printf_common+0x48>
 80064d6:	f104 0a19 	add.w	sl, r4, #25
 80064da:	68e3      	ldr	r3, [r4, #12]
 80064dc:	6832      	ldr	r2, [r6, #0]
 80064de:	1a9b      	subs	r3, r3, r2
 80064e0:	42ab      	cmp	r3, r5
 80064e2:	dc26      	bgt.n	8006532 <_printf_common+0x96>
 80064e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80064e8:	6822      	ldr	r2, [r4, #0]
 80064ea:	3b00      	subs	r3, #0
 80064ec:	bf18      	it	ne
 80064ee:	2301      	movne	r3, #1
 80064f0:	0692      	lsls	r2, r2, #26
 80064f2:	d42b      	bmi.n	800654c <_printf_common+0xb0>
 80064f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80064f8:	4641      	mov	r1, r8
 80064fa:	4638      	mov	r0, r7
 80064fc:	47c8      	blx	r9
 80064fe:	3001      	adds	r0, #1
 8006500:	d01e      	beq.n	8006540 <_printf_common+0xa4>
 8006502:	6823      	ldr	r3, [r4, #0]
 8006504:	6922      	ldr	r2, [r4, #16]
 8006506:	f003 0306 	and.w	r3, r3, #6
 800650a:	2b04      	cmp	r3, #4
 800650c:	bf02      	ittt	eq
 800650e:	68e5      	ldreq	r5, [r4, #12]
 8006510:	6833      	ldreq	r3, [r6, #0]
 8006512:	1aed      	subeq	r5, r5, r3
 8006514:	68a3      	ldr	r3, [r4, #8]
 8006516:	bf0c      	ite	eq
 8006518:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800651c:	2500      	movne	r5, #0
 800651e:	4293      	cmp	r3, r2
 8006520:	bfc4      	itt	gt
 8006522:	1a9b      	subgt	r3, r3, r2
 8006524:	18ed      	addgt	r5, r5, r3
 8006526:	2600      	movs	r6, #0
 8006528:	341a      	adds	r4, #26
 800652a:	42b5      	cmp	r5, r6
 800652c:	d11a      	bne.n	8006564 <_printf_common+0xc8>
 800652e:	2000      	movs	r0, #0
 8006530:	e008      	b.n	8006544 <_printf_common+0xa8>
 8006532:	2301      	movs	r3, #1
 8006534:	4652      	mov	r2, sl
 8006536:	4641      	mov	r1, r8
 8006538:	4638      	mov	r0, r7
 800653a:	47c8      	blx	r9
 800653c:	3001      	adds	r0, #1
 800653e:	d103      	bne.n	8006548 <_printf_common+0xac>
 8006540:	f04f 30ff 	mov.w	r0, #4294967295
 8006544:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006548:	3501      	adds	r5, #1
 800654a:	e7c6      	b.n	80064da <_printf_common+0x3e>
 800654c:	18e1      	adds	r1, r4, r3
 800654e:	1c5a      	adds	r2, r3, #1
 8006550:	2030      	movs	r0, #48	@ 0x30
 8006552:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006556:	4422      	add	r2, r4
 8006558:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800655c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006560:	3302      	adds	r3, #2
 8006562:	e7c7      	b.n	80064f4 <_printf_common+0x58>
 8006564:	2301      	movs	r3, #1
 8006566:	4622      	mov	r2, r4
 8006568:	4641      	mov	r1, r8
 800656a:	4638      	mov	r0, r7
 800656c:	47c8      	blx	r9
 800656e:	3001      	adds	r0, #1
 8006570:	d0e6      	beq.n	8006540 <_printf_common+0xa4>
 8006572:	3601      	adds	r6, #1
 8006574:	e7d9      	b.n	800652a <_printf_common+0x8e>
	...

08006578 <_printf_i>:
 8006578:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800657c:	7e0f      	ldrb	r7, [r1, #24]
 800657e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006580:	2f78      	cmp	r7, #120	@ 0x78
 8006582:	4691      	mov	r9, r2
 8006584:	4680      	mov	r8, r0
 8006586:	460c      	mov	r4, r1
 8006588:	469a      	mov	sl, r3
 800658a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800658e:	d807      	bhi.n	80065a0 <_printf_i+0x28>
 8006590:	2f62      	cmp	r7, #98	@ 0x62
 8006592:	d80a      	bhi.n	80065aa <_printf_i+0x32>
 8006594:	2f00      	cmp	r7, #0
 8006596:	f000 80d1 	beq.w	800673c <_printf_i+0x1c4>
 800659a:	2f58      	cmp	r7, #88	@ 0x58
 800659c:	f000 80b8 	beq.w	8006710 <_printf_i+0x198>
 80065a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80065a8:	e03a      	b.n	8006620 <_printf_i+0xa8>
 80065aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80065ae:	2b15      	cmp	r3, #21
 80065b0:	d8f6      	bhi.n	80065a0 <_printf_i+0x28>
 80065b2:	a101      	add	r1, pc, #4	@ (adr r1, 80065b8 <_printf_i+0x40>)
 80065b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065b8:	08006611 	.word	0x08006611
 80065bc:	08006625 	.word	0x08006625
 80065c0:	080065a1 	.word	0x080065a1
 80065c4:	080065a1 	.word	0x080065a1
 80065c8:	080065a1 	.word	0x080065a1
 80065cc:	080065a1 	.word	0x080065a1
 80065d0:	08006625 	.word	0x08006625
 80065d4:	080065a1 	.word	0x080065a1
 80065d8:	080065a1 	.word	0x080065a1
 80065dc:	080065a1 	.word	0x080065a1
 80065e0:	080065a1 	.word	0x080065a1
 80065e4:	08006723 	.word	0x08006723
 80065e8:	0800664f 	.word	0x0800664f
 80065ec:	080066dd 	.word	0x080066dd
 80065f0:	080065a1 	.word	0x080065a1
 80065f4:	080065a1 	.word	0x080065a1
 80065f8:	08006745 	.word	0x08006745
 80065fc:	080065a1 	.word	0x080065a1
 8006600:	0800664f 	.word	0x0800664f
 8006604:	080065a1 	.word	0x080065a1
 8006608:	080065a1 	.word	0x080065a1
 800660c:	080066e5 	.word	0x080066e5
 8006610:	6833      	ldr	r3, [r6, #0]
 8006612:	1d1a      	adds	r2, r3, #4
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	6032      	str	r2, [r6, #0]
 8006618:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800661c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006620:	2301      	movs	r3, #1
 8006622:	e09c      	b.n	800675e <_printf_i+0x1e6>
 8006624:	6833      	ldr	r3, [r6, #0]
 8006626:	6820      	ldr	r0, [r4, #0]
 8006628:	1d19      	adds	r1, r3, #4
 800662a:	6031      	str	r1, [r6, #0]
 800662c:	0606      	lsls	r6, r0, #24
 800662e:	d501      	bpl.n	8006634 <_printf_i+0xbc>
 8006630:	681d      	ldr	r5, [r3, #0]
 8006632:	e003      	b.n	800663c <_printf_i+0xc4>
 8006634:	0645      	lsls	r5, r0, #25
 8006636:	d5fb      	bpl.n	8006630 <_printf_i+0xb8>
 8006638:	f9b3 5000 	ldrsh.w	r5, [r3]
 800663c:	2d00      	cmp	r5, #0
 800663e:	da03      	bge.n	8006648 <_printf_i+0xd0>
 8006640:	232d      	movs	r3, #45	@ 0x2d
 8006642:	426d      	negs	r5, r5
 8006644:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006648:	4858      	ldr	r0, [pc, #352]	@ (80067ac <_printf_i+0x234>)
 800664a:	230a      	movs	r3, #10
 800664c:	e011      	b.n	8006672 <_printf_i+0xfa>
 800664e:	6821      	ldr	r1, [r4, #0]
 8006650:	6833      	ldr	r3, [r6, #0]
 8006652:	0608      	lsls	r0, r1, #24
 8006654:	f853 5b04 	ldr.w	r5, [r3], #4
 8006658:	d402      	bmi.n	8006660 <_printf_i+0xe8>
 800665a:	0649      	lsls	r1, r1, #25
 800665c:	bf48      	it	mi
 800665e:	b2ad      	uxthmi	r5, r5
 8006660:	2f6f      	cmp	r7, #111	@ 0x6f
 8006662:	4852      	ldr	r0, [pc, #328]	@ (80067ac <_printf_i+0x234>)
 8006664:	6033      	str	r3, [r6, #0]
 8006666:	bf14      	ite	ne
 8006668:	230a      	movne	r3, #10
 800666a:	2308      	moveq	r3, #8
 800666c:	2100      	movs	r1, #0
 800666e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006672:	6866      	ldr	r6, [r4, #4]
 8006674:	60a6      	str	r6, [r4, #8]
 8006676:	2e00      	cmp	r6, #0
 8006678:	db05      	blt.n	8006686 <_printf_i+0x10e>
 800667a:	6821      	ldr	r1, [r4, #0]
 800667c:	432e      	orrs	r6, r5
 800667e:	f021 0104 	bic.w	r1, r1, #4
 8006682:	6021      	str	r1, [r4, #0]
 8006684:	d04b      	beq.n	800671e <_printf_i+0x1a6>
 8006686:	4616      	mov	r6, r2
 8006688:	fbb5 f1f3 	udiv	r1, r5, r3
 800668c:	fb03 5711 	mls	r7, r3, r1, r5
 8006690:	5dc7      	ldrb	r7, [r0, r7]
 8006692:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006696:	462f      	mov	r7, r5
 8006698:	42bb      	cmp	r3, r7
 800669a:	460d      	mov	r5, r1
 800669c:	d9f4      	bls.n	8006688 <_printf_i+0x110>
 800669e:	2b08      	cmp	r3, #8
 80066a0:	d10b      	bne.n	80066ba <_printf_i+0x142>
 80066a2:	6823      	ldr	r3, [r4, #0]
 80066a4:	07df      	lsls	r7, r3, #31
 80066a6:	d508      	bpl.n	80066ba <_printf_i+0x142>
 80066a8:	6923      	ldr	r3, [r4, #16]
 80066aa:	6861      	ldr	r1, [r4, #4]
 80066ac:	4299      	cmp	r1, r3
 80066ae:	bfde      	ittt	le
 80066b0:	2330      	movle	r3, #48	@ 0x30
 80066b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80066b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80066ba:	1b92      	subs	r2, r2, r6
 80066bc:	6122      	str	r2, [r4, #16]
 80066be:	f8cd a000 	str.w	sl, [sp]
 80066c2:	464b      	mov	r3, r9
 80066c4:	aa03      	add	r2, sp, #12
 80066c6:	4621      	mov	r1, r4
 80066c8:	4640      	mov	r0, r8
 80066ca:	f7ff fee7 	bl	800649c <_printf_common>
 80066ce:	3001      	adds	r0, #1
 80066d0:	d14a      	bne.n	8006768 <_printf_i+0x1f0>
 80066d2:	f04f 30ff 	mov.w	r0, #4294967295
 80066d6:	b004      	add	sp, #16
 80066d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066dc:	6823      	ldr	r3, [r4, #0]
 80066de:	f043 0320 	orr.w	r3, r3, #32
 80066e2:	6023      	str	r3, [r4, #0]
 80066e4:	4832      	ldr	r0, [pc, #200]	@ (80067b0 <_printf_i+0x238>)
 80066e6:	2778      	movs	r7, #120	@ 0x78
 80066e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80066ec:	6823      	ldr	r3, [r4, #0]
 80066ee:	6831      	ldr	r1, [r6, #0]
 80066f0:	061f      	lsls	r7, r3, #24
 80066f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80066f6:	d402      	bmi.n	80066fe <_printf_i+0x186>
 80066f8:	065f      	lsls	r7, r3, #25
 80066fa:	bf48      	it	mi
 80066fc:	b2ad      	uxthmi	r5, r5
 80066fe:	6031      	str	r1, [r6, #0]
 8006700:	07d9      	lsls	r1, r3, #31
 8006702:	bf44      	itt	mi
 8006704:	f043 0320 	orrmi.w	r3, r3, #32
 8006708:	6023      	strmi	r3, [r4, #0]
 800670a:	b11d      	cbz	r5, 8006714 <_printf_i+0x19c>
 800670c:	2310      	movs	r3, #16
 800670e:	e7ad      	b.n	800666c <_printf_i+0xf4>
 8006710:	4826      	ldr	r0, [pc, #152]	@ (80067ac <_printf_i+0x234>)
 8006712:	e7e9      	b.n	80066e8 <_printf_i+0x170>
 8006714:	6823      	ldr	r3, [r4, #0]
 8006716:	f023 0320 	bic.w	r3, r3, #32
 800671a:	6023      	str	r3, [r4, #0]
 800671c:	e7f6      	b.n	800670c <_printf_i+0x194>
 800671e:	4616      	mov	r6, r2
 8006720:	e7bd      	b.n	800669e <_printf_i+0x126>
 8006722:	6833      	ldr	r3, [r6, #0]
 8006724:	6825      	ldr	r5, [r4, #0]
 8006726:	6961      	ldr	r1, [r4, #20]
 8006728:	1d18      	adds	r0, r3, #4
 800672a:	6030      	str	r0, [r6, #0]
 800672c:	062e      	lsls	r6, r5, #24
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	d501      	bpl.n	8006736 <_printf_i+0x1be>
 8006732:	6019      	str	r1, [r3, #0]
 8006734:	e002      	b.n	800673c <_printf_i+0x1c4>
 8006736:	0668      	lsls	r0, r5, #25
 8006738:	d5fb      	bpl.n	8006732 <_printf_i+0x1ba>
 800673a:	8019      	strh	r1, [r3, #0]
 800673c:	2300      	movs	r3, #0
 800673e:	6123      	str	r3, [r4, #16]
 8006740:	4616      	mov	r6, r2
 8006742:	e7bc      	b.n	80066be <_printf_i+0x146>
 8006744:	6833      	ldr	r3, [r6, #0]
 8006746:	1d1a      	adds	r2, r3, #4
 8006748:	6032      	str	r2, [r6, #0]
 800674a:	681e      	ldr	r6, [r3, #0]
 800674c:	6862      	ldr	r2, [r4, #4]
 800674e:	2100      	movs	r1, #0
 8006750:	4630      	mov	r0, r6
 8006752:	f7f9 fd55 	bl	8000200 <memchr>
 8006756:	b108      	cbz	r0, 800675c <_printf_i+0x1e4>
 8006758:	1b80      	subs	r0, r0, r6
 800675a:	6060      	str	r0, [r4, #4]
 800675c:	6863      	ldr	r3, [r4, #4]
 800675e:	6123      	str	r3, [r4, #16]
 8006760:	2300      	movs	r3, #0
 8006762:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006766:	e7aa      	b.n	80066be <_printf_i+0x146>
 8006768:	6923      	ldr	r3, [r4, #16]
 800676a:	4632      	mov	r2, r6
 800676c:	4649      	mov	r1, r9
 800676e:	4640      	mov	r0, r8
 8006770:	47d0      	blx	sl
 8006772:	3001      	adds	r0, #1
 8006774:	d0ad      	beq.n	80066d2 <_printf_i+0x15a>
 8006776:	6823      	ldr	r3, [r4, #0]
 8006778:	079b      	lsls	r3, r3, #30
 800677a:	d413      	bmi.n	80067a4 <_printf_i+0x22c>
 800677c:	68e0      	ldr	r0, [r4, #12]
 800677e:	9b03      	ldr	r3, [sp, #12]
 8006780:	4298      	cmp	r0, r3
 8006782:	bfb8      	it	lt
 8006784:	4618      	movlt	r0, r3
 8006786:	e7a6      	b.n	80066d6 <_printf_i+0x15e>
 8006788:	2301      	movs	r3, #1
 800678a:	4632      	mov	r2, r6
 800678c:	4649      	mov	r1, r9
 800678e:	4640      	mov	r0, r8
 8006790:	47d0      	blx	sl
 8006792:	3001      	adds	r0, #1
 8006794:	d09d      	beq.n	80066d2 <_printf_i+0x15a>
 8006796:	3501      	adds	r5, #1
 8006798:	68e3      	ldr	r3, [r4, #12]
 800679a:	9903      	ldr	r1, [sp, #12]
 800679c:	1a5b      	subs	r3, r3, r1
 800679e:	42ab      	cmp	r3, r5
 80067a0:	dcf2      	bgt.n	8006788 <_printf_i+0x210>
 80067a2:	e7eb      	b.n	800677c <_printf_i+0x204>
 80067a4:	2500      	movs	r5, #0
 80067a6:	f104 0619 	add.w	r6, r4, #25
 80067aa:	e7f5      	b.n	8006798 <_printf_i+0x220>
 80067ac:	08006bb9 	.word	0x08006bb9
 80067b0:	08006bca 	.word	0x08006bca

080067b4 <__sflush_r>:
 80067b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80067b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067bc:	0716      	lsls	r6, r2, #28
 80067be:	4605      	mov	r5, r0
 80067c0:	460c      	mov	r4, r1
 80067c2:	d454      	bmi.n	800686e <__sflush_r+0xba>
 80067c4:	684b      	ldr	r3, [r1, #4]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	dc02      	bgt.n	80067d0 <__sflush_r+0x1c>
 80067ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	dd48      	ble.n	8006862 <__sflush_r+0xae>
 80067d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80067d2:	2e00      	cmp	r6, #0
 80067d4:	d045      	beq.n	8006862 <__sflush_r+0xae>
 80067d6:	2300      	movs	r3, #0
 80067d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80067dc:	682f      	ldr	r7, [r5, #0]
 80067de:	6a21      	ldr	r1, [r4, #32]
 80067e0:	602b      	str	r3, [r5, #0]
 80067e2:	d030      	beq.n	8006846 <__sflush_r+0x92>
 80067e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80067e6:	89a3      	ldrh	r3, [r4, #12]
 80067e8:	0759      	lsls	r1, r3, #29
 80067ea:	d505      	bpl.n	80067f8 <__sflush_r+0x44>
 80067ec:	6863      	ldr	r3, [r4, #4]
 80067ee:	1ad2      	subs	r2, r2, r3
 80067f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80067f2:	b10b      	cbz	r3, 80067f8 <__sflush_r+0x44>
 80067f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80067f6:	1ad2      	subs	r2, r2, r3
 80067f8:	2300      	movs	r3, #0
 80067fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80067fc:	6a21      	ldr	r1, [r4, #32]
 80067fe:	4628      	mov	r0, r5
 8006800:	47b0      	blx	r6
 8006802:	1c43      	adds	r3, r0, #1
 8006804:	89a3      	ldrh	r3, [r4, #12]
 8006806:	d106      	bne.n	8006816 <__sflush_r+0x62>
 8006808:	6829      	ldr	r1, [r5, #0]
 800680a:	291d      	cmp	r1, #29
 800680c:	d82b      	bhi.n	8006866 <__sflush_r+0xb2>
 800680e:	4a2a      	ldr	r2, [pc, #168]	@ (80068b8 <__sflush_r+0x104>)
 8006810:	40ca      	lsrs	r2, r1
 8006812:	07d6      	lsls	r6, r2, #31
 8006814:	d527      	bpl.n	8006866 <__sflush_r+0xb2>
 8006816:	2200      	movs	r2, #0
 8006818:	6062      	str	r2, [r4, #4]
 800681a:	04d9      	lsls	r1, r3, #19
 800681c:	6922      	ldr	r2, [r4, #16]
 800681e:	6022      	str	r2, [r4, #0]
 8006820:	d504      	bpl.n	800682c <__sflush_r+0x78>
 8006822:	1c42      	adds	r2, r0, #1
 8006824:	d101      	bne.n	800682a <__sflush_r+0x76>
 8006826:	682b      	ldr	r3, [r5, #0]
 8006828:	b903      	cbnz	r3, 800682c <__sflush_r+0x78>
 800682a:	6560      	str	r0, [r4, #84]	@ 0x54
 800682c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800682e:	602f      	str	r7, [r5, #0]
 8006830:	b1b9      	cbz	r1, 8006862 <__sflush_r+0xae>
 8006832:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006836:	4299      	cmp	r1, r3
 8006838:	d002      	beq.n	8006840 <__sflush_r+0x8c>
 800683a:	4628      	mov	r0, r5
 800683c:	f7ff fbde 	bl	8005ffc <_free_r>
 8006840:	2300      	movs	r3, #0
 8006842:	6363      	str	r3, [r4, #52]	@ 0x34
 8006844:	e00d      	b.n	8006862 <__sflush_r+0xae>
 8006846:	2301      	movs	r3, #1
 8006848:	4628      	mov	r0, r5
 800684a:	47b0      	blx	r6
 800684c:	4602      	mov	r2, r0
 800684e:	1c50      	adds	r0, r2, #1
 8006850:	d1c9      	bne.n	80067e6 <__sflush_r+0x32>
 8006852:	682b      	ldr	r3, [r5, #0]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d0c6      	beq.n	80067e6 <__sflush_r+0x32>
 8006858:	2b1d      	cmp	r3, #29
 800685a:	d001      	beq.n	8006860 <__sflush_r+0xac>
 800685c:	2b16      	cmp	r3, #22
 800685e:	d11e      	bne.n	800689e <__sflush_r+0xea>
 8006860:	602f      	str	r7, [r5, #0]
 8006862:	2000      	movs	r0, #0
 8006864:	e022      	b.n	80068ac <__sflush_r+0xf8>
 8006866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800686a:	b21b      	sxth	r3, r3
 800686c:	e01b      	b.n	80068a6 <__sflush_r+0xf2>
 800686e:	690f      	ldr	r7, [r1, #16]
 8006870:	2f00      	cmp	r7, #0
 8006872:	d0f6      	beq.n	8006862 <__sflush_r+0xae>
 8006874:	0793      	lsls	r3, r2, #30
 8006876:	680e      	ldr	r6, [r1, #0]
 8006878:	bf08      	it	eq
 800687a:	694b      	ldreq	r3, [r1, #20]
 800687c:	600f      	str	r7, [r1, #0]
 800687e:	bf18      	it	ne
 8006880:	2300      	movne	r3, #0
 8006882:	eba6 0807 	sub.w	r8, r6, r7
 8006886:	608b      	str	r3, [r1, #8]
 8006888:	f1b8 0f00 	cmp.w	r8, #0
 800688c:	dde9      	ble.n	8006862 <__sflush_r+0xae>
 800688e:	6a21      	ldr	r1, [r4, #32]
 8006890:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006892:	4643      	mov	r3, r8
 8006894:	463a      	mov	r2, r7
 8006896:	4628      	mov	r0, r5
 8006898:	47b0      	blx	r6
 800689a:	2800      	cmp	r0, #0
 800689c:	dc08      	bgt.n	80068b0 <__sflush_r+0xfc>
 800689e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80068a6:	81a3      	strh	r3, [r4, #12]
 80068a8:	f04f 30ff 	mov.w	r0, #4294967295
 80068ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068b0:	4407      	add	r7, r0
 80068b2:	eba8 0800 	sub.w	r8, r8, r0
 80068b6:	e7e7      	b.n	8006888 <__sflush_r+0xd4>
 80068b8:	20400001 	.word	0x20400001

080068bc <_fflush_r>:
 80068bc:	b538      	push	{r3, r4, r5, lr}
 80068be:	690b      	ldr	r3, [r1, #16]
 80068c0:	4605      	mov	r5, r0
 80068c2:	460c      	mov	r4, r1
 80068c4:	b913      	cbnz	r3, 80068cc <_fflush_r+0x10>
 80068c6:	2500      	movs	r5, #0
 80068c8:	4628      	mov	r0, r5
 80068ca:	bd38      	pop	{r3, r4, r5, pc}
 80068cc:	b118      	cbz	r0, 80068d6 <_fflush_r+0x1a>
 80068ce:	6a03      	ldr	r3, [r0, #32]
 80068d0:	b90b      	cbnz	r3, 80068d6 <_fflush_r+0x1a>
 80068d2:	f7ff f989 	bl	8005be8 <__sinit>
 80068d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d0f3      	beq.n	80068c6 <_fflush_r+0xa>
 80068de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80068e0:	07d0      	lsls	r0, r2, #31
 80068e2:	d404      	bmi.n	80068ee <_fflush_r+0x32>
 80068e4:	0599      	lsls	r1, r3, #22
 80068e6:	d402      	bmi.n	80068ee <_fflush_r+0x32>
 80068e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068ea:	f7ff fb84 	bl	8005ff6 <__retarget_lock_acquire_recursive>
 80068ee:	4628      	mov	r0, r5
 80068f0:	4621      	mov	r1, r4
 80068f2:	f7ff ff5f 	bl	80067b4 <__sflush_r>
 80068f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80068f8:	07da      	lsls	r2, r3, #31
 80068fa:	4605      	mov	r5, r0
 80068fc:	d4e4      	bmi.n	80068c8 <_fflush_r+0xc>
 80068fe:	89a3      	ldrh	r3, [r4, #12]
 8006900:	059b      	lsls	r3, r3, #22
 8006902:	d4e1      	bmi.n	80068c8 <_fflush_r+0xc>
 8006904:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006906:	f7ff fb77 	bl	8005ff8 <__retarget_lock_release_recursive>
 800690a:	e7dd      	b.n	80068c8 <_fflush_r+0xc>

0800690c <__swhatbuf_r>:
 800690c:	b570      	push	{r4, r5, r6, lr}
 800690e:	460c      	mov	r4, r1
 8006910:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006914:	2900      	cmp	r1, #0
 8006916:	b096      	sub	sp, #88	@ 0x58
 8006918:	4615      	mov	r5, r2
 800691a:	461e      	mov	r6, r3
 800691c:	da0d      	bge.n	800693a <__swhatbuf_r+0x2e>
 800691e:	89a3      	ldrh	r3, [r4, #12]
 8006920:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006924:	f04f 0100 	mov.w	r1, #0
 8006928:	bf14      	ite	ne
 800692a:	2340      	movne	r3, #64	@ 0x40
 800692c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006930:	2000      	movs	r0, #0
 8006932:	6031      	str	r1, [r6, #0]
 8006934:	602b      	str	r3, [r5, #0]
 8006936:	b016      	add	sp, #88	@ 0x58
 8006938:	bd70      	pop	{r4, r5, r6, pc}
 800693a:	466a      	mov	r2, sp
 800693c:	f000 f862 	bl	8006a04 <_fstat_r>
 8006940:	2800      	cmp	r0, #0
 8006942:	dbec      	blt.n	800691e <__swhatbuf_r+0x12>
 8006944:	9901      	ldr	r1, [sp, #4]
 8006946:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800694a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800694e:	4259      	negs	r1, r3
 8006950:	4159      	adcs	r1, r3
 8006952:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006956:	e7eb      	b.n	8006930 <__swhatbuf_r+0x24>

08006958 <__smakebuf_r>:
 8006958:	898b      	ldrh	r3, [r1, #12]
 800695a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800695c:	079d      	lsls	r5, r3, #30
 800695e:	4606      	mov	r6, r0
 8006960:	460c      	mov	r4, r1
 8006962:	d507      	bpl.n	8006974 <__smakebuf_r+0x1c>
 8006964:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006968:	6023      	str	r3, [r4, #0]
 800696a:	6123      	str	r3, [r4, #16]
 800696c:	2301      	movs	r3, #1
 800696e:	6163      	str	r3, [r4, #20]
 8006970:	b003      	add	sp, #12
 8006972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006974:	ab01      	add	r3, sp, #4
 8006976:	466a      	mov	r2, sp
 8006978:	f7ff ffc8 	bl	800690c <__swhatbuf_r>
 800697c:	9f00      	ldr	r7, [sp, #0]
 800697e:	4605      	mov	r5, r0
 8006980:	4639      	mov	r1, r7
 8006982:	4630      	mov	r0, r6
 8006984:	f7ff fba6 	bl	80060d4 <_malloc_r>
 8006988:	b948      	cbnz	r0, 800699e <__smakebuf_r+0x46>
 800698a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800698e:	059a      	lsls	r2, r3, #22
 8006990:	d4ee      	bmi.n	8006970 <__smakebuf_r+0x18>
 8006992:	f023 0303 	bic.w	r3, r3, #3
 8006996:	f043 0302 	orr.w	r3, r3, #2
 800699a:	81a3      	strh	r3, [r4, #12]
 800699c:	e7e2      	b.n	8006964 <__smakebuf_r+0xc>
 800699e:	89a3      	ldrh	r3, [r4, #12]
 80069a0:	6020      	str	r0, [r4, #0]
 80069a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069a6:	81a3      	strh	r3, [r4, #12]
 80069a8:	9b01      	ldr	r3, [sp, #4]
 80069aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80069ae:	b15b      	cbz	r3, 80069c8 <__smakebuf_r+0x70>
 80069b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069b4:	4630      	mov	r0, r6
 80069b6:	f000 f837 	bl	8006a28 <_isatty_r>
 80069ba:	b128      	cbz	r0, 80069c8 <__smakebuf_r+0x70>
 80069bc:	89a3      	ldrh	r3, [r4, #12]
 80069be:	f023 0303 	bic.w	r3, r3, #3
 80069c2:	f043 0301 	orr.w	r3, r3, #1
 80069c6:	81a3      	strh	r3, [r4, #12]
 80069c8:	89a3      	ldrh	r3, [r4, #12]
 80069ca:	431d      	orrs	r5, r3
 80069cc:	81a5      	strh	r5, [r4, #12]
 80069ce:	e7cf      	b.n	8006970 <__smakebuf_r+0x18>

080069d0 <memmove>:
 80069d0:	4288      	cmp	r0, r1
 80069d2:	b510      	push	{r4, lr}
 80069d4:	eb01 0402 	add.w	r4, r1, r2
 80069d8:	d902      	bls.n	80069e0 <memmove+0x10>
 80069da:	4284      	cmp	r4, r0
 80069dc:	4623      	mov	r3, r4
 80069de:	d807      	bhi.n	80069f0 <memmove+0x20>
 80069e0:	1e43      	subs	r3, r0, #1
 80069e2:	42a1      	cmp	r1, r4
 80069e4:	d008      	beq.n	80069f8 <memmove+0x28>
 80069e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80069ee:	e7f8      	b.n	80069e2 <memmove+0x12>
 80069f0:	4402      	add	r2, r0
 80069f2:	4601      	mov	r1, r0
 80069f4:	428a      	cmp	r2, r1
 80069f6:	d100      	bne.n	80069fa <memmove+0x2a>
 80069f8:	bd10      	pop	{r4, pc}
 80069fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006a02:	e7f7      	b.n	80069f4 <memmove+0x24>

08006a04 <_fstat_r>:
 8006a04:	b538      	push	{r3, r4, r5, lr}
 8006a06:	4d07      	ldr	r5, [pc, #28]	@ (8006a24 <_fstat_r+0x20>)
 8006a08:	2300      	movs	r3, #0
 8006a0a:	4604      	mov	r4, r0
 8006a0c:	4608      	mov	r0, r1
 8006a0e:	4611      	mov	r1, r2
 8006a10:	602b      	str	r3, [r5, #0]
 8006a12:	f7fa fdb6 	bl	8001582 <_fstat>
 8006a16:	1c43      	adds	r3, r0, #1
 8006a18:	d102      	bne.n	8006a20 <_fstat_r+0x1c>
 8006a1a:	682b      	ldr	r3, [r5, #0]
 8006a1c:	b103      	cbz	r3, 8006a20 <_fstat_r+0x1c>
 8006a1e:	6023      	str	r3, [r4, #0]
 8006a20:	bd38      	pop	{r3, r4, r5, pc}
 8006a22:	bf00      	nop
 8006a24:	20001a24 	.word	0x20001a24

08006a28 <_isatty_r>:
 8006a28:	b538      	push	{r3, r4, r5, lr}
 8006a2a:	4d06      	ldr	r5, [pc, #24]	@ (8006a44 <_isatty_r+0x1c>)
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	4604      	mov	r4, r0
 8006a30:	4608      	mov	r0, r1
 8006a32:	602b      	str	r3, [r5, #0]
 8006a34:	f7fa fdb5 	bl	80015a2 <_isatty>
 8006a38:	1c43      	adds	r3, r0, #1
 8006a3a:	d102      	bne.n	8006a42 <_isatty_r+0x1a>
 8006a3c:	682b      	ldr	r3, [r5, #0]
 8006a3e:	b103      	cbz	r3, 8006a42 <_isatty_r+0x1a>
 8006a40:	6023      	str	r3, [r4, #0]
 8006a42:	bd38      	pop	{r3, r4, r5, pc}
 8006a44:	20001a24 	.word	0x20001a24

08006a48 <_sbrk_r>:
 8006a48:	b538      	push	{r3, r4, r5, lr}
 8006a4a:	4d06      	ldr	r5, [pc, #24]	@ (8006a64 <_sbrk_r+0x1c>)
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	4604      	mov	r4, r0
 8006a50:	4608      	mov	r0, r1
 8006a52:	602b      	str	r3, [r5, #0]
 8006a54:	f7fa fdbe 	bl	80015d4 <_sbrk>
 8006a58:	1c43      	adds	r3, r0, #1
 8006a5a:	d102      	bne.n	8006a62 <_sbrk_r+0x1a>
 8006a5c:	682b      	ldr	r3, [r5, #0]
 8006a5e:	b103      	cbz	r3, 8006a62 <_sbrk_r+0x1a>
 8006a60:	6023      	str	r3, [r4, #0]
 8006a62:	bd38      	pop	{r3, r4, r5, pc}
 8006a64:	20001a24 	.word	0x20001a24

08006a68 <memcpy>:
 8006a68:	440a      	add	r2, r1
 8006a6a:	4291      	cmp	r1, r2
 8006a6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a70:	d100      	bne.n	8006a74 <memcpy+0xc>
 8006a72:	4770      	bx	lr
 8006a74:	b510      	push	{r4, lr}
 8006a76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a7e:	4291      	cmp	r1, r2
 8006a80:	d1f9      	bne.n	8006a76 <memcpy+0xe>
 8006a82:	bd10      	pop	{r4, pc}

08006a84 <_realloc_r>:
 8006a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a88:	4607      	mov	r7, r0
 8006a8a:	4614      	mov	r4, r2
 8006a8c:	460d      	mov	r5, r1
 8006a8e:	b921      	cbnz	r1, 8006a9a <_realloc_r+0x16>
 8006a90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a94:	4611      	mov	r1, r2
 8006a96:	f7ff bb1d 	b.w	80060d4 <_malloc_r>
 8006a9a:	b92a      	cbnz	r2, 8006aa8 <_realloc_r+0x24>
 8006a9c:	f7ff faae 	bl	8005ffc <_free_r>
 8006aa0:	4625      	mov	r5, r4
 8006aa2:	4628      	mov	r0, r5
 8006aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006aa8:	f000 f81a 	bl	8006ae0 <_malloc_usable_size_r>
 8006aac:	4284      	cmp	r4, r0
 8006aae:	4606      	mov	r6, r0
 8006ab0:	d802      	bhi.n	8006ab8 <_realloc_r+0x34>
 8006ab2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006ab6:	d8f4      	bhi.n	8006aa2 <_realloc_r+0x1e>
 8006ab8:	4621      	mov	r1, r4
 8006aba:	4638      	mov	r0, r7
 8006abc:	f7ff fb0a 	bl	80060d4 <_malloc_r>
 8006ac0:	4680      	mov	r8, r0
 8006ac2:	b908      	cbnz	r0, 8006ac8 <_realloc_r+0x44>
 8006ac4:	4645      	mov	r5, r8
 8006ac6:	e7ec      	b.n	8006aa2 <_realloc_r+0x1e>
 8006ac8:	42b4      	cmp	r4, r6
 8006aca:	4622      	mov	r2, r4
 8006acc:	4629      	mov	r1, r5
 8006ace:	bf28      	it	cs
 8006ad0:	4632      	movcs	r2, r6
 8006ad2:	f7ff ffc9 	bl	8006a68 <memcpy>
 8006ad6:	4629      	mov	r1, r5
 8006ad8:	4638      	mov	r0, r7
 8006ada:	f7ff fa8f 	bl	8005ffc <_free_r>
 8006ade:	e7f1      	b.n	8006ac4 <_realloc_r+0x40>

08006ae0 <_malloc_usable_size_r>:
 8006ae0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ae4:	1f18      	subs	r0, r3, #4
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	bfbc      	itt	lt
 8006aea:	580b      	ldrlt	r3, [r1, r0]
 8006aec:	18c0      	addlt	r0, r0, r3
 8006aee:	4770      	bx	lr

08006af0 <_init>:
 8006af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006af2:	bf00      	nop
 8006af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006af6:	bc08      	pop	{r3}
 8006af8:	469e      	mov	lr, r3
 8006afa:	4770      	bx	lr

08006afc <_fini>:
 8006afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006afe:	bf00      	nop
 8006b00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b02:	bc08      	pop	{r3}
 8006b04:	469e      	mov	lr, r3
 8006b06:	4770      	bx	lr
