
Sunroof.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dac  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  08006e6c  08006e6c  00007e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f88  08006f88  0000806c  2**0
                  CONTENTS
  4 .ARM          00000008  08006f88  08006f88  00007f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f90  08006f90  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f90  08006f90  00007f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f94  08006f94  00007f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006f98  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000498  2000006c  08007004  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  08007004  00008504  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000119bd  00000000  00000000  00008094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030b4  00000000  00000000  00019a51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f38  00000000  00000000  0001cb08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ba4  00000000  00000000  0001da40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000173ab  00000000  00000000  0001e5e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014c9e  00000000  00000000  0003598f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c3ca  00000000  00000000  0004a62d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d69f7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003be0  00000000  00000000  000d6a3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000da61c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006e54 	.word	0x08006e54

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08006e54 	.word	0x08006e54

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__aeabi_uldivmod>:
 8000234:	2b00      	cmp	r3, #0
 8000236:	d111      	bne.n	800025c <__aeabi_uldivmod+0x28>
 8000238:	2a00      	cmp	r2, #0
 800023a:	d10f      	bne.n	800025c <__aeabi_uldivmod+0x28>
 800023c:	2900      	cmp	r1, #0
 800023e:	d100      	bne.n	8000242 <__aeabi_uldivmod+0xe>
 8000240:	2800      	cmp	r0, #0
 8000242:	d002      	beq.n	800024a <__aeabi_uldivmod+0x16>
 8000244:	2100      	movs	r1, #0
 8000246:	43c9      	mvns	r1, r1
 8000248:	0008      	movs	r0, r1
 800024a:	b407      	push	{r0, r1, r2}
 800024c:	4802      	ldr	r0, [pc, #8]	@ (8000258 <__aeabi_uldivmod+0x24>)
 800024e:	a102      	add	r1, pc, #8	@ (adr r1, 8000258 <__aeabi_uldivmod+0x24>)
 8000250:	1840      	adds	r0, r0, r1
 8000252:	9002      	str	r0, [sp, #8]
 8000254:	bd03      	pop	{r0, r1, pc}
 8000256:	46c0      	nop			@ (mov r8, r8)
 8000258:	ffffffd9 	.word	0xffffffd9
 800025c:	b403      	push	{r0, r1}
 800025e:	4668      	mov	r0, sp
 8000260:	b501      	push	{r0, lr}
 8000262:	9802      	ldr	r0, [sp, #8]
 8000264:	f000 f806 	bl	8000274 <__udivmoddi4>
 8000268:	9b01      	ldr	r3, [sp, #4]
 800026a:	469e      	mov	lr, r3
 800026c:	b002      	add	sp, #8
 800026e:	bc0c      	pop	{r2, r3}
 8000270:	4770      	bx	lr
 8000272:	46c0      	nop			@ (mov r8, r8)

08000274 <__udivmoddi4>:
 8000274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000276:	4657      	mov	r7, sl
 8000278:	464e      	mov	r6, r9
 800027a:	4645      	mov	r5, r8
 800027c:	46de      	mov	lr, fp
 800027e:	b5e0      	push	{r5, r6, r7, lr}
 8000280:	0004      	movs	r4, r0
 8000282:	000d      	movs	r5, r1
 8000284:	4692      	mov	sl, r2
 8000286:	4699      	mov	r9, r3
 8000288:	b083      	sub	sp, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d830      	bhi.n	80002f0 <__udivmoddi4+0x7c>
 800028e:	d02d      	beq.n	80002ec <__udivmoddi4+0x78>
 8000290:	4649      	mov	r1, r9
 8000292:	4650      	mov	r0, sl
 8000294:	f000 f8ba 	bl	800040c <__clzdi2>
 8000298:	0029      	movs	r1, r5
 800029a:	0006      	movs	r6, r0
 800029c:	0020      	movs	r0, r4
 800029e:	f000 f8b5 	bl	800040c <__clzdi2>
 80002a2:	1a33      	subs	r3, r6, r0
 80002a4:	4698      	mov	r8, r3
 80002a6:	3b20      	subs	r3, #32
 80002a8:	d434      	bmi.n	8000314 <__udivmoddi4+0xa0>
 80002aa:	469b      	mov	fp, r3
 80002ac:	4653      	mov	r3, sl
 80002ae:	465a      	mov	r2, fp
 80002b0:	4093      	lsls	r3, r2
 80002b2:	4642      	mov	r2, r8
 80002b4:	001f      	movs	r7, r3
 80002b6:	4653      	mov	r3, sl
 80002b8:	4093      	lsls	r3, r2
 80002ba:	001e      	movs	r6, r3
 80002bc:	42af      	cmp	r7, r5
 80002be:	d83b      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80002c0:	42af      	cmp	r7, r5
 80002c2:	d100      	bne.n	80002c6 <__udivmoddi4+0x52>
 80002c4:	e079      	b.n	80003ba <__udivmoddi4+0x146>
 80002c6:	465b      	mov	r3, fp
 80002c8:	1ba4      	subs	r4, r4, r6
 80002ca:	41bd      	sbcs	r5, r7
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	da00      	bge.n	80002d2 <__udivmoddi4+0x5e>
 80002d0:	e076      	b.n	80003c0 <__udivmoddi4+0x14c>
 80002d2:	2200      	movs	r2, #0
 80002d4:	2300      	movs	r3, #0
 80002d6:	9200      	str	r2, [sp, #0]
 80002d8:	9301      	str	r3, [sp, #4]
 80002da:	2301      	movs	r3, #1
 80002dc:	465a      	mov	r2, fp
 80002de:	4093      	lsls	r3, r2
 80002e0:	9301      	str	r3, [sp, #4]
 80002e2:	2301      	movs	r3, #1
 80002e4:	4642      	mov	r2, r8
 80002e6:	4093      	lsls	r3, r2
 80002e8:	9300      	str	r3, [sp, #0]
 80002ea:	e029      	b.n	8000340 <__udivmoddi4+0xcc>
 80002ec:	4282      	cmp	r2, r0
 80002ee:	d9cf      	bls.n	8000290 <__udivmoddi4+0x1c>
 80002f0:	2200      	movs	r2, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	9200      	str	r2, [sp, #0]
 80002f6:	9301      	str	r3, [sp, #4]
 80002f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d001      	beq.n	8000302 <__udivmoddi4+0x8e>
 80002fe:	601c      	str	r4, [r3, #0]
 8000300:	605d      	str	r5, [r3, #4]
 8000302:	9800      	ldr	r0, [sp, #0]
 8000304:	9901      	ldr	r1, [sp, #4]
 8000306:	b003      	add	sp, #12
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	46bb      	mov	fp, r7
 800030c:	46b2      	mov	sl, r6
 800030e:	46a9      	mov	r9, r5
 8000310:	46a0      	mov	r8, r4
 8000312:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000314:	4642      	mov	r2, r8
 8000316:	469b      	mov	fp, r3
 8000318:	2320      	movs	r3, #32
 800031a:	1a9b      	subs	r3, r3, r2
 800031c:	4652      	mov	r2, sl
 800031e:	40da      	lsrs	r2, r3
 8000320:	4641      	mov	r1, r8
 8000322:	0013      	movs	r3, r2
 8000324:	464a      	mov	r2, r9
 8000326:	408a      	lsls	r2, r1
 8000328:	0017      	movs	r7, r2
 800032a:	4642      	mov	r2, r8
 800032c:	431f      	orrs	r7, r3
 800032e:	4653      	mov	r3, sl
 8000330:	4093      	lsls	r3, r2
 8000332:	001e      	movs	r6, r3
 8000334:	42af      	cmp	r7, r5
 8000336:	d9c3      	bls.n	80002c0 <__udivmoddi4+0x4c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	4643      	mov	r3, r8
 8000342:	2b00      	cmp	r3, #0
 8000344:	d0d8      	beq.n	80002f8 <__udivmoddi4+0x84>
 8000346:	07fb      	lsls	r3, r7, #31
 8000348:	0872      	lsrs	r2, r6, #1
 800034a:	431a      	orrs	r2, r3
 800034c:	4646      	mov	r6, r8
 800034e:	087b      	lsrs	r3, r7, #1
 8000350:	e00e      	b.n	8000370 <__udivmoddi4+0xfc>
 8000352:	42ab      	cmp	r3, r5
 8000354:	d101      	bne.n	800035a <__udivmoddi4+0xe6>
 8000356:	42a2      	cmp	r2, r4
 8000358:	d80c      	bhi.n	8000374 <__udivmoddi4+0x100>
 800035a:	1aa4      	subs	r4, r4, r2
 800035c:	419d      	sbcs	r5, r3
 800035e:	2001      	movs	r0, #1
 8000360:	1924      	adds	r4, r4, r4
 8000362:	416d      	adcs	r5, r5
 8000364:	2100      	movs	r1, #0
 8000366:	3e01      	subs	r6, #1
 8000368:	1824      	adds	r4, r4, r0
 800036a:	414d      	adcs	r5, r1
 800036c:	2e00      	cmp	r6, #0
 800036e:	d006      	beq.n	800037e <__udivmoddi4+0x10a>
 8000370:	42ab      	cmp	r3, r5
 8000372:	d9ee      	bls.n	8000352 <__udivmoddi4+0xde>
 8000374:	3e01      	subs	r6, #1
 8000376:	1924      	adds	r4, r4, r4
 8000378:	416d      	adcs	r5, r5
 800037a:	2e00      	cmp	r6, #0
 800037c:	d1f8      	bne.n	8000370 <__udivmoddi4+0xfc>
 800037e:	9800      	ldr	r0, [sp, #0]
 8000380:	9901      	ldr	r1, [sp, #4]
 8000382:	465b      	mov	r3, fp
 8000384:	1900      	adds	r0, r0, r4
 8000386:	4169      	adcs	r1, r5
 8000388:	2b00      	cmp	r3, #0
 800038a:	db24      	blt.n	80003d6 <__udivmoddi4+0x162>
 800038c:	002b      	movs	r3, r5
 800038e:	465a      	mov	r2, fp
 8000390:	4644      	mov	r4, r8
 8000392:	40d3      	lsrs	r3, r2
 8000394:	002a      	movs	r2, r5
 8000396:	40e2      	lsrs	r2, r4
 8000398:	001c      	movs	r4, r3
 800039a:	465b      	mov	r3, fp
 800039c:	0015      	movs	r5, r2
 800039e:	2b00      	cmp	r3, #0
 80003a0:	db2a      	blt.n	80003f8 <__udivmoddi4+0x184>
 80003a2:	0026      	movs	r6, r4
 80003a4:	409e      	lsls	r6, r3
 80003a6:	0033      	movs	r3, r6
 80003a8:	0026      	movs	r6, r4
 80003aa:	4647      	mov	r7, r8
 80003ac:	40be      	lsls	r6, r7
 80003ae:	0032      	movs	r2, r6
 80003b0:	1a80      	subs	r0, r0, r2
 80003b2:	4199      	sbcs	r1, r3
 80003b4:	9000      	str	r0, [sp, #0]
 80003b6:	9101      	str	r1, [sp, #4]
 80003b8:	e79e      	b.n	80002f8 <__udivmoddi4+0x84>
 80003ba:	42a3      	cmp	r3, r4
 80003bc:	d8bc      	bhi.n	8000338 <__udivmoddi4+0xc4>
 80003be:	e782      	b.n	80002c6 <__udivmoddi4+0x52>
 80003c0:	4642      	mov	r2, r8
 80003c2:	2320      	movs	r3, #32
 80003c4:	2100      	movs	r1, #0
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	2200      	movs	r2, #0
 80003ca:	9100      	str	r1, [sp, #0]
 80003cc:	9201      	str	r2, [sp, #4]
 80003ce:	2201      	movs	r2, #1
 80003d0:	40da      	lsrs	r2, r3
 80003d2:	9201      	str	r2, [sp, #4]
 80003d4:	e785      	b.n	80002e2 <__udivmoddi4+0x6e>
 80003d6:	4642      	mov	r2, r8
 80003d8:	2320      	movs	r3, #32
 80003da:	1a9b      	subs	r3, r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	4646      	mov	r6, r8
 80003e0:	409a      	lsls	r2, r3
 80003e2:	0023      	movs	r3, r4
 80003e4:	40f3      	lsrs	r3, r6
 80003e6:	4644      	mov	r4, r8
 80003e8:	4313      	orrs	r3, r2
 80003ea:	002a      	movs	r2, r5
 80003ec:	40e2      	lsrs	r2, r4
 80003ee:	001c      	movs	r4, r3
 80003f0:	465b      	mov	r3, fp
 80003f2:	0015      	movs	r5, r2
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	dad4      	bge.n	80003a2 <__udivmoddi4+0x12e>
 80003f8:	4642      	mov	r2, r8
 80003fa:	002f      	movs	r7, r5
 80003fc:	2320      	movs	r3, #32
 80003fe:	0026      	movs	r6, r4
 8000400:	4097      	lsls	r7, r2
 8000402:	1a9b      	subs	r3, r3, r2
 8000404:	40de      	lsrs	r6, r3
 8000406:	003b      	movs	r3, r7
 8000408:	4333      	orrs	r3, r6
 800040a:	e7cd      	b.n	80003a8 <__udivmoddi4+0x134>

0800040c <__clzdi2>:
 800040c:	b510      	push	{r4, lr}
 800040e:	2900      	cmp	r1, #0
 8000410:	d103      	bne.n	800041a <__clzdi2+0xe>
 8000412:	f000 f807 	bl	8000424 <__clzsi2>
 8000416:	3020      	adds	r0, #32
 8000418:	e002      	b.n	8000420 <__clzdi2+0x14>
 800041a:	0008      	movs	r0, r1
 800041c:	f000 f802 	bl	8000424 <__clzsi2>
 8000420:	bd10      	pop	{r4, pc}
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__clzsi2>:
 8000424:	211c      	movs	r1, #28
 8000426:	2301      	movs	r3, #1
 8000428:	041b      	lsls	r3, r3, #16
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0xe>
 800042e:	0c00      	lsrs	r0, r0, #16
 8000430:	3910      	subs	r1, #16
 8000432:	0a1b      	lsrs	r3, r3, #8
 8000434:	4298      	cmp	r0, r3
 8000436:	d301      	bcc.n	800043c <__clzsi2+0x18>
 8000438:	0a00      	lsrs	r0, r0, #8
 800043a:	3908      	subs	r1, #8
 800043c:	091b      	lsrs	r3, r3, #4
 800043e:	4298      	cmp	r0, r3
 8000440:	d301      	bcc.n	8000446 <__clzsi2+0x22>
 8000442:	0900      	lsrs	r0, r0, #4
 8000444:	3904      	subs	r1, #4
 8000446:	a202      	add	r2, pc, #8	@ (adr r2, 8000450 <__clzsi2+0x2c>)
 8000448:	5c10      	ldrb	r0, [r2, r0]
 800044a:	1840      	adds	r0, r0, r1
 800044c:	4770      	bx	lr
 800044e:	46c0      	nop			@ (mov r8, r8)
 8000450:	02020304 	.word	0x02020304
 8000454:	01010101 	.word	0x01010101
	...

08000460 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000466:	003b      	movs	r3, r7
 8000468:	0018      	movs	r0, r3
 800046a:	2308      	movs	r3, #8
 800046c:	001a      	movs	r2, r3
 800046e:	2100      	movs	r1, #0
 8000470:	f005 ff4e 	bl	8006310 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000474:	4b37      	ldr	r3, [pc, #220]	@ (8000554 <MX_ADC_Init+0xf4>)
 8000476:	4a38      	ldr	r2, [pc, #224]	@ (8000558 <MX_ADC_Init+0xf8>)
 8000478:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800047a:	4b36      	ldr	r3, [pc, #216]	@ (8000554 <MX_ADC_Init+0xf4>)
 800047c:	2200      	movs	r2, #0
 800047e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000480:	4b34      	ldr	r3, [pc, #208]	@ (8000554 <MX_ADC_Init+0xf4>)
 8000482:	22c0      	movs	r2, #192	@ 0xc0
 8000484:	0612      	lsls	r2, r2, #24
 8000486:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000488:	4b32      	ldr	r3, [pc, #200]	@ (8000554 <MX_ADC_Init+0xf4>)
 800048a:	2200      	movs	r2, #0
 800048c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800048e:	4b31      	ldr	r3, [pc, #196]	@ (8000554 <MX_ADC_Init+0xf4>)
 8000490:	2200      	movs	r2, #0
 8000492:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000494:	4b2f      	ldr	r3, [pc, #188]	@ (8000554 <MX_ADC_Init+0xf4>)
 8000496:	2201      	movs	r2, #1
 8000498:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800049a:	4b2e      	ldr	r3, [pc, #184]	@ (8000554 <MX_ADC_Init+0xf4>)
 800049c:	2200      	movs	r2, #0
 800049e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80004a0:	4b2c      	ldr	r3, [pc, #176]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004a2:	2220      	movs	r2, #32
 80004a4:	2100      	movs	r1, #0
 80004a6:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80004a8:	4b2a      	ldr	r3, [pc, #168]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004aa:	2221      	movs	r2, #33	@ 0x21
 80004ac:	2100      	movs	r1, #0
 80004ae:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004b0:	4b28      	ldr	r3, [pc, #160]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004b6:	4b27      	ldr	r3, [pc, #156]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004b8:	22c2      	movs	r2, #194	@ 0xc2
 80004ba:	32ff      	adds	r2, #255	@ 0xff
 80004bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80004be:	4b25      	ldr	r3, [pc, #148]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004c0:	222c      	movs	r2, #44	@ 0x2c
 80004c2:	2100      	movs	r1, #0
 80004c4:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004c6:	4b23      	ldr	r3, [pc, #140]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004c8:	2204      	movs	r2, #4
 80004ca:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004cc:	4b21      	ldr	r3, [pc, #132]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80004d2:	4b20      	ldr	r3, [pc, #128]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 80004d8:	4b1e      	ldr	r3, [pc, #120]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004da:	2200      	movs	r2, #0
 80004dc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80004de:	4b1d      	ldr	r3, [pc, #116]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80004e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000554 <MX_ADC_Init+0xf4>)
 80004e6:	0018      	movs	r0, r3
 80004e8:	f001 fb96 	bl	8001c18 <HAL_ADC_Init>
 80004ec:	1e03      	subs	r3, r0, #0
 80004ee:	d001      	beq.n	80004f4 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80004f0:	f000 fba4 	bl	8000c3c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80004f4:	003b      	movs	r3, r7
 80004f6:	2201      	movs	r2, #1
 80004f8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80004fa:	003b      	movs	r3, r7
 80004fc:	2280      	movs	r2, #128	@ 0x80
 80004fe:	0152      	lsls	r2, r2, #5
 8000500:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000502:	003a      	movs	r2, r7
 8000504:	4b13      	ldr	r3, [pc, #76]	@ (8000554 <MX_ADC_Init+0xf4>)
 8000506:	0011      	movs	r1, r2
 8000508:	0018      	movs	r0, r3
 800050a:	f001 fdf5 	bl	80020f8 <HAL_ADC_ConfigChannel>
 800050e:	1e03      	subs	r3, r0, #0
 8000510:	d001      	beq.n	8000516 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000512:	f000 fb93 	bl	8000c3c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000516:	003b      	movs	r3, r7
 8000518:	4a10      	ldr	r2, [pc, #64]	@ (800055c <MX_ADC_Init+0xfc>)
 800051a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800051c:	003a      	movs	r2, r7
 800051e:	4b0d      	ldr	r3, [pc, #52]	@ (8000554 <MX_ADC_Init+0xf4>)
 8000520:	0011      	movs	r1, r2
 8000522:	0018      	movs	r0, r3
 8000524:	f001 fde8 	bl	80020f8 <HAL_ADC_ConfigChannel>
 8000528:	1e03      	subs	r3, r0, #0
 800052a:	d001      	beq.n	8000530 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 800052c:	f000 fb86 	bl	8000c3c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000530:	003b      	movs	r3, r7
 8000532:	4a0b      	ldr	r2, [pc, #44]	@ (8000560 <MX_ADC_Init+0x100>)
 8000534:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000536:	003a      	movs	r2, r7
 8000538:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <MX_ADC_Init+0xf4>)
 800053a:	0011      	movs	r1, r2
 800053c:	0018      	movs	r0, r3
 800053e:	f001 fddb 	bl	80020f8 <HAL_ADC_ConfigChannel>
 8000542:	1e03      	subs	r3, r0, #0
 8000544:	d001      	beq.n	800054a <MX_ADC_Init+0xea>
  {
    Error_Handler();
 8000546:	f000 fb79 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800054a:	46c0      	nop			@ (mov r8, r8)
 800054c:	46bd      	mov	sp, r7
 800054e:	b002      	add	sp, #8
 8000550:	bd80      	pop	{r7, pc}
 8000552:	46c0      	nop			@ (mov r8, r8)
 8000554:	20000088 	.word	0x20000088
 8000558:	40012400 	.word	0x40012400
 800055c:	04000002 	.word	0x04000002
 8000560:	3c008000 	.word	0x3c008000

08000564 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000564:	b590      	push	{r4, r7, lr}
 8000566:	b08b      	sub	sp, #44	@ 0x2c
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056c:	2414      	movs	r4, #20
 800056e:	193b      	adds	r3, r7, r4
 8000570:	0018      	movs	r0, r3
 8000572:	2314      	movs	r3, #20
 8000574:	001a      	movs	r2, r3
 8000576:	2100      	movs	r1, #0
 8000578:	f005 feca 	bl	8006310 <memset>
  if(adcHandle->Instance==ADC1)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a22      	ldr	r2, [pc, #136]	@ (800060c <HAL_ADC_MspInit+0xa8>)
 8000582:	4293      	cmp	r3, r2
 8000584:	d13d      	bne.n	8000602 <HAL_ADC_MspInit+0x9e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000586:	4b22      	ldr	r3, [pc, #136]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 8000588:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800058a:	4b21      	ldr	r3, [pc, #132]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 800058c:	2180      	movs	r1, #128	@ 0x80
 800058e:	0089      	lsls	r1, r1, #2
 8000590:	430a      	orrs	r2, r1
 8000592:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000594:	4b1e      	ldr	r3, [pc, #120]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 8000596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000598:	4b1d      	ldr	r3, [pc, #116]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 800059a:	2101      	movs	r1, #1
 800059c:	430a      	orrs	r2, r1
 800059e:	62da      	str	r2, [r3, #44]	@ 0x2c
 80005a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 80005a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005a4:	2201      	movs	r2, #1
 80005a6:	4013      	ands	r3, r2
 80005a8:	613b      	str	r3, [r7, #16]
 80005aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ac:	4b18      	ldr	r3, [pc, #96]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 80005ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80005b0:	4b17      	ldr	r3, [pc, #92]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 80005b2:	2104      	movs	r1, #4
 80005b4:	430a      	orrs	r2, r1
 80005b6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80005b8:	4b15      	ldr	r3, [pc, #84]	@ (8000610 <HAL_ADC_MspInit+0xac>)
 80005ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005bc:	2204      	movs	r2, #4
 80005be:	4013      	ands	r3, r2
 80005c0:	60fb      	str	r3, [r7, #12]
 80005c2:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    PC5     ------> ADC_IN15
    */
    GPIO_InitStruct.Pin = OUT_ILLUMI_Pin|IN_ILLUMI_Pin;
 80005c4:	193b      	adds	r3, r7, r4
 80005c6:	2203      	movs	r2, #3
 80005c8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005ca:	193b      	adds	r3, r7, r4
 80005cc:	2203      	movs	r2, #3
 80005ce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d0:	193b      	adds	r3, r7, r4
 80005d2:	2200      	movs	r2, #0
 80005d4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005d6:	193a      	adds	r2, r7, r4
 80005d8:	23a0      	movs	r3, #160	@ 0xa0
 80005da:	05db      	lsls	r3, r3, #23
 80005dc:	0011      	movs	r1, r2
 80005de:	0018      	movs	r0, r3
 80005e0:	f002 fa70 	bl	8002ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RAIN_Pin;
 80005e4:	193b      	adds	r3, r7, r4
 80005e6:	2220      	movs	r2, #32
 80005e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005ea:	193b      	adds	r3, r7, r4
 80005ec:	2203      	movs	r2, #3
 80005ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f0:	193b      	adds	r3, r7, r4
 80005f2:	2200      	movs	r2, #0
 80005f4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(RAIN_GPIO_Port, &GPIO_InitStruct);
 80005f6:	193b      	adds	r3, r7, r4
 80005f8:	4a06      	ldr	r2, [pc, #24]	@ (8000614 <HAL_ADC_MspInit+0xb0>)
 80005fa:	0019      	movs	r1, r3
 80005fc:	0010      	movs	r0, r2
 80005fe:	f002 fa61 	bl	8002ac4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000602:	46c0      	nop			@ (mov r8, r8)
 8000604:	46bd      	mov	sp, r7
 8000606:	b00b      	add	sp, #44	@ 0x2c
 8000608:	bd90      	pop	{r4, r7, pc}
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	40012400 	.word	0x40012400
 8000610:	40021000 	.word	0x40021000
 8000614:	50000800 	.word	0x50000800

08000618 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800061e:	4b10      	ldr	r3, [pc, #64]	@ (8000660 <MX_DMA_Init+0x48>)
 8000620:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000622:	4b0f      	ldr	r3, [pc, #60]	@ (8000660 <MX_DMA_Init+0x48>)
 8000624:	2101      	movs	r1, #1
 8000626:	430a      	orrs	r2, r1
 8000628:	631a      	str	r2, [r3, #48]	@ 0x30
 800062a:	4b0d      	ldr	r3, [pc, #52]	@ (8000660 <MX_DMA_Init+0x48>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062e:	2201      	movs	r2, #1
 8000630:	4013      	ands	r3, r2
 8000632:	607b      	str	r3, [r7, #4]
 8000634:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000636:	2200      	movs	r2, #0
 8000638:	2100      	movs	r1, #0
 800063a:	200a      	movs	r0, #10
 800063c:	f001 ffce 	bl	80025dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000640:	200a      	movs	r0, #10
 8000642:	f001 ffe0 	bl	8002606 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8000646:	2200      	movs	r2, #0
 8000648:	2100      	movs	r1, #0
 800064a:	200b      	movs	r0, #11
 800064c:	f001 ffc6 	bl	80025dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8000650:	200b      	movs	r0, #11
 8000652:	f001 ffd8 	bl	8002606 <HAL_NVIC_EnableIRQ>

}
 8000656:	46c0      	nop			@ (mov r8, r8)
 8000658:	46bd      	mov	sp, r7
 800065a:	b002      	add	sp, #8
 800065c:	bd80      	pop	{r7, pc}
 800065e:	46c0      	nop			@ (mov r8, r8)
 8000660:	40021000 	.word	0x40021000

08000664 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000664:	b590      	push	{r4, r7, lr}
 8000666:	b08b      	sub	sp, #44	@ 0x2c
 8000668:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066a:	2414      	movs	r4, #20
 800066c:	193b      	adds	r3, r7, r4
 800066e:	0018      	movs	r0, r3
 8000670:	2314      	movs	r3, #20
 8000672:	001a      	movs	r2, r3
 8000674:	2100      	movs	r1, #0
 8000676:	f005 fe4b 	bl	8006310 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800067a:	4b67      	ldr	r3, [pc, #412]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 800067c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800067e:	4b66      	ldr	r3, [pc, #408]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 8000680:	2104      	movs	r1, #4
 8000682:	430a      	orrs	r2, r1
 8000684:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000686:	4b64      	ldr	r3, [pc, #400]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 8000688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800068a:	2204      	movs	r2, #4
 800068c:	4013      	ands	r3, r2
 800068e:	613b      	str	r3, [r7, #16]
 8000690:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000692:	4b61      	ldr	r3, [pc, #388]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 8000694:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000696:	4b60      	ldr	r3, [pc, #384]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 8000698:	2180      	movs	r1, #128	@ 0x80
 800069a:	430a      	orrs	r2, r1
 800069c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800069e:	4b5e      	ldr	r3, [pc, #376]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 80006a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006a2:	2280      	movs	r2, #128	@ 0x80
 80006a4:	4013      	ands	r3, r2
 80006a6:	60fb      	str	r3, [r7, #12]
 80006a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006aa:	4b5b      	ldr	r3, [pc, #364]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 80006ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006ae:	4b5a      	ldr	r3, [pc, #360]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 80006b0:	2101      	movs	r1, #1
 80006b2:	430a      	orrs	r2, r1
 80006b4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006b6:	4b58      	ldr	r3, [pc, #352]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 80006b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006ba:	2201      	movs	r2, #1
 80006bc:	4013      	ands	r3, r2
 80006be:	60bb      	str	r3, [r7, #8]
 80006c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006c2:	4b55      	ldr	r3, [pc, #340]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 80006c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006c6:	4b54      	ldr	r3, [pc, #336]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 80006c8:	2102      	movs	r1, #2
 80006ca:	430a      	orrs	r2, r1
 80006cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006ce:	4b52      	ldr	r3, [pc, #328]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 80006d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006d2:	2202      	movs	r2, #2
 80006d4:	4013      	ands	r3, r2
 80006d6:	607b      	str	r3, [r7, #4]
 80006d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006da:	4b4f      	ldr	r3, [pc, #316]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 80006dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80006de:	4b4e      	ldr	r3, [pc, #312]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 80006e0:	2108      	movs	r1, #8
 80006e2:	430a      	orrs	r2, r1
 80006e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80006e6:	4b4c      	ldr	r3, [pc, #304]	@ (8000818 <MX_GPIO_Init+0x1b4>)
 80006e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006ea:	2208      	movs	r2, #8
 80006ec:	4013      	ands	r3, r2
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TILTING_DIR_Pin|ROOF_DIR_Pin|TILTING_BRAKE_Pin, GPIO_PIN_RESET);
 80006f2:	2398      	movs	r3, #152	@ 0x98
 80006f4:	0099      	lsls	r1, r3, #2
 80006f6:	23a0      	movs	r3, #160	@ 0xa0
 80006f8:	05db      	lsls	r3, r3, #23
 80006fa:	2200      	movs	r2, #0
 80006fc:	0018      	movs	r0, r3
 80006fe:	f002 fb7c 	bl	8002dfa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IS_RAIN_GPIO_Port, IS_RAIN_Pin, GPIO_PIN_RESET);
 8000702:	4b46      	ldr	r3, [pc, #280]	@ (800081c <MX_GPIO_Init+0x1b8>)
 8000704:	2200      	movs	r2, #0
 8000706:	2104      	movs	r1, #4
 8000708:	0018      	movs	r0, r3
 800070a:	f002 fb76 	bl	8002dfa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ROOF_BRAKE_Pin|OPACITY_Pin, GPIO_PIN_RESET);
 800070e:	23c0      	movs	r3, #192	@ 0xc0
 8000710:	005b      	lsls	r3, r3, #1
 8000712:	4843      	ldr	r0, [pc, #268]	@ (8000820 <MX_GPIO_Init+0x1bc>)
 8000714:	2200      	movs	r2, #0
 8000716:	0019      	movs	r1, r3
 8000718:	f002 fb6f 	bl	8002dfa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800071c:	193b      	adds	r3, r7, r4
 800071e:	2280      	movs	r2, #128	@ 0x80
 8000720:	0192      	lsls	r2, r2, #6
 8000722:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000724:	193b      	adds	r3, r7, r4
 8000726:	2284      	movs	r2, #132	@ 0x84
 8000728:	0392      	lsls	r2, r2, #14
 800072a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	193b      	adds	r3, r7, r4
 800072e:	2200      	movs	r2, #0
 8000730:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000732:	193b      	adds	r3, r7, r4
 8000734:	4a3a      	ldr	r2, [pc, #232]	@ (8000820 <MX_GPIO_Init+0x1bc>)
 8000736:	0019      	movs	r1, r3
 8000738:	0010      	movs	r0, r2
 800073a:	f002 f9c3 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROOF_ENC_A_Pin ROOF_ENC_B_Pin */
  GPIO_InitStruct.Pin = ROOF_ENC_A_Pin|ROOF_ENC_B_Pin;
 800073e:	0021      	movs	r1, r4
 8000740:	187b      	adds	r3, r7, r1
 8000742:	2203      	movs	r2, #3
 8000744:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000746:	187b      	adds	r3, r7, r1
 8000748:	22c4      	movs	r2, #196	@ 0xc4
 800074a:	0392      	lsls	r2, r2, #14
 800074c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074e:	187b      	adds	r3, r7, r1
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000754:	000c      	movs	r4, r1
 8000756:	187b      	adds	r3, r7, r1
 8000758:	4a31      	ldr	r2, [pc, #196]	@ (8000820 <MX_GPIO_Init+0x1bc>)
 800075a:	0019      	movs	r1, r3
 800075c:	0010      	movs	r0, r2
 800075e:	f002 f9b1 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TILTING_DIR_Pin ROOF_DIR_Pin TILTING_BRAKE_Pin */
  GPIO_InitStruct.Pin = TILTING_DIR_Pin|ROOF_DIR_Pin|TILTING_BRAKE_Pin;
 8000762:	0021      	movs	r1, r4
 8000764:	187b      	adds	r3, r7, r1
 8000766:	2298      	movs	r2, #152	@ 0x98
 8000768:	0092      	lsls	r2, r2, #2
 800076a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800076c:	000c      	movs	r4, r1
 800076e:	193b      	adds	r3, r7, r4
 8000770:	2201      	movs	r2, #1
 8000772:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000774:	193b      	adds	r3, r7, r4
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800077a:	193b      	adds	r3, r7, r4
 800077c:	2200      	movs	r2, #0
 800077e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000780:	193a      	adds	r2, r7, r4
 8000782:	23a0      	movs	r3, #160	@ 0xa0
 8000784:	05db      	lsls	r3, r3, #23
 8000786:	0011      	movs	r1, r2
 8000788:	0018      	movs	r0, r3
 800078a:	f002 f99b 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : IS_RAIN_Pin */
  GPIO_InitStruct.Pin = IS_RAIN_Pin;
 800078e:	193b      	adds	r3, r7, r4
 8000790:	2204      	movs	r2, #4
 8000792:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000794:	193b      	adds	r3, r7, r4
 8000796:	2201      	movs	r2, #1
 8000798:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800079a:	193b      	adds	r3, r7, r4
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a0:	193b      	adds	r3, r7, r4
 80007a2:	2200      	movs	r2, #0
 80007a4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(IS_RAIN_GPIO_Port, &GPIO_InitStruct);
 80007a6:	193b      	adds	r3, r7, r4
 80007a8:	4a1c      	ldr	r2, [pc, #112]	@ (800081c <MX_GPIO_Init+0x1b8>)
 80007aa:	0019      	movs	r1, r3
 80007ac:	0010      	movs	r0, r2
 80007ae:	f002 f989 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : TILTING_ENC_A_Pin TILTING_ENC_B_Pin */
  GPIO_InitStruct.Pin = TILTING_ENC_A_Pin|TILTING_ENC_B_Pin;
 80007b2:	0021      	movs	r1, r4
 80007b4:	187b      	adds	r3, r7, r1
 80007b6:	22c0      	movs	r2, #192	@ 0xc0
 80007b8:	0112      	lsls	r2, r2, #4
 80007ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	2288      	movs	r2, #136	@ 0x88
 80007c0:	0352      	lsls	r2, r2, #13
 80007c2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	187b      	adds	r3, r7, r1
 80007c6:	2200      	movs	r2, #0
 80007c8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ca:	000c      	movs	r4, r1
 80007cc:	187b      	adds	r3, r7, r1
 80007ce:	4a13      	ldr	r2, [pc, #76]	@ (800081c <MX_GPIO_Init+0x1b8>)
 80007d0:	0019      	movs	r1, r3
 80007d2:	0010      	movs	r0, r2
 80007d4:	f002 f976 	bl	8002ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROOF_BRAKE_Pin OPACITY_Pin */
  GPIO_InitStruct.Pin = ROOF_BRAKE_Pin|OPACITY_Pin;
 80007d8:	0021      	movs	r1, r4
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	22c0      	movs	r2, #192	@ 0xc0
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e2:	187b      	adds	r3, r7, r1
 80007e4:	2201      	movs	r2, #1
 80007e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	187b      	adds	r3, r7, r1
 80007ea:	2200      	movs	r2, #0
 80007ec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	2200      	movs	r2, #0
 80007f2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000820 <MX_GPIO_Init+0x1bc>)
 80007f8:	0019      	movs	r1, r3
 80007fa:	0010      	movs	r0, r2
 80007fc:	f002 f962 	bl	8002ac4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000800:	2200      	movs	r2, #0
 8000802:	2100      	movs	r1, #0
 8000804:	2007      	movs	r0, #7
 8000806:	f001 fee9 	bl	80025dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800080a:	2007      	movs	r0, #7
 800080c:	f001 fefb 	bl	8002606 <HAL_NVIC_EnableIRQ>

}
 8000810:	46c0      	nop			@ (mov r8, r8)
 8000812:	46bd      	mov	sp, r7
 8000814:	b00b      	add	sp, #44	@ 0x2c
 8000816:	bd90      	pop	{r4, r7, pc}
 8000818:	40021000 	.word	0x40021000
 800081c:	50000400 	.word	0x50000400
 8000820:	50000800 	.word	0x50000800

08000824 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800082c:	2301      	movs	r3, #1
 800082e:	425b      	negs	r3, r3
 8000830:	1d39      	adds	r1, r7, #4
 8000832:	4804      	ldr	r0, [pc, #16]	@ (8000844 <__io_putchar+0x20>)
 8000834:	2201      	movs	r2, #1
 8000836:	f004 f81b 	bl	8004870 <HAL_UART_Transmit>
    return ch;
 800083a:	687b      	ldr	r3, [r7, #4]
}
 800083c:	0018      	movs	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	b002      	add	sp, #8
 8000842:	bd80      	pop	{r7, pc}
 8000844:	20000214 	.word	0x20000214

08000848 <HAL_UART_RxCpltCallback>:

// UART RX
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a07      	ldr	r2, [pc, #28]	@ (8000874 <HAL_UART_RxCpltCallback+0x2c>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d108      	bne.n	800086c <HAL_UART_RxCpltCallback+0x24>
    	CGW_rx_ready = 1;
 800085a:	4b07      	ldr	r3, [pc, #28]	@ (8000878 <HAL_UART_RxCpltCallback+0x30>)
 800085c:	2201      	movs	r2, #1
 800085e:	701a      	strb	r2, [r3, #0]
    	HAL_UART_Receive_DMA(&huart1, CGW_rx_buf, sizeof(CGW_rx_buf));
 8000860:	4906      	ldr	r1, [pc, #24]	@ (800087c <HAL_UART_RxCpltCallback+0x34>)
 8000862:	4b07      	ldr	r3, [pc, #28]	@ (8000880 <HAL_UART_RxCpltCallback+0x38>)
 8000864:	2202      	movs	r2, #2
 8000866:	0018      	movs	r0, r3
 8000868:	f004 f8a2 	bl	80049b0 <HAL_UART_Receive_DMA>
    }
}
 800086c:	46c0      	nop			@ (mov r8, r8)
 800086e:	46bd      	mov	sp, r7
 8000870:	b002      	add	sp, #8
 8000872:	bd80      	pop	{r7, pc}
 8000874:	40013800 	.word	0x40013800
 8000878:	20000104 	.word	0x20000104
 800087c:	20000100 	.word	0x20000100
 8000880:	2000018c 	.word	0x2000018c

08000884 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000884:	b5b0      	push	{r4, r5, r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800088a:	f001 f955 	bl	8001b38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800088e:	f000 f8d9 	bl	8000a44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000892:	f7ff fee7 	bl	8000664 <MX_GPIO_Init>
  MX_DMA_Init();
 8000896:	f7ff febf 	bl	8000618 <MX_DMA_Init>
  MX_ADC_Init();
 800089a:	f7ff fde1 	bl	8000460 <MX_ADC_Init>
  MX_TIM2_Init();
 800089e:	f000 fdab 	bl	80013f8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80008a2:	f000 ff61 	bl	8001768 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80008a6:	f000 fe25 	bl	80014f4 <MX_TIM3_Init>
  MX_USART5_UART_Init();
 80008aa:	f000 ff8d 	bl	80017c8 <MX_USART5_UART_Init>
  MX_USART1_UART_Init();
 80008ae:	f000 ff2b 	bl	8001708 <MX_USART1_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80008b2:	f000 f92f 	bl	8000b14 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80008b6:	4b50      	ldr	r3, [pc, #320]	@ (80009f8 <main+0x174>)
 80008b8:	2104      	movs	r1, #4
 80008ba:	0018      	movs	r0, r3
 80008bc:	f003 fad4 	bl	8003e68 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80008c0:	4b4e      	ldr	r3, [pc, #312]	@ (80009fc <main+0x178>)
 80008c2:	2104      	movs	r1, #4
 80008c4:	0018      	movs	r0, r3
 80008c6:	f003 facf 	bl	8003e68 <HAL_TIM_PWM_Start>

  HAL_UART_Receive_DMA(&huart1, CGW_rx_buf, sizeof(CGW_rx_buf));
 80008ca:	494d      	ldr	r1, [pc, #308]	@ (8000a00 <main+0x17c>)
 80008cc:	4b4d      	ldr	r3, [pc, #308]	@ (8000a04 <main+0x180>)
 80008ce:	2202      	movs	r2, #2
 80008d0:	0018      	movs	r0, r3
 80008d2:	f004 f86d 	bl	80049b0 <HAL_UART_Receive_DMA>

  // Initialize
  roof_encoder = 0;
 80008d6:	4b4c      	ldr	r3, [pc, #304]	@ (8000a08 <main+0x184>)
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]
  tilting_encoder = 0;
 80008dc:	4b4b      	ldr	r3, [pc, #300]	@ (8000a0c <main+0x188>)
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
  roof_state = STOP;
 80008e2:	4b4b      	ldr	r3, [pc, #300]	@ (8000a10 <main+0x18c>)
 80008e4:	2203      	movs	r2, #3
 80008e6:	701a      	strb	r2, [r3, #0]
  film_opacity = 0;
 80008e8:	4b4a      	ldr	r3, [pc, #296]	@ (8000a14 <main+0x190>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	701a      	strb	r2, [r3, #0]
  CGW_rx_ready = 0;
 80008ee:	4b4a      	ldr	r3, [pc, #296]	@ (8000a18 <main+0x194>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	701a      	strb	r2, [r3, #0]
  sensor_read = 0;
 80008f4:	4b49      	ldr	r3, [pc, #292]	@ (8000a1c <main+0x198>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	701a      	strb	r2, [r3, #0]

  printf("#BOOT\r\n");
 80008fa:	4b49      	ldr	r3, [pc, #292]	@ (8000a20 <main+0x19c>)
 80008fc:	0018      	movs	r0, r3
 80008fe:	f005 fc11 	bl	8006124 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // 센서 값 수신 및 UART 송신
	  if(sensor_read)
 8000902:	4b46      	ldr	r3, [pc, #280]	@ (8000a1c <main+0x198>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	2b00      	cmp	r3, #0
 8000908:	d022      	beq.n	8000950 <main+0xcc>
	  {
		  sensor_read = 0;
 800090a:	4b44      	ldr	r3, [pc, #272]	@ (8000a1c <main+0x198>)
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]

		  read_illum();
 8000910:	f000 fc1a 	bl	8001148 <read_illum>
		  read_rain();
 8000914:	f000 fc32 	bl	800117c <read_rain>
		  Send_Data_CGW();
 8000918:	f000 f90a 	bl	8000b30 <Send_Data_CGW>

		  printf("#SEND\r\n in : %d, out : %d, rain : %d, roof : %d, opacity : %d\r\n", \
 800091c:	4b41      	ldr	r3, [pc, #260]	@ (8000a24 <main+0x1a0>)
 800091e:	881b      	ldrh	r3, [r3, #0]
 8000920:	b29b      	uxth	r3, r3
 8000922:	0019      	movs	r1, r3
 8000924:	4b40      	ldr	r3, [pc, #256]	@ (8000a28 <main+0x1a4>)
 8000926:	881b      	ldrh	r3, [r3, #0]
 8000928:	b29b      	uxth	r3, r3
 800092a:	001c      	movs	r4, r3
 800092c:	4b3f      	ldr	r3, [pc, #252]	@ (8000a2c <main+0x1a8>)
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	b2db      	uxtb	r3, r3
 8000932:	001d      	movs	r5, r3
 8000934:	4b36      	ldr	r3, [pc, #216]	@ (8000a10 <main+0x18c>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	b2db      	uxtb	r3, r3
 800093a:	001a      	movs	r2, r3
 800093c:	4b35      	ldr	r3, [pc, #212]	@ (8000a14 <main+0x190>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	b2db      	uxtb	r3, r3
 8000942:	483b      	ldr	r0, [pc, #236]	@ (8000a30 <main+0x1ac>)
 8000944:	9301      	str	r3, [sp, #4]
 8000946:	9200      	str	r2, [sp, #0]
 8000948:	002b      	movs	r3, r5
 800094a:	0022      	movs	r2, r4
 800094c:	f005 fb84 	bl	8006058 <iprintf>
				  (int)in_illum, (int)out_illum, (int)rain_state, (int)roof_state, (int)film_opacity);
	  }

	  if(CGW_rx_ready)
 8000950:	4b31      	ldr	r3, [pc, #196]	@ (8000a18 <main+0x194>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	2b00      	cmp	r3, #0
 8000956:	d047      	beq.n	80009e8 <main+0x164>
	  {
		  CGW_rx_ready = 0;
 8000958:	4b2f      	ldr	r3, [pc, #188]	@ (8000a18 <main+0x194>)
 800095a:	2200      	movs	r2, #0
 800095c:	701a      	strb	r2, [r3, #0]

		  CGW_rx_payload = 0;
 800095e:	4b35      	ldr	r3, [pc, #212]	@ (8000a34 <main+0x1b0>)
 8000960:	2200      	movs	r2, #0
 8000962:	801a      	strh	r2, [r3, #0]
		  CGW_rx_payload |= ((uint16_t)CGW_rx_buf[0] << 8);
 8000964:	4b26      	ldr	r3, [pc, #152]	@ (8000a00 <main+0x17c>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	021b      	lsls	r3, r3, #8
 800096a:	b21a      	sxth	r2, r3
 800096c:	4b31      	ldr	r3, [pc, #196]	@ (8000a34 <main+0x1b0>)
 800096e:	881b      	ldrh	r3, [r3, #0]
 8000970:	b21b      	sxth	r3, r3
 8000972:	4313      	orrs	r3, r2
 8000974:	b21b      	sxth	r3, r3
 8000976:	b29a      	uxth	r2, r3
 8000978:	4b2e      	ldr	r3, [pc, #184]	@ (8000a34 <main+0x1b0>)
 800097a:	801a      	strh	r2, [r3, #0]
		  CGW_rx_payload |= ((uint16_t)CGW_rx_buf[1]);
 800097c:	4b20      	ldr	r3, [pc, #128]	@ (8000a00 <main+0x17c>)
 800097e:	785b      	ldrb	r3, [r3, #1]
 8000980:	001a      	movs	r2, r3
 8000982:	4b2c      	ldr	r3, [pc, #176]	@ (8000a34 <main+0x1b0>)
 8000984:	881b      	ldrh	r3, [r3, #0]
 8000986:	4313      	orrs	r3, r2
 8000988:	b29a      	uxth	r2, r3
 800098a:	4b2a      	ldr	r3, [pc, #168]	@ (8000a34 <main+0x1b0>)
 800098c:	801a      	strh	r2, [r3, #0]

		  if(CGW_rx_payload == 0xFFFF) {
 800098e:	4b29      	ldr	r3, [pc, #164]	@ (8000a34 <main+0x1b0>)
 8000990:	881b      	ldrh	r3, [r3, #0]
 8000992:	4a29      	ldr	r2, [pc, #164]	@ (8000a38 <main+0x1b4>)
 8000994:	4293      	cmp	r3, r2
 8000996:	d107      	bne.n	80009a8 <main+0x124>
			  sensor_read = 1;
 8000998:	4b20      	ldr	r3, [pc, #128]	@ (8000a1c <main+0x198>)
 800099a:	2201      	movs	r2, #1
 800099c:	701a      	strb	r2, [r3, #0]

			  printf("#REQUEST\r\n");
 800099e:	4b27      	ldr	r3, [pc, #156]	@ (8000a3c <main+0x1b8>)
 80009a0:	0018      	movs	r0, r3
 80009a2:	f005 fbbf 	bl	8006124 <puts>
 80009a6:	e01f      	b.n	80009e8 <main+0x164>
		  }
		  else {
			  roof_state = ((CGW_rx_payload >> 8) & 0x03);
 80009a8:	4b22      	ldr	r3, [pc, #136]	@ (8000a34 <main+0x1b0>)
 80009aa:	881b      	ldrh	r3, [r3, #0]
 80009ac:	0a1b      	lsrs	r3, r3, #8
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	2203      	movs	r2, #3
 80009b4:	4013      	ands	r3, r2
 80009b6:	b2da      	uxtb	r2, r3
 80009b8:	4b15      	ldr	r3, [pc, #84]	@ (8000a10 <main+0x18c>)
 80009ba:	701a      	strb	r2, [r3, #0]
			  film_opacity = ((CGW_rx_payload) & 0x1F);
 80009bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000a34 <main+0x1b0>)
 80009be:	881b      	ldrh	r3, [r3, #0]
 80009c0:	b2db      	uxtb	r3, r3
 80009c2:	221f      	movs	r2, #31
 80009c4:	4013      	ands	r3, r2
 80009c6:	b2da      	uxtb	r2, r3
 80009c8:	4b12      	ldr	r3, [pc, #72]	@ (8000a14 <main+0x190>)
 80009ca:	701a      	strb	r2, [r3, #0]
			  Send_Data_SPD();
 80009cc:	f000 f91c 	bl	8000c08 <Send_Data_SPD>

			  printf("#RECEIVE\r\n roof : %d, opacity : %d\r\n", (int)roof_state, (int)film_opacity);
 80009d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <main+0x18c>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	b2db      	uxtb	r3, r3
 80009d6:	0019      	movs	r1, r3
 80009d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a14 <main+0x190>)
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	001a      	movs	r2, r3
 80009e0:	4b17      	ldr	r3, [pc, #92]	@ (8000a40 <main+0x1bc>)
 80009e2:	0018      	movs	r0, r3
 80009e4:	f005 fb38 	bl	8006058 <iprintf>
		  }
	  }

	  Sunroof_Set(roof_state);
 80009e8:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <main+0x18c>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	b2db      	uxtb	r3, r3
 80009ee:	0018      	movs	r0, r3
 80009f0:	f000 f9ee 	bl	8000dd0 <Sunroof_Set>
	  if(sensor_read)
 80009f4:	e785      	b.n	8000902 <main+0x7e>
 80009f6:	46c0      	nop			@ (mov r8, r8)
 80009f8:	2000010c 	.word	0x2000010c
 80009fc:	2000014c 	.word	0x2000014c
 8000a00:	20000100 	.word	0x20000100
 8000a04:	2000018c 	.word	0x2000018c
 8000a08:	200000e4 	.word	0x200000e4
 8000a0c:	200000e8 	.word	0x200000e8
 8000a10:	20000000 	.word	0x20000000
 8000a14:	200000f3 	.word	0x200000f3
 8000a18:	20000104 	.word	0x20000104
 8000a1c:	20000105 	.word	0x20000105
 8000a20:	08006e6c 	.word	0x08006e6c
 8000a24:	200000ec 	.word	0x200000ec
 8000a28:	200000ee 	.word	0x200000ee
 8000a2c:	200000f2 	.word	0x200000f2
 8000a30:	08006e74 	.word	0x08006e74
 8000a34:	20000102 	.word	0x20000102
 8000a38:	0000ffff 	.word	0x0000ffff
 8000a3c:	08006eb4 	.word	0x08006eb4
 8000a40:	08006ec0 	.word	0x08006ec0

08000a44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a44:	b590      	push	{r4, r7, lr}
 8000a46:	b09f      	sub	sp, #124	@ 0x7c
 8000a48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a4a:	2440      	movs	r4, #64	@ 0x40
 8000a4c:	193b      	adds	r3, r7, r4
 8000a4e:	0018      	movs	r0, r3
 8000a50:	2338      	movs	r3, #56	@ 0x38
 8000a52:	001a      	movs	r2, r3
 8000a54:	2100      	movs	r1, #0
 8000a56:	f005 fc5b 	bl	8006310 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a5a:	232c      	movs	r3, #44	@ 0x2c
 8000a5c:	18fb      	adds	r3, r7, r3
 8000a5e:	0018      	movs	r0, r3
 8000a60:	2314      	movs	r3, #20
 8000a62:	001a      	movs	r2, r3
 8000a64:	2100      	movs	r1, #0
 8000a66:	f005 fc53 	bl	8006310 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a6a:	1d3b      	adds	r3, r7, #4
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	2328      	movs	r3, #40	@ 0x28
 8000a70:	001a      	movs	r2, r3
 8000a72:	2100      	movs	r1, #0
 8000a74:	f005 fc4c 	bl	8006310 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a78:	4b24      	ldr	r3, [pc, #144]	@ (8000b0c <SystemClock_Config+0xc8>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a24      	ldr	r2, [pc, #144]	@ (8000b10 <SystemClock_Config+0xcc>)
 8000a7e:	401a      	ands	r2, r3
 8000a80:	4b22      	ldr	r3, [pc, #136]	@ (8000b0c <SystemClock_Config+0xc8>)
 8000a82:	2180      	movs	r1, #128	@ 0x80
 8000a84:	0109      	lsls	r1, r1, #4
 8000a86:	430a      	orrs	r2, r1
 8000a88:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a8a:	193b      	adds	r3, r7, r4
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a90:	193b      	adds	r3, r7, r4
 8000a92:	22a0      	movs	r2, #160	@ 0xa0
 8000a94:	02d2      	lsls	r2, r2, #11
 8000a96:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a98:	193b      	adds	r3, r7, r4
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a9e:	193b      	adds	r3, r7, r4
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f002 f9e3 	bl	8002e6c <HAL_RCC_OscConfig>
 8000aa6:	1e03      	subs	r3, r0, #0
 8000aa8:	d001      	beq.n	8000aae <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000aaa:	f000 f8c7 	bl	8000c3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aae:	212c      	movs	r1, #44	@ 0x2c
 8000ab0:	187b      	adds	r3, r7, r1
 8000ab2:	220f      	movs	r2, #15
 8000ab4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000ab6:	187b      	adds	r3, r7, r1
 8000ab8:	2202      	movs	r2, #2
 8000aba:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000abc:	187b      	adds	r3, r7, r1
 8000abe:	2200      	movs	r2, #0
 8000ac0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ac2:	187b      	adds	r3, r7, r1
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ac8:	187b      	adds	r3, r7, r1
 8000aca:	2200      	movs	r2, #0
 8000acc:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ace:	187b      	adds	r3, r7, r1
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f002 fd9e 	bl	8003614 <HAL_RCC_ClockConfig>
 8000ad8:	1e03      	subs	r3, r0, #0
 8000ada:	d001      	beq.n	8000ae0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000adc:	f000 f8ae 	bl	8000c3c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 8000ae0:	1d3b      	adds	r3, r7, #4
 8000ae2:	2203      	movs	r2, #3
 8000ae4:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	2200      	movs	r2, #0
 8000aea:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000aec:	1d3b      	adds	r3, r7, #4
 8000aee:	2200      	movs	r2, #0
 8000af0:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000af2:	1d3b      	adds	r3, r7, #4
 8000af4:	0018      	movs	r0, r3
 8000af6:	f002 ff91 	bl	8003a1c <HAL_RCCEx_PeriphCLKConfig>
 8000afa:	1e03      	subs	r3, r0, #0
 8000afc:	d001      	beq.n	8000b02 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000afe:	f000 f89d 	bl	8000c3c <Error_Handler>
  }
}
 8000b02:	46c0      	nop			@ (mov r8, r8)
 8000b04:	46bd      	mov	sp, r7
 8000b06:	b01f      	add	sp, #124	@ 0x7c
 8000b08:	bd90      	pop	{r4, r7, pc}
 8000b0a:	46c0      	nop			@ (mov r8, r8)
 8000b0c:	40007000 	.word	0x40007000
 8000b10:	ffffe7ff 	.word	0xffffe7ff

08000b14 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  /* EXTI0_1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	2005      	movs	r0, #5
 8000b1e:	f001 fd5d 	bl	80025dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000b22:	2005      	movs	r0, #5
 8000b24:	f001 fd6f 	bl	8002606 <HAL_NVIC_EnableIRQ>
}
 8000b28:	46c0      	nop			@ (mov r8, r8)
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
	...

08000b30 <Send_Data_CGW>:

/* USER CODE BEGIN 4 */
void Send_Data_CGW(void) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
	//UART Send
	CGW_tx_payload = 0;
 8000b34:	4b2b      	ldr	r3, [pc, #172]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]
	CGW_tx_payload |= ((uint32_t)(in_illum & IN_ILLUM_MASK)) << IN_ILLUM_SHIFT;
 8000b3a:	4b2b      	ldr	r3, [pc, #172]	@ (8000be8 <Send_Data_CGW+0xb8>)
 8000b3c:	881b      	ldrh	r3, [r3, #0]
 8000b3e:	b29b      	uxth	r3, r3
 8000b40:	051a      	lsls	r2, r3, #20
 8000b42:	4b28      	ldr	r3, [pc, #160]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	431a      	orrs	r2, r3
 8000b48:	4b26      	ldr	r3, [pc, #152]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000b4a:	601a      	str	r2, [r3, #0]
	CGW_tx_payload |= ((uint32_t)(out_illum & OUT_ILLUM_MASK)) << OUT_ILLUM_SHIFT;
 8000b4c:	4b27      	ldr	r3, [pc, #156]	@ (8000bec <Send_Data_CGW+0xbc>)
 8000b4e:	881b      	ldrh	r3, [r3, #0]
 8000b50:	b29b      	uxth	r3, r3
 8000b52:	021b      	lsls	r3, r3, #8
 8000b54:	4a26      	ldr	r2, [pc, #152]	@ (8000bf0 <Send_Data_CGW+0xc0>)
 8000b56:	401a      	ands	r2, r3
 8000b58:	4b22      	ldr	r3, [pc, #136]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	431a      	orrs	r2, r3
 8000b5e:	4b21      	ldr	r3, [pc, #132]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000b60:	601a      	str	r2, [r3, #0]
	CGW_tx_payload |= ((uint32_t)(rain_state & RAIN_STATE_MASK)) << RAIN_STATE_SHIFT;
 8000b62:	4b24      	ldr	r3, [pc, #144]	@ (8000bf4 <Send_Data_CGW+0xc4>)
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	b2db      	uxtb	r3, r3
 8000b68:	01db      	lsls	r3, r3, #7
 8000b6a:	2280      	movs	r2, #128	@ 0x80
 8000b6c:	401a      	ands	r2, r3
 8000b6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	431a      	orrs	r2, r3
 8000b74:	4b1b      	ldr	r3, [pc, #108]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000b76:	601a      	str	r2, [r3, #0]
	CGW_tx_payload |= ((uint32_t)(roof_state & ROOF_STATE_MASK)) << ROOF_STATE_SHIFT;
 8000b78:	4b1f      	ldr	r3, [pc, #124]	@ (8000bf8 <Send_Data_CGW+0xc8>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	015b      	lsls	r3, r3, #5
 8000b80:	2260      	movs	r2, #96	@ 0x60
 8000b82:	401a      	ands	r2, r3
 8000b84:	4b17      	ldr	r3, [pc, #92]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	431a      	orrs	r2, r3
 8000b8a:	4b16      	ldr	r3, [pc, #88]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000b8c:	601a      	str	r2, [r3, #0]
	CGW_tx_payload |= ((uint32_t)(film_opacity & FILM_OPACITY_MASK)) << FILM_OPACITY_SHIFT;
 8000b8e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bfc <Send_Data_CGW+0xcc>)
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	001a      	movs	r2, r3
 8000b96:	231f      	movs	r3, #31
 8000b98:	401a      	ands	r2, r3
 8000b9a:	4b12      	ldr	r3, [pc, #72]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	431a      	orrs	r2, r3
 8000ba0:	4b10      	ldr	r3, [pc, #64]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000ba2:	601a      	str	r2, [r3, #0]

	CGW_tx_buf[0] = (CGW_tx_payload >> 24) & 0xFF;
 8000ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	0e1b      	lsrs	r3, r3, #24
 8000baa:	b2da      	uxtb	r2, r3
 8000bac:	4b14      	ldr	r3, [pc, #80]	@ (8000c00 <Send_Data_CGW+0xd0>)
 8000bae:	701a      	strb	r2, [r3, #0]
	CGW_tx_buf[1] = (CGW_tx_payload >> 16) & 0xFF;
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	0c1b      	lsrs	r3, r3, #16
 8000bb6:	b2da      	uxtb	r2, r3
 8000bb8:	4b11      	ldr	r3, [pc, #68]	@ (8000c00 <Send_Data_CGW+0xd0>)
 8000bba:	705a      	strb	r2, [r3, #1]
	CGW_tx_buf[2] = (CGW_tx_payload >> 8) & 0xFF;
 8000bbc:	4b09      	ldr	r3, [pc, #36]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	0a1b      	lsrs	r3, r3, #8
 8000bc2:	b2da      	uxtb	r2, r3
 8000bc4:	4b0e      	ldr	r3, [pc, #56]	@ (8000c00 <Send_Data_CGW+0xd0>)
 8000bc6:	709a      	strb	r2, [r3, #2]
	CGW_tx_buf[3] = CGW_tx_payload & 0xFF;
 8000bc8:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <Send_Data_CGW+0xb4>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	b2da      	uxtb	r2, r3
 8000bce:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <Send_Data_CGW+0xd0>)
 8000bd0:	70da      	strb	r2, [r3, #3]

	HAL_UART_Transmit(&huart1, CGW_tx_buf, sizeof(CGW_tx_buf), 100);
 8000bd2:	490b      	ldr	r1, [pc, #44]	@ (8000c00 <Send_Data_CGW+0xd0>)
 8000bd4:	480b      	ldr	r0, [pc, #44]	@ (8000c04 <Send_Data_CGW+0xd4>)
 8000bd6:	2364      	movs	r3, #100	@ 0x64
 8000bd8:	2204      	movs	r2, #4
 8000bda:	f003 fe49 	bl	8004870 <HAL_UART_Transmit>
}
 8000bde:	46c0      	nop			@ (mov r8, r8)
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	200000fc 	.word	0x200000fc
 8000be8:	200000ec 	.word	0x200000ec
 8000bec:	200000ee 	.word	0x200000ee
 8000bf0:	000fff00 	.word	0x000fff00
 8000bf4:	200000f2 	.word	0x200000f2
 8000bf8:	20000000 	.word	0x20000000
 8000bfc:	200000f3 	.word	0x200000f3
 8000c00:	200000f8 	.word	0x200000f8
 8000c04:	2000018c 	.word	0x2000018c

08000c08 <Send_Data_SPD>:

void Send_Data_SPD(void) {
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
	SPD_tx_payload = (uint8_t)(film_opacity * 5);
 8000c0c:	4b08      	ldr	r3, [pc, #32]	@ (8000c30 <Send_Data_SPD+0x28>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	1c1a      	adds	r2, r3, #0
 8000c14:	0092      	lsls	r2, r2, #2
 8000c16:	18d3      	adds	r3, r2, r3
 8000c18:	b2da      	uxtb	r2, r3
 8000c1a:	4b06      	ldr	r3, [pc, #24]	@ (8000c34 <Send_Data_SPD+0x2c>)
 8000c1c:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart5, &SPD_tx_payload, 1, 100);
 8000c1e:	4905      	ldr	r1, [pc, #20]	@ (8000c34 <Send_Data_SPD+0x2c>)
 8000c20:	4805      	ldr	r0, [pc, #20]	@ (8000c38 <Send_Data_SPD+0x30>)
 8000c22:	2364      	movs	r3, #100	@ 0x64
 8000c24:	2201      	movs	r2, #1
 8000c26:	f003 fe23 	bl	8004870 <HAL_UART_Transmit>
}
 8000c2a:	46c0      	nop			@ (mov r8, r8)
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	200000f3 	.word	0x200000f3
 8000c34:	200000f4 	.word	0x200000f4
 8000c38:	2000029c 	.word	0x2000029c

08000c3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c40:	b672      	cpsid	i
}
 8000c42:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c44:	46c0      	nop			@ (mov r8, r8)
 8000c46:	e7fd      	b.n	8000c44 <Error_Handler+0x8>

08000c48 <HAL_GPIO_EXTI_Callback>:
#include "roof.h"

#define TWO_MOTOR 1
#define ONE_MOTOR 0

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	0002      	movs	r2, r0
 8000c50:	1dbb      	adds	r3, r7, #6
 8000c52:	801a      	strh	r2, [r3, #0]
	uint8_t ROOF_A_state = 0;
 8000c54:	210f      	movs	r1, #15
 8000c56:	187b      	adds	r3, r7, r1
 8000c58:	2200      	movs	r2, #0
 8000c5a:	701a      	strb	r2, [r3, #0]
	uint8_t ROOF_B_state = 0;
 8000c5c:	260e      	movs	r6, #14
 8000c5e:	19bb      	adds	r3, r7, r6
 8000c60:	2200      	movs	r2, #0
 8000c62:	701a      	strb	r2, [r3, #0]
	uint8_t TILTING_A_state = 0;
 8000c64:	230d      	movs	r3, #13
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	2200      	movs	r2, #0
 8000c6a:	701a      	strb	r2, [r3, #0]
	uint8_t TILTING_B_state = 0;
 8000c6c:	230c      	movs	r3, #12
 8000c6e:	18fb      	adds	r3, r7, r3
 8000c70:	2200      	movs	r2, #0
 8000c72:	701a      	strb	r2, [r3, #0]

	//Roof Motor
	if(GPIO_Pin == ROOF_ENC_A_Pin) {
 8000c74:	1dbb      	adds	r3, r7, #6
 8000c76:	881b      	ldrh	r3, [r3, #0]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d120      	bne.n	8000cbe <HAL_GPIO_EXTI_Callback+0x76>
		ROOF_A_state = HAL_GPIO_ReadPin(ROOF_ENC_A_GPIO_Port, ROOF_ENC_A_Pin);
 8000c7c:	000d      	movs	r5, r1
 8000c7e:	187c      	adds	r4, r7, r1
 8000c80:	4b4f      	ldr	r3, [pc, #316]	@ (8000dc0 <HAL_GPIO_EXTI_Callback+0x178>)
 8000c82:	2101      	movs	r1, #1
 8000c84:	0018      	movs	r0, r3
 8000c86:	f002 f89b 	bl	8002dc0 <HAL_GPIO_ReadPin>
 8000c8a:	0003      	movs	r3, r0
 8000c8c:	7023      	strb	r3, [r4, #0]
		ROOF_B_state = HAL_GPIO_ReadPin(ROOF_ENC_B_GPIO_Port, ROOF_ENC_B_Pin);
 8000c8e:	19bc      	adds	r4, r7, r6
 8000c90:	4b4b      	ldr	r3, [pc, #300]	@ (8000dc0 <HAL_GPIO_EXTI_Callback+0x178>)
 8000c92:	2102      	movs	r1, #2
 8000c94:	0018      	movs	r0, r3
 8000c96:	f002 f893 	bl	8002dc0 <HAL_GPIO_ReadPin>
 8000c9a:	0003      	movs	r3, r0
 8000c9c:	7023      	strb	r3, [r4, #0]
		roof_encoder += ((ROOF_A_state == ROOF_B_state) ? 1 : -1);
 8000c9e:	197a      	adds	r2, r7, r5
 8000ca0:	19bb      	adds	r3, r7, r6
 8000ca2:	7812      	ldrb	r2, [r2, #0]
 8000ca4:	781b      	ldrb	r3, [r3, #0]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d101      	bne.n	8000cae <HAL_GPIO_EXTI_Callback+0x66>
 8000caa:	2201      	movs	r2, #1
 8000cac:	e001      	b.n	8000cb2 <HAL_GPIO_EXTI_Callback+0x6a>
 8000cae:	2301      	movs	r3, #1
 8000cb0:	425a      	negs	r2, r3
 8000cb2:	4b44      	ldr	r3, [pc, #272]	@ (8000dc4 <HAL_GPIO_EXTI_Callback+0x17c>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	18d2      	adds	r2, r2, r3
 8000cb8:	4b42      	ldr	r3, [pc, #264]	@ (8000dc4 <HAL_GPIO_EXTI_Callback+0x17c>)
 8000cba:	601a      	str	r2, [r3, #0]
	else if(GPIO_Pin == TILTING_ENC_B_Pin) {
		TILTING_A_state = HAL_GPIO_ReadPin(TILTING_ENC_A_GPIO_Port, TILTING_ENC_A_Pin);
		TILTING_B_state = HAL_GPIO_ReadPin(TILTING_ENC_B_GPIO_Port, TILTING_ENC_B_Pin);
		tilting_encoder += ((TILTING_A_state == TILTING_B_state) ? -1 : 1);
	}
}
 8000cbc:	e07c      	b.n	8000db8 <HAL_GPIO_EXTI_Callback+0x170>
	else if(GPIO_Pin == ROOF_ENC_B_Pin) {
 8000cbe:	1dbb      	adds	r3, r7, #6
 8000cc0:	881b      	ldrh	r3, [r3, #0]
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d121      	bne.n	8000d0a <HAL_GPIO_EXTI_Callback+0xc2>
		ROOF_A_state = HAL_GPIO_ReadPin(ROOF_ENC_A_GPIO_Port, ROOF_ENC_A_Pin);
 8000cc6:	250f      	movs	r5, #15
 8000cc8:	197c      	adds	r4, r7, r5
 8000cca:	4b3d      	ldr	r3, [pc, #244]	@ (8000dc0 <HAL_GPIO_EXTI_Callback+0x178>)
 8000ccc:	2101      	movs	r1, #1
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f002 f876 	bl	8002dc0 <HAL_GPIO_ReadPin>
 8000cd4:	0003      	movs	r3, r0
 8000cd6:	7023      	strb	r3, [r4, #0]
		ROOF_B_state = HAL_GPIO_ReadPin(ROOF_ENC_B_GPIO_Port, ROOF_ENC_B_Pin);
 8000cd8:	260e      	movs	r6, #14
 8000cda:	19bc      	adds	r4, r7, r6
 8000cdc:	4b38      	ldr	r3, [pc, #224]	@ (8000dc0 <HAL_GPIO_EXTI_Callback+0x178>)
 8000cde:	2102      	movs	r1, #2
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f002 f86d 	bl	8002dc0 <HAL_GPIO_ReadPin>
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	7023      	strb	r3, [r4, #0]
		roof_encoder += ((ROOF_A_state == ROOF_B_state) ? -1 : 1);
 8000cea:	197a      	adds	r2, r7, r5
 8000cec:	19bb      	adds	r3, r7, r6
 8000cee:	7812      	ldrb	r2, [r2, #0]
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d102      	bne.n	8000cfc <HAL_GPIO_EXTI_Callback+0xb4>
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	425a      	negs	r2, r3
 8000cfa:	e000      	b.n	8000cfe <HAL_GPIO_EXTI_Callback+0xb6>
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	4b31      	ldr	r3, [pc, #196]	@ (8000dc4 <HAL_GPIO_EXTI_Callback+0x17c>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	18d2      	adds	r2, r2, r3
 8000d04:	4b2f      	ldr	r3, [pc, #188]	@ (8000dc4 <HAL_GPIO_EXTI_Callback+0x17c>)
 8000d06:	601a      	str	r2, [r3, #0]
}
 8000d08:	e056      	b.n	8000db8 <HAL_GPIO_EXTI_Callback+0x170>
	else if(GPIO_Pin == TILTING_ENC_A_Pin) {
 8000d0a:	1dbb      	adds	r3, r7, #6
 8000d0c:	881a      	ldrh	r2, [r3, #0]
 8000d0e:	2380      	movs	r3, #128	@ 0x80
 8000d10:	00db      	lsls	r3, r3, #3
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d125      	bne.n	8000d62 <HAL_GPIO_EXTI_Callback+0x11a>
		TILTING_A_state = HAL_GPIO_ReadPin(TILTING_ENC_A_GPIO_Port, TILTING_ENC_A_Pin);
 8000d16:	250d      	movs	r5, #13
 8000d18:	197c      	adds	r4, r7, r5
 8000d1a:	2380      	movs	r3, #128	@ 0x80
 8000d1c:	00db      	lsls	r3, r3, #3
 8000d1e:	4a2a      	ldr	r2, [pc, #168]	@ (8000dc8 <HAL_GPIO_EXTI_Callback+0x180>)
 8000d20:	0019      	movs	r1, r3
 8000d22:	0010      	movs	r0, r2
 8000d24:	f002 f84c 	bl	8002dc0 <HAL_GPIO_ReadPin>
 8000d28:	0003      	movs	r3, r0
 8000d2a:	7023      	strb	r3, [r4, #0]
		TILTING_B_state = HAL_GPIO_ReadPin(TILTING_ENC_B_GPIO_Port, TILTING_ENC_B_Pin);
 8000d2c:	260c      	movs	r6, #12
 8000d2e:	19bc      	adds	r4, r7, r6
 8000d30:	2380      	movs	r3, #128	@ 0x80
 8000d32:	011b      	lsls	r3, r3, #4
 8000d34:	4a24      	ldr	r2, [pc, #144]	@ (8000dc8 <HAL_GPIO_EXTI_Callback+0x180>)
 8000d36:	0019      	movs	r1, r3
 8000d38:	0010      	movs	r0, r2
 8000d3a:	f002 f841 	bl	8002dc0 <HAL_GPIO_ReadPin>
 8000d3e:	0003      	movs	r3, r0
 8000d40:	7023      	strb	r3, [r4, #0]
		tilting_encoder += ((TILTING_A_state == TILTING_B_state) ? 1 : -1);
 8000d42:	197a      	adds	r2, r7, r5
 8000d44:	19bb      	adds	r3, r7, r6
 8000d46:	7812      	ldrb	r2, [r2, #0]
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d101      	bne.n	8000d52 <HAL_GPIO_EXTI_Callback+0x10a>
 8000d4e:	2201      	movs	r2, #1
 8000d50:	e001      	b.n	8000d56 <HAL_GPIO_EXTI_Callback+0x10e>
 8000d52:	2301      	movs	r3, #1
 8000d54:	425a      	negs	r2, r3
 8000d56:	4b1d      	ldr	r3, [pc, #116]	@ (8000dcc <HAL_GPIO_EXTI_Callback+0x184>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	18d2      	adds	r2, r2, r3
 8000d5c:	4b1b      	ldr	r3, [pc, #108]	@ (8000dcc <HAL_GPIO_EXTI_Callback+0x184>)
 8000d5e:	601a      	str	r2, [r3, #0]
}
 8000d60:	e02a      	b.n	8000db8 <HAL_GPIO_EXTI_Callback+0x170>
	else if(GPIO_Pin == TILTING_ENC_B_Pin) {
 8000d62:	1dbb      	adds	r3, r7, #6
 8000d64:	881a      	ldrh	r2, [r3, #0]
 8000d66:	2380      	movs	r3, #128	@ 0x80
 8000d68:	011b      	lsls	r3, r3, #4
 8000d6a:	429a      	cmp	r2, r3
 8000d6c:	d124      	bne.n	8000db8 <HAL_GPIO_EXTI_Callback+0x170>
		TILTING_A_state = HAL_GPIO_ReadPin(TILTING_ENC_A_GPIO_Port, TILTING_ENC_A_Pin);
 8000d6e:	250d      	movs	r5, #13
 8000d70:	197c      	adds	r4, r7, r5
 8000d72:	2380      	movs	r3, #128	@ 0x80
 8000d74:	00db      	lsls	r3, r3, #3
 8000d76:	4a14      	ldr	r2, [pc, #80]	@ (8000dc8 <HAL_GPIO_EXTI_Callback+0x180>)
 8000d78:	0019      	movs	r1, r3
 8000d7a:	0010      	movs	r0, r2
 8000d7c:	f002 f820 	bl	8002dc0 <HAL_GPIO_ReadPin>
 8000d80:	0003      	movs	r3, r0
 8000d82:	7023      	strb	r3, [r4, #0]
		TILTING_B_state = HAL_GPIO_ReadPin(TILTING_ENC_B_GPIO_Port, TILTING_ENC_B_Pin);
 8000d84:	260c      	movs	r6, #12
 8000d86:	19bc      	adds	r4, r7, r6
 8000d88:	2380      	movs	r3, #128	@ 0x80
 8000d8a:	011b      	lsls	r3, r3, #4
 8000d8c:	4a0e      	ldr	r2, [pc, #56]	@ (8000dc8 <HAL_GPIO_EXTI_Callback+0x180>)
 8000d8e:	0019      	movs	r1, r3
 8000d90:	0010      	movs	r0, r2
 8000d92:	f002 f815 	bl	8002dc0 <HAL_GPIO_ReadPin>
 8000d96:	0003      	movs	r3, r0
 8000d98:	7023      	strb	r3, [r4, #0]
		tilting_encoder += ((TILTING_A_state == TILTING_B_state) ? -1 : 1);
 8000d9a:	197a      	adds	r2, r7, r5
 8000d9c:	19bb      	adds	r3, r7, r6
 8000d9e:	7812      	ldrb	r2, [r2, #0]
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d102      	bne.n	8000dac <HAL_GPIO_EXTI_Callback+0x164>
 8000da6:	2301      	movs	r3, #1
 8000da8:	425a      	negs	r2, r3
 8000daa:	e000      	b.n	8000dae <HAL_GPIO_EXTI_Callback+0x166>
 8000dac:	2201      	movs	r2, #1
 8000dae:	4b07      	ldr	r3, [pc, #28]	@ (8000dcc <HAL_GPIO_EXTI_Callback+0x184>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	18d2      	adds	r2, r2, r3
 8000db4:	4b05      	ldr	r3, [pc, #20]	@ (8000dcc <HAL_GPIO_EXTI_Callback+0x184>)
 8000db6:	601a      	str	r2, [r3, #0]
}
 8000db8:	46c0      	nop			@ (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	b005      	add	sp, #20
 8000dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dc0:	50000800 	.word	0x50000800
 8000dc4:	200000e4 	.word	0x200000e4
 8000dc8:	50000400 	.word	0x50000400
 8000dcc:	200000e8 	.word	0x200000e8

08000dd0 <Sunroof_Set>:

#if TWO_MOTOR
void Sunroof_Set(uint8_t mode) {
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	0002      	movs	r2, r0
 8000dd8:	1dfb      	adds	r3, r7, #7
 8000dda:	701a      	strb	r2, [r3, #0]
	switch(mode) {
 8000ddc:	1dfb      	adds	r3, r7, #7
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d007      	beq.n	8000df4 <Sunroof_Set+0x24>
 8000de4:	dd00      	ble.n	8000de8 <Sunroof_Set+0x18>
 8000de6:	e118      	b.n	800101a <Sunroof_Set+0x24a>
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d100      	bne.n	8000dee <Sunroof_Set+0x1e>
 8000dec:	e0ba      	b.n	8000f64 <Sunroof_Set+0x194>
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	d05c      	beq.n	8000eac <Sunroof_Set+0xdc>
 8000df2:	e112      	b.n	800101a <Sunroof_Set+0x24a>
	case OPEN:
		if(tilting_encoder >= 0){
 8000df4:	4b96      	ldr	r3, [pc, #600]	@ (8001050 <Sunroof_Set+0x280>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	db1d      	blt.n	8000e38 <Sunroof_Set+0x68>
			// STOP Roof Motor
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000dfc:	4b95      	ldr	r3, [pc, #596]	@ (8001054 <Sunroof_Set+0x284>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2200      	movs	r2, #0
 8000e02:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
 8000e04:	4b94      	ldr	r3, [pc, #592]	@ (8001058 <Sunroof_Set+0x288>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	2180      	movs	r1, #128	@ 0x80
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f001 fff5 	bl	8002dfa <HAL_GPIO_WritePin>
			// ACW Tilting Motor
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, MOVE_SPEED);
 8000e10:	4b92      	ldr	r3, [pc, #584]	@ (800105c <Sunroof_Set+0x28c>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	2246      	movs	r2, #70	@ 0x46
 8000e16:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 0);
 8000e18:	2380      	movs	r3, #128	@ 0x80
 8000e1a:	0099      	lsls	r1, r3, #2
 8000e1c:	23a0      	movs	r3, #160	@ 0xa0
 8000e1e:	05db      	lsls	r3, r3, #23
 8000e20:	2200      	movs	r2, #0
 8000e22:	0018      	movs	r0, r3
 8000e24:	f001 ffe9 	bl	8002dfa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(TILTING_DIR_GPIO_Port, TILTING_DIR_Pin, ACW);
 8000e28:	23a0      	movs	r3, #160	@ 0xa0
 8000e2a:	05db      	lsls	r3, r3, #23
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	2120      	movs	r1, #32
 8000e30:	0018      	movs	r0, r3
 8000e32:	f001 ffe2 	bl	8002dfa <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
			HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 1);
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
		}
		break;
 8000e36:	e107      	b.n	8001048 <Sunroof_Set+0x278>
		else if(roof_encoder <= ROOF_OPEN_MAX) {
 8000e38:	4b89      	ldr	r3, [pc, #548]	@ (8001060 <Sunroof_Set+0x290>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a89      	ldr	r2, [pc, #548]	@ (8001064 <Sunroof_Set+0x294>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	dc1d      	bgt.n	8000e7e <Sunroof_Set+0xae>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000e42:	4b86      	ldr	r3, [pc, #536]	@ (800105c <Sunroof_Set+0x28c>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2200      	movs	r2, #0
 8000e48:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 1);
 8000e4a:	2380      	movs	r3, #128	@ 0x80
 8000e4c:	0099      	lsls	r1, r3, #2
 8000e4e:	23a0      	movs	r3, #160	@ 0xa0
 8000e50:	05db      	lsls	r3, r3, #23
 8000e52:	2201      	movs	r2, #1
 8000e54:	0018      	movs	r0, r3
 8000e56:	f001 ffd0 	bl	8002dfa <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, MOVE_SPEED);
 8000e5a:	4b7e      	ldr	r3, [pc, #504]	@ (8001054 <Sunroof_Set+0x284>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	2246      	movs	r2, #70	@ 0x46
 8000e60:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 0);
 8000e62:	4b7d      	ldr	r3, [pc, #500]	@ (8001058 <Sunroof_Set+0x288>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	2180      	movs	r1, #128	@ 0x80
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f001 ffc6 	bl	8002dfa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROOF_DIR_GPIO_Port, ROOF_DIR_Pin, CW);
 8000e6e:	23a0      	movs	r3, #160	@ 0xa0
 8000e70:	05db      	lsls	r3, r3, #23
 8000e72:	2201      	movs	r2, #1
 8000e74:	2140      	movs	r1, #64	@ 0x40
 8000e76:	0018      	movs	r0, r3
 8000e78:	f001 ffbf 	bl	8002dfa <HAL_GPIO_WritePin>
		break;
 8000e7c:	e0e4      	b.n	8001048 <Sunroof_Set+0x278>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000e7e:	4b77      	ldr	r3, [pc, #476]	@ (800105c <Sunroof_Set+0x28c>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	2200      	movs	r2, #0
 8000e84:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 1);
 8000e86:	2380      	movs	r3, #128	@ 0x80
 8000e88:	0099      	lsls	r1, r3, #2
 8000e8a:	23a0      	movs	r3, #160	@ 0xa0
 8000e8c:	05db      	lsls	r3, r3, #23
 8000e8e:	2201      	movs	r2, #1
 8000e90:	0018      	movs	r0, r3
 8000e92:	f001 ffb2 	bl	8002dfa <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000e96:	4b6f      	ldr	r3, [pc, #444]	@ (8001054 <Sunroof_Set+0x284>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
 8000e9e:	4b6e      	ldr	r3, [pc, #440]	@ (8001058 <Sunroof_Set+0x288>)
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	2180      	movs	r1, #128	@ 0x80
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	f001 ffa8 	bl	8002dfa <HAL_GPIO_WritePin>
		break;
 8000eaa:	e0cd      	b.n	8001048 <Sunroof_Set+0x278>
	case TILTING:
		if(roof_encoder >= 0) {
 8000eac:	4b6c      	ldr	r3, [pc, #432]	@ (8001060 <Sunroof_Set+0x290>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	db1d      	blt.n	8000ef0 <Sunroof_Set+0x120>
			// STOP Tilting Motor
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000eb4:	4b69      	ldr	r3, [pc, #420]	@ (800105c <Sunroof_Set+0x28c>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	2200      	movs	r2, #0
 8000eba:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 1);
 8000ebc:	2380      	movs	r3, #128	@ 0x80
 8000ebe:	0099      	lsls	r1, r3, #2
 8000ec0:	23a0      	movs	r3, #160	@ 0xa0
 8000ec2:	05db      	lsls	r3, r3, #23
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	f001 ff97 	bl	8002dfa <HAL_GPIO_WritePin>
			// ACW Roof Motor
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, MOVE_SPEED);
 8000ecc:	4b61      	ldr	r3, [pc, #388]	@ (8001054 <Sunroof_Set+0x284>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2246      	movs	r2, #70	@ 0x46
 8000ed2:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 0);
 8000ed4:	4b60      	ldr	r3, [pc, #384]	@ (8001058 <Sunroof_Set+0x288>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	2180      	movs	r1, #128	@ 0x80
 8000eda:	0018      	movs	r0, r3
 8000edc:	f001 ff8d 	bl	8002dfa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROOF_DIR_GPIO_Port, ROOF_DIR_Pin, ACW);
 8000ee0:	23a0      	movs	r3, #160	@ 0xa0
 8000ee2:	05db      	lsls	r3, r3, #23
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2140      	movs	r1, #64	@ 0x40
 8000ee8:	0018      	movs	r0, r3
 8000eea:	f001 ff86 	bl	8002dfa <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
			HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 1);
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
		}
		break;
 8000eee:	e0ab      	b.n	8001048 <Sunroof_Set+0x278>
		else if(tilting_encoder <= ROOF_TILTING_MAX) {
 8000ef0:	4b57      	ldr	r3, [pc, #348]	@ (8001050 <Sunroof_Set+0x280>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a5c      	ldr	r2, [pc, #368]	@ (8001068 <Sunroof_Set+0x298>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	dc1d      	bgt.n	8000f36 <Sunroof_Set+0x166>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000efa:	4b56      	ldr	r3, [pc, #344]	@ (8001054 <Sunroof_Set+0x284>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2200      	movs	r2, #0
 8000f00:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
 8000f02:	4b55      	ldr	r3, [pc, #340]	@ (8001058 <Sunroof_Set+0x288>)
 8000f04:	2201      	movs	r2, #1
 8000f06:	2180      	movs	r1, #128	@ 0x80
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f001 ff76 	bl	8002dfa <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, MOVE_SPEED);
 8000f0e:	4b53      	ldr	r3, [pc, #332]	@ (800105c <Sunroof_Set+0x28c>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	2246      	movs	r2, #70	@ 0x46
 8000f14:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 0);
 8000f16:	2380      	movs	r3, #128	@ 0x80
 8000f18:	0099      	lsls	r1, r3, #2
 8000f1a:	23a0      	movs	r3, #160	@ 0xa0
 8000f1c:	05db      	lsls	r3, r3, #23
 8000f1e:	2200      	movs	r2, #0
 8000f20:	0018      	movs	r0, r3
 8000f22:	f001 ff6a 	bl	8002dfa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(TILTING_DIR_GPIO_Port, TILTING_DIR_Pin, CW);
 8000f26:	23a0      	movs	r3, #160	@ 0xa0
 8000f28:	05db      	lsls	r3, r3, #23
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	2120      	movs	r1, #32
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f001 ff63 	bl	8002dfa <HAL_GPIO_WritePin>
		break;
 8000f34:	e088      	b.n	8001048 <Sunroof_Set+0x278>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000f36:	4b49      	ldr	r3, [pc, #292]	@ (800105c <Sunroof_Set+0x28c>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 1);
 8000f3e:	2380      	movs	r3, #128	@ 0x80
 8000f40:	0099      	lsls	r1, r3, #2
 8000f42:	23a0      	movs	r3, #160	@ 0xa0
 8000f44:	05db      	lsls	r3, r3, #23
 8000f46:	2201      	movs	r2, #1
 8000f48:	0018      	movs	r0, r3
 8000f4a:	f001 ff56 	bl	8002dfa <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000f4e:	4b41      	ldr	r3, [pc, #260]	@ (8001054 <Sunroof_Set+0x284>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2200      	movs	r2, #0
 8000f54:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
 8000f56:	4b40      	ldr	r3, [pc, #256]	@ (8001058 <Sunroof_Set+0x288>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	2180      	movs	r1, #128	@ 0x80
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	f001 ff4c 	bl	8002dfa <HAL_GPIO_WritePin>
		break;
 8000f62:	e071      	b.n	8001048 <Sunroof_Set+0x278>
	case CLOSE:
		if(tilting_encoder >= 0)
 8000f64:	4b3a      	ldr	r3, [pc, #232]	@ (8001050 <Sunroof_Set+0x280>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	db1d      	blt.n	8000fa8 <Sunroof_Set+0x1d8>
		{
			// STOP Roof Motor
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8000f6c:	4b39      	ldr	r3, [pc, #228]	@ (8001054 <Sunroof_Set+0x284>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2200      	movs	r2, #0
 8000f72:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
 8000f74:	4b38      	ldr	r3, [pc, #224]	@ (8001058 <Sunroof_Set+0x288>)
 8000f76:	2201      	movs	r2, #1
 8000f78:	2180      	movs	r1, #128	@ 0x80
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	f001 ff3d 	bl	8002dfa <HAL_GPIO_WritePin>
			// ACW Tilting Motor
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, MOVE_SPEED);
 8000f80:	4b36      	ldr	r3, [pc, #216]	@ (800105c <Sunroof_Set+0x28c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2246      	movs	r2, #70	@ 0x46
 8000f86:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 0);
 8000f88:	2380      	movs	r3, #128	@ 0x80
 8000f8a:	0099      	lsls	r1, r3, #2
 8000f8c:	23a0      	movs	r3, #160	@ 0xa0
 8000f8e:	05db      	lsls	r3, r3, #23
 8000f90:	2200      	movs	r2, #0
 8000f92:	0018      	movs	r0, r3
 8000f94:	f001 ff31 	bl	8002dfa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(TILTING_DIR_GPIO_Port, TILTING_DIR_Pin, ACW);
 8000f98:	23a0      	movs	r3, #160	@ 0xa0
 8000f9a:	05db      	lsls	r3, r3, #23
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	2120      	movs	r1, #32
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	f001 ff2a 	bl	8002dfa <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
			HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 1);
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
		}
		break;
 8000fa6:	e04f      	b.n	8001048 <Sunroof_Set+0x278>
		else if(roof_encoder >= 0) {
 8000fa8:	4b2d      	ldr	r3, [pc, #180]	@ (8001060 <Sunroof_Set+0x290>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	db1d      	blt.n	8000fec <Sunroof_Set+0x21c>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000fb0:	4b2a      	ldr	r3, [pc, #168]	@ (800105c <Sunroof_Set+0x28c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 1);
 8000fb8:	2380      	movs	r3, #128	@ 0x80
 8000fba:	0099      	lsls	r1, r3, #2
 8000fbc:	23a0      	movs	r3, #160	@ 0xa0
 8000fbe:	05db      	lsls	r3, r3, #23
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	f001 ff19 	bl	8002dfa <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, MOVE_SPEED);
 8000fc8:	4b22      	ldr	r3, [pc, #136]	@ (8001054 <Sunroof_Set+0x284>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2246      	movs	r2, #70	@ 0x46
 8000fce:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 0);
 8000fd0:	4b21      	ldr	r3, [pc, #132]	@ (8001058 <Sunroof_Set+0x288>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	2180      	movs	r1, #128	@ 0x80
 8000fd6:	0018      	movs	r0, r3
 8000fd8:	f001 ff0f 	bl	8002dfa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ROOF_DIR_GPIO_Port, ROOF_DIR_Pin, ACW);
 8000fdc:	23a0      	movs	r3, #160	@ 0xa0
 8000fde:	05db      	lsls	r3, r3, #23
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2140      	movs	r1, #64	@ 0x40
 8000fe4:	0018      	movs	r0, r3
 8000fe6:	f001 ff08 	bl	8002dfa <HAL_GPIO_WritePin>
		break;
 8000fea:	e02d      	b.n	8001048 <Sunroof_Set+0x278>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8000fec:	4b1b      	ldr	r3, [pc, #108]	@ (800105c <Sunroof_Set+0x28c>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 1);
 8000ff4:	2380      	movs	r3, #128	@ 0x80
 8000ff6:	0099      	lsls	r1, r3, #2
 8000ff8:	23a0      	movs	r3, #160	@ 0xa0
 8000ffa:	05db      	lsls	r3, r3, #23
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	0018      	movs	r0, r3
 8001000:	f001 fefb 	bl	8002dfa <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001004:	4b13      	ldr	r3, [pc, #76]	@ (8001054 <Sunroof_Set+0x284>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2200      	movs	r2, #0
 800100a:	639a      	str	r2, [r3, #56]	@ 0x38
			HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
 800100c:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <Sunroof_Set+0x288>)
 800100e:	2201      	movs	r2, #1
 8001010:	2180      	movs	r1, #128	@ 0x80
 8001012:	0018      	movs	r0, r3
 8001014:	f001 fef1 	bl	8002dfa <HAL_GPIO_WritePin>
		break;
 8001018:	e016      	b.n	8001048 <Sunroof_Set+0x278>
	case STOP:
	default:
		// STOP Both Motor
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800101a:	4b10      	ldr	r3, [pc, #64]	@ (800105c <Sunroof_Set+0x28c>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	2200      	movs	r2, #0
 8001020:	639a      	str	r2, [r3, #56]	@ 0x38
		HAL_GPIO_WritePin(TILTING_BRAKE_GPIO_Port, TILTING_BRAKE_Pin, 1);
 8001022:	2380      	movs	r3, #128	@ 0x80
 8001024:	0099      	lsls	r1, r3, #2
 8001026:	23a0      	movs	r3, #160	@ 0xa0
 8001028:	05db      	lsls	r3, r3, #23
 800102a:	2201      	movs	r2, #1
 800102c:	0018      	movs	r0, r3
 800102e:	f001 fee4 	bl	8002dfa <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001032:	4b08      	ldr	r3, [pc, #32]	@ (8001054 <Sunroof_Set+0x284>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	2200      	movs	r2, #0
 8001038:	639a      	str	r2, [r3, #56]	@ 0x38
		HAL_GPIO_WritePin(ROOF_BRAKE_GPIO_Port, ROOF_BRAKE_Pin, 1);
 800103a:	4b07      	ldr	r3, [pc, #28]	@ (8001058 <Sunroof_Set+0x288>)
 800103c:	2201      	movs	r2, #1
 800103e:	2180      	movs	r1, #128	@ 0x80
 8001040:	0018      	movs	r0, r3
 8001042:	f001 feda 	bl	8002dfa <HAL_GPIO_WritePin>
		break;
 8001046:	46c0      	nop			@ (mov r8, r8)
	}
}
 8001048:	46c0      	nop			@ (mov r8, r8)
 800104a:	46bd      	mov	sp, r7
 800104c:	b002      	add	sp, #8
 800104e:	bd80      	pop	{r7, pc}
 8001050:	200000e8 	.word	0x200000e8
 8001054:	2000010c 	.word	0x2000010c
 8001058:	50000800 	.word	0x50000800
 800105c:	2000014c 	.word	0x2000014c
 8001060:	200000e4 	.word	0x200000e4
 8001064:	00001770 	.word	0x00001770
 8001068:	00000bb8 	.word	0x00000bb8

0800106c <HW_AdcReadChannel>:
 *      Author: USER
 */
#include "sensor.h"

uint16_t HW_AdcReadChannel( uint32_t Channel )
{
 800106c:	b590      	push	{r4, r7, lr}
 800106e:	b087      	sub	sp, #28
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]

  ADC_ChannelConfTypeDef adcConf;
  uint16_t adcData = 0;
 8001074:	2316      	movs	r3, #22
 8001076:	18fb      	adds	r3, r7, r3
 8001078:	2200      	movs	r2, #0
 800107a:	801a      	strh	r2, [r3, #0]

	/* wait the the Vrefint used by adc is set */
	while (__HAL_PWR_GET_FLAG(PWR_FLAG_VREFINTRDY) == RESET) {};
 800107c:	46c0      	nop			@ (mov r8, r8)
 800107e:	4b2c      	ldr	r3, [pc, #176]	@ (8001130 <HW_AdcReadChannel+0xc4>)
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	2208      	movs	r2, #8
 8001084:	4013      	ands	r3, r2
 8001086:	2b08      	cmp	r3, #8
 8001088:	d1f9      	bne.n	800107e <HW_AdcReadChannel+0x12>

	__HAL_RCC_ADC1_CLK_ENABLE();
 800108a:	4b2a      	ldr	r3, [pc, #168]	@ (8001134 <HW_AdcReadChannel+0xc8>)
 800108c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800108e:	4b29      	ldr	r3, [pc, #164]	@ (8001134 <HW_AdcReadChannel+0xc8>)
 8001090:	2180      	movs	r1, #128	@ 0x80
 8001092:	0089      	lsls	r1, r1, #2
 8001094:	430a      	orrs	r2, r1
 8001096:	635a      	str	r2, [r3, #52]	@ 0x34

	/*calibrate ADC if any calibraiton hardware*/
	HAL_ADCEx_Calibration_Start(&hadc, ADC_SINGLE_ENDED );
 8001098:	4b27      	ldr	r3, [pc, #156]	@ (8001138 <HW_AdcReadChannel+0xcc>)
 800109a:	2100      	movs	r1, #0
 800109c:	0018      	movs	r0, r3
 800109e:	f001 f953 	bl	8002348 <HAL_ADCEx_Calibration_Start>

	/* Deselects all channels*/
	adcConf.Channel = ADC_CHANNEL_MASK;
 80010a2:	240c      	movs	r4, #12
 80010a4:	193b      	adds	r3, r7, r4
 80010a6:	4a25      	ldr	r2, [pc, #148]	@ (800113c <HW_AdcReadChannel+0xd0>)
 80010a8:	601a      	str	r2, [r3, #0]
	adcConf.Rank = ADC_RANK_NONE;
 80010aa:	193b      	adds	r3, r7, r4
 80010ac:	4a24      	ldr	r2, [pc, #144]	@ (8001140 <HW_AdcReadChannel+0xd4>)
 80010ae:	605a      	str	r2, [r3, #4]
	HAL_ADC_ConfigChannel( &hadc, &adcConf);
 80010b0:	193a      	adds	r2, r7, r4
 80010b2:	4b21      	ldr	r3, [pc, #132]	@ (8001138 <HW_AdcReadChannel+0xcc>)
 80010b4:	0011      	movs	r1, r2
 80010b6:	0018      	movs	r0, r3
 80010b8:	f001 f81e 	bl	80020f8 <HAL_ADC_ConfigChannel>

	/* configure adc channel */
	adcConf.Channel = Channel;
 80010bc:	0021      	movs	r1, r4
 80010be:	187b      	adds	r3, r7, r1
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	601a      	str	r2, [r3, #0]
	adcConf.Rank = ADC_RANK_CHANNEL_NUMBER;
 80010c4:	187b      	adds	r3, r7, r1
 80010c6:	2280      	movs	r2, #128	@ 0x80
 80010c8:	0152      	lsls	r2, r2, #5
 80010ca:	605a      	str	r2, [r3, #4]
	HAL_ADC_ConfigChannel( &hadc, &adcConf);
 80010cc:	187a      	adds	r2, r7, r1
 80010ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001138 <HW_AdcReadChannel+0xcc>)
 80010d0:	0011      	movs	r1, r2
 80010d2:	0018      	movs	r0, r3
 80010d4:	f001 f810 	bl	80020f8 <HAL_ADC_ConfigChannel>

	/* Start the conversion process */
	HAL_ADC_Start( &hadc);
 80010d8:	4b17      	ldr	r3, [pc, #92]	@ (8001138 <HW_AdcReadChannel+0xcc>)
 80010da:	0018      	movs	r0, r3
 80010dc:	f000 ff10 	bl	8001f00 <HAL_ADC_Start>

	/* Wait for the end of conversion */
	HAL_ADC_PollForConversion( &hadc, HAL_MAX_DELAY );
 80010e0:	2301      	movs	r3, #1
 80010e2:	425a      	negs	r2, r3
 80010e4:	4b14      	ldr	r3, [pc, #80]	@ (8001138 <HW_AdcReadChannel+0xcc>)
 80010e6:	0011      	movs	r1, r2
 80010e8:	0018      	movs	r0, r3
 80010ea:	f000 ff5d 	bl	8001fa8 <HAL_ADC_PollForConversion>

	/* Get the converted value of regular channel */
	adcData = HAL_ADC_GetValue ( &hadc);
 80010ee:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <HW_AdcReadChannel+0xcc>)
 80010f0:	0018      	movs	r0, r3
 80010f2:	f000 fff5 	bl	80020e0 <HAL_ADC_GetValue>
 80010f6:	0002      	movs	r2, r0
 80010f8:	2016      	movs	r0, #22
 80010fa:	183b      	adds	r3, r7, r0
 80010fc:	801a      	strh	r2, [r3, #0]

	__HAL_ADC_DISABLE( &hadc) ;
 80010fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001138 <HW_AdcReadChannel+0xcc>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	689a      	ldr	r2, [r3, #8]
 8001104:	4b0c      	ldr	r3, [pc, #48]	@ (8001138 <HW_AdcReadChannel+0xcc>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2102      	movs	r1, #2
 800110a:	430a      	orrs	r2, r1
 800110c:	609a      	str	r2, [r3, #8]
 800110e:	4b0a      	ldr	r3, [pc, #40]	@ (8001138 <HW_AdcReadChannel+0xcc>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2203      	movs	r2, #3
 8001114:	601a      	str	r2, [r3, #0]

	__HAL_RCC_ADC1_CLK_DISABLE();
 8001116:	4b07      	ldr	r3, [pc, #28]	@ (8001134 <HW_AdcReadChannel+0xc8>)
 8001118:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800111a:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <HW_AdcReadChannel+0xc8>)
 800111c:	4909      	ldr	r1, [pc, #36]	@ (8001144 <HW_AdcReadChannel+0xd8>)
 800111e:	400a      	ands	r2, r1
 8001120:	635a      	str	r2, [r3, #52]	@ 0x34

  return adcData;
 8001122:	183b      	adds	r3, r7, r0
 8001124:	881b      	ldrh	r3, [r3, #0]
}
 8001126:	0018      	movs	r0, r3
 8001128:	46bd      	mov	sp, r7
 800112a:	b007      	add	sp, #28
 800112c:	bd90      	pop	{r4, r7, pc}
 800112e:	46c0      	nop			@ (mov r8, r8)
 8001130:	40007000 	.word	0x40007000
 8001134:	40021000 	.word	0x40021000
 8001138:	20000088 	.word	0x20000088
 800113c:	0007ffff 	.word	0x0007ffff
 8001140:	00001001 	.word	0x00001001
 8001144:	fffffdff 	.word	0xfffffdff

08001148 <read_illum>:

void read_illum(void){
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
	in_illum = HW_AdcReadChannel(ADC_CHANNEL_1);
 800114c:	4b08      	ldr	r3, [pc, #32]	@ (8001170 <read_illum+0x28>)
 800114e:	0018      	movs	r0, r3
 8001150:	f7ff ff8c 	bl	800106c <HW_AdcReadChannel>
 8001154:	0003      	movs	r3, r0
 8001156:	001a      	movs	r2, r3
 8001158:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <read_illum+0x2c>)
 800115a:	801a      	strh	r2, [r3, #0]
    out_illum = HW_AdcReadChannel(ADC_CHANNEL_0);
 800115c:	2001      	movs	r0, #1
 800115e:	f7ff ff85 	bl	800106c <HW_AdcReadChannel>
 8001162:	0003      	movs	r3, r0
 8001164:	001a      	movs	r2, r3
 8001166:	4b04      	ldr	r3, [pc, #16]	@ (8001178 <read_illum+0x30>)
 8001168:	801a      	strh	r2, [r3, #0]
}
 800116a:	46c0      	nop			@ (mov r8, r8)
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	04000002 	.word	0x04000002
 8001174:	200000ec 	.word	0x200000ec
 8001178:	200000ee 	.word	0x200000ee

0800117c <read_rain>:

void read_rain(void){
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	rain_sense = HW_AdcReadChannel(ADC_CHANNEL_15);
 8001180:	4b0b      	ldr	r3, [pc, #44]	@ (80011b0 <read_rain+0x34>)
 8001182:	0018      	movs	r0, r3
 8001184:	f7ff ff72 	bl	800106c <HW_AdcReadChannel>
 8001188:	0003      	movs	r3, r0
 800118a:	001a      	movs	r2, r3
 800118c:	4b09      	ldr	r3, [pc, #36]	@ (80011b4 <read_rain+0x38>)
 800118e:	801a      	strh	r2, [r3, #0]

	rain_state = (rain_sense > RAIN_TH);
 8001190:	4b08      	ldr	r3, [pc, #32]	@ (80011b4 <read_rain+0x38>)
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	b29b      	uxth	r3, r3
 8001196:	22c8      	movs	r2, #200	@ 0xc8
 8001198:	0112      	lsls	r2, r2, #4
 800119a:	429a      	cmp	r2, r3
 800119c:	419b      	sbcs	r3, r3
 800119e:	425b      	negs	r3, r3
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	001a      	movs	r2, r3
 80011a4:	4b04      	ldr	r3, [pc, #16]	@ (80011b8 <read_rain+0x3c>)
 80011a6:	701a      	strb	r2, [r3, #0]
}
 80011a8:	46c0      	nop			@ (mov r8, r8)
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	46c0      	nop			@ (mov r8, r8)
 80011b0:	3c008000 	.word	0x3c008000
 80011b4:	200000f0 	.word	0x200000f0
 80011b8:	200000f2 	.word	0x200000f2

080011bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c0:	4b07      	ldr	r3, [pc, #28]	@ (80011e0 <HAL_MspInit+0x24>)
 80011c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <HAL_MspInit+0x24>)
 80011c6:	2101      	movs	r1, #1
 80011c8:	430a      	orrs	r2, r1
 80011ca:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80011cc:	4b04      	ldr	r3, [pc, #16]	@ (80011e0 <HAL_MspInit+0x24>)
 80011ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80011d0:	4b03      	ldr	r3, [pc, #12]	@ (80011e0 <HAL_MspInit+0x24>)
 80011d2:	2180      	movs	r1, #128	@ 0x80
 80011d4:	0549      	lsls	r1, r1, #21
 80011d6:	430a      	orrs	r2, r1
 80011d8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011da:	46c0      	nop			@ (mov r8, r8)
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	40021000 	.word	0x40021000

080011e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011e8:	46c0      	nop			@ (mov r8, r8)
 80011ea:	e7fd      	b.n	80011e8 <NMI_Handler+0x4>

080011ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011f0:	46c0      	nop			@ (mov r8, r8)
 80011f2:	e7fd      	b.n	80011f0 <HardFault_Handler+0x4>

080011f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80011f8:	46c0      	nop			@ (mov r8, r8)
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001202:	46c0      	nop			@ (mov r8, r8)
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}

08001208 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800120c:	f000 fce8 	bl	8001be0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001210:	46c0      	nop			@ (mov r8, r8)
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROOF_ENC_A_Pin);
 800121a:	2001      	movs	r0, #1
 800121c:	f001 fe0a 	bl	8002e34 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ROOF_ENC_B_Pin);
 8001220:	2002      	movs	r0, #2
 8001222:	f001 fe07 	bl	8002e34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8001226:	46c0      	nop			@ (mov r8, r8)
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TILTING_ENC_A_Pin);
 8001230:	2380      	movs	r3, #128	@ 0x80
 8001232:	00db      	lsls	r3, r3, #3
 8001234:	0018      	movs	r0, r3
 8001236:	f001 fdfd 	bl	8002e34 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TILTING_ENC_B_Pin);
 800123a:	2380      	movs	r3, #128	@ 0x80
 800123c:	011b      	lsls	r3, r3, #4
 800123e:	0018      	movs	r0, r3
 8001240:	f001 fdf8 	bl	8002e34 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001244:	2380      	movs	r3, #128	@ 0x80
 8001246:	019b      	lsls	r3, r3, #6
 8001248:	0018      	movs	r0, r3
 800124a:	f001 fdf3 	bl	8002e34 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800124e:	46c0      	nop			@ (mov r8, r8)
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001258:	4b03      	ldr	r3, [pc, #12]	@ (8001268 <DMA1_Channel2_3_IRQHandler+0x14>)
 800125a:	0018      	movs	r0, r3
 800125c:	f001 fb55 	bl	800290a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001260:	46c0      	nop			@ (mov r8, r8)
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	46c0      	nop			@ (mov r8, r8)
 8001268:	20000324 	.word	0x20000324

0800126c <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart5_rx);
 8001270:	4b03      	ldr	r3, [pc, #12]	@ (8001280 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 8001272:	0018      	movs	r0, r3
 8001274:	f001 fb49 	bl	800290a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8001278:	46c0      	nop			@ (mov r8, r8)
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	46c0      	nop			@ (mov r8, r8)
 8001280:	2000036c 	.word	0x2000036c

08001284 <USART4_5_IRQHandler>:

/**
  * @brief This function handles USART4 and USART5 interrupt.
  */
void USART4_5_IRQHandler(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001288:	4b03      	ldr	r3, [pc, #12]	@ (8001298 <USART4_5_IRQHandler+0x14>)
 800128a:	0018      	movs	r0, r3
 800128c:	f003 fbee 	bl	8004a6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 8001290:	46c0      	nop			@ (mov r8, r8)
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	46c0      	nop			@ (mov r8, r8)
 8001298:	2000029c 	.word	0x2000029c

0800129c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012a0:	4b03      	ldr	r3, [pc, #12]	@ (80012b0 <USART1_IRQHandler+0x14>)
 80012a2:	0018      	movs	r0, r3
 80012a4:	f003 fbe2 	bl	8004a6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012a8:	46c0      	nop			@ (mov r8, r8)
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	46c0      	nop			@ (mov r8, r8)
 80012b0:	2000018c 	.word	0x2000018c

080012b4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]
 80012c4:	e00a      	b.n	80012dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012c6:	e000      	b.n	80012ca <_read+0x16>
 80012c8:	bf00      	nop
 80012ca:	0001      	movs	r1, r0
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	1c5a      	adds	r2, r3, #1
 80012d0:	60ba      	str	r2, [r7, #8]
 80012d2:	b2ca      	uxtb	r2, r1
 80012d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	3301      	adds	r3, #1
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	dbf0      	blt.n	80012c6 <_read+0x12>
  }

  return len;
 80012e4:	687b      	ldr	r3, [r7, #4]
}
 80012e6:	0018      	movs	r0, r3
 80012e8:	46bd      	mov	sp, r7
 80012ea:	b006      	add	sp, #24
 80012ec:	bd80      	pop	{r7, pc}

080012ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b086      	sub	sp, #24
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	60f8      	str	r0, [r7, #12]
 80012f6:	60b9      	str	r1, [r7, #8]
 80012f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]
 80012fe:	e009      	b.n	8001314 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	1c5a      	adds	r2, r3, #1
 8001304:	60ba      	str	r2, [r7, #8]
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	0018      	movs	r0, r3
 800130a:	f7ff fa8b 	bl	8000824 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	3301      	adds	r3, #1
 8001312:	617b      	str	r3, [r7, #20]
 8001314:	697a      	ldr	r2, [r7, #20]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	429a      	cmp	r2, r3
 800131a:	dbf1      	blt.n	8001300 <_write+0x12>
  }
  return len;
 800131c:	687b      	ldr	r3, [r7, #4]
}
 800131e:	0018      	movs	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	b006      	add	sp, #24
 8001324:	bd80      	pop	{r7, pc}

08001326 <_close>:

int _close(int file)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800132e:	2301      	movs	r3, #1
 8001330:	425b      	negs	r3, r3
}
 8001332:	0018      	movs	r0, r3
 8001334:	46bd      	mov	sp, r7
 8001336:	b002      	add	sp, #8
 8001338:	bd80      	pop	{r7, pc}

0800133a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
 8001342:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	2280      	movs	r2, #128	@ 0x80
 8001348:	0192      	lsls	r2, r2, #6
 800134a:	605a      	str	r2, [r3, #4]
  return 0;
 800134c:	2300      	movs	r3, #0
}
 800134e:	0018      	movs	r0, r3
 8001350:	46bd      	mov	sp, r7
 8001352:	b002      	add	sp, #8
 8001354:	bd80      	pop	{r7, pc}

08001356 <_isatty>:

int _isatty(int file)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800135e:	2301      	movs	r3, #1
}
 8001360:	0018      	movs	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	b002      	add	sp, #8
 8001366:	bd80      	pop	{r7, pc}

08001368 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001374:	2300      	movs	r3, #0
}
 8001376:	0018      	movs	r0, r3
 8001378:	46bd      	mov	sp, r7
 800137a:	b004      	add	sp, #16
 800137c:	bd80      	pop	{r7, pc}
	...

08001380 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001388:	4a14      	ldr	r2, [pc, #80]	@ (80013dc <_sbrk+0x5c>)
 800138a:	4b15      	ldr	r3, [pc, #84]	@ (80013e0 <_sbrk+0x60>)
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001394:	4b13      	ldr	r3, [pc, #76]	@ (80013e4 <_sbrk+0x64>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d102      	bne.n	80013a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800139c:	4b11      	ldr	r3, [pc, #68]	@ (80013e4 <_sbrk+0x64>)
 800139e:	4a12      	ldr	r2, [pc, #72]	@ (80013e8 <_sbrk+0x68>)
 80013a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013a2:	4b10      	ldr	r3, [pc, #64]	@ (80013e4 <_sbrk+0x64>)
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	18d3      	adds	r3, r2, r3
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	429a      	cmp	r2, r3
 80013ae:	d207      	bcs.n	80013c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013b0:	f005 f804 	bl	80063bc <__errno>
 80013b4:	0003      	movs	r3, r0
 80013b6:	220c      	movs	r2, #12
 80013b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ba:	2301      	movs	r3, #1
 80013bc:	425b      	negs	r3, r3
 80013be:	e009      	b.n	80013d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013c0:	4b08      	ldr	r3, [pc, #32]	@ (80013e4 <_sbrk+0x64>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013c6:	4b07      	ldr	r3, [pc, #28]	@ (80013e4 <_sbrk+0x64>)
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	18d2      	adds	r2, r2, r3
 80013ce:	4b05      	ldr	r3, [pc, #20]	@ (80013e4 <_sbrk+0x64>)
 80013d0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80013d2:	68fb      	ldr	r3, [r7, #12]
}
 80013d4:	0018      	movs	r0, r3
 80013d6:	46bd      	mov	sp, r7
 80013d8:	b006      	add	sp, #24
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	20005000 	.word	0x20005000
 80013e0:	00000400 	.word	0x00000400
 80013e4:	20000108 	.word	0x20000108
 80013e8:	20000508 	.word	0x20000508

080013ec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013f0:	46c0      	nop			@ (mov r8, r8)
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
	...

080013f8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08a      	sub	sp, #40	@ 0x28
 80013fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013fe:	2318      	movs	r3, #24
 8001400:	18fb      	adds	r3, r7, r3
 8001402:	0018      	movs	r0, r3
 8001404:	2310      	movs	r3, #16
 8001406:	001a      	movs	r2, r3
 8001408:	2100      	movs	r1, #0
 800140a:	f004 ff81 	bl	8006310 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800140e:	2310      	movs	r3, #16
 8001410:	18fb      	adds	r3, r7, r3
 8001412:	0018      	movs	r0, r3
 8001414:	2308      	movs	r3, #8
 8001416:	001a      	movs	r2, r3
 8001418:	2100      	movs	r1, #0
 800141a:	f004 ff79 	bl	8006310 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800141e:	003b      	movs	r3, r7
 8001420:	0018      	movs	r0, r3
 8001422:	2310      	movs	r3, #16
 8001424:	001a      	movs	r2, r3
 8001426:	2100      	movs	r1, #0
 8001428:	f004 ff72 	bl	8006310 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800142c:	4b30      	ldr	r3, [pc, #192]	@ (80014f0 <MX_TIM2_Init+0xf8>)
 800142e:	2280      	movs	r2, #128	@ 0x80
 8001430:	05d2      	lsls	r2, r2, #23
 8001432:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001434:	4b2e      	ldr	r3, [pc, #184]	@ (80014f0 <MX_TIM2_Init+0xf8>)
 8001436:	224f      	movs	r2, #79	@ 0x4f
 8001438:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800143a:	4b2d      	ldr	r3, [pc, #180]	@ (80014f0 <MX_TIM2_Init+0xf8>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001440:	4b2b      	ldr	r3, [pc, #172]	@ (80014f0 <MX_TIM2_Init+0xf8>)
 8001442:	2263      	movs	r2, #99	@ 0x63
 8001444:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001446:	4b2a      	ldr	r3, [pc, #168]	@ (80014f0 <MX_TIM2_Init+0xf8>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800144c:	4b28      	ldr	r3, [pc, #160]	@ (80014f0 <MX_TIM2_Init+0xf8>)
 800144e:	2200      	movs	r2, #0
 8001450:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001452:	4b27      	ldr	r3, [pc, #156]	@ (80014f0 <MX_TIM2_Init+0xf8>)
 8001454:	0018      	movs	r0, r3
 8001456:	f002 fc7f 	bl	8003d58 <HAL_TIM_Base_Init>
 800145a:	1e03      	subs	r3, r0, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800145e:	f7ff fbed 	bl	8000c3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001462:	2118      	movs	r1, #24
 8001464:	187b      	adds	r3, r7, r1
 8001466:	2280      	movs	r2, #128	@ 0x80
 8001468:	0152      	lsls	r2, r2, #5
 800146a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800146c:	187a      	adds	r2, r7, r1
 800146e:	4b20      	ldr	r3, [pc, #128]	@ (80014f0 <MX_TIM2_Init+0xf8>)
 8001470:	0011      	movs	r1, r2
 8001472:	0018      	movs	r0, r3
 8001474:	f002 fe50 	bl	8004118 <HAL_TIM_ConfigClockSource>
 8001478:	1e03      	subs	r3, r0, #0
 800147a:	d001      	beq.n	8001480 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 800147c:	f7ff fbde 	bl	8000c3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001480:	4b1b      	ldr	r3, [pc, #108]	@ (80014f0 <MX_TIM2_Init+0xf8>)
 8001482:	0018      	movs	r0, r3
 8001484:	f002 fca8 	bl	8003dd8 <HAL_TIM_PWM_Init>
 8001488:	1e03      	subs	r3, r0, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800148c:	f7ff fbd6 	bl	8000c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001490:	2110      	movs	r1, #16
 8001492:	187b      	adds	r3, r7, r1
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001498:	187b      	adds	r3, r7, r1
 800149a:	2200      	movs	r2, #0
 800149c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800149e:	187a      	adds	r2, r7, r1
 80014a0:	4b13      	ldr	r3, [pc, #76]	@ (80014f0 <MX_TIM2_Init+0xf8>)
 80014a2:	0011      	movs	r1, r2
 80014a4:	0018      	movs	r0, r3
 80014a6:	f003 f931 	bl	800470c <HAL_TIMEx_MasterConfigSynchronization>
 80014aa:	1e03      	subs	r3, r0, #0
 80014ac:	d001      	beq.n	80014b2 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80014ae:	f7ff fbc5 	bl	8000c3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014b2:	003b      	movs	r3, r7
 80014b4:	2260      	movs	r2, #96	@ 0x60
 80014b6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80014b8:	003b      	movs	r3, r7
 80014ba:	2200      	movs	r2, #0
 80014bc:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014be:	003b      	movs	r3, r7
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014c4:	003b      	movs	r3, r7
 80014c6:	2200      	movs	r2, #0
 80014c8:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014ca:	0039      	movs	r1, r7
 80014cc:	4b08      	ldr	r3, [pc, #32]	@ (80014f0 <MX_TIM2_Init+0xf8>)
 80014ce:	2204      	movs	r2, #4
 80014d0:	0018      	movs	r0, r3
 80014d2:	f002 fd5b 	bl	8003f8c <HAL_TIM_PWM_ConfigChannel>
 80014d6:	1e03      	subs	r3, r0, #0
 80014d8:	d001      	beq.n	80014de <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 80014da:	f7ff fbaf 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014de:	4b04      	ldr	r3, [pc, #16]	@ (80014f0 <MX_TIM2_Init+0xf8>)
 80014e0:	0018      	movs	r0, r3
 80014e2:	f000 f8a9 	bl	8001638 <HAL_TIM_MspPostInit>

}
 80014e6:	46c0      	nop			@ (mov r8, r8)
 80014e8:	46bd      	mov	sp, r7
 80014ea:	b00a      	add	sp, #40	@ 0x28
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	46c0      	nop			@ (mov r8, r8)
 80014f0:	2000010c 	.word	0x2000010c

080014f4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b08a      	sub	sp, #40	@ 0x28
 80014f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014fa:	2318      	movs	r3, #24
 80014fc:	18fb      	adds	r3, r7, r3
 80014fe:	0018      	movs	r0, r3
 8001500:	2310      	movs	r3, #16
 8001502:	001a      	movs	r2, r3
 8001504:	2100      	movs	r1, #0
 8001506:	f004 ff03 	bl	8006310 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800150a:	2310      	movs	r3, #16
 800150c:	18fb      	adds	r3, r7, r3
 800150e:	0018      	movs	r0, r3
 8001510:	2308      	movs	r3, #8
 8001512:	001a      	movs	r2, r3
 8001514:	2100      	movs	r1, #0
 8001516:	f004 fefb 	bl	8006310 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800151a:	003b      	movs	r3, r7
 800151c:	0018      	movs	r0, r3
 800151e:	2310      	movs	r3, #16
 8001520:	001a      	movs	r2, r3
 8001522:	2100      	movs	r1, #0
 8001524:	f004 fef4 	bl	8006310 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001528:	4b2f      	ldr	r3, [pc, #188]	@ (80015e8 <MX_TIM3_Init+0xf4>)
 800152a:	4a30      	ldr	r2, [pc, #192]	@ (80015ec <MX_TIM3_Init+0xf8>)
 800152c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 800152e:	4b2e      	ldr	r3, [pc, #184]	@ (80015e8 <MX_TIM3_Init+0xf4>)
 8001530:	224f      	movs	r2, #79	@ 0x4f
 8001532:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001534:	4b2c      	ldr	r3, [pc, #176]	@ (80015e8 <MX_TIM3_Init+0xf4>)
 8001536:	2200      	movs	r2, #0
 8001538:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800153a:	4b2b      	ldr	r3, [pc, #172]	@ (80015e8 <MX_TIM3_Init+0xf4>)
 800153c:	2263      	movs	r2, #99	@ 0x63
 800153e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001540:	4b29      	ldr	r3, [pc, #164]	@ (80015e8 <MX_TIM3_Init+0xf4>)
 8001542:	2200      	movs	r2, #0
 8001544:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001546:	4b28      	ldr	r3, [pc, #160]	@ (80015e8 <MX_TIM3_Init+0xf4>)
 8001548:	2200      	movs	r2, #0
 800154a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800154c:	4b26      	ldr	r3, [pc, #152]	@ (80015e8 <MX_TIM3_Init+0xf4>)
 800154e:	0018      	movs	r0, r3
 8001550:	f002 fc02 	bl	8003d58 <HAL_TIM_Base_Init>
 8001554:	1e03      	subs	r3, r0, #0
 8001556:	d001      	beq.n	800155c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001558:	f7ff fb70 	bl	8000c3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800155c:	2118      	movs	r1, #24
 800155e:	187b      	adds	r3, r7, r1
 8001560:	2280      	movs	r2, #128	@ 0x80
 8001562:	0152      	lsls	r2, r2, #5
 8001564:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001566:	187a      	adds	r2, r7, r1
 8001568:	4b1f      	ldr	r3, [pc, #124]	@ (80015e8 <MX_TIM3_Init+0xf4>)
 800156a:	0011      	movs	r1, r2
 800156c:	0018      	movs	r0, r3
 800156e:	f002 fdd3 	bl	8004118 <HAL_TIM_ConfigClockSource>
 8001572:	1e03      	subs	r3, r0, #0
 8001574:	d001      	beq.n	800157a <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8001576:	f7ff fb61 	bl	8000c3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800157a:	4b1b      	ldr	r3, [pc, #108]	@ (80015e8 <MX_TIM3_Init+0xf4>)
 800157c:	0018      	movs	r0, r3
 800157e:	f002 fc2b 	bl	8003dd8 <HAL_TIM_PWM_Init>
 8001582:	1e03      	subs	r3, r0, #0
 8001584:	d001      	beq.n	800158a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001586:	f7ff fb59 	bl	8000c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800158a:	2110      	movs	r1, #16
 800158c:	187b      	adds	r3, r7, r1
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001592:	187b      	adds	r3, r7, r1
 8001594:	2200      	movs	r2, #0
 8001596:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001598:	187a      	adds	r2, r7, r1
 800159a:	4b13      	ldr	r3, [pc, #76]	@ (80015e8 <MX_TIM3_Init+0xf4>)
 800159c:	0011      	movs	r1, r2
 800159e:	0018      	movs	r0, r3
 80015a0:	f003 f8b4 	bl	800470c <HAL_TIMEx_MasterConfigSynchronization>
 80015a4:	1e03      	subs	r3, r0, #0
 80015a6:	d001      	beq.n	80015ac <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80015a8:	f7ff fb48 	bl	8000c3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ac:	003b      	movs	r3, r7
 80015ae:	2260      	movs	r2, #96	@ 0x60
 80015b0:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80015b2:	003b      	movs	r3, r7
 80015b4:	2200      	movs	r2, #0
 80015b6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015b8:	003b      	movs	r3, r7
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015be:	003b      	movs	r3, r7
 80015c0:	2200      	movs	r2, #0
 80015c2:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015c4:	0039      	movs	r1, r7
 80015c6:	4b08      	ldr	r3, [pc, #32]	@ (80015e8 <MX_TIM3_Init+0xf4>)
 80015c8:	2204      	movs	r2, #4
 80015ca:	0018      	movs	r0, r3
 80015cc:	f002 fcde 	bl	8003f8c <HAL_TIM_PWM_ConfigChannel>
 80015d0:	1e03      	subs	r3, r0, #0
 80015d2:	d001      	beq.n	80015d8 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80015d4:	f7ff fb32 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80015d8:	4b03      	ldr	r3, [pc, #12]	@ (80015e8 <MX_TIM3_Init+0xf4>)
 80015da:	0018      	movs	r0, r3
 80015dc:	f000 f82c 	bl	8001638 <HAL_TIM_MspPostInit>

}
 80015e0:	46c0      	nop			@ (mov r8, r8)
 80015e2:	46bd      	mov	sp, r7
 80015e4:	b00a      	add	sp, #40	@ 0x28
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	2000014c 	.word	0x2000014c
 80015ec:	40000400 	.word	0x40000400

080015f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	2380      	movs	r3, #128	@ 0x80
 80015fe:	05db      	lsls	r3, r3, #23
 8001600:	429a      	cmp	r2, r3
 8001602:	d106      	bne.n	8001612 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001604:	4b0a      	ldr	r3, [pc, #40]	@ (8001630 <HAL_TIM_Base_MspInit+0x40>)
 8001606:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001608:	4b09      	ldr	r3, [pc, #36]	@ (8001630 <HAL_TIM_Base_MspInit+0x40>)
 800160a:	2101      	movs	r1, #1
 800160c:	430a      	orrs	r2, r1
 800160e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001610:	e00a      	b.n	8001628 <HAL_TIM_Base_MspInit+0x38>
  else if(tim_baseHandle->Instance==TIM3)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a07      	ldr	r2, [pc, #28]	@ (8001634 <HAL_TIM_Base_MspInit+0x44>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d105      	bne.n	8001628 <HAL_TIM_Base_MspInit+0x38>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800161c:	4b04      	ldr	r3, [pc, #16]	@ (8001630 <HAL_TIM_Base_MspInit+0x40>)
 800161e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001620:	4b03      	ldr	r3, [pc, #12]	@ (8001630 <HAL_TIM_Base_MspInit+0x40>)
 8001622:	2102      	movs	r1, #2
 8001624:	430a      	orrs	r2, r1
 8001626:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001628:	46c0      	nop			@ (mov r8, r8)
 800162a:	46bd      	mov	sp, r7
 800162c:	b002      	add	sp, #8
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40021000 	.word	0x40021000
 8001634:	40000400 	.word	0x40000400

08001638 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001638:	b590      	push	{r4, r7, lr}
 800163a:	b08b      	sub	sp, #44	@ 0x2c
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001640:	2414      	movs	r4, #20
 8001642:	193b      	adds	r3, r7, r4
 8001644:	0018      	movs	r0, r3
 8001646:	2314      	movs	r3, #20
 8001648:	001a      	movs	r2, r3
 800164a:	2100      	movs	r1, #0
 800164c:	f004 fe60 	bl	8006310 <memset>
  if(timHandle->Instance==TIM2)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681a      	ldr	r2, [r3, #0]
 8001654:	2380      	movs	r3, #128	@ 0x80
 8001656:	05db      	lsls	r3, r3, #23
 8001658:	429a      	cmp	r2, r3
 800165a:	d122      	bne.n	80016a2 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800165c:	4b27      	ldr	r3, [pc, #156]	@ (80016fc <HAL_TIM_MspPostInit+0xc4>)
 800165e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001660:	4b26      	ldr	r3, [pc, #152]	@ (80016fc <HAL_TIM_MspPostInit+0xc4>)
 8001662:	2102      	movs	r1, #2
 8001664:	430a      	orrs	r2, r1
 8001666:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001668:	4b24      	ldr	r3, [pc, #144]	@ (80016fc <HAL_TIM_MspPostInit+0xc4>)
 800166a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800166c:	2202      	movs	r2, #2
 800166e:	4013      	ands	r3, r2
 8001670:	613b      	str	r3, [r7, #16]
 8001672:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001674:	0021      	movs	r1, r4
 8001676:	187b      	adds	r3, r7, r1
 8001678:	2208      	movs	r2, #8
 800167a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167c:	187b      	adds	r3, r7, r1
 800167e:	2202      	movs	r2, #2
 8001680:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001682:	187b      	adds	r3, r7, r1
 8001684:	2200      	movs	r2, #0
 8001686:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001688:	187b      	adds	r3, r7, r1
 800168a:	2200      	movs	r2, #0
 800168c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800168e:	187b      	adds	r3, r7, r1
 8001690:	2202      	movs	r2, #2
 8001692:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001694:	187b      	adds	r3, r7, r1
 8001696:	4a1a      	ldr	r2, [pc, #104]	@ (8001700 <HAL_TIM_MspPostInit+0xc8>)
 8001698:	0019      	movs	r1, r3
 800169a:	0010      	movs	r0, r2
 800169c:	f001 fa12 	bl	8002ac4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80016a0:	e027      	b.n	80016f2 <HAL_TIM_MspPostInit+0xba>
  else if(timHandle->Instance==TIM3)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4a17      	ldr	r2, [pc, #92]	@ (8001704 <HAL_TIM_MspPostInit+0xcc>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d122      	bne.n	80016f2 <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ac:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <HAL_TIM_MspPostInit+0xc4>)
 80016ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016b0:	4b12      	ldr	r3, [pc, #72]	@ (80016fc <HAL_TIM_MspPostInit+0xc4>)
 80016b2:	2101      	movs	r1, #1
 80016b4:	430a      	orrs	r2, r1
 80016b6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016b8:	4b10      	ldr	r3, [pc, #64]	@ (80016fc <HAL_TIM_MspPostInit+0xc4>)
 80016ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016bc:	2201      	movs	r2, #1
 80016be:	4013      	ands	r3, r2
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016c4:	2114      	movs	r1, #20
 80016c6:	187b      	adds	r3, r7, r1
 80016c8:	2280      	movs	r2, #128	@ 0x80
 80016ca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016cc:	187b      	adds	r3, r7, r1
 80016ce:	2202      	movs	r2, #2
 80016d0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	187b      	adds	r3, r7, r1
 80016d4:	2200      	movs	r2, #0
 80016d6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d8:	187b      	adds	r3, r7, r1
 80016da:	2200      	movs	r2, #0
 80016dc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80016de:	187b      	adds	r3, r7, r1
 80016e0:	2202      	movs	r2, #2
 80016e2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e4:	187a      	adds	r2, r7, r1
 80016e6:	23a0      	movs	r3, #160	@ 0xa0
 80016e8:	05db      	lsls	r3, r3, #23
 80016ea:	0011      	movs	r1, r2
 80016ec:	0018      	movs	r0, r3
 80016ee:	f001 f9e9 	bl	8002ac4 <HAL_GPIO_Init>
}
 80016f2:	46c0      	nop			@ (mov r8, r8)
 80016f4:	46bd      	mov	sp, r7
 80016f6:	b00b      	add	sp, #44	@ 0x2c
 80016f8:	bd90      	pop	{r4, r7, pc}
 80016fa:	46c0      	nop			@ (mov r8, r8)
 80016fc:	40021000 	.word	0x40021000
 8001700:	50000400 	.word	0x50000400
 8001704:	40000400 	.word	0x40000400

08001708 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart5_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800170c:	4b14      	ldr	r3, [pc, #80]	@ (8001760 <MX_USART1_UART_Init+0x58>)
 800170e:	4a15      	ldr	r2, [pc, #84]	@ (8001764 <MX_USART1_UART_Init+0x5c>)
 8001710:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001712:	4b13      	ldr	r3, [pc, #76]	@ (8001760 <MX_USART1_UART_Init+0x58>)
 8001714:	2296      	movs	r2, #150	@ 0x96
 8001716:	0192      	lsls	r2, r2, #6
 8001718:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800171a:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <MX_USART1_UART_Init+0x58>)
 800171c:	2200      	movs	r2, #0
 800171e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001720:	4b0f      	ldr	r3, [pc, #60]	@ (8001760 <MX_USART1_UART_Init+0x58>)
 8001722:	2200      	movs	r2, #0
 8001724:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001726:	4b0e      	ldr	r3, [pc, #56]	@ (8001760 <MX_USART1_UART_Init+0x58>)
 8001728:	2200      	movs	r2, #0
 800172a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800172c:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <MX_USART1_UART_Init+0x58>)
 800172e:	220c      	movs	r2, #12
 8001730:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001732:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <MX_USART1_UART_Init+0x58>)
 8001734:	2200      	movs	r2, #0
 8001736:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001738:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <MX_USART1_UART_Init+0x58>)
 800173a:	2200      	movs	r2, #0
 800173c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800173e:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <MX_USART1_UART_Init+0x58>)
 8001740:	2200      	movs	r2, #0
 8001742:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001744:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <MX_USART1_UART_Init+0x58>)
 8001746:	2200      	movs	r2, #0
 8001748:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800174a:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <MX_USART1_UART_Init+0x58>)
 800174c:	0018      	movs	r0, r3
 800174e:	f003 f83b 	bl	80047c8 <HAL_UART_Init>
 8001752:	1e03      	subs	r3, r0, #0
 8001754:	d001      	beq.n	800175a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001756:	f7ff fa71 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800175a:	46c0      	nop			@ (mov r8, r8)
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	2000018c 	.word	0x2000018c
 8001764:	40013800 	.word	0x40013800

08001768 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800176c:	4b14      	ldr	r3, [pc, #80]	@ (80017c0 <MX_USART2_UART_Init+0x58>)
 800176e:	4a15      	ldr	r2, [pc, #84]	@ (80017c4 <MX_USART2_UART_Init+0x5c>)
 8001770:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001772:	4b13      	ldr	r3, [pc, #76]	@ (80017c0 <MX_USART2_UART_Init+0x58>)
 8001774:	2296      	movs	r2, #150	@ 0x96
 8001776:	0192      	lsls	r2, r2, #6
 8001778:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800177a:	4b11      	ldr	r3, [pc, #68]	@ (80017c0 <MX_USART2_UART_Init+0x58>)
 800177c:	2200      	movs	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001780:	4b0f      	ldr	r3, [pc, #60]	@ (80017c0 <MX_USART2_UART_Init+0x58>)
 8001782:	2200      	movs	r2, #0
 8001784:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001786:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <MX_USART2_UART_Init+0x58>)
 8001788:	2200      	movs	r2, #0
 800178a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800178c:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <MX_USART2_UART_Init+0x58>)
 800178e:	220c      	movs	r2, #12
 8001790:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001792:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <MX_USART2_UART_Init+0x58>)
 8001794:	2200      	movs	r2, #0
 8001796:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001798:	4b09      	ldr	r3, [pc, #36]	@ (80017c0 <MX_USART2_UART_Init+0x58>)
 800179a:	2200      	movs	r2, #0
 800179c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800179e:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <MX_USART2_UART_Init+0x58>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <MX_USART2_UART_Init+0x58>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017aa:	4b05      	ldr	r3, [pc, #20]	@ (80017c0 <MX_USART2_UART_Init+0x58>)
 80017ac:	0018      	movs	r0, r3
 80017ae:	f003 f80b 	bl	80047c8 <HAL_UART_Init>
 80017b2:	1e03      	subs	r3, r0, #0
 80017b4:	d001      	beq.n	80017ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80017b6:	f7ff fa41 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017ba:	46c0      	nop			@ (mov r8, r8)
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000214 	.word	0x20000214
 80017c4:	40004400 	.word	0x40004400

080017c8 <MX_USART5_UART_Init>:
/* USART5 init function */

void MX_USART5_UART_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 80017cc:	4b14      	ldr	r3, [pc, #80]	@ (8001820 <MX_USART5_UART_Init+0x58>)
 80017ce:	4a15      	ldr	r2, [pc, #84]	@ (8001824 <MX_USART5_UART_Init+0x5c>)
 80017d0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 80017d2:	4b13      	ldr	r3, [pc, #76]	@ (8001820 <MX_USART5_UART_Init+0x58>)
 80017d4:	2296      	movs	r2, #150	@ 0x96
 80017d6:	0192      	lsls	r2, r2, #6
 80017d8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80017da:	4b11      	ldr	r3, [pc, #68]	@ (8001820 <MX_USART5_UART_Init+0x58>)
 80017dc:	2200      	movs	r2, #0
 80017de:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80017e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001820 <MX_USART5_UART_Init+0x58>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80017e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001820 <MX_USART5_UART_Init+0x58>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80017ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001820 <MX_USART5_UART_Init+0x58>)
 80017ee:	220c      	movs	r2, #12
 80017f0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001820 <MX_USART5_UART_Init+0x58>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f8:	4b09      	ldr	r3, [pc, #36]	@ (8001820 <MX_USART5_UART_Init+0x58>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017fe:	4b08      	ldr	r3, [pc, #32]	@ (8001820 <MX_USART5_UART_Init+0x58>)
 8001800:	2200      	movs	r2, #0
 8001802:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001804:	4b06      	ldr	r3, [pc, #24]	@ (8001820 <MX_USART5_UART_Init+0x58>)
 8001806:	2200      	movs	r2, #0
 8001808:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800180a:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <MX_USART5_UART_Init+0x58>)
 800180c:	0018      	movs	r0, r3
 800180e:	f002 ffdb 	bl	80047c8 <HAL_UART_Init>
 8001812:	1e03      	subs	r3, r0, #0
 8001814:	d001      	beq.n	800181a <MX_USART5_UART_Init+0x52>
  {
    Error_Handler();
 8001816:	f7ff fa11 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 800181a:	46c0      	nop			@ (mov r8, r8)
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	2000029c 	.word	0x2000029c
 8001824:	40005000 	.word	0x40005000

08001828 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001828:	b590      	push	{r4, r7, lr}
 800182a:	b08d      	sub	sp, #52	@ 0x34
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001830:	241c      	movs	r4, #28
 8001832:	193b      	adds	r3, r7, r4
 8001834:	0018      	movs	r0, r3
 8001836:	2314      	movs	r3, #20
 8001838:	001a      	movs	r2, r3
 800183a:	2100      	movs	r1, #0
 800183c:	f004 fd68 	bl	8006310 <memset>
  if(uartHandle->Instance==USART1)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a9c      	ldr	r2, [pc, #624]	@ (8001ab8 <HAL_UART_MspInit+0x290>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d000      	beq.n	800184c <HAL_UART_MspInit+0x24>
 800184a:	e07d      	b.n	8001948 <HAL_UART_MspInit+0x120>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800184c:	4b9b      	ldr	r3, [pc, #620]	@ (8001abc <HAL_UART_MspInit+0x294>)
 800184e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001850:	4b9a      	ldr	r3, [pc, #616]	@ (8001abc <HAL_UART_MspInit+0x294>)
 8001852:	2180      	movs	r1, #128	@ 0x80
 8001854:	01c9      	lsls	r1, r1, #7
 8001856:	430a      	orrs	r2, r1
 8001858:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800185a:	4b98      	ldr	r3, [pc, #608]	@ (8001abc <HAL_UART_MspInit+0x294>)
 800185c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800185e:	4b97      	ldr	r3, [pc, #604]	@ (8001abc <HAL_UART_MspInit+0x294>)
 8001860:	2101      	movs	r1, #1
 8001862:	430a      	orrs	r2, r1
 8001864:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001866:	4b95      	ldr	r3, [pc, #596]	@ (8001abc <HAL_UART_MspInit+0x294>)
 8001868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800186a:	2201      	movs	r2, #1
 800186c:	4013      	ands	r3, r2
 800186e:	61bb      	str	r3, [r7, #24]
 8001870:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001872:	4b92      	ldr	r3, [pc, #584]	@ (8001abc <HAL_UART_MspInit+0x294>)
 8001874:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001876:	4b91      	ldr	r3, [pc, #580]	@ (8001abc <HAL_UART_MspInit+0x294>)
 8001878:	2102      	movs	r1, #2
 800187a:	430a      	orrs	r2, r1
 800187c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800187e:	4b8f      	ldr	r3, [pc, #572]	@ (8001abc <HAL_UART_MspInit+0x294>)
 8001880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001882:	2202      	movs	r2, #2
 8001884:	4013      	ands	r3, r2
 8001886:	617b      	str	r3, [r7, #20]
 8001888:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800188a:	193b      	adds	r3, r7, r4
 800188c:	2280      	movs	r2, #128	@ 0x80
 800188e:	00d2      	lsls	r2, r2, #3
 8001890:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001892:	193b      	adds	r3, r7, r4
 8001894:	2202      	movs	r2, #2
 8001896:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001898:	193b      	adds	r3, r7, r4
 800189a:	2201      	movs	r2, #1
 800189c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189e:	193b      	adds	r3, r7, r4
 80018a0:	2203      	movs	r2, #3
 80018a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80018a4:	193b      	adds	r3, r7, r4
 80018a6:	2204      	movs	r2, #4
 80018a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018aa:	193a      	adds	r2, r7, r4
 80018ac:	23a0      	movs	r3, #160	@ 0xa0
 80018ae:	05db      	lsls	r3, r3, #23
 80018b0:	0011      	movs	r1, r2
 80018b2:	0018      	movs	r0, r3
 80018b4:	f001 f906 	bl	8002ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018b8:	0021      	movs	r1, r4
 80018ba:	187b      	adds	r3, r7, r1
 80018bc:	2240      	movs	r2, #64	@ 0x40
 80018be:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c0:	187b      	adds	r3, r7, r1
 80018c2:	2202      	movs	r2, #2
 80018c4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018c6:	187b      	adds	r3, r7, r1
 80018c8:	2201      	movs	r2, #1
 80018ca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018cc:	187b      	adds	r3, r7, r1
 80018ce:	2203      	movs	r2, #3
 80018d0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80018d2:	187b      	adds	r3, r7, r1
 80018d4:	2200      	movs	r2, #0
 80018d6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d8:	187b      	adds	r3, r7, r1
 80018da:	4a79      	ldr	r2, [pc, #484]	@ (8001ac0 <HAL_UART_MspInit+0x298>)
 80018dc:	0019      	movs	r1, r3
 80018de:	0010      	movs	r0, r2
 80018e0:	f001 f8f0 	bl	8002ac4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80018e4:	4b77      	ldr	r3, [pc, #476]	@ (8001ac4 <HAL_UART_MspInit+0x29c>)
 80018e6:	4a78      	ldr	r2, [pc, #480]	@ (8001ac8 <HAL_UART_MspInit+0x2a0>)
 80018e8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_3;
 80018ea:	4b76      	ldr	r3, [pc, #472]	@ (8001ac4 <HAL_UART_MspInit+0x29c>)
 80018ec:	2203      	movs	r2, #3
 80018ee:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018f0:	4b74      	ldr	r3, [pc, #464]	@ (8001ac4 <HAL_UART_MspInit+0x29c>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018f6:	4b73      	ldr	r3, [pc, #460]	@ (8001ac4 <HAL_UART_MspInit+0x29c>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018fc:	4b71      	ldr	r3, [pc, #452]	@ (8001ac4 <HAL_UART_MspInit+0x29c>)
 80018fe:	2280      	movs	r2, #128	@ 0x80
 8001900:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001902:	4b70      	ldr	r3, [pc, #448]	@ (8001ac4 <HAL_UART_MspInit+0x29c>)
 8001904:	2200      	movs	r2, #0
 8001906:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001908:	4b6e      	ldr	r3, [pc, #440]	@ (8001ac4 <HAL_UART_MspInit+0x29c>)
 800190a:	2200      	movs	r2, #0
 800190c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800190e:	4b6d      	ldr	r3, [pc, #436]	@ (8001ac4 <HAL_UART_MspInit+0x29c>)
 8001910:	2200      	movs	r2, #0
 8001912:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001914:	4b6b      	ldr	r3, [pc, #428]	@ (8001ac4 <HAL_UART_MspInit+0x29c>)
 8001916:	2200      	movs	r2, #0
 8001918:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800191a:	4b6a      	ldr	r3, [pc, #424]	@ (8001ac4 <HAL_UART_MspInit+0x29c>)
 800191c:	0018      	movs	r0, r3
 800191e:	f000 fe8f 	bl	8002640 <HAL_DMA_Init>
 8001922:	1e03      	subs	r3, r0, #0
 8001924:	d001      	beq.n	800192a <HAL_UART_MspInit+0x102>
    {
      Error_Handler();
 8001926:	f7ff f989 	bl	8000c3c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a65      	ldr	r2, [pc, #404]	@ (8001ac4 <HAL_UART_MspInit+0x29c>)
 800192e:	675a      	str	r2, [r3, #116]	@ 0x74
 8001930:	4b64      	ldr	r3, [pc, #400]	@ (8001ac4 <HAL_UART_MspInit+0x29c>)
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001936:	2200      	movs	r2, #0
 8001938:	2100      	movs	r1, #0
 800193a:	201b      	movs	r0, #27
 800193c:	f000 fe4e 	bl	80025dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001940:	201b      	movs	r0, #27
 8001942:	f000 fe60 	bl	8002606 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }
}
 8001946:	e0b3      	b.n	8001ab0 <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART2)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a5f      	ldr	r2, [pc, #380]	@ (8001acc <HAL_UART_MspInit+0x2a4>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d12a      	bne.n	80019a8 <HAL_UART_MspInit+0x180>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001952:	4b5a      	ldr	r3, [pc, #360]	@ (8001abc <HAL_UART_MspInit+0x294>)
 8001954:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001956:	4b59      	ldr	r3, [pc, #356]	@ (8001abc <HAL_UART_MspInit+0x294>)
 8001958:	2180      	movs	r1, #128	@ 0x80
 800195a:	0289      	lsls	r1, r1, #10
 800195c:	430a      	orrs	r2, r1
 800195e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001960:	4b56      	ldr	r3, [pc, #344]	@ (8001abc <HAL_UART_MspInit+0x294>)
 8001962:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001964:	4b55      	ldr	r3, [pc, #340]	@ (8001abc <HAL_UART_MspInit+0x294>)
 8001966:	2101      	movs	r1, #1
 8001968:	430a      	orrs	r2, r1
 800196a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800196c:	4b53      	ldr	r3, [pc, #332]	@ (8001abc <HAL_UART_MspInit+0x294>)
 800196e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001970:	2201      	movs	r2, #1
 8001972:	4013      	ands	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
 8001976:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001978:	211c      	movs	r1, #28
 800197a:	187b      	adds	r3, r7, r1
 800197c:	220c      	movs	r2, #12
 800197e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001980:	187b      	adds	r3, r7, r1
 8001982:	2202      	movs	r2, #2
 8001984:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001986:	187b      	adds	r3, r7, r1
 8001988:	2201      	movs	r2, #1
 800198a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800198c:	187b      	adds	r3, r7, r1
 800198e:	2203      	movs	r2, #3
 8001990:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001992:	187b      	adds	r3, r7, r1
 8001994:	2204      	movs	r2, #4
 8001996:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001998:	187a      	adds	r2, r7, r1
 800199a:	23a0      	movs	r3, #160	@ 0xa0
 800199c:	05db      	lsls	r3, r3, #23
 800199e:	0011      	movs	r1, r2
 80019a0:	0018      	movs	r0, r3
 80019a2:	f001 f88f 	bl	8002ac4 <HAL_GPIO_Init>
}
 80019a6:	e083      	b.n	8001ab0 <HAL_UART_MspInit+0x288>
  else if(uartHandle->Instance==USART5)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a48      	ldr	r2, [pc, #288]	@ (8001ad0 <HAL_UART_MspInit+0x2a8>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d000      	beq.n	80019b4 <HAL_UART_MspInit+0x18c>
 80019b2:	e07d      	b.n	8001ab0 <HAL_UART_MspInit+0x288>
    __HAL_RCC_USART5_CLK_ENABLE();
 80019b4:	4b41      	ldr	r3, [pc, #260]	@ (8001abc <HAL_UART_MspInit+0x294>)
 80019b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80019b8:	4b40      	ldr	r3, [pc, #256]	@ (8001abc <HAL_UART_MspInit+0x294>)
 80019ba:	2180      	movs	r1, #128	@ 0x80
 80019bc:	0349      	lsls	r1, r1, #13
 80019be:	430a      	orrs	r2, r1
 80019c0:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c2:	4b3e      	ldr	r3, [pc, #248]	@ (8001abc <HAL_UART_MspInit+0x294>)
 80019c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019c6:	4b3d      	ldr	r3, [pc, #244]	@ (8001abc <HAL_UART_MspInit+0x294>)
 80019c8:	2104      	movs	r1, #4
 80019ca:	430a      	orrs	r2, r1
 80019cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019ce:	4b3b      	ldr	r3, [pc, #236]	@ (8001abc <HAL_UART_MspInit+0x294>)
 80019d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019d2:	2204      	movs	r2, #4
 80019d4:	4013      	ands	r3, r2
 80019d6:	60fb      	str	r3, [r7, #12]
 80019d8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019da:	4b38      	ldr	r3, [pc, #224]	@ (8001abc <HAL_UART_MspInit+0x294>)
 80019dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80019de:	4b37      	ldr	r3, [pc, #220]	@ (8001abc <HAL_UART_MspInit+0x294>)
 80019e0:	2108      	movs	r1, #8
 80019e2:	430a      	orrs	r2, r1
 80019e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80019e6:	4b35      	ldr	r3, [pc, #212]	@ (8001abc <HAL_UART_MspInit+0x294>)
 80019e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019ea:	2208      	movs	r2, #8
 80019ec:	4013      	ands	r3, r2
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80019f2:	211c      	movs	r1, #28
 80019f4:	187b      	adds	r3, r7, r1
 80019f6:	2280      	movs	r2, #128	@ 0x80
 80019f8:	0152      	lsls	r2, r2, #5
 80019fa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	000c      	movs	r4, r1
 80019fe:	193b      	adds	r3, r7, r4
 8001a00:	2202      	movs	r2, #2
 8001a02:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a04:	193b      	adds	r3, r7, r4
 8001a06:	2201      	movs	r2, #1
 8001a08:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a0a:	193b      	adds	r3, r7, r4
 8001a0c:	2203      	movs	r2, #3
 8001a0e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_USART5;
 8001a10:	193b      	adds	r3, r7, r4
 8001a12:	2202      	movs	r2, #2
 8001a14:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a16:	193b      	adds	r3, r7, r4
 8001a18:	4a2e      	ldr	r2, [pc, #184]	@ (8001ad4 <HAL_UART_MspInit+0x2ac>)
 8001a1a:	0019      	movs	r1, r3
 8001a1c:	0010      	movs	r0, r2
 8001a1e:	f001 f851 	bl	8002ac4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a22:	0021      	movs	r1, r4
 8001a24:	187b      	adds	r3, r7, r1
 8001a26:	2204      	movs	r2, #4
 8001a28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2a:	187b      	adds	r3, r7, r1
 8001a2c:	2202      	movs	r2, #2
 8001a2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a30:	187b      	adds	r3, r7, r1
 8001a32:	2201      	movs	r2, #1
 8001a34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a36:	187b      	adds	r3, r7, r1
 8001a38:	2203      	movs	r2, #3
 8001a3a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 8001a3c:	187b      	adds	r3, r7, r1
 8001a3e:	2206      	movs	r2, #6
 8001a40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a42:	187b      	adds	r3, r7, r1
 8001a44:	4a24      	ldr	r2, [pc, #144]	@ (8001ad8 <HAL_UART_MspInit+0x2b0>)
 8001a46:	0019      	movs	r1, r3
 8001a48:	0010      	movs	r0, r2
 8001a4a:	f001 f83b 	bl	8002ac4 <HAL_GPIO_Init>
    hdma_usart5_rx.Instance = DMA1_Channel6;
 8001a4e:	4b23      	ldr	r3, [pc, #140]	@ (8001adc <HAL_UART_MspInit+0x2b4>)
 8001a50:	4a23      	ldr	r2, [pc, #140]	@ (8001ae0 <HAL_UART_MspInit+0x2b8>)
 8001a52:	601a      	str	r2, [r3, #0]
    hdma_usart5_rx.Init.Request = DMA_REQUEST_13;
 8001a54:	4b21      	ldr	r3, [pc, #132]	@ (8001adc <HAL_UART_MspInit+0x2b4>)
 8001a56:	220d      	movs	r2, #13
 8001a58:	605a      	str	r2, [r3, #4]
    hdma_usart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a5a:	4b20      	ldr	r3, [pc, #128]	@ (8001adc <HAL_UART_MspInit+0x2b4>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	609a      	str	r2, [r3, #8]
    hdma_usart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a60:	4b1e      	ldr	r3, [pc, #120]	@ (8001adc <HAL_UART_MspInit+0x2b4>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	60da      	str	r2, [r3, #12]
    hdma_usart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001a66:	4b1d      	ldr	r3, [pc, #116]	@ (8001adc <HAL_UART_MspInit+0x2b4>)
 8001a68:	2280      	movs	r2, #128	@ 0x80
 8001a6a:	611a      	str	r2, [r3, #16]
    hdma_usart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001adc <HAL_UART_MspInit+0x2b4>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	615a      	str	r2, [r3, #20]
    hdma_usart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a72:	4b1a      	ldr	r3, [pc, #104]	@ (8001adc <HAL_UART_MspInit+0x2b4>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	619a      	str	r2, [r3, #24]
    hdma_usart5_rx.Init.Mode = DMA_NORMAL;
 8001a78:	4b18      	ldr	r3, [pc, #96]	@ (8001adc <HAL_UART_MspInit+0x2b4>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	61da      	str	r2, [r3, #28]
    hdma_usart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001a7e:	4b17      	ldr	r3, [pc, #92]	@ (8001adc <HAL_UART_MspInit+0x2b4>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart5_rx) != HAL_OK)
 8001a84:	4b15      	ldr	r3, [pc, #84]	@ (8001adc <HAL_UART_MspInit+0x2b4>)
 8001a86:	0018      	movs	r0, r3
 8001a88:	f000 fdda 	bl	8002640 <HAL_DMA_Init>
 8001a8c:	1e03      	subs	r3, r0, #0
 8001a8e:	d001      	beq.n	8001a94 <HAL_UART_MspInit+0x26c>
      Error_Handler();
 8001a90:	f7ff f8d4 	bl	8000c3c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart5_rx);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	4a11      	ldr	r2, [pc, #68]	@ (8001adc <HAL_UART_MspInit+0x2b4>)
 8001a98:	675a      	str	r2, [r3, #116]	@ 0x74
 8001a9a:	4b10      	ldr	r3, [pc, #64]	@ (8001adc <HAL_UART_MspInit+0x2b4>)
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	629a      	str	r2, [r3, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	200e      	movs	r0, #14
 8001aa6:	f000 fd99 	bl	80025dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 8001aaa:	200e      	movs	r0, #14
 8001aac:	f000 fdab 	bl	8002606 <HAL_NVIC_EnableIRQ>
}
 8001ab0:	46c0      	nop			@ (mov r8, r8)
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	b00d      	add	sp, #52	@ 0x34
 8001ab6:	bd90      	pop	{r4, r7, pc}
 8001ab8:	40013800 	.word	0x40013800
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	50000400 	.word	0x50000400
 8001ac4:	20000324 	.word	0x20000324
 8001ac8:	40020030 	.word	0x40020030
 8001acc:	40004400 	.word	0x40004400
 8001ad0:	40005000 	.word	0x40005000
 8001ad4:	50000800 	.word	0x50000800
 8001ad8:	50000c00 	.word	0x50000c00
 8001adc:	2000036c 	.word	0x2000036c
 8001ae0:	4002006c 	.word	0x4002006c

08001ae4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001ae4:	480d      	ldr	r0, [pc, #52]	@ (8001b1c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001ae6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ae8:	f7ff fc80 	bl	80013ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001aec:	480c      	ldr	r0, [pc, #48]	@ (8001b20 <LoopForever+0x6>)
  ldr r1, =_edata
 8001aee:	490d      	ldr	r1, [pc, #52]	@ (8001b24 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001af0:	4a0d      	ldr	r2, [pc, #52]	@ (8001b28 <LoopForever+0xe>)
  movs r3, #0
 8001af2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001af4:	e002      	b.n	8001afc <LoopCopyDataInit>

08001af6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001af6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001af8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001afa:	3304      	adds	r3, #4

08001afc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001afc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001afe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b00:	d3f9      	bcc.n	8001af6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b02:	4a0a      	ldr	r2, [pc, #40]	@ (8001b2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b04:	4c0a      	ldr	r4, [pc, #40]	@ (8001b30 <LoopForever+0x16>)
  movs r3, #0
 8001b06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b08:	e001      	b.n	8001b0e <LoopFillZerobss>

08001b0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b0c:	3204      	adds	r2, #4

08001b0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b10:	d3fb      	bcc.n	8001b0a <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8001b12:	f004 fc59 	bl	80063c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b16:	f7fe feb5 	bl	8000884 <main>

08001b1a <LoopForever>:

LoopForever:
    b LoopForever
 8001b1a:	e7fe      	b.n	8001b1a <LoopForever>
   ldr   r0, =_estack
 8001b1c:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001b20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b24:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001b28:	08006f98 	.word	0x08006f98
  ldr r2, =_sbss
 8001b2c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001b30:	20000504 	.word	0x20000504

08001b34 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b34:	e7fe      	b.n	8001b34 <ADC1_COMP_IRQHandler>
	...

08001b38 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b3e:	1dfb      	adds	r3, r7, #7
 8001b40:	2200      	movs	r2, #0
 8001b42:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001b44:	4b0b      	ldr	r3, [pc, #44]	@ (8001b74 <HAL_Init+0x3c>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	4b0a      	ldr	r3, [pc, #40]	@ (8001b74 <HAL_Init+0x3c>)
 8001b4a:	2140      	movs	r1, #64	@ 0x40
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b50:	2000      	movs	r0, #0
 8001b52:	f000 f811 	bl	8001b78 <HAL_InitTick>
 8001b56:	1e03      	subs	r3, r0, #0
 8001b58:	d003      	beq.n	8001b62 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001b5a:	1dfb      	adds	r3, r7, #7
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	701a      	strb	r2, [r3, #0]
 8001b60:	e001      	b.n	8001b66 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b62:	f7ff fb2b 	bl	80011bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b66:	1dfb      	adds	r3, r7, #7
 8001b68:	781b      	ldrb	r3, [r3, #0]
}
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	b002      	add	sp, #8
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	46c0      	nop			@ (mov r8, r8)
 8001b74:	40022000 	.word	0x40022000

08001b78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b78:	b590      	push	{r4, r7, lr}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b80:	4b14      	ldr	r3, [pc, #80]	@ (8001bd4 <HAL_InitTick+0x5c>)
 8001b82:	681c      	ldr	r4, [r3, #0]
 8001b84:	4b14      	ldr	r3, [pc, #80]	@ (8001bd8 <HAL_InitTick+0x60>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	0019      	movs	r1, r3
 8001b8a:	23fa      	movs	r3, #250	@ 0xfa
 8001b8c:	0098      	lsls	r0, r3, #2
 8001b8e:	f7fe fac5 	bl	800011c <__udivsi3>
 8001b92:	0003      	movs	r3, r0
 8001b94:	0019      	movs	r1, r3
 8001b96:	0020      	movs	r0, r4
 8001b98:	f7fe fac0 	bl	800011c <__udivsi3>
 8001b9c:	0003      	movs	r3, r0
 8001b9e:	0018      	movs	r0, r3
 8001ba0:	f000 fd41 	bl	8002626 <HAL_SYSTICK_Config>
 8001ba4:	1e03      	subs	r3, r0, #0
 8001ba6:	d001      	beq.n	8001bac <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	e00f      	b.n	8001bcc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2b03      	cmp	r3, #3
 8001bb0:	d80b      	bhi.n	8001bca <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bb2:	6879      	ldr	r1, [r7, #4]
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	425b      	negs	r3, r3
 8001bb8:	2200      	movs	r2, #0
 8001bba:	0018      	movs	r0, r3
 8001bbc:	f000 fd0e 	bl	80025dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bc0:	4b06      	ldr	r3, [pc, #24]	@ (8001bdc <HAL_InitTick+0x64>)
 8001bc2:	687a      	ldr	r2, [r7, #4]
 8001bc4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	e000      	b.n	8001bcc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
}
 8001bcc:	0018      	movs	r0, r3
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	b003      	add	sp, #12
 8001bd2:	bd90      	pop	{r4, r7, pc}
 8001bd4:	20000004 	.word	0x20000004
 8001bd8:	2000000c 	.word	0x2000000c
 8001bdc:	20000008 	.word	0x20000008

08001be0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001be4:	4b05      	ldr	r3, [pc, #20]	@ (8001bfc <HAL_IncTick+0x1c>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	001a      	movs	r2, r3
 8001bea:	4b05      	ldr	r3, [pc, #20]	@ (8001c00 <HAL_IncTick+0x20>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	18d2      	adds	r2, r2, r3
 8001bf0:	4b03      	ldr	r3, [pc, #12]	@ (8001c00 <HAL_IncTick+0x20>)
 8001bf2:	601a      	str	r2, [r3, #0]
}
 8001bf4:	46c0      	nop			@ (mov r8, r8)
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	46c0      	nop			@ (mov r8, r8)
 8001bfc:	2000000c 	.word	0x2000000c
 8001c00:	200003b4 	.word	0x200003b4

08001c04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  return uwTick;
 8001c08:	4b02      	ldr	r3, [pc, #8]	@ (8001c14 <HAL_GetTick+0x10>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
}
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	46c0      	nop			@ (mov r8, r8)
 8001c14:	200003b4 	.word	0x200003b4

08001c18 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d101      	bne.n	8001c2a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e159      	b.n	8001ede <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d10a      	bne.n	8001c48 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2250      	movs	r2, #80	@ 0x50
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	0018      	movs	r0, r3
 8001c44:	f7fe fc8e 	bl	8000564 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c4c:	2210      	movs	r2, #16
 8001c4e:	4013      	ands	r3, r2
 8001c50:	2b10      	cmp	r3, #16
 8001c52:	d005      	beq.n	8001c60 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	2204      	movs	r2, #4
 8001c5c:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001c5e:	d00b      	beq.n	8001c78 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c64:	2210      	movs	r2, #16
 8001c66:	431a      	orrs	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2250      	movs	r2, #80	@ 0x50
 8001c70:	2100      	movs	r1, #0
 8001c72:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e132      	b.n	8001ede <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c7c:	4a9a      	ldr	r2, [pc, #616]	@ (8001ee8 <HAL_ADC_Init+0x2d0>)
 8001c7e:	4013      	ands	r3, r2
 8001c80:	2202      	movs	r2, #2
 8001c82:	431a      	orrs	r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	2203      	movs	r2, #3
 8001c90:	4013      	ands	r3, r2
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d108      	bne.n	8001ca8 <HAL_ADC_Init+0x90>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d101      	bne.n	8001ca8 <HAL_ADC_Init+0x90>
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e000      	b.n	8001caa <HAL_ADC_Init+0x92>
 8001ca8:	2300      	movs	r3, #0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d149      	bne.n	8001d42 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685a      	ldr	r2, [r3, #4]
 8001cb2:	23c0      	movs	r3, #192	@ 0xc0
 8001cb4:	061b      	lsls	r3, r3, #24
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d00b      	beq.n	8001cd2 <HAL_ADC_Init+0xba>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685a      	ldr	r2, [r3, #4]
 8001cbe:	2380      	movs	r3, #128	@ 0x80
 8001cc0:	05db      	lsls	r3, r3, #23
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d005      	beq.n	8001cd2 <HAL_ADC_Init+0xba>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685a      	ldr	r2, [r3, #4]
 8001cca:	2380      	movs	r3, #128	@ 0x80
 8001ccc:	061b      	lsls	r3, r3, #24
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d111      	bne.n	8001cf6 <HAL_ADC_Init+0xde>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	691a      	ldr	r2, [r3, #16]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	0092      	lsls	r2, r2, #2
 8001cde:	0892      	lsrs	r2, r2, #2
 8001ce0:	611a      	str	r2, [r3, #16]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	6919      	ldr	r1, [r3, #16]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	685a      	ldr	r2, [r3, #4]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	611a      	str	r2, [r3, #16]
 8001cf4:	e014      	b.n	8001d20 <HAL_ADC_Init+0x108>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	691a      	ldr	r2, [r3, #16]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	0092      	lsls	r2, r2, #2
 8001d02:	0892      	lsrs	r2, r2, #2
 8001d04:	611a      	str	r2, [r3, #16]
 8001d06:	4b79      	ldr	r3, [pc, #484]	@ (8001eec <HAL_ADC_Init+0x2d4>)
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	4b78      	ldr	r3, [pc, #480]	@ (8001eec <HAL_ADC_Init+0x2d4>)
 8001d0c:	4978      	ldr	r1, [pc, #480]	@ (8001ef0 <HAL_ADC_Init+0x2d8>)
 8001d0e:	400a      	ands	r2, r1
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	4b76      	ldr	r3, [pc, #472]	@ (8001eec <HAL_ADC_Init+0x2d4>)
 8001d14:	6819      	ldr	r1, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	4b74      	ldr	r3, [pc, #464]	@ (8001eec <HAL_ADC_Init+0x2d4>)
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	68da      	ldr	r2, [r3, #12]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	2118      	movs	r1, #24
 8001d2c:	438a      	bics	r2, r1
 8001d2e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68d9      	ldr	r1, [r3, #12]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689a      	ldr	r2, [r3, #8]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	430a      	orrs	r2, r1
 8001d40:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001d42:	4b6a      	ldr	r3, [pc, #424]	@ (8001eec <HAL_ADC_Init+0x2d4>)
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	4b69      	ldr	r3, [pc, #420]	@ (8001eec <HAL_ADC_Init+0x2d4>)
 8001d48:	496a      	ldr	r1, [pc, #424]	@ (8001ef4 <HAL_ADC_Init+0x2dc>)
 8001d4a:	400a      	ands	r2, r1
 8001d4c:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8001d4e:	4b67      	ldr	r3, [pc, #412]	@ (8001eec <HAL_ADC_Init+0x2d4>)
 8001d50:	6819      	ldr	r1, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d56:	065a      	lsls	r2, r3, #25
 8001d58:	4b64      	ldr	r3, [pc, #400]	@ (8001eec <HAL_ADC_Init+0x2d4>)
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	2380      	movs	r3, #128	@ 0x80
 8001d66:	055b      	lsls	r3, r3, #21
 8001d68:	4013      	ands	r3, r2
 8001d6a:	d108      	bne.n	8001d7e <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	689a      	ldr	r2, [r3, #8]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2180      	movs	r1, #128	@ 0x80
 8001d78:	0549      	lsls	r1, r1, #21
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	495b      	ldr	r1, [pc, #364]	@ (8001ef8 <HAL_ADC_Init+0x2e0>)
 8001d8a:	400a      	ands	r2, r1
 8001d8c:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68d9      	ldr	r1, [r3, #12]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d101      	bne.n	8001da4 <HAL_ADC_Init+0x18c>
 8001da0:	2304      	movs	r3, #4
 8001da2:	e000      	b.n	8001da6 <HAL_ADC_Init+0x18e>
 8001da4:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001da6:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2020      	movs	r0, #32
 8001dac:	5c1b      	ldrb	r3, [r3, r0]
 8001dae:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001db0:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	202c      	movs	r0, #44	@ 0x2c
 8001db6:	5c1b      	ldrb	r3, [r3, r0]
 8001db8:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001dba:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001dc0:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001dc8:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69db      	ldr	r3, [r3, #28]
 8001dce:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001dd0:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	430a      	orrs	r2, r1
 8001dd8:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001dde:	23c2      	movs	r3, #194	@ 0xc2
 8001de0:	33ff      	adds	r3, #255	@ 0xff
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d00b      	beq.n	8001dfe <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	68d9      	ldr	r1, [r3, #12]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001df4:	431a      	orrs	r2, r3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	430a      	orrs	r2, r1
 8001dfc:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2221      	movs	r2, #33	@ 0x21
 8001e02:	5c9b      	ldrb	r3, [r3, r2]
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d11a      	bne.n	8001e3e <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2220      	movs	r2, #32
 8001e0c:	5c9b      	ldrb	r3, [r3, r2]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d109      	bne.n	8001e26 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	68da      	ldr	r2, [r3, #12]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2180      	movs	r1, #128	@ 0x80
 8001e1e:	0249      	lsls	r1, r1, #9
 8001e20:	430a      	orrs	r2, r1
 8001e22:	60da      	str	r2, [r3, #12]
 8001e24:	e00b      	b.n	8001e3e <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e2a:	2220      	movs	r2, #32
 8001e2c:	431a      	orrs	r2, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e36:	2201      	movs	r2, #1
 8001e38:	431a      	orrs	r2, r3
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d11f      	bne.n	8001e86 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	691a      	ldr	r2, [r3, #16]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	492a      	ldr	r1, [pc, #168]	@ (8001efc <HAL_ADC_Init+0x2e4>)
 8001e52:	400a      	ands	r2, r1
 8001e54:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	6919      	ldr	r1, [r3, #16]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001e64:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8001e6a:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	430a      	orrs	r2, r1
 8001e72:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	691a      	ldr	r2, [r3, #16]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2101      	movs	r1, #1
 8001e80:	430a      	orrs	r2, r1
 8001e82:	611a      	str	r2, [r3, #16]
 8001e84:	e00e      	b.n	8001ea4 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	691b      	ldr	r3, [r3, #16]
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	4013      	ands	r3, r2
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d107      	bne.n	8001ea4 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	691a      	ldr	r2, [r3, #16]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	438a      	bics	r2, r1
 8001ea2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	695a      	ldr	r2, [r3, #20]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2107      	movs	r1, #7
 8001eb0:	438a      	bics	r2, r1
 8001eb2:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6959      	ldr	r1, [r3, #20]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed0:	2203      	movs	r2, #3
 8001ed2:	4393      	bics	r3, r2
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	0018      	movs	r0, r3
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	b002      	add	sp, #8
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	46c0      	nop			@ (mov r8, r8)
 8001ee8:	fffffefd 	.word	0xfffffefd
 8001eec:	40012708 	.word	0x40012708
 8001ef0:	ffc3ffff 	.word	0xffc3ffff
 8001ef4:	fdffffff 	.word	0xfdffffff
 8001ef8:	fffe0219 	.word	0xfffe0219
 8001efc:	fffffc03 	.word	0xfffffc03

08001f00 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f00:	b590      	push	{r4, r7, lr}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f08:	230f      	movs	r3, #15
 8001f0a:	18fb      	adds	r3, r7, r3
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	2204      	movs	r2, #4
 8001f18:	4013      	ands	r3, r2
 8001f1a:	d138      	bne.n	8001f8e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2250      	movs	r2, #80	@ 0x50
 8001f20:	5c9b      	ldrb	r3, [r3, r2]
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d101      	bne.n	8001f2a <HAL_ADC_Start+0x2a>
 8001f26:	2302      	movs	r3, #2
 8001f28:	e038      	b.n	8001f9c <HAL_ADC_Start+0x9c>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2250      	movs	r2, #80	@ 0x50
 8001f2e:	2101      	movs	r1, #1
 8001f30:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	69db      	ldr	r3, [r3, #28]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d007      	beq.n	8001f4a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001f3a:	230f      	movs	r3, #15
 8001f3c:	18fc      	adds	r4, r7, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	0018      	movs	r0, r3
 8001f42:	f000 f979 	bl	8002238 <ADC_Enable>
 8001f46:	0003      	movs	r3, r0
 8001f48:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f4a:	230f      	movs	r3, #15
 8001f4c:	18fb      	adds	r3, r7, r3
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d120      	bne.n	8001f96 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f58:	4a12      	ldr	r2, [pc, #72]	@ (8001fa4 <HAL_ADC_Start+0xa4>)
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	2280      	movs	r2, #128	@ 0x80
 8001f5e:	0052      	lsls	r2, r2, #1
 8001f60:	431a      	orrs	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2250      	movs	r2, #80	@ 0x50
 8001f70:	2100      	movs	r1, #0
 8001f72:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	221c      	movs	r2, #28
 8001f7a:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	689a      	ldr	r2, [r3, #8]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2104      	movs	r1, #4
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	e003      	b.n	8001f96 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f8e:	230f      	movs	r3, #15
 8001f90:	18fb      	adds	r3, r7, r3
 8001f92:	2202      	movs	r2, #2
 8001f94:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f96:	230f      	movs	r3, #15
 8001f98:	18fb      	adds	r3, r7, r3
 8001f9a:	781b      	ldrb	r3, [r3, #0]
}
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	b005      	add	sp, #20
 8001fa2:	bd90      	pop	{r4, r7, pc}
 8001fa4:	fffff0fe 	.word	0xfffff0fe

08001fa8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	695b      	ldr	r3, [r3, #20]
 8001fbe:	2b08      	cmp	r3, #8
 8001fc0:	d102      	bne.n	8001fc8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001fc2:	2308      	movs	r3, #8
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	e014      	b.n	8001ff2 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d10b      	bne.n	8001fee <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fda:	2220      	movs	r2, #32
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2250      	movs	r2, #80	@ 0x50
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e072      	b.n	80020d4 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001fee:	230c      	movs	r3, #12
 8001ff0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001ff2:	f7ff fe07 	bl	8001c04 <HAL_GetTick>
 8001ff6:	0003      	movs	r3, r0
 8001ff8:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001ffa:	e01f      	b.n	800203c <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	3301      	adds	r3, #1
 8002000:	d01c      	beq.n	800203c <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d007      	beq.n	8002018 <HAL_ADC_PollForConversion+0x70>
 8002008:	f7ff fdfc 	bl	8001c04 <HAL_GetTick>
 800200c:	0002      	movs	r2, r0
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	683a      	ldr	r2, [r7, #0]
 8002014:	429a      	cmp	r2, r3
 8002016:	d211      	bcs.n	800203c <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	4013      	ands	r3, r2
 8002022:	d10b      	bne.n	800203c <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002028:	2204      	movs	r2, #4
 800202a:	431a      	orrs	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2250      	movs	r2, #80	@ 0x50
 8002034:	2100      	movs	r1, #0
 8002036:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e04b      	b.n	80020d4 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	4013      	ands	r3, r2
 8002046:	d0d9      	beq.n	8001ffc <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800204c:	2280      	movs	r2, #128	@ 0x80
 800204e:	0092      	lsls	r2, r2, #2
 8002050:	431a      	orrs	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	23c0      	movs	r3, #192	@ 0xc0
 800205e:	011b      	lsls	r3, r3, #4
 8002060:	4013      	ands	r3, r2
 8002062:	d12e      	bne.n	80020c2 <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2220      	movs	r2, #32
 8002068:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800206a:	2b00      	cmp	r3, #0
 800206c:	d129      	bne.n	80020c2 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2208      	movs	r2, #8
 8002076:	4013      	ands	r3, r2
 8002078:	2b08      	cmp	r3, #8
 800207a:	d122      	bne.n	80020c2 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	2204      	movs	r2, #4
 8002084:	4013      	ands	r3, r2
 8002086:	d110      	bne.n	80020aa <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	210c      	movs	r1, #12
 8002094:	438a      	bics	r2, r1
 8002096:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800209c:	4a0f      	ldr	r2, [pc, #60]	@ (80020dc <HAL_ADC_PollForConversion+0x134>)
 800209e:	4013      	ands	r3, r2
 80020a0:	2201      	movs	r2, #1
 80020a2:	431a      	orrs	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	655a      	str	r2, [r3, #84]	@ 0x54
 80020a8:	e00b      	b.n	80020c2 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020ae:	2220      	movs	r2, #32
 80020b0:	431a      	orrs	r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020ba:	2201      	movs	r2, #1
 80020bc:	431a      	orrs	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	699b      	ldr	r3, [r3, #24]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d103      	bne.n	80020d2 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	220c      	movs	r2, #12
 80020d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	0018      	movs	r0, r3
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b004      	add	sp, #16
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	fffffefe 	.word	0xfffffefe

080020e0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80020ee:	0018      	movs	r0, r3
 80020f0:	46bd      	mov	sp, r7
 80020f2:	b002      	add	sp, #8
 80020f4:	bd80      	pop	{r7, pc}
	...

080020f8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
 8002100:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2250      	movs	r2, #80	@ 0x50
 8002106:	5c9b      	ldrb	r3, [r3, r2]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d101      	bne.n	8002110 <HAL_ADC_ConfigChannel+0x18>
 800210c:	2302      	movs	r3, #2
 800210e:	e085      	b.n	800221c <HAL_ADC_ConfigChannel+0x124>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2250      	movs	r2, #80	@ 0x50
 8002114:	2101      	movs	r1, #1
 8002116:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	2204      	movs	r2, #4
 8002120:	4013      	ands	r3, r2
 8002122:	d00b      	beq.n	800213c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002128:	2220      	movs	r2, #32
 800212a:	431a      	orrs	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2250      	movs	r2, #80	@ 0x50
 8002134:	2100      	movs	r1, #0
 8002136:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e06f      	b.n	800221c <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	4a38      	ldr	r2, [pc, #224]	@ (8002224 <HAL_ADC_ConfigChannel+0x12c>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d035      	beq.n	80021b2 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	035b      	lsls	r3, r3, #13
 8002152:	0b5a      	lsrs	r2, r3, #13
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	430a      	orrs	r2, r1
 800215a:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	2380      	movs	r3, #128	@ 0x80
 8002162:	02db      	lsls	r3, r3, #11
 8002164:	4013      	ands	r3, r2
 8002166:	d009      	beq.n	800217c <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8002168:	4b2f      	ldr	r3, [pc, #188]	@ (8002228 <HAL_ADC_ConfigChannel+0x130>)
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	4b2e      	ldr	r3, [pc, #184]	@ (8002228 <HAL_ADC_ConfigChannel+0x130>)
 800216e:	2180      	movs	r1, #128	@ 0x80
 8002170:	0409      	lsls	r1, r1, #16
 8002172:	430a      	orrs	r2, r1
 8002174:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8002176:	200a      	movs	r0, #10
 8002178:	f000 f8c6 	bl	8002308 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	2380      	movs	r3, #128	@ 0x80
 8002182:	029b      	lsls	r3, r3, #10
 8002184:	4013      	ands	r3, r2
 8002186:	d006      	beq.n	8002196 <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8002188:	4b27      	ldr	r3, [pc, #156]	@ (8002228 <HAL_ADC_ConfigChannel+0x130>)
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	4b26      	ldr	r3, [pc, #152]	@ (8002228 <HAL_ADC_ConfigChannel+0x130>)
 800218e:	2180      	movs	r1, #128	@ 0x80
 8002190:	03c9      	lsls	r1, r1, #15
 8002192:	430a      	orrs	r2, r1
 8002194:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	2380      	movs	r3, #128	@ 0x80
 800219c:	025b      	lsls	r3, r3, #9
 800219e:	4013      	ands	r3, r2
 80021a0:	d037      	beq.n	8002212 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 80021a2:	4b21      	ldr	r3, [pc, #132]	@ (8002228 <HAL_ADC_ConfigChannel+0x130>)
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	4b20      	ldr	r3, [pc, #128]	@ (8002228 <HAL_ADC_ConfigChannel+0x130>)
 80021a8:	2180      	movs	r1, #128	@ 0x80
 80021aa:	0449      	lsls	r1, r1, #17
 80021ac:	430a      	orrs	r2, r1
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	e02f      	b.n	8002212 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	035b      	lsls	r3, r3, #13
 80021be:	0b5b      	lsrs	r3, r3, #13
 80021c0:	43d9      	mvns	r1, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	400a      	ands	r2, r1
 80021c8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	2380      	movs	r3, #128	@ 0x80
 80021d0:	02db      	lsls	r3, r3, #11
 80021d2:	4013      	ands	r3, r2
 80021d4:	d005      	beq.n	80021e2 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 80021d6:	4b14      	ldr	r3, [pc, #80]	@ (8002228 <HAL_ADC_ConfigChannel+0x130>)
 80021d8:	681a      	ldr	r2, [r3, #0]
 80021da:	4b13      	ldr	r3, [pc, #76]	@ (8002228 <HAL_ADC_ConfigChannel+0x130>)
 80021dc:	4913      	ldr	r1, [pc, #76]	@ (800222c <HAL_ADC_ConfigChannel+0x134>)
 80021de:	400a      	ands	r2, r1
 80021e0:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	2380      	movs	r3, #128	@ 0x80
 80021e8:	029b      	lsls	r3, r3, #10
 80021ea:	4013      	ands	r3, r2
 80021ec:	d005      	beq.n	80021fa <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80021ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002228 <HAL_ADC_ConfigChannel+0x130>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002228 <HAL_ADC_ConfigChannel+0x130>)
 80021f4:	490e      	ldr	r1, [pc, #56]	@ (8002230 <HAL_ADC_ConfigChannel+0x138>)
 80021f6:	400a      	ands	r2, r1
 80021f8:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	2380      	movs	r3, #128	@ 0x80
 8002200:	025b      	lsls	r3, r3, #9
 8002202:	4013      	ands	r3, r2
 8002204:	d005      	beq.n	8002212 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 8002206:	4b08      	ldr	r3, [pc, #32]	@ (8002228 <HAL_ADC_ConfigChannel+0x130>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	4b07      	ldr	r3, [pc, #28]	@ (8002228 <HAL_ADC_ConfigChannel+0x130>)
 800220c:	4909      	ldr	r1, [pc, #36]	@ (8002234 <HAL_ADC_ConfigChannel+0x13c>)
 800220e:	400a      	ands	r2, r1
 8002210:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2250      	movs	r2, #80	@ 0x50
 8002216:	2100      	movs	r1, #0
 8002218:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800221a:	2300      	movs	r3, #0
}
 800221c:	0018      	movs	r0, r3
 800221e:	46bd      	mov	sp, r7
 8002220:	b002      	add	sp, #8
 8002222:	bd80      	pop	{r7, pc}
 8002224:	00001001 	.word	0x00001001
 8002228:	40012708 	.word	0x40012708
 800222c:	ff7fffff 	.word	0xff7fffff
 8002230:	ffbfffff 	.word	0xffbfffff
 8002234:	feffffff 	.word	0xfeffffff

08002238 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002240:	2300      	movs	r3, #0
 8002242:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	2203      	movs	r2, #3
 800224c:	4013      	ands	r3, r2
 800224e:	2b01      	cmp	r3, #1
 8002250:	d108      	bne.n	8002264 <ADC_Enable+0x2c>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2201      	movs	r2, #1
 800225a:	4013      	ands	r3, r2
 800225c:	2b01      	cmp	r3, #1
 800225e:	d101      	bne.n	8002264 <ADC_Enable+0x2c>
 8002260:	2301      	movs	r3, #1
 8002262:	e000      	b.n	8002266 <ADC_Enable+0x2e>
 8002264:	2300      	movs	r3, #0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d146      	bne.n	80022f8 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	4a24      	ldr	r2, [pc, #144]	@ (8002304 <ADC_Enable+0xcc>)
 8002272:	4013      	ands	r3, r2
 8002274:	d00d      	beq.n	8002292 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800227a:	2210      	movs	r2, #16
 800227c:	431a      	orrs	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002286:	2201      	movs	r2, #1
 8002288:	431a      	orrs	r2, r3
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e033      	b.n	80022fa <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	2101      	movs	r1, #1
 800229e:	430a      	orrs	r2, r1
 80022a0:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80022a2:	2001      	movs	r0, #1
 80022a4:	f000 f830 	bl	8002308 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80022a8:	f7ff fcac 	bl	8001c04 <HAL_GetTick>
 80022ac:	0003      	movs	r3, r0
 80022ae:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80022b0:	e01b      	b.n	80022ea <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80022b2:	f7ff fca7 	bl	8001c04 <HAL_GetTick>
 80022b6:	0002      	movs	r2, r0
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b0a      	cmp	r3, #10
 80022be:	d914      	bls.n	80022ea <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2201      	movs	r2, #1
 80022c8:	4013      	ands	r3, r2
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d00d      	beq.n	80022ea <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022d2:	2210      	movs	r2, #16
 80022d4:	431a      	orrs	r2, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022de:	2201      	movs	r2, #1
 80022e0:	431a      	orrs	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e007      	b.n	80022fa <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2201      	movs	r2, #1
 80022f2:	4013      	ands	r3, r2
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d1dc      	bne.n	80022b2 <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	0018      	movs	r0, r3
 80022fc:	46bd      	mov	sp, r7
 80022fe:	b004      	add	sp, #16
 8002300:	bd80      	pop	{r7, pc}
 8002302:	46c0      	nop			@ (mov r8, r8)
 8002304:	80000017 	.word	0x80000017

08002308 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002310:	4b0b      	ldr	r3, [pc, #44]	@ (8002340 <ADC_DelayMicroSecond+0x38>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	490b      	ldr	r1, [pc, #44]	@ (8002344 <ADC_DelayMicroSecond+0x3c>)
 8002316:	0018      	movs	r0, r3
 8002318:	f7fd ff00 	bl	800011c <__udivsi3>
 800231c:	0003      	movs	r3, r0
 800231e:	001a      	movs	r2, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4353      	muls	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8002326:	e002      	b.n	800232e <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	3b01      	subs	r3, #1
 800232c:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d1f9      	bne.n	8002328 <ADC_DelayMicroSecond+0x20>
  }
}
 8002334:	46c0      	nop			@ (mov r8, r8)
 8002336:	46c0      	nop			@ (mov r8, r8)
 8002338:	46bd      	mov	sp, r7
 800233a:	b004      	add	sp, #16
 800233c:	bd80      	pop	{r7, pc}
 800233e:	46c0      	nop			@ (mov r8, r8)
 8002340:	20000004 	.word	0x20000004
 8002344:	000f4240 	.word	0x000f4240

08002348 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b086      	sub	sp, #24
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002352:	2317      	movs	r3, #23
 8002354:	18fb      	adds	r3, r7, r3
 8002356:	2200      	movs	r2, #0
 8002358:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 800235a:	2300      	movs	r3, #0
 800235c:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0U; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 800235e:	2300      	movs	r3, #0
 8002360:	60fb      	str	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SingleDiff);

  /* Process locked */
  __HAL_LOCK(hadc);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2250      	movs	r2, #80	@ 0x50
 8002366:	5c9b      	ldrb	r3, [r3, r2]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d101      	bne.n	8002370 <HAL_ADCEx_Calibration_Start+0x28>
 800236c:	2302      	movs	r3, #2
 800236e:	e083      	b.n	8002478 <HAL_ADCEx_Calibration_Start+0x130>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2250      	movs	r2, #80	@ 0x50
 8002374:	2101      	movs	r1, #1
 8002376:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	2203      	movs	r2, #3
 8002380:	4013      	ands	r3, r2
 8002382:	2b01      	cmp	r3, #1
 8002384:	d108      	bne.n	8002398 <HAL_ADCEx_Calibration_Start+0x50>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2201      	movs	r2, #1
 800238e:	4013      	ands	r3, r2
 8002390:	2b01      	cmp	r3, #1
 8002392:	d101      	bne.n	8002398 <HAL_ADCEx_Calibration_Start+0x50>
 8002394:	2301      	movs	r3, #1
 8002396:	e000      	b.n	800239a <HAL_ADCEx_Calibration_Start+0x52>
 8002398:	2300      	movs	r3, #0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d15b      	bne.n	8002456 <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023a2:	4a37      	ldr	r2, [pc, #220]	@ (8002480 <HAL_ADCEx_Calibration_Start+0x138>)
 80023a4:	4013      	ands	r3, r2
 80023a6:	2202      	movs	r2, #2
 80023a8:	431a      	orrs	r2, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	2203      	movs	r2, #3
 80023b6:	4013      	ands	r3, r2
 80023b8:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68da      	ldr	r2, [r3, #12]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2103      	movs	r1, #3
 80023c6:	438a      	bics	r2, r1
 80023c8:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2180      	movs	r1, #128	@ 0x80
 80023d6:	0609      	lsls	r1, r1, #24
 80023d8:	430a      	orrs	r2, r1
 80023da:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 80023dc:	f7ff fc12 	bl	8001c04 <HAL_GetTick>
 80023e0:	0003      	movs	r3, r0
 80023e2:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80023e4:	e01d      	b.n	8002422 <HAL_ADCEx_Calibration_Start+0xda>
    {
      if ((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80023e6:	f7ff fc0d 	bl	8001c04 <HAL_GetTick>
 80023ea:	0002      	movs	r2, r0
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	1ad3      	subs	r3, r2, r3
 80023f0:	2b0a      	cmp	r3, #10
 80023f2:	d916      	bls.n	8002422 <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	0fdb      	lsrs	r3, r3, #31
 80023fc:	07da      	lsls	r2, r3, #31
 80023fe:	2380      	movs	r3, #128	@ 0x80
 8002400:	061b      	lsls	r3, r3, #24
 8002402:	429a      	cmp	r2, r3
 8002404:	d10d      	bne.n	8002422 <HAL_ADCEx_Calibration_Start+0xda>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800240a:	2212      	movs	r2, #18
 800240c:	4393      	bics	r3, r2
 800240e:	2210      	movs	r2, #16
 8002410:	431a      	orrs	r2, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	655a      	str	r2, [r3, #84]	@ 0x54
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2250      	movs	r2, #80	@ 0x50
 800241a:	2100      	movs	r1, #0
 800241c:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e02a      	b.n	8002478 <HAL_ADCEx_Calibration_Start+0x130>
    while (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	0fdb      	lsrs	r3, r3, #31
 800242a:	07da      	lsls	r2, r3, #31
 800242c:	2380      	movs	r3, #128	@ 0x80
 800242e:	061b      	lsls	r3, r3, #24
 8002430:	429a      	cmp	r2, r3
 8002432:	d0d8      	beq.n	80023e6 <HAL_ADCEx_Calibration_Start+0x9e>
        }
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68d9      	ldr	r1, [r3, #12]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	430a      	orrs	r2, r1
 8002442:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002448:	2203      	movs	r2, #3
 800244a:	4393      	bics	r3, r2
 800244c:	2201      	movs	r2, #1
 800244e:	431a      	orrs	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	655a      	str	r2, [r3, #84]	@ 0x54
 8002454:	e009      	b.n	800246a <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800245a:	2220      	movs	r2, #32
 800245c:	431a      	orrs	r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002462:	2317      	movs	r3, #23
 8002464:	18fb      	adds	r3, r7, r3
 8002466:	2201      	movs	r2, #1
 8002468:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2250      	movs	r2, #80	@ 0x50
 800246e:	2100      	movs	r1, #0
 8002470:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8002472:	2317      	movs	r3, #23
 8002474:	18fb      	adds	r3, r7, r3
 8002476:	781b      	ldrb	r3, [r3, #0]
}
 8002478:	0018      	movs	r0, r3
 800247a:	46bd      	mov	sp, r7
 800247c:	b006      	add	sp, #24
 800247e:	bd80      	pop	{r7, pc}
 8002480:	fffffefd 	.word	0xfffffefd

08002484 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	0002      	movs	r2, r0
 800248c:	1dfb      	adds	r3, r7, #7
 800248e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002490:	1dfb      	adds	r3, r7, #7
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	2b7f      	cmp	r3, #127	@ 0x7f
 8002496:	d809      	bhi.n	80024ac <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002498:	1dfb      	adds	r3, r7, #7
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	001a      	movs	r2, r3
 800249e:	231f      	movs	r3, #31
 80024a0:	401a      	ands	r2, r3
 80024a2:	4b04      	ldr	r3, [pc, #16]	@ (80024b4 <__NVIC_EnableIRQ+0x30>)
 80024a4:	2101      	movs	r1, #1
 80024a6:	4091      	lsls	r1, r2
 80024a8:	000a      	movs	r2, r1
 80024aa:	601a      	str	r2, [r3, #0]
  }
}
 80024ac:	46c0      	nop			@ (mov r8, r8)
 80024ae:	46bd      	mov	sp, r7
 80024b0:	b002      	add	sp, #8
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	e000e100 	.word	0xe000e100

080024b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024b8:	b590      	push	{r4, r7, lr}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	0002      	movs	r2, r0
 80024c0:	6039      	str	r1, [r7, #0]
 80024c2:	1dfb      	adds	r3, r7, #7
 80024c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80024c6:	1dfb      	adds	r3, r7, #7
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	2b7f      	cmp	r3, #127	@ 0x7f
 80024cc:	d828      	bhi.n	8002520 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024ce:	4a2f      	ldr	r2, [pc, #188]	@ (800258c <__NVIC_SetPriority+0xd4>)
 80024d0:	1dfb      	adds	r3, r7, #7
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	b25b      	sxtb	r3, r3
 80024d6:	089b      	lsrs	r3, r3, #2
 80024d8:	33c0      	adds	r3, #192	@ 0xc0
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	589b      	ldr	r3, [r3, r2]
 80024de:	1dfa      	adds	r2, r7, #7
 80024e0:	7812      	ldrb	r2, [r2, #0]
 80024e2:	0011      	movs	r1, r2
 80024e4:	2203      	movs	r2, #3
 80024e6:	400a      	ands	r2, r1
 80024e8:	00d2      	lsls	r2, r2, #3
 80024ea:	21ff      	movs	r1, #255	@ 0xff
 80024ec:	4091      	lsls	r1, r2
 80024ee:	000a      	movs	r2, r1
 80024f0:	43d2      	mvns	r2, r2
 80024f2:	401a      	ands	r2, r3
 80024f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	019b      	lsls	r3, r3, #6
 80024fa:	22ff      	movs	r2, #255	@ 0xff
 80024fc:	401a      	ands	r2, r3
 80024fe:	1dfb      	adds	r3, r7, #7
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	0018      	movs	r0, r3
 8002504:	2303      	movs	r3, #3
 8002506:	4003      	ands	r3, r0
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800250c:	481f      	ldr	r0, [pc, #124]	@ (800258c <__NVIC_SetPriority+0xd4>)
 800250e:	1dfb      	adds	r3, r7, #7
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	b25b      	sxtb	r3, r3
 8002514:	089b      	lsrs	r3, r3, #2
 8002516:	430a      	orrs	r2, r1
 8002518:	33c0      	adds	r3, #192	@ 0xc0
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800251e:	e031      	b.n	8002584 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002520:	4a1b      	ldr	r2, [pc, #108]	@ (8002590 <__NVIC_SetPriority+0xd8>)
 8002522:	1dfb      	adds	r3, r7, #7
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	0019      	movs	r1, r3
 8002528:	230f      	movs	r3, #15
 800252a:	400b      	ands	r3, r1
 800252c:	3b08      	subs	r3, #8
 800252e:	089b      	lsrs	r3, r3, #2
 8002530:	3306      	adds	r3, #6
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	18d3      	adds	r3, r2, r3
 8002536:	3304      	adds	r3, #4
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	1dfa      	adds	r2, r7, #7
 800253c:	7812      	ldrb	r2, [r2, #0]
 800253e:	0011      	movs	r1, r2
 8002540:	2203      	movs	r2, #3
 8002542:	400a      	ands	r2, r1
 8002544:	00d2      	lsls	r2, r2, #3
 8002546:	21ff      	movs	r1, #255	@ 0xff
 8002548:	4091      	lsls	r1, r2
 800254a:	000a      	movs	r2, r1
 800254c:	43d2      	mvns	r2, r2
 800254e:	401a      	ands	r2, r3
 8002550:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	019b      	lsls	r3, r3, #6
 8002556:	22ff      	movs	r2, #255	@ 0xff
 8002558:	401a      	ands	r2, r3
 800255a:	1dfb      	adds	r3, r7, #7
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	0018      	movs	r0, r3
 8002560:	2303      	movs	r3, #3
 8002562:	4003      	ands	r3, r0
 8002564:	00db      	lsls	r3, r3, #3
 8002566:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002568:	4809      	ldr	r0, [pc, #36]	@ (8002590 <__NVIC_SetPriority+0xd8>)
 800256a:	1dfb      	adds	r3, r7, #7
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	001c      	movs	r4, r3
 8002570:	230f      	movs	r3, #15
 8002572:	4023      	ands	r3, r4
 8002574:	3b08      	subs	r3, #8
 8002576:	089b      	lsrs	r3, r3, #2
 8002578:	430a      	orrs	r2, r1
 800257a:	3306      	adds	r3, #6
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	18c3      	adds	r3, r0, r3
 8002580:	3304      	adds	r3, #4
 8002582:	601a      	str	r2, [r3, #0]
}
 8002584:	46c0      	nop			@ (mov r8, r8)
 8002586:	46bd      	mov	sp, r7
 8002588:	b003      	add	sp, #12
 800258a:	bd90      	pop	{r4, r7, pc}
 800258c:	e000e100 	.word	0xe000e100
 8002590:	e000ed00 	.word	0xe000ed00

08002594 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	1e5a      	subs	r2, r3, #1
 80025a0:	2380      	movs	r3, #128	@ 0x80
 80025a2:	045b      	lsls	r3, r3, #17
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d301      	bcc.n	80025ac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025a8:	2301      	movs	r3, #1
 80025aa:	e010      	b.n	80025ce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ac:	4b0a      	ldr	r3, [pc, #40]	@ (80025d8 <SysTick_Config+0x44>)
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	3a01      	subs	r2, #1
 80025b2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025b4:	2301      	movs	r3, #1
 80025b6:	425b      	negs	r3, r3
 80025b8:	2103      	movs	r1, #3
 80025ba:	0018      	movs	r0, r3
 80025bc:	f7ff ff7c 	bl	80024b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025c0:	4b05      	ldr	r3, [pc, #20]	@ (80025d8 <SysTick_Config+0x44>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025c6:	4b04      	ldr	r3, [pc, #16]	@ (80025d8 <SysTick_Config+0x44>)
 80025c8:	2207      	movs	r2, #7
 80025ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	0018      	movs	r0, r3
 80025d0:	46bd      	mov	sp, r7
 80025d2:	b002      	add	sp, #8
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	46c0      	nop			@ (mov r8, r8)
 80025d8:	e000e010 	.word	0xe000e010

080025dc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60b9      	str	r1, [r7, #8]
 80025e4:	607a      	str	r2, [r7, #4]
 80025e6:	210f      	movs	r1, #15
 80025e8:	187b      	adds	r3, r7, r1
 80025ea:	1c02      	adds	r2, r0, #0
 80025ec:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	187b      	adds	r3, r7, r1
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	b25b      	sxtb	r3, r3
 80025f6:	0011      	movs	r1, r2
 80025f8:	0018      	movs	r0, r3
 80025fa:	f7ff ff5d 	bl	80024b8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80025fe:	46c0      	nop			@ (mov r8, r8)
 8002600:	46bd      	mov	sp, r7
 8002602:	b004      	add	sp, #16
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b082      	sub	sp, #8
 800260a:	af00      	add	r7, sp, #0
 800260c:	0002      	movs	r2, r0
 800260e:	1dfb      	adds	r3, r7, #7
 8002610:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002612:	1dfb      	adds	r3, r7, #7
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	b25b      	sxtb	r3, r3
 8002618:	0018      	movs	r0, r3
 800261a:	f7ff ff33 	bl	8002484 <__NVIC_EnableIRQ>
}
 800261e:	46c0      	nop			@ (mov r8, r8)
 8002620:	46bd      	mov	sp, r7
 8002622:	b002      	add	sp, #8
 8002624:	bd80      	pop	{r7, pc}

08002626 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b082      	sub	sp, #8
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	0018      	movs	r0, r3
 8002632:	f7ff ffaf 	bl	8002594 <SysTick_Config>
 8002636:	0003      	movs	r3, r0
}
 8002638:	0018      	movs	r0, r3
 800263a:	46bd      	mov	sp, r7
 800263c:	b002      	add	sp, #8
 800263e:	bd80      	pop	{r7, pc}

08002640 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d101      	bne.n	8002652 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e061      	b.n	8002716 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a32      	ldr	r2, [pc, #200]	@ (8002720 <HAL_DMA_Init+0xe0>)
 8002658:	4694      	mov	ip, r2
 800265a:	4463      	add	r3, ip
 800265c:	2114      	movs	r1, #20
 800265e:	0018      	movs	r0, r3
 8002660:	f7fd fd5c 	bl	800011c <__udivsi3>
 8002664:	0003      	movs	r3, r0
 8002666:	009a      	lsls	r2, r3, #2
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	4a2d      	ldr	r2, [pc, #180]	@ (8002724 <HAL_DMA_Init+0xe4>)
 8002670:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2225      	movs	r2, #37	@ 0x25
 8002676:	2102      	movs	r1, #2
 8002678:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	4a28      	ldr	r2, [pc, #160]	@ (8002728 <HAL_DMA_Init+0xe8>)
 8002686:	4013      	ands	r3, r2
 8002688:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002692:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	691b      	ldr	r3, [r3, #16]
 8002698:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800269e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68fa      	ldr	r2, [r7, #12]
 80026be:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689a      	ldr	r2, [r3, #8]
 80026c4:	2380      	movs	r3, #128	@ 0x80
 80026c6:	01db      	lsls	r3, r3, #7
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d018      	beq.n	80026fe <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80026cc:	4b17      	ldr	r3, [pc, #92]	@ (800272c <HAL_DMA_Init+0xec>)
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d4:	211c      	movs	r1, #28
 80026d6:	400b      	ands	r3, r1
 80026d8:	210f      	movs	r1, #15
 80026da:	4099      	lsls	r1, r3
 80026dc:	000b      	movs	r3, r1
 80026de:	43d9      	mvns	r1, r3
 80026e0:	4b12      	ldr	r3, [pc, #72]	@ (800272c <HAL_DMA_Init+0xec>)
 80026e2:	400a      	ands	r2, r1
 80026e4:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80026e6:	4b11      	ldr	r3, [pc, #68]	@ (800272c <HAL_DMA_Init+0xec>)
 80026e8:	6819      	ldr	r1, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685a      	ldr	r2, [r3, #4]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026f2:	201c      	movs	r0, #28
 80026f4:	4003      	ands	r3, r0
 80026f6:	409a      	lsls	r2, r3
 80026f8:	4b0c      	ldr	r3, [pc, #48]	@ (800272c <HAL_DMA_Init+0xec>)
 80026fa:	430a      	orrs	r2, r1
 80026fc:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2225      	movs	r2, #37	@ 0x25
 8002708:	2101      	movs	r1, #1
 800270a:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2224      	movs	r2, #36	@ 0x24
 8002710:	2100      	movs	r1, #0
 8002712:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	0018      	movs	r0, r3
 8002718:	46bd      	mov	sp, r7
 800271a:	b004      	add	sp, #16
 800271c:	bd80      	pop	{r7, pc}
 800271e:	46c0      	nop			@ (mov r8, r8)
 8002720:	bffdfff8 	.word	0xbffdfff8
 8002724:	40020000 	.word	0x40020000
 8002728:	ffff800f 	.word	0xffff800f
 800272c:	400200a8 	.word	0x400200a8

08002730 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
 800273c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800273e:	2317      	movs	r3, #23
 8002740:	18fb      	adds	r3, r7, r3
 8002742:	2200      	movs	r2, #0
 8002744:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2224      	movs	r2, #36	@ 0x24
 800274a:	5c9b      	ldrb	r3, [r3, r2]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d101      	bne.n	8002754 <HAL_DMA_Start_IT+0x24>
 8002750:	2302      	movs	r3, #2
 8002752:	e04f      	b.n	80027f4 <HAL_DMA_Start_IT+0xc4>
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2224      	movs	r2, #36	@ 0x24
 8002758:	2101      	movs	r1, #1
 800275a:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2225      	movs	r2, #37	@ 0x25
 8002760:	5c9b      	ldrb	r3, [r3, r2]
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b01      	cmp	r3, #1
 8002766:	d13a      	bne.n	80027de <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2225      	movs	r2, #37	@ 0x25
 800276c:	2102      	movs	r1, #2
 800276e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2200      	movs	r2, #0
 8002774:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	2101      	movs	r1, #1
 8002782:	438a      	bics	r2, r1
 8002784:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	68b9      	ldr	r1, [r7, #8]
 800278c:	68f8      	ldr	r0, [r7, #12]
 800278e:	f000 f96a 	bl	8002a66 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002796:	2b00      	cmp	r3, #0
 8002798:	d008      	beq.n	80027ac <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	210e      	movs	r1, #14
 80027a6:	430a      	orrs	r2, r1
 80027a8:	601a      	str	r2, [r3, #0]
 80027aa:	e00f      	b.n	80027cc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2104      	movs	r1, #4
 80027b8:	438a      	bics	r2, r1
 80027ba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	210a      	movs	r1, #10
 80027c8:	430a      	orrs	r2, r1
 80027ca:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	2101      	movs	r1, #1
 80027d8:	430a      	orrs	r2, r1
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	e007      	b.n	80027ee <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2224      	movs	r2, #36	@ 0x24
 80027e2:	2100      	movs	r1, #0
 80027e4:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80027e6:	2317      	movs	r3, #23
 80027e8:	18fb      	adds	r3, r7, r3
 80027ea:	2202      	movs	r2, #2
 80027ec:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80027ee:	2317      	movs	r3, #23
 80027f0:	18fb      	adds	r3, r7, r3
 80027f2:	781b      	ldrb	r3, [r3, #0]
}
 80027f4:	0018      	movs	r0, r3
 80027f6:	46bd      	mov	sp, r7
 80027f8:	b006      	add	sp, #24
 80027fa:	bd80      	pop	{r7, pc}

080027fc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002804:	230f      	movs	r3, #15
 8002806:	18fb      	adds	r3, r7, r3
 8002808:	2200      	movs	r2, #0
 800280a:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2225      	movs	r2, #37	@ 0x25
 8002810:	5c9b      	ldrb	r3, [r3, r2]
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b02      	cmp	r3, #2
 8002816:	d008      	beq.n	800282a <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2204      	movs	r2, #4
 800281c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2224      	movs	r2, #36	@ 0x24
 8002822:	2100      	movs	r1, #0
 8002824:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e024      	b.n	8002874 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	210e      	movs	r1, #14
 8002836:	438a      	bics	r2, r1
 8002838:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2101      	movs	r1, #1
 8002846:	438a      	bics	r2, r1
 8002848:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284e:	221c      	movs	r2, #28
 8002850:	401a      	ands	r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002856:	2101      	movs	r1, #1
 8002858:	4091      	lsls	r1, r2
 800285a:	000a      	movs	r2, r1
 800285c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2225      	movs	r2, #37	@ 0x25
 8002862:	2101      	movs	r1, #1
 8002864:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2224      	movs	r2, #36	@ 0x24
 800286a:	2100      	movs	r1, #0
 800286c:	5499      	strb	r1, [r3, r2]

    return status;
 800286e:	230f      	movs	r3, #15
 8002870:	18fb      	adds	r3, r7, r3
 8002872:	781b      	ldrb	r3, [r3, #0]
  }
}
 8002874:	0018      	movs	r0, r3
 8002876:	46bd      	mov	sp, r7
 8002878:	b004      	add	sp, #16
 800287a:	bd80      	pop	{r7, pc}

0800287c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002884:	210f      	movs	r1, #15
 8002886:	187b      	adds	r3, r7, r1
 8002888:	2200      	movs	r2, #0
 800288a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2225      	movs	r2, #37	@ 0x25
 8002890:	5c9b      	ldrb	r3, [r3, r2]
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d006      	beq.n	80028a6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2204      	movs	r2, #4
 800289c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800289e:	187b      	adds	r3, r7, r1
 80028a0:	2201      	movs	r2, #1
 80028a2:	701a      	strb	r2, [r3, #0]
 80028a4:	e02a      	b.n	80028fc <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	210e      	movs	r1, #14
 80028b2:	438a      	bics	r2, r1
 80028b4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2101      	movs	r1, #1
 80028c2:	438a      	bics	r2, r1
 80028c4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ca:	221c      	movs	r2, #28
 80028cc:	401a      	ands	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	2101      	movs	r1, #1
 80028d4:	4091      	lsls	r1, r2
 80028d6:	000a      	movs	r2, r1
 80028d8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2225      	movs	r2, #37	@ 0x25
 80028de:	2101      	movs	r1, #1
 80028e0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2224      	movs	r2, #36	@ 0x24
 80028e6:	2100      	movs	r1, #0
 80028e8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d004      	beq.n	80028fc <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	0010      	movs	r0, r2
 80028fa:	4798      	blx	r3
    }
  }
  return status;
 80028fc:	230f      	movs	r3, #15
 80028fe:	18fb      	adds	r3, r7, r3
 8002900:	781b      	ldrb	r3, [r3, #0]
}
 8002902:	0018      	movs	r0, r3
 8002904:	46bd      	mov	sp, r7
 8002906:	b004      	add	sp, #16
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b084      	sub	sp, #16
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002926:	221c      	movs	r2, #28
 8002928:	4013      	ands	r3, r2
 800292a:	2204      	movs	r2, #4
 800292c:	409a      	lsls	r2, r3
 800292e:	0013      	movs	r3, r2
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	4013      	ands	r3, r2
 8002934:	d026      	beq.n	8002984 <HAL_DMA_IRQHandler+0x7a>
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	2204      	movs	r2, #4
 800293a:	4013      	ands	r3, r2
 800293c:	d022      	beq.n	8002984 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2220      	movs	r2, #32
 8002946:	4013      	ands	r3, r2
 8002948:	d107      	bne.n	800295a <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2104      	movs	r1, #4
 8002956:	438a      	bics	r2, r1
 8002958:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295e:	221c      	movs	r2, #28
 8002960:	401a      	ands	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002966:	2104      	movs	r1, #4
 8002968:	4091      	lsls	r1, r2
 800296a:	000a      	movs	r2, r1
 800296c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	2b00      	cmp	r3, #0
 8002974:	d100      	bne.n	8002978 <HAL_DMA_IRQHandler+0x6e>
 8002976:	e071      	b.n	8002a5c <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	0010      	movs	r0, r2
 8002980:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8002982:	e06b      	b.n	8002a5c <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002988:	221c      	movs	r2, #28
 800298a:	4013      	ands	r3, r2
 800298c:	2202      	movs	r2, #2
 800298e:	409a      	lsls	r2, r3
 8002990:	0013      	movs	r3, r2
 8002992:	68fa      	ldr	r2, [r7, #12]
 8002994:	4013      	ands	r3, r2
 8002996:	d02d      	beq.n	80029f4 <HAL_DMA_IRQHandler+0xea>
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	2202      	movs	r2, #2
 800299c:	4013      	ands	r3, r2
 800299e:	d029      	beq.n	80029f4 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2220      	movs	r2, #32
 80029a8:	4013      	ands	r3, r2
 80029aa:	d10b      	bne.n	80029c4 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	210a      	movs	r1, #10
 80029b8:	438a      	bics	r2, r1
 80029ba:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2225      	movs	r2, #37	@ 0x25
 80029c0:	2101      	movs	r1, #1
 80029c2:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c8:	221c      	movs	r2, #28
 80029ca:	401a      	ands	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d0:	2102      	movs	r1, #2
 80029d2:	4091      	lsls	r1, r2
 80029d4:	000a      	movs	r2, r1
 80029d6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2224      	movs	r2, #36	@ 0x24
 80029dc:	2100      	movs	r1, #0
 80029de:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d039      	beq.n	8002a5c <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	0010      	movs	r0, r2
 80029f0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80029f2:	e033      	b.n	8002a5c <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f8:	221c      	movs	r2, #28
 80029fa:	4013      	ands	r3, r2
 80029fc:	2208      	movs	r2, #8
 80029fe:	409a      	lsls	r2, r3
 8002a00:	0013      	movs	r3, r2
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	4013      	ands	r3, r2
 8002a06:	d02a      	beq.n	8002a5e <HAL_DMA_IRQHandler+0x154>
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	2208      	movs	r2, #8
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	d026      	beq.n	8002a5e <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	210e      	movs	r1, #14
 8002a1c:	438a      	bics	r2, r1
 8002a1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a24:	221c      	movs	r2, #28
 8002a26:	401a      	ands	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2c:	2101      	movs	r1, #1
 8002a2e:	4091      	lsls	r1, r2
 8002a30:	000a      	movs	r2, r1
 8002a32:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2201      	movs	r2, #1
 8002a38:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2225      	movs	r2, #37	@ 0x25
 8002a3e:	2101      	movs	r1, #1
 8002a40:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2224      	movs	r2, #36	@ 0x24
 8002a46:	2100      	movs	r1, #0
 8002a48:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d005      	beq.n	8002a5e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	0010      	movs	r0, r2
 8002a5a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002a5c:	46c0      	nop			@ (mov r8, r8)
 8002a5e:	46c0      	nop			@ (mov r8, r8)
}
 8002a60:	46bd      	mov	sp, r7
 8002a62:	b004      	add	sp, #16
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b084      	sub	sp, #16
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	60f8      	str	r0, [r7, #12]
 8002a6e:	60b9      	str	r1, [r7, #8]
 8002a70:	607a      	str	r2, [r7, #4]
 8002a72:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a78:	221c      	movs	r2, #28
 8002a7a:	401a      	ands	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a80:	2101      	movs	r1, #1
 8002a82:	4091      	lsls	r1, r2
 8002a84:	000a      	movs	r2, r1
 8002a86:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	2b10      	cmp	r3, #16
 8002a96:	d108      	bne.n	8002aaa <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	687a      	ldr	r2, [r7, #4]
 8002a9e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68ba      	ldr	r2, [r7, #8]
 8002aa6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002aa8:	e007      	b.n	8002aba <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	68ba      	ldr	r2, [r7, #8]
 8002ab0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	60da      	str	r2, [r3, #12]
}
 8002aba:	46c0      	nop			@ (mov r8, r8)
 8002abc:	46bd      	mov	sp, r7
 8002abe:	b004      	add	sp, #16
 8002ac0:	bd80      	pop	{r7, pc}
	...

08002ac4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002ada:	e155      	b.n	8002d88 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	4091      	lsls	r1, r2
 8002ae6:	000a      	movs	r2, r1
 8002ae8:	4013      	ands	r3, r2
 8002aea:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d100      	bne.n	8002af4 <HAL_GPIO_Init+0x30>
 8002af2:	e146      	b.n	8002d82 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	2203      	movs	r2, #3
 8002afa:	4013      	ands	r3, r2
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d005      	beq.n	8002b0c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	2203      	movs	r2, #3
 8002b06:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d130      	bne.n	8002b6e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	2203      	movs	r2, #3
 8002b18:	409a      	lsls	r2, r3
 8002b1a:	0013      	movs	r3, r2
 8002b1c:	43da      	mvns	r2, r3
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	4013      	ands	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	68da      	ldr	r2, [r3, #12]
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	409a      	lsls	r2, r3
 8002b2e:	0013      	movs	r3, r2
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b42:	2201      	movs	r2, #1
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	409a      	lsls	r2, r3
 8002b48:	0013      	movs	r3, r2
 8002b4a:	43da      	mvns	r2, r3
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	091b      	lsrs	r3, r3, #4
 8002b58:	2201      	movs	r2, #1
 8002b5a:	401a      	ands	r2, r3
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	409a      	lsls	r2, r3
 8002b60:	0013      	movs	r3, r2
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2203      	movs	r2, #3
 8002b74:	4013      	ands	r3, r2
 8002b76:	2b03      	cmp	r3, #3
 8002b78:	d017      	beq.n	8002baa <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	005b      	lsls	r3, r3, #1
 8002b84:	2203      	movs	r2, #3
 8002b86:	409a      	lsls	r2, r3
 8002b88:	0013      	movs	r3, r2
 8002b8a:	43da      	mvns	r2, r3
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	689a      	ldr	r2, [r3, #8]
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	409a      	lsls	r2, r3
 8002b9c:	0013      	movs	r3, r2
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2203      	movs	r2, #3
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d123      	bne.n	8002bfe <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	08da      	lsrs	r2, r3, #3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	3208      	adds	r2, #8
 8002bbe:	0092      	lsls	r2, r2, #2
 8002bc0:	58d3      	ldr	r3, [r2, r3]
 8002bc2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	2207      	movs	r2, #7
 8002bc8:	4013      	ands	r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	220f      	movs	r2, #15
 8002bce:	409a      	lsls	r2, r3
 8002bd0:	0013      	movs	r3, r2
 8002bd2:	43da      	mvns	r2, r3
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	691a      	ldr	r2, [r3, #16]
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	2107      	movs	r1, #7
 8002be2:	400b      	ands	r3, r1
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	409a      	lsls	r2, r3
 8002be8:	0013      	movs	r3, r2
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	08da      	lsrs	r2, r3, #3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	3208      	adds	r2, #8
 8002bf8:	0092      	lsls	r2, r2, #2
 8002bfa:	6939      	ldr	r1, [r7, #16]
 8002bfc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	005b      	lsls	r3, r3, #1
 8002c08:	2203      	movs	r2, #3
 8002c0a:	409a      	lsls	r2, r3
 8002c0c:	0013      	movs	r3, r2
 8002c0e:	43da      	mvns	r2, r3
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	4013      	ands	r3, r2
 8002c14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	2203      	movs	r2, #3
 8002c1c:	401a      	ands	r2, r3
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	409a      	lsls	r2, r3
 8002c24:	0013      	movs	r3, r2
 8002c26:	693a      	ldr	r2, [r7, #16]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	693a      	ldr	r2, [r7, #16]
 8002c30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685a      	ldr	r2, [r3, #4]
 8002c36:	23c0      	movs	r3, #192	@ 0xc0
 8002c38:	029b      	lsls	r3, r3, #10
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	d100      	bne.n	8002c40 <HAL_GPIO_Init+0x17c>
 8002c3e:	e0a0      	b.n	8002d82 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c40:	4b57      	ldr	r3, [pc, #348]	@ (8002da0 <HAL_GPIO_Init+0x2dc>)
 8002c42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c44:	4b56      	ldr	r3, [pc, #344]	@ (8002da0 <HAL_GPIO_Init+0x2dc>)
 8002c46:	2101      	movs	r1, #1
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c4c:	4a55      	ldr	r2, [pc, #340]	@ (8002da4 <HAL_GPIO_Init+0x2e0>)
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	089b      	lsrs	r3, r3, #2
 8002c52:	3302      	adds	r3, #2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	589b      	ldr	r3, [r3, r2]
 8002c58:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	2203      	movs	r2, #3
 8002c5e:	4013      	ands	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	220f      	movs	r2, #15
 8002c64:	409a      	lsls	r2, r3
 8002c66:	0013      	movs	r3, r2
 8002c68:	43da      	mvns	r2, r3
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	23a0      	movs	r3, #160	@ 0xa0
 8002c74:	05db      	lsls	r3, r3, #23
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d01f      	beq.n	8002cba <HAL_GPIO_Init+0x1f6>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a4a      	ldr	r2, [pc, #296]	@ (8002da8 <HAL_GPIO_Init+0x2e4>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d019      	beq.n	8002cb6 <HAL_GPIO_Init+0x1f2>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a49      	ldr	r2, [pc, #292]	@ (8002dac <HAL_GPIO_Init+0x2e8>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d013      	beq.n	8002cb2 <HAL_GPIO_Init+0x1ee>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a48      	ldr	r2, [pc, #288]	@ (8002db0 <HAL_GPIO_Init+0x2ec>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d00d      	beq.n	8002cae <HAL_GPIO_Init+0x1ea>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a47      	ldr	r2, [pc, #284]	@ (8002db4 <HAL_GPIO_Init+0x2f0>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d007      	beq.n	8002caa <HAL_GPIO_Init+0x1e6>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a46      	ldr	r2, [pc, #280]	@ (8002db8 <HAL_GPIO_Init+0x2f4>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d101      	bne.n	8002ca6 <HAL_GPIO_Init+0x1e2>
 8002ca2:	2305      	movs	r3, #5
 8002ca4:	e00a      	b.n	8002cbc <HAL_GPIO_Init+0x1f8>
 8002ca6:	2306      	movs	r3, #6
 8002ca8:	e008      	b.n	8002cbc <HAL_GPIO_Init+0x1f8>
 8002caa:	2304      	movs	r3, #4
 8002cac:	e006      	b.n	8002cbc <HAL_GPIO_Init+0x1f8>
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e004      	b.n	8002cbc <HAL_GPIO_Init+0x1f8>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e002      	b.n	8002cbc <HAL_GPIO_Init+0x1f8>
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e000      	b.n	8002cbc <HAL_GPIO_Init+0x1f8>
 8002cba:	2300      	movs	r3, #0
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	2103      	movs	r1, #3
 8002cc0:	400a      	ands	r2, r1
 8002cc2:	0092      	lsls	r2, r2, #2
 8002cc4:	4093      	lsls	r3, r2
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ccc:	4935      	ldr	r1, [pc, #212]	@ (8002da4 <HAL_GPIO_Init+0x2e0>)
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	089b      	lsrs	r3, r3, #2
 8002cd2:	3302      	adds	r3, #2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	693a      	ldr	r2, [r7, #16]
 8002cd8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002cda:	4b38      	ldr	r3, [pc, #224]	@ (8002dbc <HAL_GPIO_Init+0x2f8>)
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	43da      	mvns	r2, r3
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	2380      	movs	r3, #128	@ 0x80
 8002cf0:	035b      	lsls	r3, r3, #13
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	d003      	beq.n	8002cfe <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8002cf6:	693a      	ldr	r2, [r7, #16]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002cfe:	4b2f      	ldr	r3, [pc, #188]	@ (8002dbc <HAL_GPIO_Init+0x2f8>)
 8002d00:	693a      	ldr	r2, [r7, #16]
 8002d02:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002d04:	4b2d      	ldr	r3, [pc, #180]	@ (8002dbc <HAL_GPIO_Init+0x2f8>)
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	43da      	mvns	r2, r3
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	4013      	ands	r3, r2
 8002d12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	685a      	ldr	r2, [r3, #4]
 8002d18:	2380      	movs	r3, #128	@ 0x80
 8002d1a:	039b      	lsls	r3, r3, #14
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	d003      	beq.n	8002d28 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002d20:	693a      	ldr	r2, [r7, #16]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002d28:	4b24      	ldr	r3, [pc, #144]	@ (8002dbc <HAL_GPIO_Init+0x2f8>)
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002d2e:	4b23      	ldr	r3, [pc, #140]	@ (8002dbc <HAL_GPIO_Init+0x2f8>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	43da      	mvns	r2, r3
 8002d38:	693b      	ldr	r3, [r7, #16]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685a      	ldr	r2, [r3, #4]
 8002d42:	2380      	movs	r3, #128	@ 0x80
 8002d44:	029b      	lsls	r3, r3, #10
 8002d46:	4013      	ands	r3, r2
 8002d48:	d003      	beq.n	8002d52 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002d52:	4b1a      	ldr	r3, [pc, #104]	@ (8002dbc <HAL_GPIO_Init+0x2f8>)
 8002d54:	693a      	ldr	r2, [r7, #16]
 8002d56:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d58:	4b18      	ldr	r3, [pc, #96]	@ (8002dbc <HAL_GPIO_Init+0x2f8>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	43da      	mvns	r2, r3
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	4013      	ands	r3, r2
 8002d66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	2380      	movs	r3, #128	@ 0x80
 8002d6e:	025b      	lsls	r3, r3, #9
 8002d70:	4013      	ands	r3, r2
 8002d72:	d003      	beq.n	8002d7c <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002dbc <HAL_GPIO_Init+0x2f8>)
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	3301      	adds	r3, #1
 8002d86:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	40da      	lsrs	r2, r3
 8002d90:	1e13      	subs	r3, r2, #0
 8002d92:	d000      	beq.n	8002d96 <HAL_GPIO_Init+0x2d2>
 8002d94:	e6a2      	b.n	8002adc <HAL_GPIO_Init+0x18>
  }
}
 8002d96:	46c0      	nop			@ (mov r8, r8)
 8002d98:	46c0      	nop			@ (mov r8, r8)
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	b006      	add	sp, #24
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	40021000 	.word	0x40021000
 8002da4:	40010000 	.word	0x40010000
 8002da8:	50000400 	.word	0x50000400
 8002dac:	50000800 	.word	0x50000800
 8002db0:	50000c00 	.word	0x50000c00
 8002db4:	50001000 	.word	0x50001000
 8002db8:	50001c00 	.word	0x50001c00
 8002dbc:	40010400 	.word	0x40010400

08002dc0 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	000a      	movs	r2, r1
 8002dca:	1cbb      	adds	r3, r7, #2
 8002dcc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	1cba      	adds	r2, r7, #2
 8002dd4:	8812      	ldrh	r2, [r2, #0]
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	d004      	beq.n	8002de4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002dda:	230f      	movs	r3, #15
 8002ddc:	18fb      	adds	r3, r7, r3
 8002dde:	2201      	movs	r2, #1
 8002de0:	701a      	strb	r2, [r3, #0]
 8002de2:	e003      	b.n	8002dec <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002de4:	230f      	movs	r3, #15
 8002de6:	18fb      	adds	r3, r7, r3
 8002de8:	2200      	movs	r2, #0
 8002dea:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002dec:	230f      	movs	r3, #15
 8002dee:	18fb      	adds	r3, r7, r3
 8002df0:	781b      	ldrb	r3, [r3, #0]
}
 8002df2:	0018      	movs	r0, r3
 8002df4:	46bd      	mov	sp, r7
 8002df6:	b004      	add	sp, #16
 8002df8:	bd80      	pop	{r7, pc}

08002dfa <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dfa:	b580      	push	{r7, lr}
 8002dfc:	b082      	sub	sp, #8
 8002dfe:	af00      	add	r7, sp, #0
 8002e00:	6078      	str	r0, [r7, #4]
 8002e02:	0008      	movs	r0, r1
 8002e04:	0011      	movs	r1, r2
 8002e06:	1cbb      	adds	r3, r7, #2
 8002e08:	1c02      	adds	r2, r0, #0
 8002e0a:	801a      	strh	r2, [r3, #0]
 8002e0c:	1c7b      	adds	r3, r7, #1
 8002e0e:	1c0a      	adds	r2, r1, #0
 8002e10:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e12:	1c7b      	adds	r3, r7, #1
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d004      	beq.n	8002e24 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e1a:	1cbb      	adds	r3, r7, #2
 8002e1c:	881a      	ldrh	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002e22:	e003      	b.n	8002e2c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002e24:	1cbb      	adds	r3, r7, #2
 8002e26:	881a      	ldrh	r2, [r3, #0]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e2c:	46c0      	nop			@ (mov r8, r8)
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	b002      	add	sp, #8
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	0002      	movs	r2, r0
 8002e3c:	1dbb      	adds	r3, r7, #6
 8002e3e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002e40:	4b09      	ldr	r3, [pc, #36]	@ (8002e68 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	1dba      	adds	r2, r7, #6
 8002e46:	8812      	ldrh	r2, [r2, #0]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	d008      	beq.n	8002e5e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002e4c:	4b06      	ldr	r3, [pc, #24]	@ (8002e68 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002e4e:	1dba      	adds	r2, r7, #6
 8002e50:	8812      	ldrh	r2, [r2, #0]
 8002e52:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002e54:	1dbb      	adds	r3, r7, #6
 8002e56:	881b      	ldrh	r3, [r3, #0]
 8002e58:	0018      	movs	r0, r3
 8002e5a:	f7fd fef5 	bl	8000c48 <HAL_GPIO_EXTI_Callback>
  }
}
 8002e5e:	46c0      	nop			@ (mov r8, r8)
 8002e60:	46bd      	mov	sp, r7
 8002e62:	b002      	add	sp, #8
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	46c0      	nop			@ (mov r8, r8)
 8002e68:	40010400 	.word	0x40010400

08002e6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e6c:	b5b0      	push	{r4, r5, r7, lr}
 8002e6e:	b08a      	sub	sp, #40	@ 0x28
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d102      	bne.n	8002e80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	f000 fbbf 	bl	80035fe <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e80:	4bc9      	ldr	r3, [pc, #804]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002e82:	68db      	ldr	r3, [r3, #12]
 8002e84:	220c      	movs	r2, #12
 8002e86:	4013      	ands	r3, r2
 8002e88:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e8a:	4bc7      	ldr	r3, [pc, #796]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002e8c:	68da      	ldr	r2, [r3, #12]
 8002e8e:	2380      	movs	r3, #128	@ 0x80
 8002e90:	025b      	lsls	r3, r3, #9
 8002e92:	4013      	ands	r3, r2
 8002e94:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	d100      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x36>
 8002ea0:	e07e      	b.n	8002fa0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	2b08      	cmp	r3, #8
 8002ea6:	d007      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	2b0c      	cmp	r3, #12
 8002eac:	d112      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x68>
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	2380      	movs	r3, #128	@ 0x80
 8002eb2:	025b      	lsls	r3, r3, #9
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d10d      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb8:	4bbb      	ldr	r3, [pc, #748]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	2380      	movs	r3, #128	@ 0x80
 8002ebe:	029b      	lsls	r3, r3, #10
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	d100      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x5a>
 8002ec4:	e06b      	b.n	8002f9e <HAL_RCC_OscConfig+0x132>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d167      	bne.n	8002f9e <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	f000 fb95 	bl	80035fe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685a      	ldr	r2, [r3, #4]
 8002ed8:	2380      	movs	r3, #128	@ 0x80
 8002eda:	025b      	lsls	r3, r3, #9
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d107      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x84>
 8002ee0:	4bb1      	ldr	r3, [pc, #708]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	4bb0      	ldr	r3, [pc, #704]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002ee6:	2180      	movs	r1, #128	@ 0x80
 8002ee8:	0249      	lsls	r1, r1, #9
 8002eea:	430a      	orrs	r2, r1
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	e027      	b.n	8002f40 <HAL_RCC_OscConfig+0xd4>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685a      	ldr	r2, [r3, #4]
 8002ef4:	23a0      	movs	r3, #160	@ 0xa0
 8002ef6:	02db      	lsls	r3, r3, #11
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d10e      	bne.n	8002f1a <HAL_RCC_OscConfig+0xae>
 8002efc:	4baa      	ldr	r3, [pc, #680]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	4ba9      	ldr	r3, [pc, #676]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002f02:	2180      	movs	r1, #128	@ 0x80
 8002f04:	02c9      	lsls	r1, r1, #11
 8002f06:	430a      	orrs	r2, r1
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	4ba7      	ldr	r3, [pc, #668]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	4ba6      	ldr	r3, [pc, #664]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002f10:	2180      	movs	r1, #128	@ 0x80
 8002f12:	0249      	lsls	r1, r1, #9
 8002f14:	430a      	orrs	r2, r1
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	e012      	b.n	8002f40 <HAL_RCC_OscConfig+0xd4>
 8002f1a:	4ba3      	ldr	r3, [pc, #652]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	4ba2      	ldr	r3, [pc, #648]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002f20:	49a2      	ldr	r1, [pc, #648]	@ (80031ac <HAL_RCC_OscConfig+0x340>)
 8002f22:	400a      	ands	r2, r1
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	4ba0      	ldr	r3, [pc, #640]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	2380      	movs	r3, #128	@ 0x80
 8002f2c:	025b      	lsls	r3, r3, #9
 8002f2e:	4013      	ands	r3, r2
 8002f30:	60fb      	str	r3, [r7, #12]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	4b9c      	ldr	r3, [pc, #624]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	4b9b      	ldr	r3, [pc, #620]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002f3a:	499d      	ldr	r1, [pc, #628]	@ (80031b0 <HAL_RCC_OscConfig+0x344>)
 8002f3c:	400a      	ands	r2, r1
 8002f3e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d015      	beq.n	8002f74 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f48:	f7fe fe5c 	bl	8001c04 <HAL_GetTick>
 8002f4c:	0003      	movs	r3, r0
 8002f4e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f50:	e009      	b.n	8002f66 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f52:	f7fe fe57 	bl	8001c04 <HAL_GetTick>
 8002f56:	0002      	movs	r2, r0
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	2b64      	cmp	r3, #100	@ 0x64
 8002f5e:	d902      	bls.n	8002f66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	f000 fb4c 	bl	80035fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f66:	4b90      	ldr	r3, [pc, #576]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	2380      	movs	r3, #128	@ 0x80
 8002f6c:	029b      	lsls	r3, r3, #10
 8002f6e:	4013      	ands	r3, r2
 8002f70:	d0ef      	beq.n	8002f52 <HAL_RCC_OscConfig+0xe6>
 8002f72:	e015      	b.n	8002fa0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f74:	f7fe fe46 	bl	8001c04 <HAL_GetTick>
 8002f78:	0003      	movs	r3, r0
 8002f7a:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f7c:	e008      	b.n	8002f90 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f7e:	f7fe fe41 	bl	8001c04 <HAL_GetTick>
 8002f82:	0002      	movs	r2, r0
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	1ad3      	subs	r3, r2, r3
 8002f88:	2b64      	cmp	r3, #100	@ 0x64
 8002f8a:	d901      	bls.n	8002f90 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8002f8c:	2303      	movs	r3, #3
 8002f8e:	e336      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f90:	4b85      	ldr	r3, [pc, #532]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	2380      	movs	r3, #128	@ 0x80
 8002f96:	029b      	lsls	r3, r3, #10
 8002f98:	4013      	ands	r3, r2
 8002f9a:	d1f0      	bne.n	8002f7e <HAL_RCC_OscConfig+0x112>
 8002f9c:	e000      	b.n	8002fa0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f9e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2202      	movs	r2, #2
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	d100      	bne.n	8002fac <HAL_RCC_OscConfig+0x140>
 8002faa:	e099      	b.n	80030e0 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb4:	2220      	movs	r2, #32
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	d009      	beq.n	8002fce <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002fba:	4b7b      	ldr	r3, [pc, #492]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	4b7a      	ldr	r3, [pc, #488]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002fc0:	2120      	movs	r1, #32
 8002fc2:	430a      	orrs	r2, r1
 8002fc4:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc8:	2220      	movs	r2, #32
 8002fca:	4393      	bics	r3, r2
 8002fcc:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fce:	69fb      	ldr	r3, [r7, #28]
 8002fd0:	2b04      	cmp	r3, #4
 8002fd2:	d005      	beq.n	8002fe0 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	2b0c      	cmp	r3, #12
 8002fd8:	d13e      	bne.n	8003058 <HAL_RCC_OscConfig+0x1ec>
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d13b      	bne.n	8003058 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002fe0:	4b71      	ldr	r3, [pc, #452]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2204      	movs	r2, #4
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	d004      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x188>
 8002fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e304      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff4:	4b6c      	ldr	r3, [pc, #432]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	4a6e      	ldr	r2, [pc, #440]	@ (80031b4 <HAL_RCC_OscConfig+0x348>)
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	0019      	movs	r1, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	691b      	ldr	r3, [r3, #16]
 8003002:	021a      	lsls	r2, r3, #8
 8003004:	4b68      	ldr	r3, [pc, #416]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8003006:	430a      	orrs	r2, r1
 8003008:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800300a:	4b67      	ldr	r3, [pc, #412]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2209      	movs	r2, #9
 8003010:	4393      	bics	r3, r2
 8003012:	0019      	movs	r1, r3
 8003014:	4b64      	ldr	r3, [pc, #400]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8003016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003018:	430a      	orrs	r2, r1
 800301a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800301c:	f000 fc42 	bl	80038a4 <HAL_RCC_GetSysClockFreq>
 8003020:	0001      	movs	r1, r0
 8003022:	4b61      	ldr	r3, [pc, #388]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	091b      	lsrs	r3, r3, #4
 8003028:	220f      	movs	r2, #15
 800302a:	4013      	ands	r3, r2
 800302c:	4a62      	ldr	r2, [pc, #392]	@ (80031b8 <HAL_RCC_OscConfig+0x34c>)
 800302e:	5cd3      	ldrb	r3, [r2, r3]
 8003030:	000a      	movs	r2, r1
 8003032:	40da      	lsrs	r2, r3
 8003034:	4b61      	ldr	r3, [pc, #388]	@ (80031bc <HAL_RCC_OscConfig+0x350>)
 8003036:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8003038:	4b61      	ldr	r3, [pc, #388]	@ (80031c0 <HAL_RCC_OscConfig+0x354>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2513      	movs	r5, #19
 800303e:	197c      	adds	r4, r7, r5
 8003040:	0018      	movs	r0, r3
 8003042:	f7fe fd99 	bl	8001b78 <HAL_InitTick>
 8003046:	0003      	movs	r3, r0
 8003048:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800304a:	197b      	adds	r3, r7, r5
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d046      	beq.n	80030e0 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8003052:	197b      	adds	r3, r7, r5
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	e2d2      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305a:	2b00      	cmp	r3, #0
 800305c:	d027      	beq.n	80030ae <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800305e:	4b52      	ldr	r3, [pc, #328]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2209      	movs	r2, #9
 8003064:	4393      	bics	r3, r2
 8003066:	0019      	movs	r1, r3
 8003068:	4b4f      	ldr	r3, [pc, #316]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 800306a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800306c:	430a      	orrs	r2, r1
 800306e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003070:	f7fe fdc8 	bl	8001c04 <HAL_GetTick>
 8003074:	0003      	movs	r3, r0
 8003076:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003078:	e008      	b.n	800308c <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800307a:	f7fe fdc3 	bl	8001c04 <HAL_GetTick>
 800307e:	0002      	movs	r2, r0
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	2b02      	cmp	r3, #2
 8003086:	d901      	bls.n	800308c <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8003088:	2303      	movs	r3, #3
 800308a:	e2b8      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800308c:	4b46      	ldr	r3, [pc, #280]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2204      	movs	r2, #4
 8003092:	4013      	ands	r3, r2
 8003094:	d0f1      	beq.n	800307a <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003096:	4b44      	ldr	r3, [pc, #272]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	4a46      	ldr	r2, [pc, #280]	@ (80031b4 <HAL_RCC_OscConfig+0x348>)
 800309c:	4013      	ands	r3, r2
 800309e:	0019      	movs	r1, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	691b      	ldr	r3, [r3, #16]
 80030a4:	021a      	lsls	r2, r3, #8
 80030a6:	4b40      	ldr	r3, [pc, #256]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 80030a8:	430a      	orrs	r2, r1
 80030aa:	605a      	str	r2, [r3, #4]
 80030ac:	e018      	b.n	80030e0 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030ae:	4b3e      	ldr	r3, [pc, #248]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	4b3d      	ldr	r3, [pc, #244]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 80030b4:	2101      	movs	r1, #1
 80030b6:	438a      	bics	r2, r1
 80030b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ba:	f7fe fda3 	bl	8001c04 <HAL_GetTick>
 80030be:	0003      	movs	r3, r0
 80030c0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030c4:	f7fe fd9e 	bl	8001c04 <HAL_GetTick>
 80030c8:	0002      	movs	r2, r0
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e293      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80030d6:	4b34      	ldr	r3, [pc, #208]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2204      	movs	r2, #4
 80030dc:	4013      	ands	r3, r2
 80030de:	d1f1      	bne.n	80030c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2210      	movs	r2, #16
 80030e6:	4013      	ands	r3, r2
 80030e8:	d100      	bne.n	80030ec <HAL_RCC_OscConfig+0x280>
 80030ea:	e0a2      	b.n	8003232 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d140      	bne.n	8003174 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030f2:	4b2d      	ldr	r3, [pc, #180]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	2380      	movs	r3, #128	@ 0x80
 80030f8:	009b      	lsls	r3, r3, #2
 80030fa:	4013      	ands	r3, r2
 80030fc:	d005      	beq.n	800310a <HAL_RCC_OscConfig+0x29e>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	69db      	ldr	r3, [r3, #28]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d101      	bne.n	800310a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e279      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800310a:	4b27      	ldr	r3, [pc, #156]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	4a2d      	ldr	r2, [pc, #180]	@ (80031c4 <HAL_RCC_OscConfig+0x358>)
 8003110:	4013      	ands	r3, r2
 8003112:	0019      	movs	r1, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003118:	4b23      	ldr	r3, [pc, #140]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 800311a:	430a      	orrs	r2, r1
 800311c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800311e:	4b22      	ldr	r3, [pc, #136]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	021b      	lsls	r3, r3, #8
 8003124:	0a19      	lsrs	r1, r3, #8
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a1b      	ldr	r3, [r3, #32]
 800312a:	061a      	lsls	r2, r3, #24
 800312c:	4b1e      	ldr	r3, [pc, #120]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 800312e:	430a      	orrs	r2, r1
 8003130:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003136:	0b5b      	lsrs	r3, r3, #13
 8003138:	3301      	adds	r3, #1
 800313a:	2280      	movs	r2, #128	@ 0x80
 800313c:	0212      	lsls	r2, r2, #8
 800313e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003140:	4b19      	ldr	r3, [pc, #100]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	091b      	lsrs	r3, r3, #4
 8003146:	210f      	movs	r1, #15
 8003148:	400b      	ands	r3, r1
 800314a:	491b      	ldr	r1, [pc, #108]	@ (80031b8 <HAL_RCC_OscConfig+0x34c>)
 800314c:	5ccb      	ldrb	r3, [r1, r3]
 800314e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003150:	4b1a      	ldr	r3, [pc, #104]	@ (80031bc <HAL_RCC_OscConfig+0x350>)
 8003152:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003154:	4b1a      	ldr	r3, [pc, #104]	@ (80031c0 <HAL_RCC_OscConfig+0x354>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	2513      	movs	r5, #19
 800315a:	197c      	adds	r4, r7, r5
 800315c:	0018      	movs	r0, r3
 800315e:	f7fe fd0b 	bl	8001b78 <HAL_InitTick>
 8003162:	0003      	movs	r3, r0
 8003164:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003166:	197b      	adds	r3, r7, r5
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d061      	beq.n	8003232 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 800316e:	197b      	adds	r3, r7, r5
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	e244      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	69db      	ldr	r3, [r3, #28]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d040      	beq.n	80031fe <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800317c:	4b0a      	ldr	r3, [pc, #40]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	4b09      	ldr	r3, [pc, #36]	@ (80031a8 <HAL_RCC_OscConfig+0x33c>)
 8003182:	2180      	movs	r1, #128	@ 0x80
 8003184:	0049      	lsls	r1, r1, #1
 8003186:	430a      	orrs	r2, r1
 8003188:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800318a:	f7fe fd3b 	bl	8001c04 <HAL_GetTick>
 800318e:	0003      	movs	r3, r0
 8003190:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003192:	e019      	b.n	80031c8 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003194:	f7fe fd36 	bl	8001c04 <HAL_GetTick>
 8003198:	0002      	movs	r2, r0
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d912      	bls.n	80031c8 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e22b      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
 80031a6:	46c0      	nop			@ (mov r8, r8)
 80031a8:	40021000 	.word	0x40021000
 80031ac:	fffeffff 	.word	0xfffeffff
 80031b0:	fffbffff 	.word	0xfffbffff
 80031b4:	ffffe0ff 	.word	0xffffe0ff
 80031b8:	08006ee8 	.word	0x08006ee8
 80031bc:	20000004 	.word	0x20000004
 80031c0:	20000008 	.word	0x20000008
 80031c4:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80031c8:	4bca      	ldr	r3, [pc, #808]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	2380      	movs	r3, #128	@ 0x80
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	4013      	ands	r3, r2
 80031d2:	d0df      	beq.n	8003194 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031d4:	4bc7      	ldr	r3, [pc, #796]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	4ac7      	ldr	r2, [pc, #796]	@ (80034f8 <HAL_RCC_OscConfig+0x68c>)
 80031da:	4013      	ands	r3, r2
 80031dc:	0019      	movs	r1, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031e2:	4bc4      	ldr	r3, [pc, #784]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80031e4:	430a      	orrs	r2, r1
 80031e6:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031e8:	4bc2      	ldr	r3, [pc, #776]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	021b      	lsls	r3, r3, #8
 80031ee:	0a19      	lsrs	r1, r3, #8
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a1b      	ldr	r3, [r3, #32]
 80031f4:	061a      	lsls	r2, r3, #24
 80031f6:	4bbf      	ldr	r3, [pc, #764]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80031f8:	430a      	orrs	r2, r1
 80031fa:	605a      	str	r2, [r3, #4]
 80031fc:	e019      	b.n	8003232 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80031fe:	4bbd      	ldr	r3, [pc, #756]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	4bbc      	ldr	r3, [pc, #752]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003204:	49bd      	ldr	r1, [pc, #756]	@ (80034fc <HAL_RCC_OscConfig+0x690>)
 8003206:	400a      	ands	r2, r1
 8003208:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800320a:	f7fe fcfb 	bl	8001c04 <HAL_GetTick>
 800320e:	0003      	movs	r3, r0
 8003210:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003212:	e008      	b.n	8003226 <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003214:	f7fe fcf6 	bl	8001c04 <HAL_GetTick>
 8003218:	0002      	movs	r2, r0
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	1ad3      	subs	r3, r2, r3
 800321e:	2b02      	cmp	r3, #2
 8003220:	d901      	bls.n	8003226 <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e1eb      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003226:	4bb3      	ldr	r3, [pc, #716]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	2380      	movs	r3, #128	@ 0x80
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	4013      	ands	r3, r2
 8003230:	d1f0      	bne.n	8003214 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	2208      	movs	r2, #8
 8003238:	4013      	ands	r3, r2
 800323a:	d036      	beq.n	80032aa <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	695b      	ldr	r3, [r3, #20]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d019      	beq.n	8003278 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003244:	4bab      	ldr	r3, [pc, #684]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003246:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003248:	4baa      	ldr	r3, [pc, #680]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800324a:	2101      	movs	r1, #1
 800324c:	430a      	orrs	r2, r1
 800324e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003250:	f7fe fcd8 	bl	8001c04 <HAL_GetTick>
 8003254:	0003      	movs	r3, r0
 8003256:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003258:	e008      	b.n	800326c <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800325a:	f7fe fcd3 	bl	8001c04 <HAL_GetTick>
 800325e:	0002      	movs	r2, r0
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e1c8      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800326c:	4ba1      	ldr	r3, [pc, #644]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800326e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003270:	2202      	movs	r2, #2
 8003272:	4013      	ands	r3, r2
 8003274:	d0f1      	beq.n	800325a <HAL_RCC_OscConfig+0x3ee>
 8003276:	e018      	b.n	80032aa <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003278:	4b9e      	ldr	r3, [pc, #632]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800327a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800327c:	4b9d      	ldr	r3, [pc, #628]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800327e:	2101      	movs	r1, #1
 8003280:	438a      	bics	r2, r1
 8003282:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003284:	f7fe fcbe 	bl	8001c04 <HAL_GetTick>
 8003288:	0003      	movs	r3, r0
 800328a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800328c:	e008      	b.n	80032a0 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800328e:	f7fe fcb9 	bl	8001c04 <HAL_GetTick>
 8003292:	0002      	movs	r2, r0
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	2b02      	cmp	r3, #2
 800329a:	d901      	bls.n	80032a0 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e1ae      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80032a0:	4b94      	ldr	r3, [pc, #592]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80032a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032a4:	2202      	movs	r2, #2
 80032a6:	4013      	ands	r3, r2
 80032a8:	d1f1      	bne.n	800328e <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2204      	movs	r2, #4
 80032b0:	4013      	ands	r3, r2
 80032b2:	d100      	bne.n	80032b6 <HAL_RCC_OscConfig+0x44a>
 80032b4:	e0ae      	b.n	8003414 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032b6:	2023      	movs	r0, #35	@ 0x23
 80032b8:	183b      	adds	r3, r7, r0
 80032ba:	2200      	movs	r2, #0
 80032bc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032be:	4b8d      	ldr	r3, [pc, #564]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80032c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032c2:	2380      	movs	r3, #128	@ 0x80
 80032c4:	055b      	lsls	r3, r3, #21
 80032c6:	4013      	ands	r3, r2
 80032c8:	d109      	bne.n	80032de <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032ca:	4b8a      	ldr	r3, [pc, #552]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80032cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032ce:	4b89      	ldr	r3, [pc, #548]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80032d0:	2180      	movs	r1, #128	@ 0x80
 80032d2:	0549      	lsls	r1, r1, #21
 80032d4:	430a      	orrs	r2, r1
 80032d6:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80032d8:	183b      	adds	r3, r7, r0
 80032da:	2201      	movs	r2, #1
 80032dc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032de:	4b88      	ldr	r3, [pc, #544]	@ (8003500 <HAL_RCC_OscConfig+0x694>)
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	2380      	movs	r3, #128	@ 0x80
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	4013      	ands	r3, r2
 80032e8:	d11a      	bne.n	8003320 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032ea:	4b85      	ldr	r3, [pc, #532]	@ (8003500 <HAL_RCC_OscConfig+0x694>)
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	4b84      	ldr	r3, [pc, #528]	@ (8003500 <HAL_RCC_OscConfig+0x694>)
 80032f0:	2180      	movs	r1, #128	@ 0x80
 80032f2:	0049      	lsls	r1, r1, #1
 80032f4:	430a      	orrs	r2, r1
 80032f6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032f8:	f7fe fc84 	bl	8001c04 <HAL_GetTick>
 80032fc:	0003      	movs	r3, r0
 80032fe:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003300:	e008      	b.n	8003314 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003302:	f7fe fc7f 	bl	8001c04 <HAL_GetTick>
 8003306:	0002      	movs	r2, r0
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b64      	cmp	r3, #100	@ 0x64
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e174      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003314:	4b7a      	ldr	r3, [pc, #488]	@ (8003500 <HAL_RCC_OscConfig+0x694>)
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	2380      	movs	r3, #128	@ 0x80
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	4013      	ands	r3, r2
 800331e:	d0f0      	beq.n	8003302 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	2380      	movs	r3, #128	@ 0x80
 8003326:	005b      	lsls	r3, r3, #1
 8003328:	429a      	cmp	r2, r3
 800332a:	d107      	bne.n	800333c <HAL_RCC_OscConfig+0x4d0>
 800332c:	4b71      	ldr	r3, [pc, #452]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800332e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003330:	4b70      	ldr	r3, [pc, #448]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003332:	2180      	movs	r1, #128	@ 0x80
 8003334:	0049      	lsls	r1, r1, #1
 8003336:	430a      	orrs	r2, r1
 8003338:	651a      	str	r2, [r3, #80]	@ 0x50
 800333a:	e031      	b.n	80033a0 <HAL_RCC_OscConfig+0x534>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d10c      	bne.n	800335e <HAL_RCC_OscConfig+0x4f2>
 8003344:	4b6b      	ldr	r3, [pc, #428]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003346:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003348:	4b6a      	ldr	r3, [pc, #424]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800334a:	496c      	ldr	r1, [pc, #432]	@ (80034fc <HAL_RCC_OscConfig+0x690>)
 800334c:	400a      	ands	r2, r1
 800334e:	651a      	str	r2, [r3, #80]	@ 0x50
 8003350:	4b68      	ldr	r3, [pc, #416]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003352:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003354:	4b67      	ldr	r3, [pc, #412]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003356:	496b      	ldr	r1, [pc, #428]	@ (8003504 <HAL_RCC_OscConfig+0x698>)
 8003358:	400a      	ands	r2, r1
 800335a:	651a      	str	r2, [r3, #80]	@ 0x50
 800335c:	e020      	b.n	80033a0 <HAL_RCC_OscConfig+0x534>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689a      	ldr	r2, [r3, #8]
 8003362:	23a0      	movs	r3, #160	@ 0xa0
 8003364:	00db      	lsls	r3, r3, #3
 8003366:	429a      	cmp	r2, r3
 8003368:	d10e      	bne.n	8003388 <HAL_RCC_OscConfig+0x51c>
 800336a:	4b62      	ldr	r3, [pc, #392]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800336c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800336e:	4b61      	ldr	r3, [pc, #388]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003370:	2180      	movs	r1, #128	@ 0x80
 8003372:	00c9      	lsls	r1, r1, #3
 8003374:	430a      	orrs	r2, r1
 8003376:	651a      	str	r2, [r3, #80]	@ 0x50
 8003378:	4b5e      	ldr	r3, [pc, #376]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800337a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800337c:	4b5d      	ldr	r3, [pc, #372]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800337e:	2180      	movs	r1, #128	@ 0x80
 8003380:	0049      	lsls	r1, r1, #1
 8003382:	430a      	orrs	r2, r1
 8003384:	651a      	str	r2, [r3, #80]	@ 0x50
 8003386:	e00b      	b.n	80033a0 <HAL_RCC_OscConfig+0x534>
 8003388:	4b5a      	ldr	r3, [pc, #360]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800338a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800338c:	4b59      	ldr	r3, [pc, #356]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800338e:	495b      	ldr	r1, [pc, #364]	@ (80034fc <HAL_RCC_OscConfig+0x690>)
 8003390:	400a      	ands	r2, r1
 8003392:	651a      	str	r2, [r3, #80]	@ 0x50
 8003394:	4b57      	ldr	r3, [pc, #348]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003396:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003398:	4b56      	ldr	r3, [pc, #344]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800339a:	495a      	ldr	r1, [pc, #360]	@ (8003504 <HAL_RCC_OscConfig+0x698>)
 800339c:	400a      	ands	r2, r1
 800339e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d015      	beq.n	80033d4 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033a8:	f7fe fc2c 	bl	8001c04 <HAL_GetTick>
 80033ac:	0003      	movs	r3, r0
 80033ae:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033b0:	e009      	b.n	80033c6 <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033b2:	f7fe fc27 	bl	8001c04 <HAL_GetTick>
 80033b6:	0002      	movs	r2, r0
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	4a52      	ldr	r2, [pc, #328]	@ (8003508 <HAL_RCC_OscConfig+0x69c>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e11b      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80033c6:	4b4b      	ldr	r3, [pc, #300]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80033c8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80033ca:	2380      	movs	r3, #128	@ 0x80
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4013      	ands	r3, r2
 80033d0:	d0ef      	beq.n	80033b2 <HAL_RCC_OscConfig+0x546>
 80033d2:	e014      	b.n	80033fe <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033d4:	f7fe fc16 	bl	8001c04 <HAL_GetTick>
 80033d8:	0003      	movs	r3, r0
 80033da:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033dc:	e009      	b.n	80033f2 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033de:	f7fe fc11 	bl	8001c04 <HAL_GetTick>
 80033e2:	0002      	movs	r2, r0
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	4a47      	ldr	r2, [pc, #284]	@ (8003508 <HAL_RCC_OscConfig+0x69c>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d901      	bls.n	80033f2 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e105      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033f2:	4b40      	ldr	r3, [pc, #256]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80033f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80033f6:	2380      	movs	r3, #128	@ 0x80
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4013      	ands	r3, r2
 80033fc:	d1ef      	bne.n	80033de <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80033fe:	2323      	movs	r3, #35	@ 0x23
 8003400:	18fb      	adds	r3, r7, r3
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	2b01      	cmp	r3, #1
 8003406:	d105      	bne.n	8003414 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003408:	4b3a      	ldr	r3, [pc, #232]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800340a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800340c:	4b39      	ldr	r3, [pc, #228]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800340e:	493f      	ldr	r1, [pc, #252]	@ (800350c <HAL_RCC_OscConfig+0x6a0>)
 8003410:	400a      	ands	r2, r1
 8003412:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2220      	movs	r2, #32
 800341a:	4013      	ands	r3, r2
 800341c:	d049      	beq.n	80034b2 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d026      	beq.n	8003474 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003426:	4b33      	ldr	r3, [pc, #204]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003428:	689a      	ldr	r2, [r3, #8]
 800342a:	4b32      	ldr	r3, [pc, #200]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800342c:	2101      	movs	r1, #1
 800342e:	430a      	orrs	r2, r1
 8003430:	609a      	str	r2, [r3, #8]
 8003432:	4b30      	ldr	r3, [pc, #192]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003434:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003436:	4b2f      	ldr	r3, [pc, #188]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003438:	2101      	movs	r1, #1
 800343a:	430a      	orrs	r2, r1
 800343c:	635a      	str	r2, [r3, #52]	@ 0x34
 800343e:	4b34      	ldr	r3, [pc, #208]	@ (8003510 <HAL_RCC_OscConfig+0x6a4>)
 8003440:	6a1a      	ldr	r2, [r3, #32]
 8003442:	4b33      	ldr	r3, [pc, #204]	@ (8003510 <HAL_RCC_OscConfig+0x6a4>)
 8003444:	2180      	movs	r1, #128	@ 0x80
 8003446:	0189      	lsls	r1, r1, #6
 8003448:	430a      	orrs	r2, r1
 800344a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344c:	f7fe fbda 	bl	8001c04 <HAL_GetTick>
 8003450:	0003      	movs	r3, r0
 8003452:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003454:	e008      	b.n	8003468 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003456:	f7fe fbd5 	bl	8001c04 <HAL_GetTick>
 800345a:	0002      	movs	r2, r0
 800345c:	697b      	ldr	r3, [r7, #20]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	d901      	bls.n	8003468 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e0ca      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003468:	4b22      	ldr	r3, [pc, #136]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	2202      	movs	r2, #2
 800346e:	4013      	ands	r3, r2
 8003470:	d0f1      	beq.n	8003456 <HAL_RCC_OscConfig+0x5ea>
 8003472:	e01e      	b.n	80034b2 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003474:	4b1f      	ldr	r3, [pc, #124]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 8003476:	689a      	ldr	r2, [r3, #8]
 8003478:	4b1e      	ldr	r3, [pc, #120]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 800347a:	2101      	movs	r1, #1
 800347c:	438a      	bics	r2, r1
 800347e:	609a      	str	r2, [r3, #8]
 8003480:	4b23      	ldr	r3, [pc, #140]	@ (8003510 <HAL_RCC_OscConfig+0x6a4>)
 8003482:	6a1a      	ldr	r2, [r3, #32]
 8003484:	4b22      	ldr	r3, [pc, #136]	@ (8003510 <HAL_RCC_OscConfig+0x6a4>)
 8003486:	4923      	ldr	r1, [pc, #140]	@ (8003514 <HAL_RCC_OscConfig+0x6a8>)
 8003488:	400a      	ands	r2, r1
 800348a:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348c:	f7fe fbba 	bl	8001c04 <HAL_GetTick>
 8003490:	0003      	movs	r3, r0
 8003492:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003494:	e008      	b.n	80034a8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003496:	f7fe fbb5 	bl	8001c04 <HAL_GetTick>
 800349a:	0002      	movs	r2, r0
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e0aa      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80034a8:	4b12      	ldr	r3, [pc, #72]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	2202      	movs	r2, #2
 80034ae:	4013      	ands	r3, r2
 80034b0:	d1f1      	bne.n	8003496 <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d100      	bne.n	80034bc <HAL_RCC_OscConfig+0x650>
 80034ba:	e09f      	b.n	80035fc <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	2b0c      	cmp	r3, #12
 80034c0:	d100      	bne.n	80034c4 <HAL_RCC_OscConfig+0x658>
 80034c2:	e078      	b.n	80035b6 <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	d159      	bne.n	8003580 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034cc:	4b09      	ldr	r3, [pc, #36]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	4b08      	ldr	r3, [pc, #32]	@ (80034f4 <HAL_RCC_OscConfig+0x688>)
 80034d2:	4911      	ldr	r1, [pc, #68]	@ (8003518 <HAL_RCC_OscConfig+0x6ac>)
 80034d4:	400a      	ands	r2, r1
 80034d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d8:	f7fe fb94 	bl	8001c04 <HAL_GetTick>
 80034dc:	0003      	movs	r3, r0
 80034de:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80034e0:	e01c      	b.n	800351c <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034e2:	f7fe fb8f 	bl	8001c04 <HAL_GetTick>
 80034e6:	0002      	movs	r2, r0
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d915      	bls.n	800351c <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e084      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
 80034f4:	40021000 	.word	0x40021000
 80034f8:	ffff1fff 	.word	0xffff1fff
 80034fc:	fffffeff 	.word	0xfffffeff
 8003500:	40007000 	.word	0x40007000
 8003504:	fffffbff 	.word	0xfffffbff
 8003508:	00001388 	.word	0x00001388
 800350c:	efffffff 	.word	0xefffffff
 8003510:	40010000 	.word	0x40010000
 8003514:	ffffdfff 	.word	0xffffdfff
 8003518:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800351c:	4b3a      	ldr	r3, [pc, #232]	@ (8003608 <HAL_RCC_OscConfig+0x79c>)
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	2380      	movs	r3, #128	@ 0x80
 8003522:	049b      	lsls	r3, r3, #18
 8003524:	4013      	ands	r3, r2
 8003526:	d1dc      	bne.n	80034e2 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003528:	4b37      	ldr	r3, [pc, #220]	@ (8003608 <HAL_RCC_OscConfig+0x79c>)
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	4a37      	ldr	r2, [pc, #220]	@ (800360c <HAL_RCC_OscConfig+0x7a0>)
 800352e:	4013      	ands	r3, r2
 8003530:	0019      	movs	r1, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353a:	431a      	orrs	r2, r3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003540:	431a      	orrs	r2, r3
 8003542:	4b31      	ldr	r3, [pc, #196]	@ (8003608 <HAL_RCC_OscConfig+0x79c>)
 8003544:	430a      	orrs	r2, r1
 8003546:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003548:	4b2f      	ldr	r3, [pc, #188]	@ (8003608 <HAL_RCC_OscConfig+0x79c>)
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	4b2e      	ldr	r3, [pc, #184]	@ (8003608 <HAL_RCC_OscConfig+0x79c>)
 800354e:	2180      	movs	r1, #128	@ 0x80
 8003550:	0449      	lsls	r1, r1, #17
 8003552:	430a      	orrs	r2, r1
 8003554:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003556:	f7fe fb55 	bl	8001c04 <HAL_GetTick>
 800355a:	0003      	movs	r3, r0
 800355c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003560:	f7fe fb50 	bl	8001c04 <HAL_GetTick>
 8003564:	0002      	movs	r2, r0
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e045      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003572:	4b25      	ldr	r3, [pc, #148]	@ (8003608 <HAL_RCC_OscConfig+0x79c>)
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	2380      	movs	r3, #128	@ 0x80
 8003578:	049b      	lsls	r3, r3, #18
 800357a:	4013      	ands	r3, r2
 800357c:	d0f0      	beq.n	8003560 <HAL_RCC_OscConfig+0x6f4>
 800357e:	e03d      	b.n	80035fc <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003580:	4b21      	ldr	r3, [pc, #132]	@ (8003608 <HAL_RCC_OscConfig+0x79c>)
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	4b20      	ldr	r3, [pc, #128]	@ (8003608 <HAL_RCC_OscConfig+0x79c>)
 8003586:	4922      	ldr	r1, [pc, #136]	@ (8003610 <HAL_RCC_OscConfig+0x7a4>)
 8003588:	400a      	ands	r2, r1
 800358a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800358c:	f7fe fb3a 	bl	8001c04 <HAL_GetTick>
 8003590:	0003      	movs	r3, r0
 8003592:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003594:	e008      	b.n	80035a8 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003596:	f7fe fb35 	bl	8001c04 <HAL_GetTick>
 800359a:	0002      	movs	r2, r0
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d901      	bls.n	80035a8 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e02a      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80035a8:	4b17      	ldr	r3, [pc, #92]	@ (8003608 <HAL_RCC_OscConfig+0x79c>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	2380      	movs	r3, #128	@ 0x80
 80035ae:	049b      	lsls	r3, r3, #18
 80035b0:	4013      	ands	r3, r2
 80035b2:	d1f0      	bne.n	8003596 <HAL_RCC_OscConfig+0x72a>
 80035b4:	e022      	b.n	80035fc <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d101      	bne.n	80035c2 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e01d      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035c2:	4b11      	ldr	r3, [pc, #68]	@ (8003608 <HAL_RCC_OscConfig+0x79c>)
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	2380      	movs	r3, #128	@ 0x80
 80035cc:	025b      	lsls	r3, r3, #9
 80035ce:	401a      	ands	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d10f      	bne.n	80035f8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	23f0      	movs	r3, #240	@ 0xf0
 80035dc:	039b      	lsls	r3, r3, #14
 80035de:	401a      	ands	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d107      	bne.n	80035f8 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	23c0      	movs	r3, #192	@ 0xc0
 80035ec:	041b      	lsls	r3, r3, #16
 80035ee:	401a      	ands	r2, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d001      	beq.n	80035fc <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e000      	b.n	80035fe <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80035fc:	2300      	movs	r3, #0
}
 80035fe:	0018      	movs	r0, r3
 8003600:	46bd      	mov	sp, r7
 8003602:	b00a      	add	sp, #40	@ 0x28
 8003604:	bdb0      	pop	{r4, r5, r7, pc}
 8003606:	46c0      	nop			@ (mov r8, r8)
 8003608:	40021000 	.word	0x40021000
 800360c:	ff02ffff 	.word	0xff02ffff
 8003610:	feffffff 	.word	0xfeffffff

08003614 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003614:	b5b0      	push	{r4, r5, r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d101      	bne.n	8003628 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e128      	b.n	800387a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003628:	4b96      	ldr	r3, [pc, #600]	@ (8003884 <HAL_RCC_ClockConfig+0x270>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	2201      	movs	r2, #1
 800362e:	4013      	ands	r3, r2
 8003630:	683a      	ldr	r2, [r7, #0]
 8003632:	429a      	cmp	r2, r3
 8003634:	d91e      	bls.n	8003674 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003636:	4b93      	ldr	r3, [pc, #588]	@ (8003884 <HAL_RCC_ClockConfig+0x270>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2201      	movs	r2, #1
 800363c:	4393      	bics	r3, r2
 800363e:	0019      	movs	r1, r3
 8003640:	4b90      	ldr	r3, [pc, #576]	@ (8003884 <HAL_RCC_ClockConfig+0x270>)
 8003642:	683a      	ldr	r2, [r7, #0]
 8003644:	430a      	orrs	r2, r1
 8003646:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003648:	f7fe fadc 	bl	8001c04 <HAL_GetTick>
 800364c:	0003      	movs	r3, r0
 800364e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003650:	e009      	b.n	8003666 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003652:	f7fe fad7 	bl	8001c04 <HAL_GetTick>
 8003656:	0002      	movs	r2, r0
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	1ad3      	subs	r3, r2, r3
 800365c:	4a8a      	ldr	r2, [pc, #552]	@ (8003888 <HAL_RCC_ClockConfig+0x274>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e109      	b.n	800387a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003666:	4b87      	ldr	r3, [pc, #540]	@ (8003884 <HAL_RCC_ClockConfig+0x270>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2201      	movs	r2, #1
 800366c:	4013      	ands	r3, r2
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	429a      	cmp	r2, r3
 8003672:	d1ee      	bne.n	8003652 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2202      	movs	r2, #2
 800367a:	4013      	ands	r3, r2
 800367c:	d009      	beq.n	8003692 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800367e:	4b83      	ldr	r3, [pc, #524]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	22f0      	movs	r2, #240	@ 0xf0
 8003684:	4393      	bics	r3, r2
 8003686:	0019      	movs	r1, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689a      	ldr	r2, [r3, #8]
 800368c:	4b7f      	ldr	r3, [pc, #508]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 800368e:	430a      	orrs	r2, r1
 8003690:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	2201      	movs	r2, #1
 8003698:	4013      	ands	r3, r2
 800369a:	d100      	bne.n	800369e <HAL_RCC_ClockConfig+0x8a>
 800369c:	e089      	b.n	80037b2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	2b02      	cmp	r3, #2
 80036a4:	d107      	bne.n	80036b6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80036a6:	4b79      	ldr	r3, [pc, #484]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	2380      	movs	r3, #128	@ 0x80
 80036ac:	029b      	lsls	r3, r3, #10
 80036ae:	4013      	ands	r3, r2
 80036b0:	d120      	bne.n	80036f4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e0e1      	b.n	800387a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	2b03      	cmp	r3, #3
 80036bc:	d107      	bne.n	80036ce <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80036be:	4b73      	ldr	r3, [pc, #460]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	2380      	movs	r3, #128	@ 0x80
 80036c4:	049b      	lsls	r3, r3, #18
 80036c6:	4013      	ands	r3, r2
 80036c8:	d114      	bne.n	80036f4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e0d5      	b.n	800387a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d106      	bne.n	80036e4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036d6:	4b6d      	ldr	r3, [pc, #436]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2204      	movs	r2, #4
 80036dc:	4013      	ands	r3, r2
 80036de:	d109      	bne.n	80036f4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e0ca      	b.n	800387a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80036e4:	4b69      	ldr	r3, [pc, #420]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	2380      	movs	r3, #128	@ 0x80
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	4013      	ands	r3, r2
 80036ee:	d101      	bne.n	80036f4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e0c2      	b.n	800387a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036f4:	4b65      	ldr	r3, [pc, #404]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	2203      	movs	r2, #3
 80036fa:	4393      	bics	r3, r2
 80036fc:	0019      	movs	r1, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	4b62      	ldr	r3, [pc, #392]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 8003704:	430a      	orrs	r2, r1
 8003706:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003708:	f7fe fa7c 	bl	8001c04 <HAL_GetTick>
 800370c:	0003      	movs	r3, r0
 800370e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	2b02      	cmp	r3, #2
 8003716:	d111      	bne.n	800373c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003718:	e009      	b.n	800372e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800371a:	f7fe fa73 	bl	8001c04 <HAL_GetTick>
 800371e:	0002      	movs	r2, r0
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	4a58      	ldr	r2, [pc, #352]	@ (8003888 <HAL_RCC_ClockConfig+0x274>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d901      	bls.n	800372e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e0a5      	b.n	800387a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800372e:	4b57      	ldr	r3, [pc, #348]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	220c      	movs	r2, #12
 8003734:	4013      	ands	r3, r2
 8003736:	2b08      	cmp	r3, #8
 8003738:	d1ef      	bne.n	800371a <HAL_RCC_ClockConfig+0x106>
 800373a:	e03a      	b.n	80037b2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	2b03      	cmp	r3, #3
 8003742:	d111      	bne.n	8003768 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003744:	e009      	b.n	800375a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003746:	f7fe fa5d 	bl	8001c04 <HAL_GetTick>
 800374a:	0002      	movs	r2, r0
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	4a4d      	ldr	r2, [pc, #308]	@ (8003888 <HAL_RCC_ClockConfig+0x274>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d901      	bls.n	800375a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e08f      	b.n	800387a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800375a:	4b4c      	ldr	r3, [pc, #304]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	220c      	movs	r2, #12
 8003760:	4013      	ands	r3, r2
 8003762:	2b0c      	cmp	r3, #12
 8003764:	d1ef      	bne.n	8003746 <HAL_RCC_ClockConfig+0x132>
 8003766:	e024      	b.n	80037b2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d11b      	bne.n	80037a8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003770:	e009      	b.n	8003786 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003772:	f7fe fa47 	bl	8001c04 <HAL_GetTick>
 8003776:	0002      	movs	r2, r0
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	4a42      	ldr	r2, [pc, #264]	@ (8003888 <HAL_RCC_ClockConfig+0x274>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d901      	bls.n	8003786 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8003782:	2303      	movs	r3, #3
 8003784:	e079      	b.n	800387a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003786:	4b41      	ldr	r3, [pc, #260]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	220c      	movs	r2, #12
 800378c:	4013      	ands	r3, r2
 800378e:	2b04      	cmp	r3, #4
 8003790:	d1ef      	bne.n	8003772 <HAL_RCC_ClockConfig+0x15e>
 8003792:	e00e      	b.n	80037b2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003794:	f7fe fa36 	bl	8001c04 <HAL_GetTick>
 8003798:	0002      	movs	r2, r0
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	4a3a      	ldr	r2, [pc, #232]	@ (8003888 <HAL_RCC_ClockConfig+0x274>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d901      	bls.n	80037a8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e068      	b.n	800387a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80037a8:	4b38      	ldr	r3, [pc, #224]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	220c      	movs	r2, #12
 80037ae:	4013      	ands	r3, r2
 80037b0:	d1f0      	bne.n	8003794 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037b2:	4b34      	ldr	r3, [pc, #208]	@ (8003884 <HAL_RCC_ClockConfig+0x270>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2201      	movs	r2, #1
 80037b8:	4013      	ands	r3, r2
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d21e      	bcs.n	80037fe <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c0:	4b30      	ldr	r3, [pc, #192]	@ (8003884 <HAL_RCC_ClockConfig+0x270>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2201      	movs	r2, #1
 80037c6:	4393      	bics	r3, r2
 80037c8:	0019      	movs	r1, r3
 80037ca:	4b2e      	ldr	r3, [pc, #184]	@ (8003884 <HAL_RCC_ClockConfig+0x270>)
 80037cc:	683a      	ldr	r2, [r7, #0]
 80037ce:	430a      	orrs	r2, r1
 80037d0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80037d2:	f7fe fa17 	bl	8001c04 <HAL_GetTick>
 80037d6:	0003      	movs	r3, r0
 80037d8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037da:	e009      	b.n	80037f0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037dc:	f7fe fa12 	bl	8001c04 <HAL_GetTick>
 80037e0:	0002      	movs	r2, r0
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	4a28      	ldr	r2, [pc, #160]	@ (8003888 <HAL_RCC_ClockConfig+0x274>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d901      	bls.n	80037f0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e044      	b.n	800387a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037f0:	4b24      	ldr	r3, [pc, #144]	@ (8003884 <HAL_RCC_ClockConfig+0x270>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2201      	movs	r2, #1
 80037f6:	4013      	ands	r3, r2
 80037f8:	683a      	ldr	r2, [r7, #0]
 80037fa:	429a      	cmp	r2, r3
 80037fc:	d1ee      	bne.n	80037dc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	2204      	movs	r2, #4
 8003804:	4013      	ands	r3, r2
 8003806:	d009      	beq.n	800381c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003808:	4b20      	ldr	r3, [pc, #128]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	4a20      	ldr	r2, [pc, #128]	@ (8003890 <HAL_RCC_ClockConfig+0x27c>)
 800380e:	4013      	ands	r3, r2
 8003810:	0019      	movs	r1, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68da      	ldr	r2, [r3, #12]
 8003816:	4b1d      	ldr	r3, [pc, #116]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 8003818:	430a      	orrs	r2, r1
 800381a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2208      	movs	r2, #8
 8003822:	4013      	ands	r3, r2
 8003824:	d00a      	beq.n	800383c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003826:	4b19      	ldr	r3, [pc, #100]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	4a1a      	ldr	r2, [pc, #104]	@ (8003894 <HAL_RCC_ClockConfig+0x280>)
 800382c:	4013      	ands	r3, r2
 800382e:	0019      	movs	r1, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	00da      	lsls	r2, r3, #3
 8003836:	4b15      	ldr	r3, [pc, #84]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 8003838:	430a      	orrs	r2, r1
 800383a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800383c:	f000 f832 	bl	80038a4 <HAL_RCC_GetSysClockFreq>
 8003840:	0001      	movs	r1, r0
 8003842:	4b12      	ldr	r3, [pc, #72]	@ (800388c <HAL_RCC_ClockConfig+0x278>)
 8003844:	68db      	ldr	r3, [r3, #12]
 8003846:	091b      	lsrs	r3, r3, #4
 8003848:	220f      	movs	r2, #15
 800384a:	4013      	ands	r3, r2
 800384c:	4a12      	ldr	r2, [pc, #72]	@ (8003898 <HAL_RCC_ClockConfig+0x284>)
 800384e:	5cd3      	ldrb	r3, [r2, r3]
 8003850:	000a      	movs	r2, r1
 8003852:	40da      	lsrs	r2, r3
 8003854:	4b11      	ldr	r3, [pc, #68]	@ (800389c <HAL_RCC_ClockConfig+0x288>)
 8003856:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003858:	4b11      	ldr	r3, [pc, #68]	@ (80038a0 <HAL_RCC_ClockConfig+0x28c>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	250b      	movs	r5, #11
 800385e:	197c      	adds	r4, r7, r5
 8003860:	0018      	movs	r0, r3
 8003862:	f7fe f989 	bl	8001b78 <HAL_InitTick>
 8003866:	0003      	movs	r3, r0
 8003868:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800386a:	197b      	adds	r3, r7, r5
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d002      	beq.n	8003878 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003872:	197b      	adds	r3, r7, r5
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	e000      	b.n	800387a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003878:	2300      	movs	r3, #0
}
 800387a:	0018      	movs	r0, r3
 800387c:	46bd      	mov	sp, r7
 800387e:	b004      	add	sp, #16
 8003880:	bdb0      	pop	{r4, r5, r7, pc}
 8003882:	46c0      	nop			@ (mov r8, r8)
 8003884:	40022000 	.word	0x40022000
 8003888:	00001388 	.word	0x00001388
 800388c:	40021000 	.word	0x40021000
 8003890:	fffff8ff 	.word	0xfffff8ff
 8003894:	ffffc7ff 	.word	0xffffc7ff
 8003898:	08006ee8 	.word	0x08006ee8
 800389c:	20000004 	.word	0x20000004
 80038a0:	20000008 	.word	0x20000008

080038a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b086      	sub	sp, #24
 80038a8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80038aa:	4b3c      	ldr	r3, [pc, #240]	@ (800399c <HAL_RCC_GetSysClockFreq+0xf8>)
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	220c      	movs	r2, #12
 80038b4:	4013      	ands	r3, r2
 80038b6:	2b0c      	cmp	r3, #12
 80038b8:	d013      	beq.n	80038e2 <HAL_RCC_GetSysClockFreq+0x3e>
 80038ba:	d85c      	bhi.n	8003976 <HAL_RCC_GetSysClockFreq+0xd2>
 80038bc:	2b04      	cmp	r3, #4
 80038be:	d002      	beq.n	80038c6 <HAL_RCC_GetSysClockFreq+0x22>
 80038c0:	2b08      	cmp	r3, #8
 80038c2:	d00b      	beq.n	80038dc <HAL_RCC_GetSysClockFreq+0x38>
 80038c4:	e057      	b.n	8003976 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80038c6:	4b35      	ldr	r3, [pc, #212]	@ (800399c <HAL_RCC_GetSysClockFreq+0xf8>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2210      	movs	r2, #16
 80038cc:	4013      	ands	r3, r2
 80038ce:	d002      	beq.n	80038d6 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80038d0:	4b33      	ldr	r3, [pc, #204]	@ (80039a0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80038d2:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80038d4:	e05d      	b.n	8003992 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80038d6:	4b33      	ldr	r3, [pc, #204]	@ (80039a4 <HAL_RCC_GetSysClockFreq+0x100>)
 80038d8:	613b      	str	r3, [r7, #16]
      break;
 80038da:	e05a      	b.n	8003992 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80038dc:	4b32      	ldr	r3, [pc, #200]	@ (80039a8 <HAL_RCC_GetSysClockFreq+0x104>)
 80038de:	613b      	str	r3, [r7, #16]
      break;
 80038e0:	e057      	b.n	8003992 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	0c9b      	lsrs	r3, r3, #18
 80038e6:	220f      	movs	r2, #15
 80038e8:	4013      	ands	r3, r2
 80038ea:	4a30      	ldr	r2, [pc, #192]	@ (80039ac <HAL_RCC_GetSysClockFreq+0x108>)
 80038ec:	5cd3      	ldrb	r3, [r2, r3]
 80038ee:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	0d9b      	lsrs	r3, r3, #22
 80038f4:	2203      	movs	r2, #3
 80038f6:	4013      	ands	r3, r2
 80038f8:	3301      	adds	r3, #1
 80038fa:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038fc:	4b27      	ldr	r3, [pc, #156]	@ (800399c <HAL_RCC_GetSysClockFreq+0xf8>)
 80038fe:	68da      	ldr	r2, [r3, #12]
 8003900:	2380      	movs	r3, #128	@ 0x80
 8003902:	025b      	lsls	r3, r3, #9
 8003904:	4013      	ands	r3, r2
 8003906:	d00f      	beq.n	8003928 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8003908:	68b9      	ldr	r1, [r7, #8]
 800390a:	000a      	movs	r2, r1
 800390c:	0152      	lsls	r2, r2, #5
 800390e:	1a52      	subs	r2, r2, r1
 8003910:	0193      	lsls	r3, r2, #6
 8003912:	1a9b      	subs	r3, r3, r2
 8003914:	00db      	lsls	r3, r3, #3
 8003916:	185b      	adds	r3, r3, r1
 8003918:	025b      	lsls	r3, r3, #9
 800391a:	6879      	ldr	r1, [r7, #4]
 800391c:	0018      	movs	r0, r3
 800391e:	f7fc fbfd 	bl	800011c <__udivsi3>
 8003922:	0003      	movs	r3, r0
 8003924:	617b      	str	r3, [r7, #20]
 8003926:	e023      	b.n	8003970 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003928:	4b1c      	ldr	r3, [pc, #112]	@ (800399c <HAL_RCC_GetSysClockFreq+0xf8>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2210      	movs	r2, #16
 800392e:	4013      	ands	r3, r2
 8003930:	d00f      	beq.n	8003952 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8003932:	68b9      	ldr	r1, [r7, #8]
 8003934:	000a      	movs	r2, r1
 8003936:	0152      	lsls	r2, r2, #5
 8003938:	1a52      	subs	r2, r2, r1
 800393a:	0193      	lsls	r3, r2, #6
 800393c:	1a9b      	subs	r3, r3, r2
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	185b      	adds	r3, r3, r1
 8003942:	021b      	lsls	r3, r3, #8
 8003944:	6879      	ldr	r1, [r7, #4]
 8003946:	0018      	movs	r0, r3
 8003948:	f7fc fbe8 	bl	800011c <__udivsi3>
 800394c:	0003      	movs	r3, r0
 800394e:	617b      	str	r3, [r7, #20]
 8003950:	e00e      	b.n	8003970 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8003952:	68b9      	ldr	r1, [r7, #8]
 8003954:	000a      	movs	r2, r1
 8003956:	0152      	lsls	r2, r2, #5
 8003958:	1a52      	subs	r2, r2, r1
 800395a:	0193      	lsls	r3, r2, #6
 800395c:	1a9b      	subs	r3, r3, r2
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	185b      	adds	r3, r3, r1
 8003962:	029b      	lsls	r3, r3, #10
 8003964:	6879      	ldr	r1, [r7, #4]
 8003966:	0018      	movs	r0, r3
 8003968:	f7fc fbd8 	bl	800011c <__udivsi3>
 800396c:	0003      	movs	r3, r0
 800396e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	613b      	str	r3, [r7, #16]
      break;
 8003974:	e00d      	b.n	8003992 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003976:	4b09      	ldr	r3, [pc, #36]	@ (800399c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	0b5b      	lsrs	r3, r3, #13
 800397c:	2207      	movs	r2, #7
 800397e:	4013      	ands	r3, r2
 8003980:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	3301      	adds	r3, #1
 8003986:	2280      	movs	r2, #128	@ 0x80
 8003988:	0212      	lsls	r2, r2, #8
 800398a:	409a      	lsls	r2, r3
 800398c:	0013      	movs	r3, r2
 800398e:	613b      	str	r3, [r7, #16]
      break;
 8003990:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003992:	693b      	ldr	r3, [r7, #16]
}
 8003994:	0018      	movs	r0, r3
 8003996:	46bd      	mov	sp, r7
 8003998:	b006      	add	sp, #24
 800399a:	bd80      	pop	{r7, pc}
 800399c:	40021000 	.word	0x40021000
 80039a0:	003d0900 	.word	0x003d0900
 80039a4:	00f42400 	.word	0x00f42400
 80039a8:	007a1200 	.word	0x007a1200
 80039ac:	08006f00 	.word	0x08006f00

080039b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039b4:	4b02      	ldr	r3, [pc, #8]	@ (80039c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80039b6:	681b      	ldr	r3, [r3, #0]
}
 80039b8:	0018      	movs	r0, r3
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	46c0      	nop			@ (mov r8, r8)
 80039c0:	20000004 	.word	0x20000004

080039c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039c8:	f7ff fff2 	bl	80039b0 <HAL_RCC_GetHCLKFreq>
 80039cc:	0001      	movs	r1, r0
 80039ce:	4b06      	ldr	r3, [pc, #24]	@ (80039e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	0a1b      	lsrs	r3, r3, #8
 80039d4:	2207      	movs	r2, #7
 80039d6:	4013      	ands	r3, r2
 80039d8:	4a04      	ldr	r2, [pc, #16]	@ (80039ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80039da:	5cd3      	ldrb	r3, [r2, r3]
 80039dc:	40d9      	lsrs	r1, r3
 80039de:	000b      	movs	r3, r1
}
 80039e0:	0018      	movs	r0, r3
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
 80039e6:	46c0      	nop			@ (mov r8, r8)
 80039e8:	40021000 	.word	0x40021000
 80039ec:	08006ef8 	.word	0x08006ef8

080039f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039f4:	f7ff ffdc 	bl	80039b0 <HAL_RCC_GetHCLKFreq>
 80039f8:	0001      	movs	r1, r0
 80039fa:	4b06      	ldr	r3, [pc, #24]	@ (8003a14 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	0adb      	lsrs	r3, r3, #11
 8003a00:	2207      	movs	r2, #7
 8003a02:	4013      	ands	r3, r2
 8003a04:	4a04      	ldr	r2, [pc, #16]	@ (8003a18 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a06:	5cd3      	ldrb	r3, [r2, r3]
 8003a08:	40d9      	lsrs	r1, r3
 8003a0a:	000b      	movs	r3, r1
}
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	46c0      	nop			@ (mov r8, r8)
 8003a14:	40021000 	.word	0x40021000
 8003a18:	08006ef8 	.word	0x08006ef8

08003a1c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b086      	sub	sp, #24
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8003a24:	2317      	movs	r3, #23
 8003a26:	18fb      	adds	r3, r7, r3
 8003a28:	2200      	movs	r2, #0
 8003a2a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2220      	movs	r2, #32
 8003a32:	4013      	ands	r3, r2
 8003a34:	d106      	bne.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	2380      	movs	r3, #128	@ 0x80
 8003a3c:	011b      	lsls	r3, r3, #4
 8003a3e:	4013      	ands	r3, r2
 8003a40:	d100      	bne.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8003a42:	e104      	b.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a44:	4bb9      	ldr	r3, [pc, #740]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003a46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a48:	2380      	movs	r3, #128	@ 0x80
 8003a4a:	055b      	lsls	r3, r3, #21
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	d10a      	bne.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a50:	4bb6      	ldr	r3, [pc, #728]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003a52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a54:	4bb5      	ldr	r3, [pc, #724]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003a56:	2180      	movs	r1, #128	@ 0x80
 8003a58:	0549      	lsls	r1, r1, #21
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8003a5e:	2317      	movs	r3, #23
 8003a60:	18fb      	adds	r3, r7, r3
 8003a62:	2201      	movs	r2, #1
 8003a64:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a66:	4bb2      	ldr	r3, [pc, #712]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	2380      	movs	r3, #128	@ 0x80
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	4013      	ands	r3, r2
 8003a70:	d11a      	bne.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a72:	4baf      	ldr	r3, [pc, #700]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	4bae      	ldr	r3, [pc, #696]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003a78:	2180      	movs	r1, #128	@ 0x80
 8003a7a:	0049      	lsls	r1, r1, #1
 8003a7c:	430a      	orrs	r2, r1
 8003a7e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a80:	f7fe f8c0 	bl	8001c04 <HAL_GetTick>
 8003a84:	0003      	movs	r3, r0
 8003a86:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a88:	e008      	b.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a8a:	f7fe f8bb 	bl	8001c04 <HAL_GetTick>
 8003a8e:	0002      	movs	r2, r0
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	1ad3      	subs	r3, r2, r3
 8003a94:	2b64      	cmp	r3, #100	@ 0x64
 8003a96:	d901      	bls.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003a98:	2303      	movs	r3, #3
 8003a9a:	e143      	b.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a9c:	4ba4      	ldr	r3, [pc, #656]	@ (8003d30 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	2380      	movs	r3, #128	@ 0x80
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	d0f0      	beq.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003aa8:	4ba0      	ldr	r3, [pc, #640]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	23c0      	movs	r3, #192	@ 0xc0
 8003aae:	039b      	lsls	r3, r3, #14
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	23c0      	movs	r3, #192	@ 0xc0
 8003aba:	039b      	lsls	r3, r3, #14
 8003abc:	4013      	ands	r3, r2
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d107      	bne.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689a      	ldr	r2, [r3, #8]
 8003ac8:	23c0      	movs	r3, #192	@ 0xc0
 8003aca:	039b      	lsls	r3, r3, #14
 8003acc:	4013      	ands	r3, r2
 8003ace:	68fa      	ldr	r2, [r7, #12]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d013      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	23c0      	movs	r3, #192	@ 0xc0
 8003ada:	029b      	lsls	r3, r3, #10
 8003adc:	401a      	ands	r2, r3
 8003ade:	23c0      	movs	r3, #192	@ 0xc0
 8003ae0:	029b      	lsls	r3, r3, #10
 8003ae2:	429a      	cmp	r2, r3
 8003ae4:	d10a      	bne.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003ae6:	4b91      	ldr	r3, [pc, #580]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	2380      	movs	r3, #128	@ 0x80
 8003aec:	029b      	lsls	r3, r3, #10
 8003aee:	401a      	ands	r2, r3
 8003af0:	2380      	movs	r3, #128	@ 0x80
 8003af2:	029b      	lsls	r3, r3, #10
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d101      	bne.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e113      	b.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003afc:	4b8b      	ldr	r3, [pc, #556]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003afe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b00:	23c0      	movs	r3, #192	@ 0xc0
 8003b02:	029b      	lsls	r3, r3, #10
 8003b04:	4013      	ands	r3, r2
 8003b06:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d049      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685a      	ldr	r2, [r3, #4]
 8003b12:	23c0      	movs	r3, #192	@ 0xc0
 8003b14:	029b      	lsls	r3, r3, #10
 8003b16:	4013      	ands	r3, r2
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d004      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2220      	movs	r2, #32
 8003b24:	4013      	ands	r3, r2
 8003b26:	d10d      	bne.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	689a      	ldr	r2, [r3, #8]
 8003b2c:	23c0      	movs	r3, #192	@ 0xc0
 8003b2e:	029b      	lsls	r3, r3, #10
 8003b30:	4013      	ands	r3, r2
 8003b32:	68fa      	ldr	r2, [r7, #12]
 8003b34:	429a      	cmp	r2, r3
 8003b36:	d034      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	2380      	movs	r3, #128	@ 0x80
 8003b3e:	011b      	lsls	r3, r3, #4
 8003b40:	4013      	ands	r3, r2
 8003b42:	d02e      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003b44:	4b79      	ldr	r3, [pc, #484]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b48:	4a7a      	ldr	r2, [pc, #488]	@ (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b4e:	4b77      	ldr	r3, [pc, #476]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b52:	4b76      	ldr	r3, [pc, #472]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b54:	2180      	movs	r1, #128	@ 0x80
 8003b56:	0309      	lsls	r1, r1, #12
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b5c:	4b73      	ldr	r3, [pc, #460]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b5e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b60:	4b72      	ldr	r3, [pc, #456]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b62:	4975      	ldr	r1, [pc, #468]	@ (8003d38 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003b64:	400a      	ands	r2, r1
 8003b66:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003b68:	4b70      	ldr	r3, [pc, #448]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	2380      	movs	r3, #128	@ 0x80
 8003b72:	005b      	lsls	r3, r3, #1
 8003b74:	4013      	ands	r3, r2
 8003b76:	d014      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b78:	f7fe f844 	bl	8001c04 <HAL_GetTick>
 8003b7c:	0003      	movs	r3, r0
 8003b7e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b80:	e009      	b.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b82:	f7fe f83f 	bl	8001c04 <HAL_GetTick>
 8003b86:	0002      	movs	r2, r0
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	4a6b      	ldr	r2, [pc, #428]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d901      	bls.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e0c6      	b.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b96:	4b65      	ldr	r3, [pc, #404]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003b98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003b9a:	2380      	movs	r3, #128	@ 0x80
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d0ef      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	2380      	movs	r3, #128	@ 0x80
 8003ba8:	011b      	lsls	r3, r3, #4
 8003baa:	4013      	ands	r3, r2
 8003bac:	d01f      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	689a      	ldr	r2, [r3, #8]
 8003bb2:	23c0      	movs	r3, #192	@ 0xc0
 8003bb4:	029b      	lsls	r3, r3, #10
 8003bb6:	401a      	ands	r2, r3
 8003bb8:	23c0      	movs	r3, #192	@ 0xc0
 8003bba:	029b      	lsls	r3, r3, #10
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d10c      	bne.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8003bc0:	4b5a      	ldr	r3, [pc, #360]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a5e      	ldr	r2, [pc, #376]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	0019      	movs	r1, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	689a      	ldr	r2, [r3, #8]
 8003bce:	23c0      	movs	r3, #192	@ 0xc0
 8003bd0:	039b      	lsls	r3, r3, #14
 8003bd2:	401a      	ands	r2, r3
 8003bd4:	4b55      	ldr	r3, [pc, #340]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	601a      	str	r2, [r3, #0]
 8003bda:	4b54      	ldr	r3, [pc, #336]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003bdc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	23c0      	movs	r3, #192	@ 0xc0
 8003be4:	029b      	lsls	r3, r3, #10
 8003be6:	401a      	ands	r2, r3
 8003be8:	4b50      	ldr	r3, [pc, #320]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003bea:	430a      	orrs	r2, r1
 8003bec:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	d01f      	beq.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	23c0      	movs	r3, #192	@ 0xc0
 8003bfe:	029b      	lsls	r3, r3, #10
 8003c00:	401a      	ands	r2, r3
 8003c02:	23c0      	movs	r3, #192	@ 0xc0
 8003c04:	029b      	lsls	r3, r3, #10
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d10c      	bne.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8003c0a:	4b48      	ldr	r3, [pc, #288]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a4c      	ldr	r2, [pc, #304]	@ (8003d40 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8003c10:	4013      	ands	r3, r2
 8003c12:	0019      	movs	r1, r3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685a      	ldr	r2, [r3, #4]
 8003c18:	23c0      	movs	r3, #192	@ 0xc0
 8003c1a:	039b      	lsls	r3, r3, #14
 8003c1c:	401a      	ands	r2, r3
 8003c1e:	4b43      	ldr	r3, [pc, #268]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c20:	430a      	orrs	r2, r1
 8003c22:	601a      	str	r2, [r3, #0]
 8003c24:	4b41      	ldr	r3, [pc, #260]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c26:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685a      	ldr	r2, [r3, #4]
 8003c2c:	23c0      	movs	r3, #192	@ 0xc0
 8003c2e:	029b      	lsls	r3, r3, #10
 8003c30:	401a      	ands	r2, r3
 8003c32:	4b3e      	ldr	r3, [pc, #248]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c34:	430a      	orrs	r2, r1
 8003c36:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003c38:	2317      	movs	r3, #23
 8003c3a:	18fb      	adds	r3, r7, r3
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d105      	bne.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c42:	4b3a      	ldr	r3, [pc, #232]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c46:	4b39      	ldr	r3, [pc, #228]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c48:	493e      	ldr	r1, [pc, #248]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8003c4a:	400a      	ands	r2, r1
 8003c4c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2201      	movs	r2, #1
 8003c54:	4013      	ands	r3, r2
 8003c56:	d009      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c58:	4b34      	ldr	r3, [pc, #208]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c5c:	2203      	movs	r2, #3
 8003c5e:	4393      	bics	r3, r2
 8003c60:	0019      	movs	r1, r3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	68da      	ldr	r2, [r3, #12]
 8003c66:	4b31      	ldr	r3, [pc, #196]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	2202      	movs	r2, #2
 8003c72:	4013      	ands	r3, r2
 8003c74:	d009      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c76:	4b2d      	ldr	r3, [pc, #180]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c7a:	220c      	movs	r2, #12
 8003c7c:	4393      	bics	r3, r2
 8003c7e:	0019      	movs	r1, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	691a      	ldr	r2, [r3, #16]
 8003c84:	4b29      	ldr	r3, [pc, #164]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c86:	430a      	orrs	r2, r1
 8003c88:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2204      	movs	r2, #4
 8003c90:	4013      	ands	r3, r2
 8003c92:	d009      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c94:	4b25      	ldr	r3, [pc, #148]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c98:	4a2b      	ldr	r2, [pc, #172]	@ (8003d48 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	0019      	movs	r1, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	695a      	ldr	r2, [r3, #20]
 8003ca2:	4b22      	ldr	r3, [pc, #136]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003ca4:	430a      	orrs	r2, r1
 8003ca6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2208      	movs	r2, #8
 8003cae:	4013      	ands	r3, r2
 8003cb0:	d009      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cb6:	4a25      	ldr	r2, [pc, #148]	@ (8003d4c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003cb8:	4013      	ands	r3, r2
 8003cba:	0019      	movs	r1, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	699a      	ldr	r2, [r3, #24]
 8003cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	2380      	movs	r3, #128	@ 0x80
 8003ccc:	005b      	lsls	r3, r3, #1
 8003cce:	4013      	ands	r3, r2
 8003cd0:	d009      	beq.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003cd2:	4b16      	ldr	r3, [pc, #88]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cd6:	4a17      	ldr	r2, [pc, #92]	@ (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8003cd8:	4013      	ands	r3, r2
 8003cda:	0019      	movs	r1, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	69da      	ldr	r2, [r3, #28]
 8003ce0:	4b12      	ldr	r3, [pc, #72]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003ce2:	430a      	orrs	r2, r1
 8003ce4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2240      	movs	r2, #64	@ 0x40
 8003cec:	4013      	ands	r3, r2
 8003cee:	d009      	beq.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cf0:	4b0e      	ldr	r3, [pc, #56]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cf4:	4a16      	ldr	r2, [pc, #88]	@ (8003d50 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	0019      	movs	r1, r3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d00:	430a      	orrs	r2, r1
 8003d02:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2280      	movs	r2, #128	@ 0x80
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	d009      	beq.n	8003d22 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8003d0e:	4b07      	ldr	r3, [pc, #28]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d12:	4a10      	ldr	r2, [pc, #64]	@ (8003d54 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d14:	4013      	ands	r3, r2
 8003d16:	0019      	movs	r1, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a1a      	ldr	r2, [r3, #32]
 8003d1c:	4b03      	ldr	r3, [pc, #12]	@ (8003d2c <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8003d22:	2300      	movs	r3, #0
}
 8003d24:	0018      	movs	r0, r3
 8003d26:	46bd      	mov	sp, r7
 8003d28:	b006      	add	sp, #24
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	40021000 	.word	0x40021000
 8003d30:	40007000 	.word	0x40007000
 8003d34:	fffcffff 	.word	0xfffcffff
 8003d38:	fff7ffff 	.word	0xfff7ffff
 8003d3c:	00001388 	.word	0x00001388
 8003d40:	ffcfffff 	.word	0xffcfffff
 8003d44:	efffffff 	.word	0xefffffff
 8003d48:	fffff3ff 	.word	0xfffff3ff
 8003d4c:	ffffcfff 	.word	0xffffcfff
 8003d50:	fbffffff 	.word	0xfbffffff
 8003d54:	fff3ffff 	.word	0xfff3ffff

08003d58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d101      	bne.n	8003d6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e032      	b.n	8003dd0 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2239      	movs	r2, #57	@ 0x39
 8003d6e:	5c9b      	ldrb	r3, [r3, r2]
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d107      	bne.n	8003d86 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2238      	movs	r2, #56	@ 0x38
 8003d7a:	2100      	movs	r1, #0
 8003d7c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	0018      	movs	r0, r3
 8003d82:	f7fd fc35 	bl	80015f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2239      	movs	r2, #57	@ 0x39
 8003d8a:	2102      	movs	r1, #2
 8003d8c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	3304      	adds	r3, #4
 8003d96:	0019      	movs	r1, r3
 8003d98:	0010      	movs	r0, r2
 8003d9a:	f000 fa91 	bl	80042c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	223e      	movs	r2, #62	@ 0x3e
 8003da2:	2101      	movs	r1, #1
 8003da4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	223a      	movs	r2, #58	@ 0x3a
 8003daa:	2101      	movs	r1, #1
 8003dac:	5499      	strb	r1, [r3, r2]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	223b      	movs	r2, #59	@ 0x3b
 8003db2:	2101      	movs	r1, #1
 8003db4:	5499      	strb	r1, [r3, r2]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	223c      	movs	r2, #60	@ 0x3c
 8003dba:	2101      	movs	r1, #1
 8003dbc:	5499      	strb	r1, [r3, r2]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	223d      	movs	r2, #61	@ 0x3d
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2239      	movs	r2, #57	@ 0x39
 8003dca:	2101      	movs	r1, #1
 8003dcc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	0018      	movs	r0, r3
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	b002      	add	sp, #8
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e032      	b.n	8003e50 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2239      	movs	r2, #57	@ 0x39
 8003dee:	5c9b      	ldrb	r3, [r3, r2]
 8003df0:	b2db      	uxtb	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d107      	bne.n	8003e06 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2238      	movs	r2, #56	@ 0x38
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	0018      	movs	r0, r3
 8003e02:	f000 f829 	bl	8003e58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2239      	movs	r2, #57	@ 0x39
 8003e0a:	2102      	movs	r1, #2
 8003e0c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	3304      	adds	r3, #4
 8003e16:	0019      	movs	r1, r3
 8003e18:	0010      	movs	r0, r2
 8003e1a:	f000 fa51 	bl	80042c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	223e      	movs	r2, #62	@ 0x3e
 8003e22:	2101      	movs	r1, #1
 8003e24:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	223a      	movs	r2, #58	@ 0x3a
 8003e2a:	2101      	movs	r1, #1
 8003e2c:	5499      	strb	r1, [r3, r2]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	223b      	movs	r2, #59	@ 0x3b
 8003e32:	2101      	movs	r1, #1
 8003e34:	5499      	strb	r1, [r3, r2]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	223c      	movs	r2, #60	@ 0x3c
 8003e3a:	2101      	movs	r1, #1
 8003e3c:	5499      	strb	r1, [r3, r2]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	223d      	movs	r2, #61	@ 0x3d
 8003e42:	2101      	movs	r1, #1
 8003e44:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2239      	movs	r2, #57	@ 0x39
 8003e4a:	2101      	movs	r1, #1
 8003e4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	0018      	movs	r0, r3
 8003e52:	46bd      	mov	sp, r7
 8003e54:	b002      	add	sp, #8
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e60:	46c0      	nop			@ (mov r8, r8)
 8003e62:	46bd      	mov	sp, r7
 8003e64:	b002      	add	sp, #8
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b084      	sub	sp, #16
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d108      	bne.n	8003e8a <HAL_TIM_PWM_Start+0x22>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	223a      	movs	r2, #58	@ 0x3a
 8003e7c:	5c9b      	ldrb	r3, [r3, r2]
 8003e7e:	b2db      	uxtb	r3, r3
 8003e80:	3b01      	subs	r3, #1
 8003e82:	1e5a      	subs	r2, r3, #1
 8003e84:	4193      	sbcs	r3, r2
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	e01f      	b.n	8003eca <HAL_TIM_PWM_Start+0x62>
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	2b04      	cmp	r3, #4
 8003e8e:	d108      	bne.n	8003ea2 <HAL_TIM_PWM_Start+0x3a>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	223b      	movs	r2, #59	@ 0x3b
 8003e94:	5c9b      	ldrb	r3, [r3, r2]
 8003e96:	b2db      	uxtb	r3, r3
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	1e5a      	subs	r2, r3, #1
 8003e9c:	4193      	sbcs	r3, r2
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	e013      	b.n	8003eca <HAL_TIM_PWM_Start+0x62>
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d108      	bne.n	8003eba <HAL_TIM_PWM_Start+0x52>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	223c      	movs	r2, #60	@ 0x3c
 8003eac:	5c9b      	ldrb	r3, [r3, r2]
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	1e5a      	subs	r2, r3, #1
 8003eb4:	4193      	sbcs	r3, r2
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	e007      	b.n	8003eca <HAL_TIM_PWM_Start+0x62>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	223d      	movs	r2, #61	@ 0x3d
 8003ebe:	5c9b      	ldrb	r3, [r3, r2]
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	1e5a      	subs	r2, r3, #1
 8003ec6:	4193      	sbcs	r3, r2
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d001      	beq.n	8003ed2 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e052      	b.n	8003f78 <HAL_TIM_PWM_Start+0x110>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d104      	bne.n	8003ee2 <HAL_TIM_PWM_Start+0x7a>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	223a      	movs	r2, #58	@ 0x3a
 8003edc:	2102      	movs	r1, #2
 8003ede:	5499      	strb	r1, [r3, r2]
 8003ee0:	e013      	b.n	8003f0a <HAL_TIM_PWM_Start+0xa2>
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	2b04      	cmp	r3, #4
 8003ee6:	d104      	bne.n	8003ef2 <HAL_TIM_PWM_Start+0x8a>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	223b      	movs	r2, #59	@ 0x3b
 8003eec:	2102      	movs	r1, #2
 8003eee:	5499      	strb	r1, [r3, r2]
 8003ef0:	e00b      	b.n	8003f0a <HAL_TIM_PWM_Start+0xa2>
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	2b08      	cmp	r3, #8
 8003ef6:	d104      	bne.n	8003f02 <HAL_TIM_PWM_Start+0x9a>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	223c      	movs	r2, #60	@ 0x3c
 8003efc:	2102      	movs	r1, #2
 8003efe:	5499      	strb	r1, [r3, r2]
 8003f00:	e003      	b.n	8003f0a <HAL_TIM_PWM_Start+0xa2>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	223d      	movs	r2, #61	@ 0x3d
 8003f06:	2102      	movs	r1, #2
 8003f08:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	6839      	ldr	r1, [r7, #0]
 8003f10:	2201      	movs	r2, #1
 8003f12:	0018      	movs	r0, r3
 8003f14:	f000 fbd6 	bl	80046c4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	2380      	movs	r3, #128	@ 0x80
 8003f1e:	05db      	lsls	r3, r3, #23
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d00e      	beq.n	8003f42 <HAL_TIM_PWM_Start+0xda>
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a15      	ldr	r2, [pc, #84]	@ (8003f80 <HAL_TIM_PWM_Start+0x118>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d009      	beq.n	8003f42 <HAL_TIM_PWM_Start+0xda>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a14      	ldr	r2, [pc, #80]	@ (8003f84 <HAL_TIM_PWM_Start+0x11c>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d004      	beq.n	8003f42 <HAL_TIM_PWM_Start+0xda>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a12      	ldr	r2, [pc, #72]	@ (8003f88 <HAL_TIM_PWM_Start+0x120>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d111      	bne.n	8003f66 <HAL_TIM_PWM_Start+0xfe>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	2207      	movs	r2, #7
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2b06      	cmp	r3, #6
 8003f52:	d010      	beq.n	8003f76 <HAL_TIM_PWM_Start+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2101      	movs	r1, #1
 8003f60:	430a      	orrs	r2, r1
 8003f62:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f64:	e007      	b.n	8003f76 <HAL_TIM_PWM_Start+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2101      	movs	r1, #1
 8003f72:	430a      	orrs	r2, r1
 8003f74:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	0018      	movs	r0, r3
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	b004      	add	sp, #16
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	40000400 	.word	0x40000400
 8003f84:	40010800 	.word	0x40010800
 8003f88:	40011400 	.word	0x40011400

08003f8c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b086      	sub	sp, #24
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f98:	2317      	movs	r3, #23
 8003f9a:	18fb      	adds	r3, r7, r3
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2238      	movs	r2, #56	@ 0x38
 8003fa4:	5c9b      	ldrb	r3, [r3, r2]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d101      	bne.n	8003fae <HAL_TIM_PWM_ConfigChannel+0x22>
 8003faa:	2302      	movs	r3, #2
 8003fac:	e0ad      	b.n	800410a <HAL_TIM_PWM_ConfigChannel+0x17e>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2238      	movs	r2, #56	@ 0x38
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2b0c      	cmp	r3, #12
 8003fba:	d100      	bne.n	8003fbe <HAL_TIM_PWM_ConfigChannel+0x32>
 8003fbc:	e076      	b.n	80040ac <HAL_TIM_PWM_ConfigChannel+0x120>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2b0c      	cmp	r3, #12
 8003fc2:	d900      	bls.n	8003fc6 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003fc4:	e095      	b.n	80040f2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2b08      	cmp	r3, #8
 8003fca:	d04e      	beq.n	800406a <HAL_TIM_PWM_ConfigChannel+0xde>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2b08      	cmp	r3, #8
 8003fd0:	d900      	bls.n	8003fd4 <HAL_TIM_PWM_ConfigChannel+0x48>
 8003fd2:	e08e      	b.n	80040f2 <HAL_TIM_PWM_ConfigChannel+0x166>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d003      	beq.n	8003fe2 <HAL_TIM_PWM_ConfigChannel+0x56>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b04      	cmp	r3, #4
 8003fde:	d021      	beq.n	8004024 <HAL_TIM_PWM_ConfigChannel+0x98>
 8003fe0:	e087      	b.n	80040f2 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	68ba      	ldr	r2, [r7, #8]
 8003fe8:	0011      	movs	r1, r2
 8003fea:	0018      	movs	r0, r3
 8003fec:	f000 f9cc 	bl	8004388 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	699a      	ldr	r2, [r3, #24]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2108      	movs	r1, #8
 8003ffc:	430a      	orrs	r2, r1
 8003ffe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	699a      	ldr	r2, [r3, #24]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2104      	movs	r1, #4
 800400c:	438a      	bics	r2, r1
 800400e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	6999      	ldr	r1, [r3, #24]
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	68da      	ldr	r2, [r3, #12]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	430a      	orrs	r2, r1
 8004020:	619a      	str	r2, [r3, #24]
      break;
 8004022:	e06b      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	68ba      	ldr	r2, [r7, #8]
 800402a:	0011      	movs	r1, r2
 800402c:	0018      	movs	r0, r3
 800402e:	f000 f9e7 	bl	8004400 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	699a      	ldr	r2, [r3, #24]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2180      	movs	r1, #128	@ 0x80
 800403e:	0109      	lsls	r1, r1, #4
 8004040:	430a      	orrs	r2, r1
 8004042:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	699a      	ldr	r2, [r3, #24]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4931      	ldr	r1, [pc, #196]	@ (8004114 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004050:	400a      	ands	r2, r1
 8004052:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	6999      	ldr	r1, [r3, #24]
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	021a      	lsls	r2, r3, #8
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	430a      	orrs	r2, r1
 8004066:	619a      	str	r2, [r3, #24]
      break;
 8004068:	e048      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	68ba      	ldr	r2, [r7, #8]
 8004070:	0011      	movs	r1, r2
 8004072:	0018      	movs	r0, r3
 8004074:	f000 fa06 	bl	8004484 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	69da      	ldr	r2, [r3, #28]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2108      	movs	r1, #8
 8004084:	430a      	orrs	r2, r1
 8004086:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	69da      	ldr	r2, [r3, #28]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2104      	movs	r1, #4
 8004094:	438a      	bics	r2, r1
 8004096:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	69d9      	ldr	r1, [r3, #28]
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	68da      	ldr	r2, [r3, #12]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	430a      	orrs	r2, r1
 80040a8:	61da      	str	r2, [r3, #28]
      break;
 80040aa:	e027      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	68ba      	ldr	r2, [r7, #8]
 80040b2:	0011      	movs	r1, r2
 80040b4:	0018      	movs	r0, r3
 80040b6:	f000 fa25 	bl	8004504 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	69da      	ldr	r2, [r3, #28]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	2180      	movs	r1, #128	@ 0x80
 80040c6:	0109      	lsls	r1, r1, #4
 80040c8:	430a      	orrs	r2, r1
 80040ca:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	69da      	ldr	r2, [r3, #28]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	490f      	ldr	r1, [pc, #60]	@ (8004114 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80040d8:	400a      	ands	r2, r1
 80040da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	69d9      	ldr	r1, [r3, #28]
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	021a      	lsls	r2, r3, #8
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	430a      	orrs	r2, r1
 80040ee:	61da      	str	r2, [r3, #28]
      break;
 80040f0:	e004      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80040f2:	2317      	movs	r3, #23
 80040f4:	18fb      	adds	r3, r7, r3
 80040f6:	2201      	movs	r2, #1
 80040f8:	701a      	strb	r2, [r3, #0]
      break;
 80040fa:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2238      	movs	r2, #56	@ 0x38
 8004100:	2100      	movs	r1, #0
 8004102:	5499      	strb	r1, [r3, r2]

  return status;
 8004104:	2317      	movs	r3, #23
 8004106:	18fb      	adds	r3, r7, r3
 8004108:	781b      	ldrb	r3, [r3, #0]
}
 800410a:	0018      	movs	r0, r3
 800410c:	46bd      	mov	sp, r7
 800410e:	b006      	add	sp, #24
 8004110:	bd80      	pop	{r7, pc}
 8004112:	46c0      	nop			@ (mov r8, r8)
 8004114:	fffffbff 	.word	0xfffffbff

08004118 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004122:	230f      	movs	r3, #15
 8004124:	18fb      	adds	r3, r7, r3
 8004126:	2200      	movs	r2, #0
 8004128:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2238      	movs	r2, #56	@ 0x38
 800412e:	5c9b      	ldrb	r3, [r3, r2]
 8004130:	2b01      	cmp	r3, #1
 8004132:	d101      	bne.n	8004138 <HAL_TIM_ConfigClockSource+0x20>
 8004134:	2302      	movs	r3, #2
 8004136:	e0bc      	b.n	80042b2 <HAL_TIM_ConfigClockSource+0x19a>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2238      	movs	r2, #56	@ 0x38
 800413c:	2101      	movs	r1, #1
 800413e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2239      	movs	r2, #57	@ 0x39
 8004144:	2102      	movs	r1, #2
 8004146:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	2277      	movs	r2, #119	@ 0x77
 8004154:	4393      	bics	r3, r2
 8004156:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	4a58      	ldr	r2, [pc, #352]	@ (80042bc <HAL_TIM_ConfigClockSource+0x1a4>)
 800415c:	4013      	ands	r3, r2
 800415e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	2280      	movs	r2, #128	@ 0x80
 800416e:	0192      	lsls	r2, r2, #6
 8004170:	4293      	cmp	r3, r2
 8004172:	d040      	beq.n	80041f6 <HAL_TIM_ConfigClockSource+0xde>
 8004174:	2280      	movs	r2, #128	@ 0x80
 8004176:	0192      	lsls	r2, r2, #6
 8004178:	4293      	cmp	r3, r2
 800417a:	d900      	bls.n	800417e <HAL_TIM_ConfigClockSource+0x66>
 800417c:	e088      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
 800417e:	2280      	movs	r2, #128	@ 0x80
 8004180:	0152      	lsls	r2, r2, #5
 8004182:	4293      	cmp	r3, r2
 8004184:	d100      	bne.n	8004188 <HAL_TIM_ConfigClockSource+0x70>
 8004186:	e088      	b.n	800429a <HAL_TIM_ConfigClockSource+0x182>
 8004188:	2280      	movs	r2, #128	@ 0x80
 800418a:	0152      	lsls	r2, r2, #5
 800418c:	4293      	cmp	r3, r2
 800418e:	d900      	bls.n	8004192 <HAL_TIM_ConfigClockSource+0x7a>
 8004190:	e07e      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
 8004192:	2b70      	cmp	r3, #112	@ 0x70
 8004194:	d018      	beq.n	80041c8 <HAL_TIM_ConfigClockSource+0xb0>
 8004196:	d900      	bls.n	800419a <HAL_TIM_ConfigClockSource+0x82>
 8004198:	e07a      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
 800419a:	2b60      	cmp	r3, #96	@ 0x60
 800419c:	d04f      	beq.n	800423e <HAL_TIM_ConfigClockSource+0x126>
 800419e:	d900      	bls.n	80041a2 <HAL_TIM_ConfigClockSource+0x8a>
 80041a0:	e076      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
 80041a2:	2b50      	cmp	r3, #80	@ 0x50
 80041a4:	d03b      	beq.n	800421e <HAL_TIM_ConfigClockSource+0x106>
 80041a6:	d900      	bls.n	80041aa <HAL_TIM_ConfigClockSource+0x92>
 80041a8:	e072      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
 80041aa:	2b40      	cmp	r3, #64	@ 0x40
 80041ac:	d057      	beq.n	800425e <HAL_TIM_ConfigClockSource+0x146>
 80041ae:	d900      	bls.n	80041b2 <HAL_TIM_ConfigClockSource+0x9a>
 80041b0:	e06e      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
 80041b2:	2b30      	cmp	r3, #48	@ 0x30
 80041b4:	d063      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x166>
 80041b6:	d86b      	bhi.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
 80041b8:	2b20      	cmp	r3, #32
 80041ba:	d060      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x166>
 80041bc:	d868      	bhi.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d05d      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x166>
 80041c2:	2b10      	cmp	r3, #16
 80041c4:	d05b      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x166>
 80041c6:	e063      	b.n	8004290 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80041d8:	f000 fa54 	bl	8004684 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	2277      	movs	r2, #119	@ 0x77
 80041e8:	4313      	orrs	r3, r2
 80041ea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68ba      	ldr	r2, [r7, #8]
 80041f2:	609a      	str	r2, [r3, #8]
      break;
 80041f4:	e052      	b.n	800429c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004206:	f000 fa3d 	bl	8004684 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	689a      	ldr	r2, [r3, #8]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2180      	movs	r1, #128	@ 0x80
 8004216:	01c9      	lsls	r1, r1, #7
 8004218:	430a      	orrs	r2, r1
 800421a:	609a      	str	r2, [r3, #8]
      break;
 800421c:	e03e      	b.n	800429c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800422a:	001a      	movs	r2, r3
 800422c:	f000 f9b0 	bl	8004590 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2150      	movs	r1, #80	@ 0x50
 8004236:	0018      	movs	r0, r3
 8004238:	f000 fa0a 	bl	8004650 <TIM_ITRx_SetConfig>
      break;
 800423c:	e02e      	b.n	800429c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800424a:	001a      	movs	r2, r3
 800424c:	f000 f9ce 	bl	80045ec <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2160      	movs	r1, #96	@ 0x60
 8004256:	0018      	movs	r0, r3
 8004258:	f000 f9fa 	bl	8004650 <TIM_ITRx_SetConfig>
      break;
 800425c:	e01e      	b.n	800429c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800426a:	001a      	movs	r2, r3
 800426c:	f000 f990 	bl	8004590 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2140      	movs	r1, #64	@ 0x40
 8004276:	0018      	movs	r0, r3
 8004278:	f000 f9ea 	bl	8004650 <TIM_ITRx_SetConfig>
      break;
 800427c:	e00e      	b.n	800429c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	0019      	movs	r1, r3
 8004288:	0010      	movs	r0, r2
 800428a:	f000 f9e1 	bl	8004650 <TIM_ITRx_SetConfig>
      break;
 800428e:	e005      	b.n	800429c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004290:	230f      	movs	r3, #15
 8004292:	18fb      	adds	r3, r7, r3
 8004294:	2201      	movs	r2, #1
 8004296:	701a      	strb	r2, [r3, #0]
      break;
 8004298:	e000      	b.n	800429c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800429a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2239      	movs	r2, #57	@ 0x39
 80042a0:	2101      	movs	r1, #1
 80042a2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2238      	movs	r2, #56	@ 0x38
 80042a8:	2100      	movs	r1, #0
 80042aa:	5499      	strb	r1, [r3, r2]

  return status;
 80042ac:	230f      	movs	r3, #15
 80042ae:	18fb      	adds	r3, r7, r3
 80042b0:	781b      	ldrb	r3, [r3, #0]
}
 80042b2:	0018      	movs	r0, r3
 80042b4:	46bd      	mov	sp, r7
 80042b6:	b004      	add	sp, #16
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	46c0      	nop			@ (mov r8, r8)
 80042bc:	ffff00ff 	.word	0xffff00ff

080042c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	2380      	movs	r3, #128	@ 0x80
 80042d4:	05db      	lsls	r3, r3, #23
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d00b      	beq.n	80042f2 <TIM_Base_SetConfig+0x32>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a26      	ldr	r2, [pc, #152]	@ (8004378 <TIM_Base_SetConfig+0xb8>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d007      	beq.n	80042f2 <TIM_Base_SetConfig+0x32>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a25      	ldr	r2, [pc, #148]	@ (800437c <TIM_Base_SetConfig+0xbc>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d003      	beq.n	80042f2 <TIM_Base_SetConfig+0x32>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a24      	ldr	r2, [pc, #144]	@ (8004380 <TIM_Base_SetConfig+0xc0>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d108      	bne.n	8004304 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2270      	movs	r2, #112	@ 0x70
 80042f6:	4393      	bics	r3, r2
 80042f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	68fa      	ldr	r2, [r7, #12]
 8004300:	4313      	orrs	r3, r2
 8004302:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	2380      	movs	r3, #128	@ 0x80
 8004308:	05db      	lsls	r3, r3, #23
 800430a:	429a      	cmp	r2, r3
 800430c:	d00b      	beq.n	8004326 <TIM_Base_SetConfig+0x66>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a19      	ldr	r2, [pc, #100]	@ (8004378 <TIM_Base_SetConfig+0xb8>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d007      	beq.n	8004326 <TIM_Base_SetConfig+0x66>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a18      	ldr	r2, [pc, #96]	@ (800437c <TIM_Base_SetConfig+0xbc>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d003      	beq.n	8004326 <TIM_Base_SetConfig+0x66>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a17      	ldr	r2, [pc, #92]	@ (8004380 <TIM_Base_SetConfig+0xc0>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d108      	bne.n	8004338 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	4a16      	ldr	r2, [pc, #88]	@ (8004384 <TIM_Base_SetConfig+0xc4>)
 800432a:	4013      	ands	r3, r2
 800432c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	4313      	orrs	r3, r2
 8004336:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2280      	movs	r2, #128	@ 0x80
 800433c:	4393      	bics	r3, r2
 800433e:	001a      	movs	r2, r3
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	4313      	orrs	r3, r2
 8004346:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	689a      	ldr	r2, [r3, #8]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2204      	movs	r2, #4
 800435e:	431a      	orrs	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68fa      	ldr	r2, [r7, #12]
 800436e:	601a      	str	r2, [r3, #0]
}
 8004370:	46c0      	nop			@ (mov r8, r8)
 8004372:	46bd      	mov	sp, r7
 8004374:	b004      	add	sp, #16
 8004376:	bd80      	pop	{r7, pc}
 8004378:	40000400 	.word	0x40000400
 800437c:	40010800 	.word	0x40010800
 8004380:	40011400 	.word	0x40011400
 8004384:	fffffcff 	.word	0xfffffcff

08004388 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b086      	sub	sp, #24
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6a1b      	ldr	r3, [r3, #32]
 8004396:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6a1b      	ldr	r3, [r3, #32]
 800439c:	2201      	movs	r2, #1
 800439e:	4393      	bics	r3, r2
 80043a0:	001a      	movs	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2270      	movs	r2, #112	@ 0x70
 80043b6:	4393      	bics	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2203      	movs	r2, #3
 80043be:	4393      	bics	r3, r2
 80043c0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	2202      	movs	r2, #2
 80043d0:	4393      	bics	r3, r2
 80043d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	697a      	ldr	r2, [r7, #20]
 80043da:	4313      	orrs	r3, r2
 80043dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	685a      	ldr	r2, [r3, #4]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	697a      	ldr	r2, [r7, #20]
 80043f6:	621a      	str	r2, [r3, #32]
}
 80043f8:	46c0      	nop			@ (mov r8, r8)
 80043fa:	46bd      	mov	sp, r7
 80043fc:	b006      	add	sp, #24
 80043fe:	bd80      	pop	{r7, pc}

08004400 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b086      	sub	sp, #24
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a1b      	ldr	r3, [r3, #32]
 800440e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a1b      	ldr	r3, [r3, #32]
 8004414:	2210      	movs	r2, #16
 8004416:	4393      	bics	r3, r2
 8004418:	001a      	movs	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685b      	ldr	r3, [r3, #4]
 8004422:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	4a13      	ldr	r2, [pc, #76]	@ (800447c <TIM_OC2_SetConfig+0x7c>)
 800442e:	4013      	ands	r3, r2
 8004430:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	4a12      	ldr	r2, [pc, #72]	@ (8004480 <TIM_OC2_SetConfig+0x80>)
 8004436:	4013      	ands	r3, r2
 8004438:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	021b      	lsls	r3, r3, #8
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	4313      	orrs	r3, r2
 8004444:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	2220      	movs	r2, #32
 800444a:	4393      	bics	r3, r2
 800444c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	011b      	lsls	r3, r3, #4
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	4313      	orrs	r3, r2
 8004458:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	697a      	ldr	r2, [r7, #20]
 8004472:	621a      	str	r2, [r3, #32]
}
 8004474:	46c0      	nop			@ (mov r8, r8)
 8004476:	46bd      	mov	sp, r7
 8004478:	b006      	add	sp, #24
 800447a:	bd80      	pop	{r7, pc}
 800447c:	ffff8fff 	.word	0xffff8fff
 8004480:	fffffcff 	.word	0xfffffcff

08004484 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b086      	sub	sp, #24
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a1b      	ldr	r3, [r3, #32]
 8004492:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a1b      	ldr	r3, [r3, #32]
 8004498:	4a18      	ldr	r2, [pc, #96]	@ (80044fc <TIM_OC3_SetConfig+0x78>)
 800449a:	401a      	ands	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	69db      	ldr	r3, [r3, #28]
 80044aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2270      	movs	r2, #112	@ 0x70
 80044b0:	4393      	bics	r3, r2
 80044b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2203      	movs	r2, #3
 80044b8:	4393      	bics	r3, r2
 80044ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	4a0d      	ldr	r2, [pc, #52]	@ (8004500 <TIM_OC3_SetConfig+0x7c>)
 80044ca:	4013      	ands	r3, r2
 80044cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	021b      	lsls	r3, r3, #8
 80044d4:	697a      	ldr	r2, [r7, #20]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	693a      	ldr	r2, [r7, #16]
 80044de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	697a      	ldr	r2, [r7, #20]
 80044f2:	621a      	str	r2, [r3, #32]
}
 80044f4:	46c0      	nop			@ (mov r8, r8)
 80044f6:	46bd      	mov	sp, r7
 80044f8:	b006      	add	sp, #24
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	fffffeff 	.word	0xfffffeff
 8004500:	fffffdff 	.word	0xfffffdff

08004504 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a1b      	ldr	r3, [r3, #32]
 8004518:	4a19      	ldr	r2, [pc, #100]	@ (8004580 <TIM_OC4_SetConfig+0x7c>)
 800451a:	401a      	ands	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	69db      	ldr	r3, [r3, #28]
 800452a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	4a15      	ldr	r2, [pc, #84]	@ (8004584 <TIM_OC4_SetConfig+0x80>)
 8004530:	4013      	ands	r3, r2
 8004532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	4a14      	ldr	r2, [pc, #80]	@ (8004588 <TIM_OC4_SetConfig+0x84>)
 8004538:	4013      	ands	r3, r2
 800453a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	021b      	lsls	r3, r3, #8
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	4313      	orrs	r3, r2
 8004546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	4a10      	ldr	r2, [pc, #64]	@ (800458c <TIM_OC4_SetConfig+0x88>)
 800454c:	4013      	ands	r3, r2
 800454e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	031b      	lsls	r3, r3, #12
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	4313      	orrs	r3, r2
 800455a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	697a      	ldr	r2, [r7, #20]
 8004574:	621a      	str	r2, [r3, #32]
}
 8004576:	46c0      	nop			@ (mov r8, r8)
 8004578:	46bd      	mov	sp, r7
 800457a:	b006      	add	sp, #24
 800457c:	bd80      	pop	{r7, pc}
 800457e:	46c0      	nop			@ (mov r8, r8)
 8004580:	ffffefff 	.word	0xffffefff
 8004584:	ffff8fff 	.word	0xffff8fff
 8004588:	fffffcff 	.word	0xfffffcff
 800458c:	ffffdfff 	.word	0xffffdfff

08004590 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6a1b      	ldr	r3, [r3, #32]
 80045a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6a1b      	ldr	r3, [r3, #32]
 80045a6:	2201      	movs	r2, #1
 80045a8:	4393      	bics	r3, r2
 80045aa:	001a      	movs	r2, r3
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	699b      	ldr	r3, [r3, #24]
 80045b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	22f0      	movs	r2, #240	@ 0xf0
 80045ba:	4393      	bics	r3, r2
 80045bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	011b      	lsls	r3, r3, #4
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	220a      	movs	r2, #10
 80045cc:	4393      	bics	r3, r2
 80045ce:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045d0:	697a      	ldr	r2, [r7, #20]
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	621a      	str	r2, [r3, #32]
}
 80045e4:	46c0      	nop			@ (mov r8, r8)
 80045e6:	46bd      	mov	sp, r7
 80045e8:	b006      	add	sp, #24
 80045ea:	bd80      	pop	{r7, pc}

080045ec <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6a1b      	ldr	r3, [r3, #32]
 80045fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	6a1b      	ldr	r3, [r3, #32]
 8004602:	2210      	movs	r2, #16
 8004604:	4393      	bics	r3, r2
 8004606:	001a      	movs	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	699b      	ldr	r3, [r3, #24]
 8004610:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	4a0d      	ldr	r2, [pc, #52]	@ (800464c <TIM_TI2_ConfigInputStage+0x60>)
 8004616:	4013      	ands	r3, r2
 8004618:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	031b      	lsls	r3, r3, #12
 800461e:	693a      	ldr	r2, [r7, #16]
 8004620:	4313      	orrs	r3, r2
 8004622:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	22a0      	movs	r2, #160	@ 0xa0
 8004628:	4393      	bics	r3, r2
 800462a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	011b      	lsls	r3, r3, #4
 8004630:	697a      	ldr	r2, [r7, #20]
 8004632:	4313      	orrs	r3, r2
 8004634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	621a      	str	r2, [r3, #32]
}
 8004642:	46c0      	nop			@ (mov r8, r8)
 8004644:	46bd      	mov	sp, r7
 8004646:	b006      	add	sp, #24
 8004648:	bd80      	pop	{r7, pc}
 800464a:	46c0      	nop			@ (mov r8, r8)
 800464c:	ffff0fff 	.word	0xffff0fff

08004650 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2270      	movs	r2, #112	@ 0x70
 8004664:	4393      	bics	r3, r2
 8004666:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004668:	683a      	ldr	r2, [r7, #0]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	4313      	orrs	r3, r2
 800466e:	2207      	movs	r2, #7
 8004670:	4313      	orrs	r3, r2
 8004672:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	609a      	str	r2, [r3, #8]
}
 800467a:	46c0      	nop			@ (mov r8, r8)
 800467c:	46bd      	mov	sp, r7
 800467e:	b004      	add	sp, #16
 8004680:	bd80      	pop	{r7, pc}
	...

08004684 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b086      	sub	sp, #24
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	607a      	str	r2, [r7, #4]
 8004690:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	4a09      	ldr	r2, [pc, #36]	@ (80046c0 <TIM_ETR_SetConfig+0x3c>)
 800469c:	4013      	ands	r3, r2
 800469e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	021a      	lsls	r2, r3, #8
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	431a      	orrs	r2, r3
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	697a      	ldr	r2, [r7, #20]
 80046ae:	4313      	orrs	r3, r2
 80046b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	609a      	str	r2, [r3, #8]
}
 80046b8:	46c0      	nop			@ (mov r8, r8)
 80046ba:	46bd      	mov	sp, r7
 80046bc:	b006      	add	sp, #24
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	ffff00ff 	.word	0xffff00ff

080046c4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	221f      	movs	r2, #31
 80046d4:	4013      	ands	r3, r2
 80046d6:	2201      	movs	r2, #1
 80046d8:	409a      	lsls	r2, r3
 80046da:	0013      	movs	r3, r2
 80046dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6a1b      	ldr	r3, [r3, #32]
 80046e2:	697a      	ldr	r2, [r7, #20]
 80046e4:	43d2      	mvns	r2, r2
 80046e6:	401a      	ands	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6a1a      	ldr	r2, [r3, #32]
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	211f      	movs	r1, #31
 80046f4:	400b      	ands	r3, r1
 80046f6:	6879      	ldr	r1, [r7, #4]
 80046f8:	4099      	lsls	r1, r3
 80046fa:	000b      	movs	r3, r1
 80046fc:	431a      	orrs	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	621a      	str	r2, [r3, #32]
}
 8004702:	46c0      	nop			@ (mov r8, r8)
 8004704:	46bd      	mov	sp, r7
 8004706:	b006      	add	sp, #24
 8004708:	bd80      	pop	{r7, pc}
	...

0800470c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2238      	movs	r2, #56	@ 0x38
 800471a:	5c9b      	ldrb	r3, [r3, r2]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d101      	bne.n	8004724 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004720:	2302      	movs	r3, #2
 8004722:	e047      	b.n	80047b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2238      	movs	r2, #56	@ 0x38
 8004728:	2101      	movs	r1, #1
 800472a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2239      	movs	r2, #57	@ 0x39
 8004730:	2102      	movs	r1, #2
 8004732:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2270      	movs	r2, #112	@ 0x70
 8004748:	4393      	bics	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	4313      	orrs	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	2380      	movs	r3, #128	@ 0x80
 8004764:	05db      	lsls	r3, r3, #23
 8004766:	429a      	cmp	r2, r3
 8004768:	d00e      	beq.n	8004788 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a13      	ldr	r2, [pc, #76]	@ (80047bc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d009      	beq.n	8004788 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a11      	ldr	r2, [pc, #68]	@ (80047c0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d004      	beq.n	8004788 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a10      	ldr	r2, [pc, #64]	@ (80047c4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d10c      	bne.n	80047a2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	2280      	movs	r2, #128	@ 0x80
 800478c:	4393      	bics	r3, r2
 800478e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	68ba      	ldr	r2, [r7, #8]
 8004796:	4313      	orrs	r3, r2
 8004798:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	68ba      	ldr	r2, [r7, #8]
 80047a0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2239      	movs	r2, #57	@ 0x39
 80047a6:	2101      	movs	r1, #1
 80047a8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2238      	movs	r2, #56	@ 0x38
 80047ae:	2100      	movs	r1, #0
 80047b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80047b2:	2300      	movs	r3, #0
}
 80047b4:	0018      	movs	r0, r3
 80047b6:	46bd      	mov	sp, r7
 80047b8:	b004      	add	sp, #16
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	40000400 	.word	0x40000400
 80047c0:	40010800 	.word	0x40010800
 80047c4:	40011400 	.word	0x40011400

080047c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d101      	bne.n	80047da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e044      	b.n	8004864 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d107      	bne.n	80047f2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2278      	movs	r2, #120	@ 0x78
 80047e6:	2100      	movs	r1, #0
 80047e8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	0018      	movs	r0, r3
 80047ee:	f7fd f81b 	bl	8001828 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2224      	movs	r2, #36	@ 0x24
 80047f6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2101      	movs	r1, #1
 8004804:	438a      	bics	r2, r1
 8004806:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480c:	2b00      	cmp	r3, #0
 800480e:	d003      	beq.n	8004818 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	0018      	movs	r0, r3
 8004814:	f000 feec 	bl	80055f0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	0018      	movs	r0, r3
 800481c:	f000 fc4a 	bl	80050b4 <UART_SetConfig>
 8004820:	0003      	movs	r3, r0
 8004822:	2b01      	cmp	r3, #1
 8004824:	d101      	bne.n	800482a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e01c      	b.n	8004864 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	685a      	ldr	r2, [r3, #4]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	490d      	ldr	r1, [pc, #52]	@ (800486c <HAL_UART_Init+0xa4>)
 8004836:	400a      	ands	r2, r1
 8004838:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	689a      	ldr	r2, [r3, #8]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	212a      	movs	r1, #42	@ 0x2a
 8004846:	438a      	bics	r2, r1
 8004848:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2101      	movs	r1, #1
 8004856:	430a      	orrs	r2, r1
 8004858:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	0018      	movs	r0, r3
 800485e:	f000 ff7b 	bl	8005758 <UART_CheckIdleState>
 8004862:	0003      	movs	r3, r0
}
 8004864:	0018      	movs	r0, r3
 8004866:	46bd      	mov	sp, r7
 8004868:	b002      	add	sp, #8
 800486a:	bd80      	pop	{r7, pc}
 800486c:	ffffb7ff 	.word	0xffffb7ff

08004870 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b08a      	sub	sp, #40	@ 0x28
 8004874:	af02      	add	r7, sp, #8
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	603b      	str	r3, [r7, #0]
 800487c:	1dbb      	adds	r3, r7, #6
 800487e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004884:	2b20      	cmp	r3, #32
 8004886:	d000      	beq.n	800488a <HAL_UART_Transmit+0x1a>
 8004888:	e08c      	b.n	80049a4 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d003      	beq.n	8004898 <HAL_UART_Transmit+0x28>
 8004890:	1dbb      	adds	r3, r7, #6
 8004892:	881b      	ldrh	r3, [r3, #0]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d101      	bne.n	800489c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e084      	b.n	80049a6 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	689a      	ldr	r2, [r3, #8]
 80048a0:	2380      	movs	r3, #128	@ 0x80
 80048a2:	015b      	lsls	r3, r3, #5
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d109      	bne.n	80048bc <HAL_UART_Transmit+0x4c>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	691b      	ldr	r3, [r3, #16]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d105      	bne.n	80048bc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	2201      	movs	r2, #1
 80048b4:	4013      	ands	r3, r2
 80048b6:	d001      	beq.n	80048bc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e074      	b.n	80049a6 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2284      	movs	r2, #132	@ 0x84
 80048c0:	2100      	movs	r1, #0
 80048c2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2221      	movs	r2, #33	@ 0x21
 80048c8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048ca:	f7fd f99b 	bl	8001c04 <HAL_GetTick>
 80048ce:	0003      	movs	r3, r0
 80048d0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	1dba      	adds	r2, r7, #6
 80048d6:	2150      	movs	r1, #80	@ 0x50
 80048d8:	8812      	ldrh	r2, [r2, #0]
 80048da:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	1dba      	adds	r2, r7, #6
 80048e0:	2152      	movs	r1, #82	@ 0x52
 80048e2:	8812      	ldrh	r2, [r2, #0]
 80048e4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	689a      	ldr	r2, [r3, #8]
 80048ea:	2380      	movs	r3, #128	@ 0x80
 80048ec:	015b      	lsls	r3, r3, #5
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d108      	bne.n	8004904 <HAL_UART_Transmit+0x94>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	691b      	ldr	r3, [r3, #16]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d104      	bne.n	8004904 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80048fa:	2300      	movs	r3, #0
 80048fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	61bb      	str	r3, [r7, #24]
 8004902:	e003      	b.n	800490c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004908:	2300      	movs	r3, #0
 800490a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800490c:	e02f      	b.n	800496e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	68f8      	ldr	r0, [r7, #12]
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	9300      	str	r3, [sp, #0]
 8004916:	0013      	movs	r3, r2
 8004918:	2200      	movs	r2, #0
 800491a:	2180      	movs	r1, #128	@ 0x80
 800491c:	f000 ffc4 	bl	80058a8 <UART_WaitOnFlagUntilTimeout>
 8004920:	1e03      	subs	r3, r0, #0
 8004922:	d004      	beq.n	800492e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2220      	movs	r2, #32
 8004928:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e03b      	b.n	80049a6 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10b      	bne.n	800494c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	881b      	ldrh	r3, [r3, #0]
 8004938:	001a      	movs	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	05d2      	lsls	r2, r2, #23
 8004940:	0dd2      	lsrs	r2, r2, #23
 8004942:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	3302      	adds	r3, #2
 8004948:	61bb      	str	r3, [r7, #24]
 800494a:	e007      	b.n	800495c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	781a      	ldrb	r2, [r3, #0]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004956:	69fb      	ldr	r3, [r7, #28]
 8004958:	3301      	adds	r3, #1
 800495a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2252      	movs	r2, #82	@ 0x52
 8004960:	5a9b      	ldrh	r3, [r3, r2]
 8004962:	b29b      	uxth	r3, r3
 8004964:	3b01      	subs	r3, #1
 8004966:	b299      	uxth	r1, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2252      	movs	r2, #82	@ 0x52
 800496c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2252      	movs	r2, #82	@ 0x52
 8004972:	5a9b      	ldrh	r3, [r3, r2]
 8004974:	b29b      	uxth	r3, r3
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1c9      	bne.n	800490e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800497a:	697a      	ldr	r2, [r7, #20]
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	9300      	str	r3, [sp, #0]
 8004982:	0013      	movs	r3, r2
 8004984:	2200      	movs	r2, #0
 8004986:	2140      	movs	r1, #64	@ 0x40
 8004988:	f000 ff8e 	bl	80058a8 <UART_WaitOnFlagUntilTimeout>
 800498c:	1e03      	subs	r3, r0, #0
 800498e:	d004      	beq.n	800499a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2220      	movs	r2, #32
 8004994:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e005      	b.n	80049a6 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2220      	movs	r2, #32
 800499e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80049a0:	2300      	movs	r3, #0
 80049a2:	e000      	b.n	80049a6 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80049a4:	2302      	movs	r3, #2
  }
}
 80049a6:	0018      	movs	r0, r3
 80049a8:	46bd      	mov	sp, r7
 80049aa:	b008      	add	sp, #32
 80049ac:	bd80      	pop	{r7, pc}
	...

080049b0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b088      	sub	sp, #32
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	60b9      	str	r1, [r7, #8]
 80049ba:	1dbb      	adds	r3, r7, #6
 80049bc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2280      	movs	r2, #128	@ 0x80
 80049c2:	589b      	ldr	r3, [r3, r2]
 80049c4:	2b20      	cmp	r3, #32
 80049c6:	d14a      	bne.n	8004a5e <HAL_UART_Receive_DMA+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d003      	beq.n	80049d6 <HAL_UART_Receive_DMA+0x26>
 80049ce:	1dbb      	adds	r3, r7, #6
 80049d0:	881b      	ldrh	r3, [r3, #0]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d101      	bne.n	80049da <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e042      	b.n	8004a60 <HAL_UART_Receive_DMA+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	689a      	ldr	r2, [r3, #8]
 80049de:	2380      	movs	r3, #128	@ 0x80
 80049e0:	015b      	lsls	r3, r3, #5
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d109      	bne.n	80049fa <HAL_UART_Receive_DMA+0x4a>
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d105      	bne.n	80049fa <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	2201      	movs	r2, #1
 80049f2:	4013      	ands	r3, r2
 80049f4:	d001      	beq.n	80049fa <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e032      	b.n	8004a60 <HAL_UART_Receive_DMA+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	2200      	movs	r2, #0
 80049fe:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a18      	ldr	r2, [pc, #96]	@ (8004a68 <HAL_UART_Receive_DMA+0xb8>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d020      	beq.n	8004a4c <HAL_UART_Receive_DMA+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	685a      	ldr	r2, [r3, #4]
 8004a10:	2380      	movs	r3, #128	@ 0x80
 8004a12:	041b      	lsls	r3, r3, #16
 8004a14:	4013      	ands	r3, r2
 8004a16:	d019      	beq.n	8004a4c <HAL_UART_Receive_DMA+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a18:	f3ef 8310 	mrs	r3, PRIMASK
 8004a1c:	613b      	str	r3, [r7, #16]
  return(result);
 8004a1e:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a20:	61fb      	str	r3, [r7, #28]
 8004a22:	2301      	movs	r3, #1
 8004a24:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f383 8810 	msr	PRIMASK, r3
}
 8004a2c:	46c0      	nop			@ (mov r8, r8)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	2180      	movs	r1, #128	@ 0x80
 8004a3a:	04c9      	lsls	r1, r1, #19
 8004a3c:	430a      	orrs	r2, r1
 8004a3e:	601a      	str	r2, [r3, #0]
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	f383 8810 	msr	PRIMASK, r3
}
 8004a4a:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004a4c:	1dbb      	adds	r3, r7, #6
 8004a4e:	881a      	ldrh	r2, [r3, #0]
 8004a50:	68b9      	ldr	r1, [r7, #8]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	0018      	movs	r0, r3
 8004a56:	f000 ff97 	bl	8005988 <UART_Start_Receive_DMA>
 8004a5a:	0003      	movs	r3, r0
 8004a5c:	e000      	b.n	8004a60 <HAL_UART_Receive_DMA+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8004a5e:	2302      	movs	r3, #2
  }
}
 8004a60:	0018      	movs	r0, r3
 8004a62:	46bd      	mov	sp, r7
 8004a64:	b008      	add	sp, #32
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	40004800 	.word	0x40004800

08004a6c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a6c:	b590      	push	{r4, r7, lr}
 8004a6e:	b0ab      	sub	sp, #172	@ 0xac
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	69db      	ldr	r3, [r3, #28]
 8004a7a:	22a4      	movs	r2, #164	@ 0xa4
 8004a7c:	18b9      	adds	r1, r7, r2
 8004a7e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	20a0      	movs	r0, #160	@ 0xa0
 8004a88:	1839      	adds	r1, r7, r0
 8004a8a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689b      	ldr	r3, [r3, #8]
 8004a92:	219c      	movs	r1, #156	@ 0x9c
 8004a94:	1879      	adds	r1, r7, r1
 8004a96:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004a98:	0011      	movs	r1, r2
 8004a9a:	18bb      	adds	r3, r7, r2
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a99      	ldr	r2, [pc, #612]	@ (8004d04 <HAL_UART_IRQHandler+0x298>)
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	2298      	movs	r2, #152	@ 0x98
 8004aa4:	18bc      	adds	r4, r7, r2
 8004aa6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8004aa8:	18bb      	adds	r3, r7, r2
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d114      	bne.n	8004ada <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004ab0:	187b      	adds	r3, r7, r1
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	4013      	ands	r3, r2
 8004ab8:	d00f      	beq.n	8004ada <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004aba:	183b      	adds	r3, r7, r0
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2220      	movs	r2, #32
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	d00a      	beq.n	8004ada <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d100      	bne.n	8004ace <HAL_UART_IRQHandler+0x62>
 8004acc:	e2be      	b.n	800504c <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	0010      	movs	r0, r2
 8004ad6:	4798      	blx	r3
      }
      return;
 8004ad8:	e2b8      	b.n	800504c <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004ada:	2398      	movs	r3, #152	@ 0x98
 8004adc:	18fb      	adds	r3, r7, r3
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d100      	bne.n	8004ae6 <HAL_UART_IRQHandler+0x7a>
 8004ae4:	e114      	b.n	8004d10 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004ae6:	239c      	movs	r3, #156	@ 0x9c
 8004ae8:	18fb      	adds	r3, r7, r3
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2201      	movs	r2, #1
 8004aee:	4013      	ands	r3, r2
 8004af0:	d106      	bne.n	8004b00 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004af2:	23a0      	movs	r3, #160	@ 0xa0
 8004af4:	18fb      	adds	r3, r7, r3
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a83      	ldr	r2, [pc, #524]	@ (8004d08 <HAL_UART_IRQHandler+0x29c>)
 8004afa:	4013      	ands	r3, r2
 8004afc:	d100      	bne.n	8004b00 <HAL_UART_IRQHandler+0x94>
 8004afe:	e107      	b.n	8004d10 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004b00:	23a4      	movs	r3, #164	@ 0xa4
 8004b02:	18fb      	adds	r3, r7, r3
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2201      	movs	r2, #1
 8004b08:	4013      	ands	r3, r2
 8004b0a:	d012      	beq.n	8004b32 <HAL_UART_IRQHandler+0xc6>
 8004b0c:	23a0      	movs	r3, #160	@ 0xa0
 8004b0e:	18fb      	adds	r3, r7, r3
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	2380      	movs	r3, #128	@ 0x80
 8004b14:	005b      	lsls	r3, r3, #1
 8004b16:	4013      	ands	r3, r2
 8004b18:	d00b      	beq.n	8004b32 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2284      	movs	r2, #132	@ 0x84
 8004b26:	589b      	ldr	r3, [r3, r2]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	431a      	orrs	r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2184      	movs	r1, #132	@ 0x84
 8004b30:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b32:	23a4      	movs	r3, #164	@ 0xa4
 8004b34:	18fb      	adds	r3, r7, r3
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2202      	movs	r2, #2
 8004b3a:	4013      	ands	r3, r2
 8004b3c:	d011      	beq.n	8004b62 <HAL_UART_IRQHandler+0xf6>
 8004b3e:	239c      	movs	r3, #156	@ 0x9c
 8004b40:	18fb      	adds	r3, r7, r3
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2201      	movs	r2, #1
 8004b46:	4013      	ands	r3, r2
 8004b48:	d00b      	beq.n	8004b62 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2284      	movs	r2, #132	@ 0x84
 8004b56:	589b      	ldr	r3, [r3, r2]
 8004b58:	2204      	movs	r2, #4
 8004b5a:	431a      	orrs	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2184      	movs	r1, #132	@ 0x84
 8004b60:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b62:	23a4      	movs	r3, #164	@ 0xa4
 8004b64:	18fb      	adds	r3, r7, r3
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2204      	movs	r2, #4
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	d011      	beq.n	8004b92 <HAL_UART_IRQHandler+0x126>
 8004b6e:	239c      	movs	r3, #156	@ 0x9c
 8004b70:	18fb      	adds	r3, r7, r3
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2201      	movs	r2, #1
 8004b76:	4013      	ands	r3, r2
 8004b78:	d00b      	beq.n	8004b92 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2204      	movs	r2, #4
 8004b80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2284      	movs	r2, #132	@ 0x84
 8004b86:	589b      	ldr	r3, [r3, r2]
 8004b88:	2202      	movs	r2, #2
 8004b8a:	431a      	orrs	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2184      	movs	r1, #132	@ 0x84
 8004b90:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004b92:	23a4      	movs	r3, #164	@ 0xa4
 8004b94:	18fb      	adds	r3, r7, r3
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2208      	movs	r2, #8
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	d017      	beq.n	8004bce <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004b9e:	23a0      	movs	r3, #160	@ 0xa0
 8004ba0:	18fb      	adds	r3, r7, r3
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	d105      	bne.n	8004bb6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004baa:	239c      	movs	r3, #156	@ 0x9c
 8004bac:	18fb      	adds	r3, r7, r3
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004bb4:	d00b      	beq.n	8004bce <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2208      	movs	r2, #8
 8004bbc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2284      	movs	r2, #132	@ 0x84
 8004bc2:	589b      	ldr	r3, [r3, r2]
 8004bc4:	2208      	movs	r2, #8
 8004bc6:	431a      	orrs	r2, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2184      	movs	r1, #132	@ 0x84
 8004bcc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004bce:	23a4      	movs	r3, #164	@ 0xa4
 8004bd0:	18fb      	adds	r3, r7, r3
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	2380      	movs	r3, #128	@ 0x80
 8004bd6:	011b      	lsls	r3, r3, #4
 8004bd8:	4013      	ands	r3, r2
 8004bda:	d013      	beq.n	8004c04 <HAL_UART_IRQHandler+0x198>
 8004bdc:	23a0      	movs	r3, #160	@ 0xa0
 8004bde:	18fb      	adds	r3, r7, r3
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	2380      	movs	r3, #128	@ 0x80
 8004be4:	04db      	lsls	r3, r3, #19
 8004be6:	4013      	ands	r3, r2
 8004be8:	d00c      	beq.n	8004c04 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2280      	movs	r2, #128	@ 0x80
 8004bf0:	0112      	lsls	r2, r2, #4
 8004bf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2284      	movs	r2, #132	@ 0x84
 8004bf8:	589b      	ldr	r3, [r3, r2]
 8004bfa:	2220      	movs	r2, #32
 8004bfc:	431a      	orrs	r2, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2184      	movs	r1, #132	@ 0x84
 8004c02:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2284      	movs	r2, #132	@ 0x84
 8004c08:	589b      	ldr	r3, [r3, r2]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d100      	bne.n	8004c10 <HAL_UART_IRQHandler+0x1a4>
 8004c0e:	e21f      	b.n	8005050 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004c10:	23a4      	movs	r3, #164	@ 0xa4
 8004c12:	18fb      	adds	r3, r7, r3
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	2220      	movs	r2, #32
 8004c18:	4013      	ands	r3, r2
 8004c1a:	d00e      	beq.n	8004c3a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004c1c:	23a0      	movs	r3, #160	@ 0xa0
 8004c1e:	18fb      	adds	r3, r7, r3
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2220      	movs	r2, #32
 8004c24:	4013      	ands	r3, r2
 8004c26:	d008      	beq.n	8004c3a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d004      	beq.n	8004c3a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c34:	687a      	ldr	r2, [r7, #4]
 8004c36:	0010      	movs	r0, r2
 8004c38:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2284      	movs	r2, #132	@ 0x84
 8004c3e:	589b      	ldr	r3, [r3, r2]
 8004c40:	2194      	movs	r1, #148	@ 0x94
 8004c42:	187a      	adds	r2, r7, r1
 8004c44:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	2240      	movs	r2, #64	@ 0x40
 8004c4e:	4013      	ands	r3, r2
 8004c50:	2b40      	cmp	r3, #64	@ 0x40
 8004c52:	d004      	beq.n	8004c5e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004c54:	187b      	adds	r3, r7, r1
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	2228      	movs	r2, #40	@ 0x28
 8004c5a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c5c:	d047      	beq.n	8004cee <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	0018      	movs	r0, r3
 8004c62:	f000 ff55 	bl	8005b10 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	2240      	movs	r2, #64	@ 0x40
 8004c6e:	4013      	ands	r3, r2
 8004c70:	2b40      	cmp	r3, #64	@ 0x40
 8004c72:	d137      	bne.n	8004ce4 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c74:	f3ef 8310 	mrs	r3, PRIMASK
 8004c78:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8004c7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c7c:	2090      	movs	r0, #144	@ 0x90
 8004c7e:	183a      	adds	r2, r7, r0
 8004c80:	6013      	str	r3, [r2, #0]
 8004c82:	2301      	movs	r3, #1
 8004c84:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c88:	f383 8810 	msr	PRIMASK, r3
}
 8004c8c:	46c0      	nop			@ (mov r8, r8)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	689a      	ldr	r2, [r3, #8]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2140      	movs	r1, #64	@ 0x40
 8004c9a:	438a      	bics	r2, r1
 8004c9c:	609a      	str	r2, [r3, #8]
 8004c9e:	183b      	adds	r3, r7, r0
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ca4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004ca6:	f383 8810 	msr	PRIMASK, r3
}
 8004caa:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d012      	beq.n	8004cda <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cb8:	4a14      	ldr	r2, [pc, #80]	@ (8004d0c <HAL_UART_IRQHandler+0x2a0>)
 8004cba:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cc0:	0018      	movs	r0, r3
 8004cc2:	f7fd fddb 	bl	800287c <HAL_DMA_Abort_IT>
 8004cc6:	1e03      	subs	r3, r0, #0
 8004cc8:	d01a      	beq.n	8004d00 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cd4:	0018      	movs	r0, r3
 8004cd6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cd8:	e012      	b.n	8004d00 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	0018      	movs	r0, r3
 8004cde:	f000 f9d5 	bl	800508c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ce2:	e00d      	b.n	8004d00 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	0018      	movs	r0, r3
 8004ce8:	f000 f9d0 	bl	800508c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cec:	e008      	b.n	8004d00 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	f000 f9cb 	bl	800508c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2284      	movs	r2, #132	@ 0x84
 8004cfa:	2100      	movs	r1, #0
 8004cfc:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004cfe:	e1a7      	b.n	8005050 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d00:	46c0      	nop			@ (mov r8, r8)
    return;
 8004d02:	e1a5      	b.n	8005050 <HAL_UART_IRQHandler+0x5e4>
 8004d04:	0000080f 	.word	0x0000080f
 8004d08:	04000120 	.word	0x04000120
 8004d0c:	08005e43 	.word	0x08005e43

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d000      	beq.n	8004d1a <HAL_UART_IRQHandler+0x2ae>
 8004d18:	e159      	b.n	8004fce <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004d1a:	23a4      	movs	r3, #164	@ 0xa4
 8004d1c:	18fb      	adds	r3, r7, r3
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2210      	movs	r2, #16
 8004d22:	4013      	ands	r3, r2
 8004d24:	d100      	bne.n	8004d28 <HAL_UART_IRQHandler+0x2bc>
 8004d26:	e152      	b.n	8004fce <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004d28:	23a0      	movs	r3, #160	@ 0xa0
 8004d2a:	18fb      	adds	r3, r7, r3
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2210      	movs	r2, #16
 8004d30:	4013      	ands	r3, r2
 8004d32:	d100      	bne.n	8004d36 <HAL_UART_IRQHandler+0x2ca>
 8004d34:	e14b      	b.n	8004fce <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	2210      	movs	r2, #16
 8004d3c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	2240      	movs	r2, #64	@ 0x40
 8004d46:	4013      	ands	r3, r2
 8004d48:	2b40      	cmp	r3, #64	@ 0x40
 8004d4a:	d000      	beq.n	8004d4e <HAL_UART_IRQHandler+0x2e2>
 8004d4c:	e0bf      	b.n	8004ece <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	685a      	ldr	r2, [r3, #4]
 8004d56:	217e      	movs	r1, #126	@ 0x7e
 8004d58:	187b      	adds	r3, r7, r1
 8004d5a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004d5c:	187b      	adds	r3, r7, r1
 8004d5e:	881b      	ldrh	r3, [r3, #0]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d100      	bne.n	8004d66 <HAL_UART_IRQHandler+0x2fa>
 8004d64:	e095      	b.n	8004e92 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2258      	movs	r2, #88	@ 0x58
 8004d6a:	5a9b      	ldrh	r3, [r3, r2]
 8004d6c:	187a      	adds	r2, r7, r1
 8004d6e:	8812      	ldrh	r2, [r2, #0]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d300      	bcc.n	8004d76 <HAL_UART_IRQHandler+0x30a>
 8004d74:	e08d      	b.n	8004e92 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	187a      	adds	r2, r7, r1
 8004d7a:	215a      	movs	r1, #90	@ 0x5a
 8004d7c:	8812      	ldrh	r2, [r2, #0]
 8004d7e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2220      	movs	r2, #32
 8004d8a:	4013      	ands	r3, r2
 8004d8c:	d16f      	bne.n	8004e6e <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d8e:	f3ef 8310 	mrs	r3, PRIMASK
 8004d92:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d96:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d98:	2301      	movs	r3, #1
 8004d9a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d9e:	f383 8810 	msr	PRIMASK, r3
}
 8004da2:	46c0      	nop			@ (mov r8, r8)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	49ad      	ldr	r1, [pc, #692]	@ (8005064 <HAL_UART_IRQHandler+0x5f8>)
 8004db0:	400a      	ands	r2, r1
 8004db2:	601a      	str	r2, [r3, #0]
 8004db4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004db6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004db8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dba:	f383 8810 	msr	PRIMASK, r3
}
 8004dbe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dc0:	f3ef 8310 	mrs	r3, PRIMASK
 8004dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8004dc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dc8:	677b      	str	r3, [r7, #116]	@ 0x74
 8004dca:	2301      	movs	r3, #1
 8004dcc:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dd0:	f383 8810 	msr	PRIMASK, r3
}
 8004dd4:	46c0      	nop			@ (mov r8, r8)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	689a      	ldr	r2, [r3, #8]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2101      	movs	r1, #1
 8004de2:	438a      	bics	r2, r1
 8004de4:	609a      	str	r2, [r3, #8]
 8004de6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004de8:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004dec:	f383 8810 	msr	PRIMASK, r3
}
 8004df0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004df2:	f3ef 8310 	mrs	r3, PRIMASK
 8004df6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8004df8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004dfa:	673b      	str	r3, [r7, #112]	@ 0x70
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e02:	f383 8810 	msr	PRIMASK, r3
}
 8004e06:	46c0      	nop			@ (mov r8, r8)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689a      	ldr	r2, [r3, #8]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2140      	movs	r1, #64	@ 0x40
 8004e14:	438a      	bics	r2, r1
 8004e16:	609a      	str	r2, [r3, #8]
 8004e18:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e1a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e1e:	f383 8810 	msr	PRIMASK, r3
}
 8004e22:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2280      	movs	r2, #128	@ 0x80
 8004e28:	2120      	movs	r1, #32
 8004e2a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e32:	f3ef 8310 	mrs	r3, PRIMASK
 8004e36:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8004e38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004e42:	f383 8810 	msr	PRIMASK, r3
}
 8004e46:	46c0      	nop			@ (mov r8, r8)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2110      	movs	r1, #16
 8004e54:	438a      	bics	r2, r1
 8004e56:	601a      	str	r2, [r3, #0]
 8004e58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e5e:	f383 8810 	msr	PRIMASK, r3
}
 8004e62:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e68:	0018      	movs	r0, r3
 8004e6a:	f7fd fcc7 	bl	80027fc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2202      	movs	r2, #2
 8004e72:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2258      	movs	r2, #88	@ 0x58
 8004e78:	5a9a      	ldrh	r2, [r3, r2]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	215a      	movs	r1, #90	@ 0x5a
 8004e7e:	5a5b      	ldrh	r3, [r3, r1]
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	0011      	movs	r1, r2
 8004e8a:	0018      	movs	r0, r3
 8004e8c:	f000 f906 	bl	800509c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004e90:	e0e0      	b.n	8005054 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2258      	movs	r2, #88	@ 0x58
 8004e96:	5a9b      	ldrh	r3, [r3, r2]
 8004e98:	227e      	movs	r2, #126	@ 0x7e
 8004e9a:	18ba      	adds	r2, r7, r2
 8004e9c:	8812      	ldrh	r2, [r2, #0]
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d000      	beq.n	8004ea4 <HAL_UART_IRQHandler+0x438>
 8004ea2:	e0d7      	b.n	8005054 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2220      	movs	r2, #32
 8004eae:	4013      	ands	r3, r2
 8004eb0:	2b20      	cmp	r3, #32
 8004eb2:	d000      	beq.n	8004eb6 <HAL_UART_IRQHandler+0x44a>
 8004eb4:	e0ce      	b.n	8005054 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2202      	movs	r2, #2
 8004eba:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2258      	movs	r2, #88	@ 0x58
 8004ec0:	5a9a      	ldrh	r2, [r3, r2]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	0011      	movs	r1, r2
 8004ec6:	0018      	movs	r0, r3
 8004ec8:	f000 f8e8 	bl	800509c <HAL_UARTEx_RxEventCallback>
      return;
 8004ecc:	e0c2      	b.n	8005054 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2258      	movs	r2, #88	@ 0x58
 8004ed2:	5a99      	ldrh	r1, [r3, r2]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	225a      	movs	r2, #90	@ 0x5a
 8004ed8:	5a9b      	ldrh	r3, [r3, r2]
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	208e      	movs	r0, #142	@ 0x8e
 8004ede:	183b      	adds	r3, r7, r0
 8004ee0:	1a8a      	subs	r2, r1, r2
 8004ee2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	225a      	movs	r2, #90	@ 0x5a
 8004ee8:	5a9b      	ldrh	r3, [r3, r2]
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d100      	bne.n	8004ef2 <HAL_UART_IRQHandler+0x486>
 8004ef0:	e0b2      	b.n	8005058 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8004ef2:	183b      	adds	r3, r7, r0
 8004ef4:	881b      	ldrh	r3, [r3, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d100      	bne.n	8004efc <HAL_UART_IRQHandler+0x490>
 8004efa:	e0ad      	b.n	8005058 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004efc:	f3ef 8310 	mrs	r3, PRIMASK
 8004f00:	60fb      	str	r3, [r7, #12]
  return(result);
 8004f02:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f04:	2488      	movs	r4, #136	@ 0x88
 8004f06:	193a      	adds	r2, r7, r4
 8004f08:	6013      	str	r3, [r2, #0]
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	f383 8810 	msr	PRIMASK, r3
}
 8004f14:	46c0      	nop			@ (mov r8, r8)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4951      	ldr	r1, [pc, #324]	@ (8005068 <HAL_UART_IRQHandler+0x5fc>)
 8004f22:	400a      	ands	r2, r1
 8004f24:	601a      	str	r2, [r3, #0]
 8004f26:	193b      	adds	r3, r7, r4
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	f383 8810 	msr	PRIMASK, r3
}
 8004f32:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f34:	f3ef 8310 	mrs	r3, PRIMASK
 8004f38:	61bb      	str	r3, [r7, #24]
  return(result);
 8004f3a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f3c:	2484      	movs	r4, #132	@ 0x84
 8004f3e:	193a      	adds	r2, r7, r4
 8004f40:	6013      	str	r3, [r2, #0]
 8004f42:	2301      	movs	r3, #1
 8004f44:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	f383 8810 	msr	PRIMASK, r3
}
 8004f4c:	46c0      	nop			@ (mov r8, r8)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	689a      	ldr	r2, [r3, #8]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2101      	movs	r1, #1
 8004f5a:	438a      	bics	r2, r1
 8004f5c:	609a      	str	r2, [r3, #8]
 8004f5e:	193b      	adds	r3, r7, r4
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f64:	6a3b      	ldr	r3, [r7, #32]
 8004f66:	f383 8810 	msr	PRIMASK, r3
}
 8004f6a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2280      	movs	r2, #128	@ 0x80
 8004f70:	2120      	movs	r1, #32
 8004f72:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2200      	movs	r2, #0
 8004f78:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f80:	f3ef 8310 	mrs	r3, PRIMASK
 8004f84:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f88:	2480      	movs	r4, #128	@ 0x80
 8004f8a:	193a      	adds	r2, r7, r4
 8004f8c:	6013      	str	r3, [r2, #0]
 8004f8e:	2301      	movs	r3, #1
 8004f90:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f94:	f383 8810 	msr	PRIMASK, r3
}
 8004f98:	46c0      	nop			@ (mov r8, r8)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	2110      	movs	r1, #16
 8004fa6:	438a      	bics	r2, r1
 8004fa8:	601a      	str	r2, [r3, #0]
 8004faa:	193b      	adds	r3, r7, r4
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fb2:	f383 8810 	msr	PRIMASK, r3
}
 8004fb6:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2202      	movs	r2, #2
 8004fbc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004fbe:	183b      	adds	r3, r7, r0
 8004fc0:	881a      	ldrh	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	0011      	movs	r1, r2
 8004fc6:	0018      	movs	r0, r3
 8004fc8:	f000 f868 	bl	800509c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004fcc:	e044      	b.n	8005058 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004fce:	23a4      	movs	r3, #164	@ 0xa4
 8004fd0:	18fb      	adds	r3, r7, r3
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	2380      	movs	r3, #128	@ 0x80
 8004fd6:	035b      	lsls	r3, r3, #13
 8004fd8:	4013      	ands	r3, r2
 8004fda:	d010      	beq.n	8004ffe <HAL_UART_IRQHandler+0x592>
 8004fdc:	239c      	movs	r3, #156	@ 0x9c
 8004fde:	18fb      	adds	r3, r7, r3
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	2380      	movs	r3, #128	@ 0x80
 8004fe4:	03db      	lsls	r3, r3, #15
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	d009      	beq.n	8004ffe <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2280      	movs	r2, #128	@ 0x80
 8004ff0:	0352      	lsls	r2, r2, #13
 8004ff2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	0018      	movs	r0, r3
 8004ff8:	f000 ff61 	bl	8005ebe <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004ffc:	e02f      	b.n	800505e <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004ffe:	23a4      	movs	r3, #164	@ 0xa4
 8005000:	18fb      	adds	r3, r7, r3
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	2280      	movs	r2, #128	@ 0x80
 8005006:	4013      	ands	r3, r2
 8005008:	d00f      	beq.n	800502a <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800500a:	23a0      	movs	r3, #160	@ 0xa0
 800500c:	18fb      	adds	r3, r7, r3
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2280      	movs	r2, #128	@ 0x80
 8005012:	4013      	ands	r3, r2
 8005014:	d009      	beq.n	800502a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800501a:	2b00      	cmp	r3, #0
 800501c:	d01e      	beq.n	800505c <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	0010      	movs	r0, r2
 8005026:	4798      	blx	r3
    }
    return;
 8005028:	e018      	b.n	800505c <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800502a:	23a4      	movs	r3, #164	@ 0xa4
 800502c:	18fb      	adds	r3, r7, r3
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2240      	movs	r2, #64	@ 0x40
 8005032:	4013      	ands	r3, r2
 8005034:	d013      	beq.n	800505e <HAL_UART_IRQHandler+0x5f2>
 8005036:	23a0      	movs	r3, #160	@ 0xa0
 8005038:	18fb      	adds	r3, r7, r3
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	2240      	movs	r2, #64	@ 0x40
 800503e:	4013      	ands	r3, r2
 8005040:	d00d      	beq.n	800505e <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	0018      	movs	r0, r3
 8005046:	f000 ff0f 	bl	8005e68 <UART_EndTransmit_IT>
    return;
 800504a:	e008      	b.n	800505e <HAL_UART_IRQHandler+0x5f2>
      return;
 800504c:	46c0      	nop			@ (mov r8, r8)
 800504e:	e006      	b.n	800505e <HAL_UART_IRQHandler+0x5f2>
    return;
 8005050:	46c0      	nop			@ (mov r8, r8)
 8005052:	e004      	b.n	800505e <HAL_UART_IRQHandler+0x5f2>
      return;
 8005054:	46c0      	nop			@ (mov r8, r8)
 8005056:	e002      	b.n	800505e <HAL_UART_IRQHandler+0x5f2>
      return;
 8005058:	46c0      	nop			@ (mov r8, r8)
 800505a:	e000      	b.n	800505e <HAL_UART_IRQHandler+0x5f2>
    return;
 800505c:	46c0      	nop			@ (mov r8, r8)
  }

}
 800505e:	46bd      	mov	sp, r7
 8005060:	b02b      	add	sp, #172	@ 0xac
 8005062:	bd90      	pop	{r4, r7, pc}
 8005064:	fffffeff 	.word	0xfffffeff
 8005068:	fffffedf 	.word	0xfffffedf

0800506c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005074:	46c0      	nop			@ (mov r8, r8)
 8005076:	46bd      	mov	sp, r7
 8005078:	b002      	add	sp, #8
 800507a:	bd80      	pop	{r7, pc}

0800507c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b082      	sub	sp, #8
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005084:	46c0      	nop			@ (mov r8, r8)
 8005086:	46bd      	mov	sp, r7
 8005088:	b002      	add	sp, #8
 800508a:	bd80      	pop	{r7, pc}

0800508c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005094:	46c0      	nop			@ (mov r8, r8)
 8005096:	46bd      	mov	sp, r7
 8005098:	b002      	add	sp, #8
 800509a:	bd80      	pop	{r7, pc}

0800509c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	000a      	movs	r2, r1
 80050a6:	1cbb      	adds	r3, r7, #2
 80050a8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050aa:	46c0      	nop			@ (mov r8, r8)
 80050ac:	46bd      	mov	sp, r7
 80050ae:	b002      	add	sp, #8
 80050b0:	bd80      	pop	{r7, pc}
	...

080050b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050b4:	b5b0      	push	{r4, r5, r7, lr}
 80050b6:	b08e      	sub	sp, #56	@ 0x38
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050bc:	231a      	movs	r3, #26
 80050be:	2218      	movs	r2, #24
 80050c0:	189b      	adds	r3, r3, r2
 80050c2:	19db      	adds	r3, r3, r7
 80050c4:	2200      	movs	r2, #0
 80050c6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	689a      	ldr	r2, [r3, #8]
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	691b      	ldr	r3, [r3, #16]
 80050d0:	431a      	orrs	r2, r3
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	431a      	orrs	r2, r3
 80050d8:	69fb      	ldr	r3, [r7, #28]
 80050da:	69db      	ldr	r3, [r3, #28]
 80050dc:	4313      	orrs	r3, r2
 80050de:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4ac3      	ldr	r2, [pc, #780]	@ (80053f4 <UART_SetConfig+0x340>)
 80050e8:	4013      	ands	r3, r2
 80050ea:	0019      	movs	r1, r3
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80050f2:	430a      	orrs	r2, r1
 80050f4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	4abe      	ldr	r2, [pc, #760]	@ (80053f8 <UART_SetConfig+0x344>)
 80050fe:	4013      	ands	r3, r2
 8005100:	0019      	movs	r1, r3
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	68da      	ldr	r2, [r3, #12]
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4ab8      	ldr	r2, [pc, #736]	@ (80053fc <UART_SetConfig+0x348>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d004      	beq.n	8005128 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	6a1b      	ldr	r3, [r3, #32]
 8005122:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005124:	4313      	orrs	r3, r2
 8005126:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	4ab4      	ldr	r2, [pc, #720]	@ (8005400 <UART_SetConfig+0x34c>)
 8005130:	4013      	ands	r3, r2
 8005132:	0019      	movs	r1, r3
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800513a:	430a      	orrs	r2, r1
 800513c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800513e:	69fb      	ldr	r3, [r7, #28]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4ab0      	ldr	r2, [pc, #704]	@ (8005404 <UART_SetConfig+0x350>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d131      	bne.n	80051ac <UART_SetConfig+0xf8>
 8005148:	4baf      	ldr	r3, [pc, #700]	@ (8005408 <UART_SetConfig+0x354>)
 800514a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800514c:	2203      	movs	r2, #3
 800514e:	4013      	ands	r3, r2
 8005150:	2b03      	cmp	r3, #3
 8005152:	d01d      	beq.n	8005190 <UART_SetConfig+0xdc>
 8005154:	d823      	bhi.n	800519e <UART_SetConfig+0xea>
 8005156:	2b02      	cmp	r3, #2
 8005158:	d00c      	beq.n	8005174 <UART_SetConfig+0xc0>
 800515a:	d820      	bhi.n	800519e <UART_SetConfig+0xea>
 800515c:	2b00      	cmp	r3, #0
 800515e:	d002      	beq.n	8005166 <UART_SetConfig+0xb2>
 8005160:	2b01      	cmp	r3, #1
 8005162:	d00e      	beq.n	8005182 <UART_SetConfig+0xce>
 8005164:	e01b      	b.n	800519e <UART_SetConfig+0xea>
 8005166:	231b      	movs	r3, #27
 8005168:	2218      	movs	r2, #24
 800516a:	189b      	adds	r3, r3, r2
 800516c:	19db      	adds	r3, r3, r7
 800516e:	2201      	movs	r2, #1
 8005170:	701a      	strb	r2, [r3, #0]
 8005172:	e0b4      	b.n	80052de <UART_SetConfig+0x22a>
 8005174:	231b      	movs	r3, #27
 8005176:	2218      	movs	r2, #24
 8005178:	189b      	adds	r3, r3, r2
 800517a:	19db      	adds	r3, r3, r7
 800517c:	2202      	movs	r2, #2
 800517e:	701a      	strb	r2, [r3, #0]
 8005180:	e0ad      	b.n	80052de <UART_SetConfig+0x22a>
 8005182:	231b      	movs	r3, #27
 8005184:	2218      	movs	r2, #24
 8005186:	189b      	adds	r3, r3, r2
 8005188:	19db      	adds	r3, r3, r7
 800518a:	2204      	movs	r2, #4
 800518c:	701a      	strb	r2, [r3, #0]
 800518e:	e0a6      	b.n	80052de <UART_SetConfig+0x22a>
 8005190:	231b      	movs	r3, #27
 8005192:	2218      	movs	r2, #24
 8005194:	189b      	adds	r3, r3, r2
 8005196:	19db      	adds	r3, r3, r7
 8005198:	2208      	movs	r2, #8
 800519a:	701a      	strb	r2, [r3, #0]
 800519c:	e09f      	b.n	80052de <UART_SetConfig+0x22a>
 800519e:	231b      	movs	r3, #27
 80051a0:	2218      	movs	r2, #24
 80051a2:	189b      	adds	r3, r3, r2
 80051a4:	19db      	adds	r3, r3, r7
 80051a6:	2210      	movs	r2, #16
 80051a8:	701a      	strb	r2, [r3, #0]
 80051aa:	e098      	b.n	80052de <UART_SetConfig+0x22a>
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a96      	ldr	r2, [pc, #600]	@ (800540c <UART_SetConfig+0x358>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d131      	bne.n	800521a <UART_SetConfig+0x166>
 80051b6:	4b94      	ldr	r3, [pc, #592]	@ (8005408 <UART_SetConfig+0x354>)
 80051b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051ba:	220c      	movs	r2, #12
 80051bc:	4013      	ands	r3, r2
 80051be:	2b0c      	cmp	r3, #12
 80051c0:	d01d      	beq.n	80051fe <UART_SetConfig+0x14a>
 80051c2:	d823      	bhi.n	800520c <UART_SetConfig+0x158>
 80051c4:	2b08      	cmp	r3, #8
 80051c6:	d00c      	beq.n	80051e2 <UART_SetConfig+0x12e>
 80051c8:	d820      	bhi.n	800520c <UART_SetConfig+0x158>
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d002      	beq.n	80051d4 <UART_SetConfig+0x120>
 80051ce:	2b04      	cmp	r3, #4
 80051d0:	d00e      	beq.n	80051f0 <UART_SetConfig+0x13c>
 80051d2:	e01b      	b.n	800520c <UART_SetConfig+0x158>
 80051d4:	231b      	movs	r3, #27
 80051d6:	2218      	movs	r2, #24
 80051d8:	189b      	adds	r3, r3, r2
 80051da:	19db      	adds	r3, r3, r7
 80051dc:	2200      	movs	r2, #0
 80051de:	701a      	strb	r2, [r3, #0]
 80051e0:	e07d      	b.n	80052de <UART_SetConfig+0x22a>
 80051e2:	231b      	movs	r3, #27
 80051e4:	2218      	movs	r2, #24
 80051e6:	189b      	adds	r3, r3, r2
 80051e8:	19db      	adds	r3, r3, r7
 80051ea:	2202      	movs	r2, #2
 80051ec:	701a      	strb	r2, [r3, #0]
 80051ee:	e076      	b.n	80052de <UART_SetConfig+0x22a>
 80051f0:	231b      	movs	r3, #27
 80051f2:	2218      	movs	r2, #24
 80051f4:	189b      	adds	r3, r3, r2
 80051f6:	19db      	adds	r3, r3, r7
 80051f8:	2204      	movs	r2, #4
 80051fa:	701a      	strb	r2, [r3, #0]
 80051fc:	e06f      	b.n	80052de <UART_SetConfig+0x22a>
 80051fe:	231b      	movs	r3, #27
 8005200:	2218      	movs	r2, #24
 8005202:	189b      	adds	r3, r3, r2
 8005204:	19db      	adds	r3, r3, r7
 8005206:	2208      	movs	r2, #8
 8005208:	701a      	strb	r2, [r3, #0]
 800520a:	e068      	b.n	80052de <UART_SetConfig+0x22a>
 800520c:	231b      	movs	r3, #27
 800520e:	2218      	movs	r2, #24
 8005210:	189b      	adds	r3, r3, r2
 8005212:	19db      	adds	r3, r3, r7
 8005214:	2210      	movs	r2, #16
 8005216:	701a      	strb	r2, [r3, #0]
 8005218:	e061      	b.n	80052de <UART_SetConfig+0x22a>
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a7c      	ldr	r2, [pc, #496]	@ (8005410 <UART_SetConfig+0x35c>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d106      	bne.n	8005232 <UART_SetConfig+0x17e>
 8005224:	231b      	movs	r3, #27
 8005226:	2218      	movs	r2, #24
 8005228:	189b      	adds	r3, r3, r2
 800522a:	19db      	adds	r3, r3, r7
 800522c:	2200      	movs	r2, #0
 800522e:	701a      	strb	r2, [r3, #0]
 8005230:	e055      	b.n	80052de <UART_SetConfig+0x22a>
 8005232:	69fb      	ldr	r3, [r7, #28]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a77      	ldr	r2, [pc, #476]	@ (8005414 <UART_SetConfig+0x360>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d106      	bne.n	800524a <UART_SetConfig+0x196>
 800523c:	231b      	movs	r3, #27
 800523e:	2218      	movs	r2, #24
 8005240:	189b      	adds	r3, r3, r2
 8005242:	19db      	adds	r3, r3, r7
 8005244:	2200      	movs	r2, #0
 8005246:	701a      	strb	r2, [r3, #0]
 8005248:	e049      	b.n	80052de <UART_SetConfig+0x22a>
 800524a:	69fb      	ldr	r3, [r7, #28]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a6b      	ldr	r2, [pc, #428]	@ (80053fc <UART_SetConfig+0x348>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d13e      	bne.n	80052d2 <UART_SetConfig+0x21e>
 8005254:	4b6c      	ldr	r3, [pc, #432]	@ (8005408 <UART_SetConfig+0x354>)
 8005256:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005258:	23c0      	movs	r3, #192	@ 0xc0
 800525a:	011b      	lsls	r3, r3, #4
 800525c:	4013      	ands	r3, r2
 800525e:	22c0      	movs	r2, #192	@ 0xc0
 8005260:	0112      	lsls	r2, r2, #4
 8005262:	4293      	cmp	r3, r2
 8005264:	d027      	beq.n	80052b6 <UART_SetConfig+0x202>
 8005266:	22c0      	movs	r2, #192	@ 0xc0
 8005268:	0112      	lsls	r2, r2, #4
 800526a:	4293      	cmp	r3, r2
 800526c:	d82a      	bhi.n	80052c4 <UART_SetConfig+0x210>
 800526e:	2280      	movs	r2, #128	@ 0x80
 8005270:	0112      	lsls	r2, r2, #4
 8005272:	4293      	cmp	r3, r2
 8005274:	d011      	beq.n	800529a <UART_SetConfig+0x1e6>
 8005276:	2280      	movs	r2, #128	@ 0x80
 8005278:	0112      	lsls	r2, r2, #4
 800527a:	4293      	cmp	r3, r2
 800527c:	d822      	bhi.n	80052c4 <UART_SetConfig+0x210>
 800527e:	2b00      	cmp	r3, #0
 8005280:	d004      	beq.n	800528c <UART_SetConfig+0x1d8>
 8005282:	2280      	movs	r2, #128	@ 0x80
 8005284:	00d2      	lsls	r2, r2, #3
 8005286:	4293      	cmp	r3, r2
 8005288:	d00e      	beq.n	80052a8 <UART_SetConfig+0x1f4>
 800528a:	e01b      	b.n	80052c4 <UART_SetConfig+0x210>
 800528c:	231b      	movs	r3, #27
 800528e:	2218      	movs	r2, #24
 8005290:	189b      	adds	r3, r3, r2
 8005292:	19db      	adds	r3, r3, r7
 8005294:	2200      	movs	r2, #0
 8005296:	701a      	strb	r2, [r3, #0]
 8005298:	e021      	b.n	80052de <UART_SetConfig+0x22a>
 800529a:	231b      	movs	r3, #27
 800529c:	2218      	movs	r2, #24
 800529e:	189b      	adds	r3, r3, r2
 80052a0:	19db      	adds	r3, r3, r7
 80052a2:	2202      	movs	r2, #2
 80052a4:	701a      	strb	r2, [r3, #0]
 80052a6:	e01a      	b.n	80052de <UART_SetConfig+0x22a>
 80052a8:	231b      	movs	r3, #27
 80052aa:	2218      	movs	r2, #24
 80052ac:	189b      	adds	r3, r3, r2
 80052ae:	19db      	adds	r3, r3, r7
 80052b0:	2204      	movs	r2, #4
 80052b2:	701a      	strb	r2, [r3, #0]
 80052b4:	e013      	b.n	80052de <UART_SetConfig+0x22a>
 80052b6:	231b      	movs	r3, #27
 80052b8:	2218      	movs	r2, #24
 80052ba:	189b      	adds	r3, r3, r2
 80052bc:	19db      	adds	r3, r3, r7
 80052be:	2208      	movs	r2, #8
 80052c0:	701a      	strb	r2, [r3, #0]
 80052c2:	e00c      	b.n	80052de <UART_SetConfig+0x22a>
 80052c4:	231b      	movs	r3, #27
 80052c6:	2218      	movs	r2, #24
 80052c8:	189b      	adds	r3, r3, r2
 80052ca:	19db      	adds	r3, r3, r7
 80052cc:	2210      	movs	r2, #16
 80052ce:	701a      	strb	r2, [r3, #0]
 80052d0:	e005      	b.n	80052de <UART_SetConfig+0x22a>
 80052d2:	231b      	movs	r3, #27
 80052d4:	2218      	movs	r2, #24
 80052d6:	189b      	adds	r3, r3, r2
 80052d8:	19db      	adds	r3, r3, r7
 80052da:	2210      	movs	r2, #16
 80052dc:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a46      	ldr	r2, [pc, #280]	@ (80053fc <UART_SetConfig+0x348>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d000      	beq.n	80052ea <UART_SetConfig+0x236>
 80052e8:	e09a      	b.n	8005420 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80052ea:	231b      	movs	r3, #27
 80052ec:	2218      	movs	r2, #24
 80052ee:	189b      	adds	r3, r3, r2
 80052f0:	19db      	adds	r3, r3, r7
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	2b08      	cmp	r3, #8
 80052f6:	d01d      	beq.n	8005334 <UART_SetConfig+0x280>
 80052f8:	dc20      	bgt.n	800533c <UART_SetConfig+0x288>
 80052fa:	2b04      	cmp	r3, #4
 80052fc:	d015      	beq.n	800532a <UART_SetConfig+0x276>
 80052fe:	dc1d      	bgt.n	800533c <UART_SetConfig+0x288>
 8005300:	2b00      	cmp	r3, #0
 8005302:	d002      	beq.n	800530a <UART_SetConfig+0x256>
 8005304:	2b02      	cmp	r3, #2
 8005306:	d005      	beq.n	8005314 <UART_SetConfig+0x260>
 8005308:	e018      	b.n	800533c <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800530a:	f7fe fb5b 	bl	80039c4 <HAL_RCC_GetPCLK1Freq>
 800530e:	0003      	movs	r3, r0
 8005310:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005312:	e01c      	b.n	800534e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005314:	4b3c      	ldr	r3, [pc, #240]	@ (8005408 <UART_SetConfig+0x354>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	2210      	movs	r2, #16
 800531a:	4013      	ands	r3, r2
 800531c:	d002      	beq.n	8005324 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800531e:	4b3e      	ldr	r3, [pc, #248]	@ (8005418 <UART_SetConfig+0x364>)
 8005320:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005322:	e014      	b.n	800534e <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8005324:	4b3d      	ldr	r3, [pc, #244]	@ (800541c <UART_SetConfig+0x368>)
 8005326:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005328:	e011      	b.n	800534e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800532a:	f7fe fabb 	bl	80038a4 <HAL_RCC_GetSysClockFreq>
 800532e:	0003      	movs	r3, r0
 8005330:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005332:	e00c      	b.n	800534e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005334:	2380      	movs	r3, #128	@ 0x80
 8005336:	021b      	lsls	r3, r3, #8
 8005338:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800533a:	e008      	b.n	800534e <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 800533c:	2300      	movs	r3, #0
 800533e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005340:	231a      	movs	r3, #26
 8005342:	2218      	movs	r2, #24
 8005344:	189b      	adds	r3, r3, r2
 8005346:	19db      	adds	r3, r3, r7
 8005348:	2201      	movs	r2, #1
 800534a:	701a      	strb	r2, [r3, #0]
        break;
 800534c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800534e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005350:	2b00      	cmp	r3, #0
 8005352:	d100      	bne.n	8005356 <UART_SetConfig+0x2a2>
 8005354:	e133      	b.n	80055be <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	685a      	ldr	r2, [r3, #4]
 800535a:	0013      	movs	r3, r2
 800535c:	005b      	lsls	r3, r3, #1
 800535e:	189b      	adds	r3, r3, r2
 8005360:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005362:	429a      	cmp	r2, r3
 8005364:	d305      	bcc.n	8005372 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005366:	69fb      	ldr	r3, [r7, #28]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800536c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800536e:	429a      	cmp	r2, r3
 8005370:	d906      	bls.n	8005380 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8005372:	231a      	movs	r3, #26
 8005374:	2218      	movs	r2, #24
 8005376:	189b      	adds	r3, r3, r2
 8005378:	19db      	adds	r3, r3, r7
 800537a:	2201      	movs	r2, #1
 800537c:	701a      	strb	r2, [r3, #0]
 800537e:	e11e      	b.n	80055be <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005382:	613b      	str	r3, [r7, #16]
 8005384:	2300      	movs	r3, #0
 8005386:	617b      	str	r3, [r7, #20]
 8005388:	6939      	ldr	r1, [r7, #16]
 800538a:	697a      	ldr	r2, [r7, #20]
 800538c:	000b      	movs	r3, r1
 800538e:	0e1b      	lsrs	r3, r3, #24
 8005390:	0010      	movs	r0, r2
 8005392:	0205      	lsls	r5, r0, #8
 8005394:	431d      	orrs	r5, r3
 8005396:	000b      	movs	r3, r1
 8005398:	021c      	lsls	r4, r3, #8
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	085b      	lsrs	r3, r3, #1
 80053a0:	60bb      	str	r3, [r7, #8]
 80053a2:	2300      	movs	r3, #0
 80053a4:	60fb      	str	r3, [r7, #12]
 80053a6:	68b8      	ldr	r0, [r7, #8]
 80053a8:	68f9      	ldr	r1, [r7, #12]
 80053aa:	1900      	adds	r0, r0, r4
 80053ac:	4169      	adcs	r1, r5
 80053ae:	69fb      	ldr	r3, [r7, #28]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	603b      	str	r3, [r7, #0]
 80053b4:	2300      	movs	r3, #0
 80053b6:	607b      	str	r3, [r7, #4]
 80053b8:	683a      	ldr	r2, [r7, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f7fa ff3a 	bl	8000234 <__aeabi_uldivmod>
 80053c0:	0002      	movs	r2, r0
 80053c2:	000b      	movs	r3, r1
 80053c4:	0013      	movs	r3, r2
 80053c6:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80053c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053ca:	23c0      	movs	r3, #192	@ 0xc0
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d309      	bcc.n	80053e6 <UART_SetConfig+0x332>
 80053d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053d4:	2380      	movs	r3, #128	@ 0x80
 80053d6:	035b      	lsls	r3, r3, #13
 80053d8:	429a      	cmp	r2, r3
 80053da:	d204      	bcs.n	80053e6 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80053dc:	69fb      	ldr	r3, [r7, #28]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80053e2:	60da      	str	r2, [r3, #12]
 80053e4:	e0eb      	b.n	80055be <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80053e6:	231a      	movs	r3, #26
 80053e8:	2218      	movs	r2, #24
 80053ea:	189b      	adds	r3, r3, r2
 80053ec:	19db      	adds	r3, r3, r7
 80053ee:	2201      	movs	r2, #1
 80053f0:	701a      	strb	r2, [r3, #0]
 80053f2:	e0e4      	b.n	80055be <UART_SetConfig+0x50a>
 80053f4:	efff69f3 	.word	0xefff69f3
 80053f8:	ffffcfff 	.word	0xffffcfff
 80053fc:	40004800 	.word	0x40004800
 8005400:	fffff4ff 	.word	0xfffff4ff
 8005404:	40013800 	.word	0x40013800
 8005408:	40021000 	.word	0x40021000
 800540c:	40004400 	.word	0x40004400
 8005410:	40004c00 	.word	0x40004c00
 8005414:	40005000 	.word	0x40005000
 8005418:	003d0900 	.word	0x003d0900
 800541c:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005420:	69fb      	ldr	r3, [r7, #28]
 8005422:	69da      	ldr	r2, [r3, #28]
 8005424:	2380      	movs	r3, #128	@ 0x80
 8005426:	021b      	lsls	r3, r3, #8
 8005428:	429a      	cmp	r2, r3
 800542a:	d000      	beq.n	800542e <UART_SetConfig+0x37a>
 800542c:	e070      	b.n	8005510 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 800542e:	231b      	movs	r3, #27
 8005430:	2218      	movs	r2, #24
 8005432:	189b      	adds	r3, r3, r2
 8005434:	19db      	adds	r3, r3, r7
 8005436:	781b      	ldrb	r3, [r3, #0]
 8005438:	2b08      	cmp	r3, #8
 800543a:	d822      	bhi.n	8005482 <UART_SetConfig+0x3ce>
 800543c:	009a      	lsls	r2, r3, #2
 800543e:	4b67      	ldr	r3, [pc, #412]	@ (80055dc <UART_SetConfig+0x528>)
 8005440:	18d3      	adds	r3, r2, r3
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005446:	f7fe fabd 	bl	80039c4 <HAL_RCC_GetPCLK1Freq>
 800544a:	0003      	movs	r3, r0
 800544c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800544e:	e021      	b.n	8005494 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005450:	f7fe face 	bl	80039f0 <HAL_RCC_GetPCLK2Freq>
 8005454:	0003      	movs	r3, r0
 8005456:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005458:	e01c      	b.n	8005494 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800545a:	4b61      	ldr	r3, [pc, #388]	@ (80055e0 <UART_SetConfig+0x52c>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	2210      	movs	r2, #16
 8005460:	4013      	ands	r3, r2
 8005462:	d002      	beq.n	800546a <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005464:	4b5f      	ldr	r3, [pc, #380]	@ (80055e4 <UART_SetConfig+0x530>)
 8005466:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005468:	e014      	b.n	8005494 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800546a:	4b5f      	ldr	r3, [pc, #380]	@ (80055e8 <UART_SetConfig+0x534>)
 800546c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800546e:	e011      	b.n	8005494 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005470:	f7fe fa18 	bl	80038a4 <HAL_RCC_GetSysClockFreq>
 8005474:	0003      	movs	r3, r0
 8005476:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005478:	e00c      	b.n	8005494 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800547a:	2380      	movs	r3, #128	@ 0x80
 800547c:	021b      	lsls	r3, r3, #8
 800547e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005480:	e008      	b.n	8005494 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8005482:	2300      	movs	r3, #0
 8005484:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005486:	231a      	movs	r3, #26
 8005488:	2218      	movs	r2, #24
 800548a:	189b      	adds	r3, r3, r2
 800548c:	19db      	adds	r3, r3, r7
 800548e:	2201      	movs	r2, #1
 8005490:	701a      	strb	r2, [r3, #0]
        break;
 8005492:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005496:	2b00      	cmp	r3, #0
 8005498:	d100      	bne.n	800549c <UART_SetConfig+0x3e8>
 800549a:	e090      	b.n	80055be <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800549c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800549e:	005a      	lsls	r2, r3, #1
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	085b      	lsrs	r3, r3, #1
 80054a6:	18d2      	adds	r2, r2, r3
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	0019      	movs	r1, r3
 80054ae:	0010      	movs	r0, r2
 80054b0:	f7fa fe34 	bl	800011c <__udivsi3>
 80054b4:	0003      	movs	r3, r0
 80054b6:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ba:	2b0f      	cmp	r3, #15
 80054bc:	d921      	bls.n	8005502 <UART_SetConfig+0x44e>
 80054be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054c0:	2380      	movs	r3, #128	@ 0x80
 80054c2:	025b      	lsls	r3, r3, #9
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d21c      	bcs.n	8005502 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ca:	b29a      	uxth	r2, r3
 80054cc:	200e      	movs	r0, #14
 80054ce:	2418      	movs	r4, #24
 80054d0:	1903      	adds	r3, r0, r4
 80054d2:	19db      	adds	r3, r3, r7
 80054d4:	210f      	movs	r1, #15
 80054d6:	438a      	bics	r2, r1
 80054d8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054dc:	085b      	lsrs	r3, r3, #1
 80054de:	b29b      	uxth	r3, r3
 80054e0:	2207      	movs	r2, #7
 80054e2:	4013      	ands	r3, r2
 80054e4:	b299      	uxth	r1, r3
 80054e6:	1903      	adds	r3, r0, r4
 80054e8:	19db      	adds	r3, r3, r7
 80054ea:	1902      	adds	r2, r0, r4
 80054ec:	19d2      	adds	r2, r2, r7
 80054ee:	8812      	ldrh	r2, [r2, #0]
 80054f0:	430a      	orrs	r2, r1
 80054f2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	1902      	adds	r2, r0, r4
 80054fa:	19d2      	adds	r2, r2, r7
 80054fc:	8812      	ldrh	r2, [r2, #0]
 80054fe:	60da      	str	r2, [r3, #12]
 8005500:	e05d      	b.n	80055be <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8005502:	231a      	movs	r3, #26
 8005504:	2218      	movs	r2, #24
 8005506:	189b      	adds	r3, r3, r2
 8005508:	19db      	adds	r3, r3, r7
 800550a:	2201      	movs	r2, #1
 800550c:	701a      	strb	r2, [r3, #0]
 800550e:	e056      	b.n	80055be <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005510:	231b      	movs	r3, #27
 8005512:	2218      	movs	r2, #24
 8005514:	189b      	adds	r3, r3, r2
 8005516:	19db      	adds	r3, r3, r7
 8005518:	781b      	ldrb	r3, [r3, #0]
 800551a:	2b08      	cmp	r3, #8
 800551c:	d822      	bhi.n	8005564 <UART_SetConfig+0x4b0>
 800551e:	009a      	lsls	r2, r3, #2
 8005520:	4b32      	ldr	r3, [pc, #200]	@ (80055ec <UART_SetConfig+0x538>)
 8005522:	18d3      	adds	r3, r2, r3
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005528:	f7fe fa4c 	bl	80039c4 <HAL_RCC_GetPCLK1Freq>
 800552c:	0003      	movs	r3, r0
 800552e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005530:	e021      	b.n	8005576 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005532:	f7fe fa5d 	bl	80039f0 <HAL_RCC_GetPCLK2Freq>
 8005536:	0003      	movs	r3, r0
 8005538:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800553a:	e01c      	b.n	8005576 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800553c:	4b28      	ldr	r3, [pc, #160]	@ (80055e0 <UART_SetConfig+0x52c>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2210      	movs	r2, #16
 8005542:	4013      	ands	r3, r2
 8005544:	d002      	beq.n	800554c <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005546:	4b27      	ldr	r3, [pc, #156]	@ (80055e4 <UART_SetConfig+0x530>)
 8005548:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800554a:	e014      	b.n	8005576 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 800554c:	4b26      	ldr	r3, [pc, #152]	@ (80055e8 <UART_SetConfig+0x534>)
 800554e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005550:	e011      	b.n	8005576 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005552:	f7fe f9a7 	bl	80038a4 <HAL_RCC_GetSysClockFreq>
 8005556:	0003      	movs	r3, r0
 8005558:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800555a:	e00c      	b.n	8005576 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800555c:	2380      	movs	r3, #128	@ 0x80
 800555e:	021b      	lsls	r3, r3, #8
 8005560:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8005562:	e008      	b.n	8005576 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8005564:	2300      	movs	r3, #0
 8005566:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005568:	231a      	movs	r3, #26
 800556a:	2218      	movs	r2, #24
 800556c:	189b      	adds	r3, r3, r2
 800556e:	19db      	adds	r3, r3, r7
 8005570:	2201      	movs	r2, #1
 8005572:	701a      	strb	r2, [r3, #0]
        break;
 8005574:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005578:	2b00      	cmp	r3, #0
 800557a:	d020      	beq.n	80055be <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	085a      	lsrs	r2, r3, #1
 8005582:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005584:	18d2      	adds	r2, r2, r3
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	0019      	movs	r1, r3
 800558c:	0010      	movs	r0, r2
 800558e:	f7fa fdc5 	bl	800011c <__udivsi3>
 8005592:	0003      	movs	r3, r0
 8005594:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005598:	2b0f      	cmp	r3, #15
 800559a:	d90a      	bls.n	80055b2 <UART_SetConfig+0x4fe>
 800559c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800559e:	2380      	movs	r3, #128	@ 0x80
 80055a0:	025b      	lsls	r3, r3, #9
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d205      	bcs.n	80055b2 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80055a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055a8:	b29a      	uxth	r2, r3
 80055aa:	69fb      	ldr	r3, [r7, #28]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	60da      	str	r2, [r3, #12]
 80055b0:	e005      	b.n	80055be <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80055b2:	231a      	movs	r3, #26
 80055b4:	2218      	movs	r2, #24
 80055b6:	189b      	adds	r3, r3, r2
 80055b8:	19db      	adds	r3, r3, r7
 80055ba:	2201      	movs	r2, #1
 80055bc:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	2200      	movs	r2, #0
 80055c2:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80055c4:	69fb      	ldr	r3, [r7, #28]
 80055c6:	2200      	movs	r2, #0
 80055c8:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80055ca:	231a      	movs	r3, #26
 80055cc:	2218      	movs	r2, #24
 80055ce:	189b      	adds	r3, r3, r2
 80055d0:	19db      	adds	r3, r3, r7
 80055d2:	781b      	ldrb	r3, [r3, #0]
}
 80055d4:	0018      	movs	r0, r3
 80055d6:	46bd      	mov	sp, r7
 80055d8:	b00e      	add	sp, #56	@ 0x38
 80055da:	bdb0      	pop	{r4, r5, r7, pc}
 80055dc:	08006f0c 	.word	0x08006f0c
 80055e0:	40021000 	.word	0x40021000
 80055e4:	003d0900 	.word	0x003d0900
 80055e8:	00f42400 	.word	0x00f42400
 80055ec:	08006f30 	.word	0x08006f30

080055f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055fc:	2208      	movs	r2, #8
 80055fe:	4013      	ands	r3, r2
 8005600:	d00b      	beq.n	800561a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	4a4a      	ldr	r2, [pc, #296]	@ (8005734 <UART_AdvFeatureConfig+0x144>)
 800560a:	4013      	ands	r3, r2
 800560c:	0019      	movs	r1, r3
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	430a      	orrs	r2, r1
 8005618:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800561e:	2201      	movs	r2, #1
 8005620:	4013      	ands	r3, r2
 8005622:	d00b      	beq.n	800563c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	4a43      	ldr	r2, [pc, #268]	@ (8005738 <UART_AdvFeatureConfig+0x148>)
 800562c:	4013      	ands	r3, r2
 800562e:	0019      	movs	r1, r3
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	430a      	orrs	r2, r1
 800563a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005640:	2202      	movs	r2, #2
 8005642:	4013      	ands	r3, r2
 8005644:	d00b      	beq.n	800565e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	4a3b      	ldr	r2, [pc, #236]	@ (800573c <UART_AdvFeatureConfig+0x14c>)
 800564e:	4013      	ands	r3, r2
 8005650:	0019      	movs	r1, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	430a      	orrs	r2, r1
 800565c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005662:	2204      	movs	r2, #4
 8005664:	4013      	ands	r3, r2
 8005666:	d00b      	beq.n	8005680 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	4a34      	ldr	r2, [pc, #208]	@ (8005740 <UART_AdvFeatureConfig+0x150>)
 8005670:	4013      	ands	r3, r2
 8005672:	0019      	movs	r1, r3
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	430a      	orrs	r2, r1
 800567e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005684:	2210      	movs	r2, #16
 8005686:	4013      	ands	r3, r2
 8005688:	d00b      	beq.n	80056a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	4a2c      	ldr	r2, [pc, #176]	@ (8005744 <UART_AdvFeatureConfig+0x154>)
 8005692:	4013      	ands	r3, r2
 8005694:	0019      	movs	r1, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	430a      	orrs	r2, r1
 80056a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056a6:	2220      	movs	r2, #32
 80056a8:	4013      	ands	r3, r2
 80056aa:	d00b      	beq.n	80056c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	4a25      	ldr	r2, [pc, #148]	@ (8005748 <UART_AdvFeatureConfig+0x158>)
 80056b4:	4013      	ands	r3, r2
 80056b6:	0019      	movs	r1, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	430a      	orrs	r2, r1
 80056c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c8:	2240      	movs	r2, #64	@ 0x40
 80056ca:	4013      	ands	r3, r2
 80056cc:	d01d      	beq.n	800570a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	4a1d      	ldr	r2, [pc, #116]	@ (800574c <UART_AdvFeatureConfig+0x15c>)
 80056d6:	4013      	ands	r3, r2
 80056d8:	0019      	movs	r1, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	430a      	orrs	r2, r1
 80056e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056ea:	2380      	movs	r3, #128	@ 0x80
 80056ec:	035b      	lsls	r3, r3, #13
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d10b      	bne.n	800570a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	4a15      	ldr	r2, [pc, #84]	@ (8005750 <UART_AdvFeatureConfig+0x160>)
 80056fa:	4013      	ands	r3, r2
 80056fc:	0019      	movs	r1, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	430a      	orrs	r2, r1
 8005708:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800570e:	2280      	movs	r2, #128	@ 0x80
 8005710:	4013      	ands	r3, r2
 8005712:	d00b      	beq.n	800572c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	4a0e      	ldr	r2, [pc, #56]	@ (8005754 <UART_AdvFeatureConfig+0x164>)
 800571c:	4013      	ands	r3, r2
 800571e:	0019      	movs	r1, r3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	430a      	orrs	r2, r1
 800572a:	605a      	str	r2, [r3, #4]
  }
}
 800572c:	46c0      	nop			@ (mov r8, r8)
 800572e:	46bd      	mov	sp, r7
 8005730:	b002      	add	sp, #8
 8005732:	bd80      	pop	{r7, pc}
 8005734:	ffff7fff 	.word	0xffff7fff
 8005738:	fffdffff 	.word	0xfffdffff
 800573c:	fffeffff 	.word	0xfffeffff
 8005740:	fffbffff 	.word	0xfffbffff
 8005744:	ffffefff 	.word	0xffffefff
 8005748:	ffffdfff 	.word	0xffffdfff
 800574c:	ffefffff 	.word	0xffefffff
 8005750:	ff9fffff 	.word	0xff9fffff
 8005754:	fff7ffff 	.word	0xfff7ffff

08005758 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b092      	sub	sp, #72	@ 0x48
 800575c:	af02      	add	r7, sp, #8
 800575e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2284      	movs	r2, #132	@ 0x84
 8005764:	2100      	movs	r1, #0
 8005766:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005768:	f7fc fa4c 	bl	8001c04 <HAL_GetTick>
 800576c:	0003      	movs	r3, r0
 800576e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2208      	movs	r2, #8
 8005778:	4013      	ands	r3, r2
 800577a:	2b08      	cmp	r3, #8
 800577c:	d12c      	bne.n	80057d8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800577e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005780:	2280      	movs	r2, #128	@ 0x80
 8005782:	0391      	lsls	r1, r2, #14
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	4a46      	ldr	r2, [pc, #280]	@ (80058a0 <UART_CheckIdleState+0x148>)
 8005788:	9200      	str	r2, [sp, #0]
 800578a:	2200      	movs	r2, #0
 800578c:	f000 f88c 	bl	80058a8 <UART_WaitOnFlagUntilTimeout>
 8005790:	1e03      	subs	r3, r0, #0
 8005792:	d021      	beq.n	80057d8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005794:	f3ef 8310 	mrs	r3, PRIMASK
 8005798:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800579a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800579c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800579e:	2301      	movs	r3, #1
 80057a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a4:	f383 8810 	msr	PRIMASK, r3
}
 80057a8:	46c0      	nop			@ (mov r8, r8)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	2180      	movs	r1, #128	@ 0x80
 80057b6:	438a      	bics	r2, r1
 80057b8:	601a      	str	r2, [r3, #0]
 80057ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057c0:	f383 8810 	msr	PRIMASK, r3
}
 80057c4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2220      	movs	r2, #32
 80057ca:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2278      	movs	r2, #120	@ 0x78
 80057d0:	2100      	movs	r1, #0
 80057d2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e05f      	b.n	8005898 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	2204      	movs	r2, #4
 80057e0:	4013      	ands	r3, r2
 80057e2:	2b04      	cmp	r3, #4
 80057e4:	d146      	bne.n	8005874 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057e8:	2280      	movs	r2, #128	@ 0x80
 80057ea:	03d1      	lsls	r1, r2, #15
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	4a2c      	ldr	r2, [pc, #176]	@ (80058a0 <UART_CheckIdleState+0x148>)
 80057f0:	9200      	str	r2, [sp, #0]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f000 f858 	bl	80058a8 <UART_WaitOnFlagUntilTimeout>
 80057f8:	1e03      	subs	r3, r0, #0
 80057fa:	d03b      	beq.n	8005874 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057fc:	f3ef 8310 	mrs	r3, PRIMASK
 8005800:	60fb      	str	r3, [r7, #12]
  return(result);
 8005802:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005804:	637b      	str	r3, [r7, #52]	@ 0x34
 8005806:	2301      	movs	r3, #1
 8005808:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	f383 8810 	msr	PRIMASK, r3
}
 8005810:	46c0      	nop			@ (mov r8, r8)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	4921      	ldr	r1, [pc, #132]	@ (80058a4 <UART_CheckIdleState+0x14c>)
 800581e:	400a      	ands	r2, r1
 8005820:	601a      	str	r2, [r3, #0]
 8005822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005824:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	f383 8810 	msr	PRIMASK, r3
}
 800582c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800582e:	f3ef 8310 	mrs	r3, PRIMASK
 8005832:	61bb      	str	r3, [r7, #24]
  return(result);
 8005834:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005836:	633b      	str	r3, [r7, #48]	@ 0x30
 8005838:	2301      	movs	r3, #1
 800583a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	f383 8810 	msr	PRIMASK, r3
}
 8005842:	46c0      	nop			@ (mov r8, r8)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	689a      	ldr	r2, [r3, #8]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	2101      	movs	r1, #1
 8005850:	438a      	bics	r2, r1
 8005852:	609a      	str	r2, [r3, #8]
 8005854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005856:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005858:	6a3b      	ldr	r3, [r7, #32]
 800585a:	f383 8810 	msr	PRIMASK, r3
}
 800585e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2280      	movs	r2, #128	@ 0x80
 8005864:	2120      	movs	r1, #32
 8005866:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2278      	movs	r2, #120	@ 0x78
 800586c:	2100      	movs	r1, #0
 800586e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	e011      	b.n	8005898 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2220      	movs	r2, #32
 8005878:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2280      	movs	r2, #128	@ 0x80
 800587e:	2120      	movs	r1, #32
 8005880:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2200      	movs	r2, #0
 8005886:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2200      	movs	r2, #0
 800588c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2278      	movs	r2, #120	@ 0x78
 8005892:	2100      	movs	r1, #0
 8005894:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005896:	2300      	movs	r3, #0
}
 8005898:	0018      	movs	r0, r3
 800589a:	46bd      	mov	sp, r7
 800589c:	b010      	add	sp, #64	@ 0x40
 800589e:	bd80      	pop	{r7, pc}
 80058a0:	01ffffff 	.word	0x01ffffff
 80058a4:	fffffedf 	.word	0xfffffedf

080058a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b084      	sub	sp, #16
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	603b      	str	r3, [r7, #0]
 80058b4:	1dfb      	adds	r3, r7, #7
 80058b6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b8:	e051      	b.n	800595e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	3301      	adds	r3, #1
 80058be:	d04e      	beq.n	800595e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058c0:	f7fc f9a0 	bl	8001c04 <HAL_GetTick>
 80058c4:	0002      	movs	r2, r0
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	69ba      	ldr	r2, [r7, #24]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d302      	bcc.n	80058d6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80058d0:	69bb      	ldr	r3, [r7, #24]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d101      	bne.n	80058da <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e051      	b.n	800597e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2204      	movs	r2, #4
 80058e2:	4013      	ands	r3, r2
 80058e4:	d03b      	beq.n	800595e <UART_WaitOnFlagUntilTimeout+0xb6>
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	2b80      	cmp	r3, #128	@ 0x80
 80058ea:	d038      	beq.n	800595e <UART_WaitOnFlagUntilTimeout+0xb6>
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	2b40      	cmp	r3, #64	@ 0x40
 80058f0:	d035      	beq.n	800595e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	69db      	ldr	r3, [r3, #28]
 80058f8:	2208      	movs	r2, #8
 80058fa:	4013      	ands	r3, r2
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	d111      	bne.n	8005924 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2208      	movs	r2, #8
 8005906:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	0018      	movs	r0, r3
 800590c:	f000 f900 	bl	8005b10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2284      	movs	r2, #132	@ 0x84
 8005914:	2108      	movs	r1, #8
 8005916:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2278      	movs	r2, #120	@ 0x78
 800591c:	2100      	movs	r1, #0
 800591e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	e02c      	b.n	800597e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	69da      	ldr	r2, [r3, #28]
 800592a:	2380      	movs	r3, #128	@ 0x80
 800592c:	011b      	lsls	r3, r3, #4
 800592e:	401a      	ands	r2, r3
 8005930:	2380      	movs	r3, #128	@ 0x80
 8005932:	011b      	lsls	r3, r3, #4
 8005934:	429a      	cmp	r2, r3
 8005936:	d112      	bne.n	800595e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	2280      	movs	r2, #128	@ 0x80
 800593e:	0112      	lsls	r2, r2, #4
 8005940:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	0018      	movs	r0, r3
 8005946:	f000 f8e3 	bl	8005b10 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2284      	movs	r2, #132	@ 0x84
 800594e:	2120      	movs	r1, #32
 8005950:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2278      	movs	r2, #120	@ 0x78
 8005956:	2100      	movs	r1, #0
 8005958:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800595a:	2303      	movs	r3, #3
 800595c:	e00f      	b.n	800597e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	69db      	ldr	r3, [r3, #28]
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	4013      	ands	r3, r2
 8005968:	68ba      	ldr	r2, [r7, #8]
 800596a:	1ad3      	subs	r3, r2, r3
 800596c:	425a      	negs	r2, r3
 800596e:	4153      	adcs	r3, r2
 8005970:	b2db      	uxtb	r3, r3
 8005972:	001a      	movs	r2, r3
 8005974:	1dfb      	adds	r3, r7, #7
 8005976:	781b      	ldrb	r3, [r3, #0]
 8005978:	429a      	cmp	r2, r3
 800597a:	d09e      	beq.n	80058ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800597c:	2300      	movs	r3, #0
}
 800597e:	0018      	movs	r0, r3
 8005980:	46bd      	mov	sp, r7
 8005982:	b004      	add	sp, #16
 8005984:	bd80      	pop	{r7, pc}
	...

08005988 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b090      	sub	sp, #64	@ 0x40
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	1dbb      	adds	r3, r7, #6
 8005994:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	68ba      	ldr	r2, [r7, #8]
 800599a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	1dba      	adds	r2, r7, #6
 80059a0:	2158      	movs	r1, #88	@ 0x58
 80059a2:	8812      	ldrh	r2, [r2, #0]
 80059a4:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2284      	movs	r2, #132	@ 0x84
 80059aa:	2100      	movs	r1, #0
 80059ac:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2280      	movs	r2, #128	@ 0x80
 80059b2:	2122      	movs	r1, #34	@ 0x22
 80059b4:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d028      	beq.n	8005a10 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059c2:	4a3e      	ldr	r2, [pc, #248]	@ (8005abc <UART_Start_Receive_DMA+0x134>)
 80059c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059ca:	4a3d      	ldr	r2, [pc, #244]	@ (8005ac0 <UART_Start_Receive_DMA+0x138>)
 80059cc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059d2:	4a3c      	ldr	r2, [pc, #240]	@ (8005ac4 <UART_Start_Receive_DMA+0x13c>)
 80059d4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059da:	2200      	movs	r2, #0
 80059dc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	3324      	adds	r3, #36	@ 0x24
 80059e8:	0019      	movs	r1, r3
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ee:	001a      	movs	r2, r3
 80059f0:	1dbb      	adds	r3, r7, #6
 80059f2:	881b      	ldrh	r3, [r3, #0]
 80059f4:	f7fc fe9c 	bl	8002730 <HAL_DMA_Start_IT>
 80059f8:	1e03      	subs	r3, r0, #0
 80059fa:	d009      	beq.n	8005a10 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2284      	movs	r2, #132	@ 0x84
 8005a00:	2110      	movs	r1, #16
 8005a02:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2280      	movs	r2, #128	@ 0x80
 8005a08:	2120      	movs	r1, #32
 8005a0a:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e050      	b.n	8005ab2 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d019      	beq.n	8005a4c <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a18:	f3ef 8310 	mrs	r3, PRIMASK
 8005a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8005a1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a22:	2301      	movs	r3, #1
 8005a24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a28:	f383 8810 	msr	PRIMASK, r3
}
 8005a2c:	46c0      	nop			@ (mov r8, r8)
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681a      	ldr	r2, [r3, #0]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2180      	movs	r1, #128	@ 0x80
 8005a3a:	0049      	lsls	r1, r1, #1
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	601a      	str	r2, [r3, #0]
 8005a40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a42:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a46:	f383 8810 	msr	PRIMASK, r3
}
 8005a4a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a4c:	f3ef 8310 	mrs	r3, PRIMASK
 8005a50:	613b      	str	r3, [r7, #16]
  return(result);
 8005a52:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a56:	2301      	movs	r3, #1
 8005a58:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	f383 8810 	msr	PRIMASK, r3
}
 8005a60:	46c0      	nop			@ (mov r8, r8)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	689a      	ldr	r2, [r3, #8]
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	2101      	movs	r1, #1
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	609a      	str	r2, [r3, #8]
 8005a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a74:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	f383 8810 	msr	PRIMASK, r3
}
 8005a7c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a7e:	f3ef 8310 	mrs	r3, PRIMASK
 8005a82:	61fb      	str	r3, [r7, #28]
  return(result);
 8005a84:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a86:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a88:	2301      	movs	r3, #1
 8005a8a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a8c:	6a3b      	ldr	r3, [r7, #32]
 8005a8e:	f383 8810 	msr	PRIMASK, r3
}
 8005a92:	46c0      	nop			@ (mov r8, r8)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	689a      	ldr	r2, [r3, #8]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2140      	movs	r1, #64	@ 0x40
 8005aa0:	430a      	orrs	r2, r1
 8005aa2:	609a      	str	r2, [r3, #8]
 8005aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aaa:	f383 8810 	msr	PRIMASK, r3
}
 8005aae:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8005ab0:	2300      	movs	r3, #0
}
 8005ab2:	0018      	movs	r0, r3
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	b010      	add	sp, #64	@ 0x40
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	46c0      	nop			@ (mov r8, r8)
 8005abc:	08005bd9 	.word	0x08005bd9
 8005ac0:	08005d41 	.word	0x08005d41
 8005ac4:	08005dbf 	.word	0x08005dbf

08005ac8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b086      	sub	sp, #24
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ad0:	f3ef 8310 	mrs	r3, PRIMASK
 8005ad4:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ad6:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005ad8:	617b      	str	r3, [r7, #20]
 8005ada:	2301      	movs	r3, #1
 8005adc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	f383 8810 	msr	PRIMASK, r3
}
 8005ae4:	46c0      	nop			@ (mov r8, r8)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	681a      	ldr	r2, [r3, #0]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	21c0      	movs	r1, #192	@ 0xc0
 8005af2:	438a      	bics	r2, r1
 8005af4:	601a      	str	r2, [r3, #0]
 8005af6:	697b      	ldr	r3, [r7, #20]
 8005af8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	f383 8810 	msr	PRIMASK, r3
}
 8005b00:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2220      	movs	r2, #32
 8005b06:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8005b08:	46c0      	nop			@ (mov r8, r8)
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	b006      	add	sp, #24
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b08e      	sub	sp, #56	@ 0x38
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b18:	f3ef 8310 	mrs	r3, PRIMASK
 8005b1c:	617b      	str	r3, [r7, #20]
  return(result);
 8005b1e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b20:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b22:	2301      	movs	r3, #1
 8005b24:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b26:	69bb      	ldr	r3, [r7, #24]
 8005b28:	f383 8810 	msr	PRIMASK, r3
}
 8005b2c:	46c0      	nop			@ (mov r8, r8)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4926      	ldr	r1, [pc, #152]	@ (8005bd4 <UART_EndRxTransfer+0xc4>)
 8005b3a:	400a      	ands	r2, r1
 8005b3c:	601a      	str	r2, [r3, #0]
 8005b3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	f383 8810 	msr	PRIMASK, r3
}
 8005b48:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b4a:	f3ef 8310 	mrs	r3, PRIMASK
 8005b4e:	623b      	str	r3, [r7, #32]
  return(result);
 8005b50:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b52:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b54:	2301      	movs	r3, #1
 8005b56:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5a:	f383 8810 	msr	PRIMASK, r3
}
 8005b5e:	46c0      	nop			@ (mov r8, r8)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	689a      	ldr	r2, [r3, #8]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	2101      	movs	r1, #1
 8005b6c:	438a      	bics	r2, r1
 8005b6e:	609a      	str	r2, [r3, #8]
 8005b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b72:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b76:	f383 8810 	msr	PRIMASK, r3
}
 8005b7a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b80:	2b01      	cmp	r3, #1
 8005b82:	d118      	bne.n	8005bb6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b84:	f3ef 8310 	mrs	r3, PRIMASK
 8005b88:	60bb      	str	r3, [r7, #8]
  return(result);
 8005b8a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b8e:	2301      	movs	r3, #1
 8005b90:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f383 8810 	msr	PRIMASK, r3
}
 8005b98:	46c0      	nop			@ (mov r8, r8)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2110      	movs	r1, #16
 8005ba6:	438a      	bics	r2, r1
 8005ba8:	601a      	str	r2, [r3, #0]
 8005baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	f383 8810 	msr	PRIMASK, r3
}
 8005bb4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2280      	movs	r2, #128	@ 0x80
 8005bba:	2120      	movs	r1, #32
 8005bbc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005bca:	46c0      	nop			@ (mov r8, r8)
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	b00e      	add	sp, #56	@ 0x38
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	46c0      	nop			@ (mov r8, r8)
 8005bd4:	fffffedf 	.word	0xfffffedf

08005bd8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b094      	sub	sp, #80	@ 0x50
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2220      	movs	r2, #32
 8005bee:	4013      	ands	r3, r2
 8005bf0:	d16f      	bne.n	8005cd2 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 8005bf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bf4:	225a      	movs	r2, #90	@ 0x5a
 8005bf6:	2100      	movs	r1, #0
 8005bf8:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bfa:	f3ef 8310 	mrs	r3, PRIMASK
 8005bfe:	617b      	str	r3, [r7, #20]
  return(result);
 8005c00:	697b      	ldr	r3, [r7, #20]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c04:	2301      	movs	r3, #1
 8005c06:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	f383 8810 	msr	PRIMASK, r3
}
 8005c0e:	46c0      	nop			@ (mov r8, r8)
 8005c10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4948      	ldr	r1, [pc, #288]	@ (8005d3c <UART_DMAReceiveCplt+0x164>)
 8005c1c:	400a      	ands	r2, r1
 8005c1e:	601a      	str	r2, [r3, #0]
 8005c20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c22:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	f383 8810 	msr	PRIMASK, r3
}
 8005c2a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c2c:	f3ef 8310 	mrs	r3, PRIMASK
 8005c30:	623b      	str	r3, [r7, #32]
  return(result);
 8005c32:	6a3b      	ldr	r3, [r7, #32]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c34:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c36:	2301      	movs	r3, #1
 8005c38:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c3c:	f383 8810 	msr	PRIMASK, r3
}
 8005c40:	46c0      	nop			@ (mov r8, r8)
 8005c42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	689a      	ldr	r2, [r3, #8]
 8005c48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2101      	movs	r1, #1
 8005c4e:	438a      	bics	r2, r1
 8005c50:	609a      	str	r2, [r3, #8]
 8005c52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c54:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c58:	f383 8810 	msr	PRIMASK, r3
}
 8005c5c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c5e:	f3ef 8310 	mrs	r3, PRIMASK
 8005c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8005c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c66:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c68:	2301      	movs	r3, #1
 8005c6a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6e:	f383 8810 	msr	PRIMASK, r3
}
 8005c72:	46c0      	nop			@ (mov r8, r8)
 8005c74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	689a      	ldr	r2, [r3, #8]
 8005c7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2140      	movs	r1, #64	@ 0x40
 8005c80:	438a      	bics	r2, r1
 8005c82:	609a      	str	r2, [r3, #8]
 8005c84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c86:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c8a:	f383 8810 	msr	PRIMASK, r3
}
 8005c8e:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005c90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c92:	2280      	movs	r2, #128	@ 0x80
 8005c94:	2120      	movs	r1, #32
 8005c96:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d118      	bne.n	8005cd2 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ca0:	f3ef 8310 	mrs	r3, PRIMASK
 8005ca4:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ca6:	68bb      	ldr	r3, [r7, #8]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005caa:	2301      	movs	r3, #1
 8005cac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f383 8810 	msr	PRIMASK, r3
}
 8005cb4:	46c0      	nop			@ (mov r8, r8)
 8005cb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2110      	movs	r1, #16
 8005cc2:	438a      	bics	r2, r1
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cc8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	f383 8810 	msr	PRIMASK, r3
}
 8005cd0:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d124      	bne.n	8005d2a <UART_DMAReceiveCplt+0x152>
  {
    huart->RxXferCount = 0;
 8005ce0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ce2:	225a      	movs	r2, #90	@ 0x5a
 8005ce4:	2100      	movs	r1, #0
 8005ce6:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	213a      	movs	r1, #58	@ 0x3a
 8005cf0:	187b      	adds	r3, r7, r1
 8005cf2:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data < huart->RxXferSize)
 8005cf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005cf6:	2258      	movs	r2, #88	@ 0x58
 8005cf8:	5a9b      	ldrh	r3, [r3, r2]
 8005cfa:	187a      	adds	r2, r7, r1
 8005cfc:	8812      	ldrh	r2, [r2, #0]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d204      	bcs.n	8005d0c <UART_DMAReceiveCplt+0x134>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8005d02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d04:	187a      	adds	r2, r7, r1
 8005d06:	215a      	movs	r1, #90	@ 0x5a
 8005d08:	8812      	ldrh	r2, [r2, #0]
 8005d0a:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d0e:	2258      	movs	r2, #88	@ 0x58
 8005d10:	5a9a      	ldrh	r2, [r3, r2]
 8005d12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d14:	215a      	movs	r1, #90	@ 0x5a
 8005d16:	5a5b      	ldrh	r3, [r3, r1]
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	b29a      	uxth	r2, r3
 8005d1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d20:	0011      	movs	r1, r2
 8005d22:	0018      	movs	r0, r3
 8005d24:	f7ff f9ba 	bl	800509c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005d28:	e003      	b.n	8005d32 <UART_DMAReceiveCplt+0x15a>
    HAL_UART_RxCpltCallback(huart);
 8005d2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d2c:	0018      	movs	r0, r3
 8005d2e:	f7fa fd8b 	bl	8000848 <HAL_UART_RxCpltCallback>
}
 8005d32:	46c0      	nop			@ (mov r8, r8)
 8005d34:	46bd      	mov	sp, r7
 8005d36:	b014      	add	sp, #80	@ 0x50
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	46c0      	nop			@ (mov r8, r8)
 8005d3c:	fffffeff 	.word	0xfffffeff

08005d40 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d4c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2201      	movs	r2, #1
 8005d52:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d128      	bne.n	8005dae <UART_DMARxHalfCplt+0x6e>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2258      	movs	r2, #88	@ 0x58
 8005d60:	5a9b      	ldrh	r3, [r3, r2]
 8005d62:	085b      	lsrs	r3, r3, #1
 8005d64:	b299      	uxth	r1, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	225a      	movs	r2, #90	@ 0x5a
 8005d6a:	5299      	strh	r1, [r3, r2]

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	685a      	ldr	r2, [r3, #4]
 8005d72:	210a      	movs	r1, #10
 8005d74:	187b      	adds	r3, r7, r1
 8005d76:	801a      	strh	r2, [r3, #0]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2258      	movs	r2, #88	@ 0x58
 8005d7c:	5a9b      	ldrh	r3, [r3, r2]
 8005d7e:	187a      	adds	r2, r7, r1
 8005d80:	8812      	ldrh	r2, [r2, #0]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d804      	bhi.n	8005d90 <UART_DMARxHalfCplt+0x50>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	187a      	adds	r2, r7, r1
 8005d8a:	215a      	movs	r1, #90	@ 0x5a
 8005d8c:	8812      	ldrh	r2, [r2, #0]
 8005d8e:	525a      	strh	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2258      	movs	r2, #88	@ 0x58
 8005d94:	5a9a      	ldrh	r2, [r3, r2]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	215a      	movs	r1, #90	@ 0x5a
 8005d9a:	5a5b      	ldrh	r3, [r3, r1]
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	b29a      	uxth	r2, r3
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	0011      	movs	r1, r2
 8005da6:	0018      	movs	r0, r3
 8005da8:	f7ff f978 	bl	800509c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005dac:	e003      	b.n	8005db6 <UART_DMARxHalfCplt+0x76>
    HAL_UART_RxHalfCpltCallback(huart);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	0018      	movs	r0, r3
 8005db2:	f7ff f963 	bl	800507c <HAL_UART_RxHalfCpltCallback>
}
 8005db6:	46c0      	nop			@ (mov r8, r8)
 8005db8:	46bd      	mov	sp, r7
 8005dba:	b004      	add	sp, #16
 8005dbc:	bd80      	pop	{r7, pc}

08005dbe <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005dbe:	b580      	push	{r7, lr}
 8005dc0:	b086      	sub	sp, #24
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dca:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005dd0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	2280      	movs	r2, #128	@ 0x80
 8005dd6:	589b      	ldr	r3, [r3, r2]
 8005dd8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	2280      	movs	r2, #128	@ 0x80
 8005de2:	4013      	ands	r3, r2
 8005de4:	2b80      	cmp	r3, #128	@ 0x80
 8005de6:	d10a      	bne.n	8005dfe <UART_DMAError+0x40>
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	2b21      	cmp	r3, #33	@ 0x21
 8005dec:	d107      	bne.n	8005dfe <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	2252      	movs	r2, #82	@ 0x52
 8005df2:	2100      	movs	r1, #0
 8005df4:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	0018      	movs	r0, r3
 8005dfa:	f7ff fe65 	bl	8005ac8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	2240      	movs	r2, #64	@ 0x40
 8005e06:	4013      	ands	r3, r2
 8005e08:	2b40      	cmp	r3, #64	@ 0x40
 8005e0a:	d10a      	bne.n	8005e22 <UART_DMAError+0x64>
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2b22      	cmp	r3, #34	@ 0x22
 8005e10:	d107      	bne.n	8005e22 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	225a      	movs	r2, #90	@ 0x5a
 8005e16:	2100      	movs	r1, #0
 8005e18:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	0018      	movs	r0, r3
 8005e1e:	f7ff fe77 	bl	8005b10 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	2284      	movs	r2, #132	@ 0x84
 8005e26:	589b      	ldr	r3, [r3, r2]
 8005e28:	2210      	movs	r2, #16
 8005e2a:	431a      	orrs	r2, r3
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	2184      	movs	r1, #132	@ 0x84
 8005e30:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	0018      	movs	r0, r3
 8005e36:	f7ff f929 	bl	800508c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e3a:	46c0      	nop			@ (mov r8, r8)
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	b006      	add	sp, #24
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b084      	sub	sp, #16
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e4e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	225a      	movs	r2, #90	@ 0x5a
 8005e54:	2100      	movs	r1, #0
 8005e56:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	0018      	movs	r0, r3
 8005e5c:	f7ff f916 	bl	800508c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005e60:	46c0      	nop			@ (mov r8, r8)
 8005e62:	46bd      	mov	sp, r7
 8005e64:	b004      	add	sp, #16
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e70:	f3ef 8310 	mrs	r3, PRIMASK
 8005e74:	60bb      	str	r3, [r7, #8]
  return(result);
 8005e76:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005e78:	617b      	str	r3, [r7, #20]
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f383 8810 	msr	PRIMASK, r3
}
 8005e84:	46c0      	nop			@ (mov r8, r8)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2140      	movs	r1, #64	@ 0x40
 8005e92:	438a      	bics	r2, r1
 8005e94:	601a      	str	r2, [r3, #0]
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	f383 8810 	msr	PRIMASK, r3
}
 8005ea0:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2220      	movs	r2, #32
 8005ea6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	0018      	movs	r0, r3
 8005eb2:	f7ff f8db 	bl	800506c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005eb6:	46c0      	nop			@ (mov r8, r8)
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	b006      	add	sp, #24
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b082      	sub	sp, #8
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005ec6:	46c0      	nop			@ (mov r8, r8)
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	b002      	add	sp, #8
 8005ecc:	bd80      	pop	{r7, pc}
	...

08005ed0 <std>:
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	b510      	push	{r4, lr}
 8005ed4:	0004      	movs	r4, r0
 8005ed6:	6003      	str	r3, [r0, #0]
 8005ed8:	6043      	str	r3, [r0, #4]
 8005eda:	6083      	str	r3, [r0, #8]
 8005edc:	8181      	strh	r1, [r0, #12]
 8005ede:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ee0:	81c2      	strh	r2, [r0, #14]
 8005ee2:	6103      	str	r3, [r0, #16]
 8005ee4:	6143      	str	r3, [r0, #20]
 8005ee6:	6183      	str	r3, [r0, #24]
 8005ee8:	0019      	movs	r1, r3
 8005eea:	2208      	movs	r2, #8
 8005eec:	305c      	adds	r0, #92	@ 0x5c
 8005eee:	f000 fa0f 	bl	8006310 <memset>
 8005ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8005f20 <std+0x50>)
 8005ef4:	6224      	str	r4, [r4, #32]
 8005ef6:	6263      	str	r3, [r4, #36]	@ 0x24
 8005ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8005f24 <std+0x54>)
 8005efa:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005efc:	4b0a      	ldr	r3, [pc, #40]	@ (8005f28 <std+0x58>)
 8005efe:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f00:	4b0a      	ldr	r3, [pc, #40]	@ (8005f2c <std+0x5c>)
 8005f02:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f04:	4b0a      	ldr	r3, [pc, #40]	@ (8005f30 <std+0x60>)
 8005f06:	429c      	cmp	r4, r3
 8005f08:	d005      	beq.n	8005f16 <std+0x46>
 8005f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8005f34 <std+0x64>)
 8005f0c:	429c      	cmp	r4, r3
 8005f0e:	d002      	beq.n	8005f16 <std+0x46>
 8005f10:	4b09      	ldr	r3, [pc, #36]	@ (8005f38 <std+0x68>)
 8005f12:	429c      	cmp	r4, r3
 8005f14:	d103      	bne.n	8005f1e <std+0x4e>
 8005f16:	0020      	movs	r0, r4
 8005f18:	3058      	adds	r0, #88	@ 0x58
 8005f1a:	f000 fa79 	bl	8006410 <__retarget_lock_init_recursive>
 8005f1e:	bd10      	pop	{r4, pc}
 8005f20:	08006139 	.word	0x08006139
 8005f24:	08006161 	.word	0x08006161
 8005f28:	08006199 	.word	0x08006199
 8005f2c:	080061c5 	.word	0x080061c5
 8005f30:	200003b8 	.word	0x200003b8
 8005f34:	20000420 	.word	0x20000420
 8005f38:	20000488 	.word	0x20000488

08005f3c <stdio_exit_handler>:
 8005f3c:	b510      	push	{r4, lr}
 8005f3e:	4a03      	ldr	r2, [pc, #12]	@ (8005f4c <stdio_exit_handler+0x10>)
 8005f40:	4903      	ldr	r1, [pc, #12]	@ (8005f50 <stdio_exit_handler+0x14>)
 8005f42:	4804      	ldr	r0, [pc, #16]	@ (8005f54 <stdio_exit_handler+0x18>)
 8005f44:	f000 f86c 	bl	8006020 <_fwalk_sglue>
 8005f48:	bd10      	pop	{r4, pc}
 8005f4a:	46c0      	nop			@ (mov r8, r8)
 8005f4c:	20000010 	.word	0x20000010
 8005f50:	08006ca1 	.word	0x08006ca1
 8005f54:	20000020 	.word	0x20000020

08005f58 <cleanup_stdio>:
 8005f58:	6841      	ldr	r1, [r0, #4]
 8005f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8005f88 <cleanup_stdio+0x30>)
 8005f5c:	b510      	push	{r4, lr}
 8005f5e:	0004      	movs	r4, r0
 8005f60:	4299      	cmp	r1, r3
 8005f62:	d001      	beq.n	8005f68 <cleanup_stdio+0x10>
 8005f64:	f000 fe9c 	bl	8006ca0 <_fflush_r>
 8005f68:	68a1      	ldr	r1, [r4, #8]
 8005f6a:	4b08      	ldr	r3, [pc, #32]	@ (8005f8c <cleanup_stdio+0x34>)
 8005f6c:	4299      	cmp	r1, r3
 8005f6e:	d002      	beq.n	8005f76 <cleanup_stdio+0x1e>
 8005f70:	0020      	movs	r0, r4
 8005f72:	f000 fe95 	bl	8006ca0 <_fflush_r>
 8005f76:	68e1      	ldr	r1, [r4, #12]
 8005f78:	4b05      	ldr	r3, [pc, #20]	@ (8005f90 <cleanup_stdio+0x38>)
 8005f7a:	4299      	cmp	r1, r3
 8005f7c:	d002      	beq.n	8005f84 <cleanup_stdio+0x2c>
 8005f7e:	0020      	movs	r0, r4
 8005f80:	f000 fe8e 	bl	8006ca0 <_fflush_r>
 8005f84:	bd10      	pop	{r4, pc}
 8005f86:	46c0      	nop			@ (mov r8, r8)
 8005f88:	200003b8 	.word	0x200003b8
 8005f8c:	20000420 	.word	0x20000420
 8005f90:	20000488 	.word	0x20000488

08005f94 <global_stdio_init.part.0>:
 8005f94:	b510      	push	{r4, lr}
 8005f96:	4b09      	ldr	r3, [pc, #36]	@ (8005fbc <global_stdio_init.part.0+0x28>)
 8005f98:	4a09      	ldr	r2, [pc, #36]	@ (8005fc0 <global_stdio_init.part.0+0x2c>)
 8005f9a:	2104      	movs	r1, #4
 8005f9c:	601a      	str	r2, [r3, #0]
 8005f9e:	4809      	ldr	r0, [pc, #36]	@ (8005fc4 <global_stdio_init.part.0+0x30>)
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f7ff ff95 	bl	8005ed0 <std>
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	2109      	movs	r1, #9
 8005faa:	4807      	ldr	r0, [pc, #28]	@ (8005fc8 <global_stdio_init.part.0+0x34>)
 8005fac:	f7ff ff90 	bl	8005ed0 <std>
 8005fb0:	2202      	movs	r2, #2
 8005fb2:	2112      	movs	r1, #18
 8005fb4:	4805      	ldr	r0, [pc, #20]	@ (8005fcc <global_stdio_init.part.0+0x38>)
 8005fb6:	f7ff ff8b 	bl	8005ed0 <std>
 8005fba:	bd10      	pop	{r4, pc}
 8005fbc:	200004f0 	.word	0x200004f0
 8005fc0:	08005f3d 	.word	0x08005f3d
 8005fc4:	200003b8 	.word	0x200003b8
 8005fc8:	20000420 	.word	0x20000420
 8005fcc:	20000488 	.word	0x20000488

08005fd0 <__sfp_lock_acquire>:
 8005fd0:	b510      	push	{r4, lr}
 8005fd2:	4802      	ldr	r0, [pc, #8]	@ (8005fdc <__sfp_lock_acquire+0xc>)
 8005fd4:	f000 fa1d 	bl	8006412 <__retarget_lock_acquire_recursive>
 8005fd8:	bd10      	pop	{r4, pc}
 8005fda:	46c0      	nop			@ (mov r8, r8)
 8005fdc:	200004f9 	.word	0x200004f9

08005fe0 <__sfp_lock_release>:
 8005fe0:	b510      	push	{r4, lr}
 8005fe2:	4802      	ldr	r0, [pc, #8]	@ (8005fec <__sfp_lock_release+0xc>)
 8005fe4:	f000 fa16 	bl	8006414 <__retarget_lock_release_recursive>
 8005fe8:	bd10      	pop	{r4, pc}
 8005fea:	46c0      	nop			@ (mov r8, r8)
 8005fec:	200004f9 	.word	0x200004f9

08005ff0 <__sinit>:
 8005ff0:	b510      	push	{r4, lr}
 8005ff2:	0004      	movs	r4, r0
 8005ff4:	f7ff ffec 	bl	8005fd0 <__sfp_lock_acquire>
 8005ff8:	6a23      	ldr	r3, [r4, #32]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d002      	beq.n	8006004 <__sinit+0x14>
 8005ffe:	f7ff ffef 	bl	8005fe0 <__sfp_lock_release>
 8006002:	bd10      	pop	{r4, pc}
 8006004:	4b04      	ldr	r3, [pc, #16]	@ (8006018 <__sinit+0x28>)
 8006006:	6223      	str	r3, [r4, #32]
 8006008:	4b04      	ldr	r3, [pc, #16]	@ (800601c <__sinit+0x2c>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1f6      	bne.n	8005ffe <__sinit+0xe>
 8006010:	f7ff ffc0 	bl	8005f94 <global_stdio_init.part.0>
 8006014:	e7f3      	b.n	8005ffe <__sinit+0xe>
 8006016:	46c0      	nop			@ (mov r8, r8)
 8006018:	08005f59 	.word	0x08005f59
 800601c:	200004f0 	.word	0x200004f0

08006020 <_fwalk_sglue>:
 8006020:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006022:	0014      	movs	r4, r2
 8006024:	2600      	movs	r6, #0
 8006026:	9000      	str	r0, [sp, #0]
 8006028:	9101      	str	r1, [sp, #4]
 800602a:	68a5      	ldr	r5, [r4, #8]
 800602c:	6867      	ldr	r7, [r4, #4]
 800602e:	3f01      	subs	r7, #1
 8006030:	d504      	bpl.n	800603c <_fwalk_sglue+0x1c>
 8006032:	6824      	ldr	r4, [r4, #0]
 8006034:	2c00      	cmp	r4, #0
 8006036:	d1f8      	bne.n	800602a <_fwalk_sglue+0xa>
 8006038:	0030      	movs	r0, r6
 800603a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800603c:	89ab      	ldrh	r3, [r5, #12]
 800603e:	2b01      	cmp	r3, #1
 8006040:	d908      	bls.n	8006054 <_fwalk_sglue+0x34>
 8006042:	220e      	movs	r2, #14
 8006044:	5eab      	ldrsh	r3, [r5, r2]
 8006046:	3301      	adds	r3, #1
 8006048:	d004      	beq.n	8006054 <_fwalk_sglue+0x34>
 800604a:	0029      	movs	r1, r5
 800604c:	9800      	ldr	r0, [sp, #0]
 800604e:	9b01      	ldr	r3, [sp, #4]
 8006050:	4798      	blx	r3
 8006052:	4306      	orrs	r6, r0
 8006054:	3568      	adds	r5, #104	@ 0x68
 8006056:	e7ea      	b.n	800602e <_fwalk_sglue+0xe>

08006058 <iprintf>:
 8006058:	b40f      	push	{r0, r1, r2, r3}
 800605a:	b507      	push	{r0, r1, r2, lr}
 800605c:	4905      	ldr	r1, [pc, #20]	@ (8006074 <iprintf+0x1c>)
 800605e:	ab04      	add	r3, sp, #16
 8006060:	6808      	ldr	r0, [r1, #0]
 8006062:	cb04      	ldmia	r3!, {r2}
 8006064:	6881      	ldr	r1, [r0, #8]
 8006066:	9301      	str	r3, [sp, #4]
 8006068:	f000 fafa 	bl	8006660 <_vfiprintf_r>
 800606c:	b003      	add	sp, #12
 800606e:	bc08      	pop	{r3}
 8006070:	b004      	add	sp, #16
 8006072:	4718      	bx	r3
 8006074:	2000001c 	.word	0x2000001c

08006078 <_puts_r>:
 8006078:	6a03      	ldr	r3, [r0, #32]
 800607a:	b570      	push	{r4, r5, r6, lr}
 800607c:	0005      	movs	r5, r0
 800607e:	000e      	movs	r6, r1
 8006080:	6884      	ldr	r4, [r0, #8]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d101      	bne.n	800608a <_puts_r+0x12>
 8006086:	f7ff ffb3 	bl	8005ff0 <__sinit>
 800608a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800608c:	07db      	lsls	r3, r3, #31
 800608e:	d405      	bmi.n	800609c <_puts_r+0x24>
 8006090:	89a3      	ldrh	r3, [r4, #12]
 8006092:	059b      	lsls	r3, r3, #22
 8006094:	d402      	bmi.n	800609c <_puts_r+0x24>
 8006096:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006098:	f000 f9bb 	bl	8006412 <__retarget_lock_acquire_recursive>
 800609c:	89a3      	ldrh	r3, [r4, #12]
 800609e:	071b      	lsls	r3, r3, #28
 80060a0:	d502      	bpl.n	80060a8 <_puts_r+0x30>
 80060a2:	6923      	ldr	r3, [r4, #16]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d11f      	bne.n	80060e8 <_puts_r+0x70>
 80060a8:	0021      	movs	r1, r4
 80060aa:	0028      	movs	r0, r5
 80060ac:	f000 f8d2 	bl	8006254 <__swsetup_r>
 80060b0:	2800      	cmp	r0, #0
 80060b2:	d019      	beq.n	80060e8 <_puts_r+0x70>
 80060b4:	2501      	movs	r5, #1
 80060b6:	426d      	negs	r5, r5
 80060b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80060ba:	07db      	lsls	r3, r3, #31
 80060bc:	d405      	bmi.n	80060ca <_puts_r+0x52>
 80060be:	89a3      	ldrh	r3, [r4, #12]
 80060c0:	059b      	lsls	r3, r3, #22
 80060c2:	d402      	bmi.n	80060ca <_puts_r+0x52>
 80060c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80060c6:	f000 f9a5 	bl	8006414 <__retarget_lock_release_recursive>
 80060ca:	0028      	movs	r0, r5
 80060cc:	bd70      	pop	{r4, r5, r6, pc}
 80060ce:	3601      	adds	r6, #1
 80060d0:	60a3      	str	r3, [r4, #8]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	da04      	bge.n	80060e0 <_puts_r+0x68>
 80060d6:	69a2      	ldr	r2, [r4, #24]
 80060d8:	429a      	cmp	r2, r3
 80060da:	dc16      	bgt.n	800610a <_puts_r+0x92>
 80060dc:	290a      	cmp	r1, #10
 80060de:	d014      	beq.n	800610a <_puts_r+0x92>
 80060e0:	6823      	ldr	r3, [r4, #0]
 80060e2:	1c5a      	adds	r2, r3, #1
 80060e4:	6022      	str	r2, [r4, #0]
 80060e6:	7019      	strb	r1, [r3, #0]
 80060e8:	68a3      	ldr	r3, [r4, #8]
 80060ea:	7831      	ldrb	r1, [r6, #0]
 80060ec:	3b01      	subs	r3, #1
 80060ee:	2900      	cmp	r1, #0
 80060f0:	d1ed      	bne.n	80060ce <_puts_r+0x56>
 80060f2:	60a3      	str	r3, [r4, #8]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	da0f      	bge.n	8006118 <_puts_r+0xa0>
 80060f8:	0022      	movs	r2, r4
 80060fa:	0028      	movs	r0, r5
 80060fc:	310a      	adds	r1, #10
 80060fe:	f000 f867 	bl	80061d0 <__swbuf_r>
 8006102:	3001      	adds	r0, #1
 8006104:	d0d6      	beq.n	80060b4 <_puts_r+0x3c>
 8006106:	250a      	movs	r5, #10
 8006108:	e7d6      	b.n	80060b8 <_puts_r+0x40>
 800610a:	0022      	movs	r2, r4
 800610c:	0028      	movs	r0, r5
 800610e:	f000 f85f 	bl	80061d0 <__swbuf_r>
 8006112:	3001      	adds	r0, #1
 8006114:	d1e8      	bne.n	80060e8 <_puts_r+0x70>
 8006116:	e7cd      	b.n	80060b4 <_puts_r+0x3c>
 8006118:	6823      	ldr	r3, [r4, #0]
 800611a:	1c5a      	adds	r2, r3, #1
 800611c:	6022      	str	r2, [r4, #0]
 800611e:	220a      	movs	r2, #10
 8006120:	701a      	strb	r2, [r3, #0]
 8006122:	e7f0      	b.n	8006106 <_puts_r+0x8e>

08006124 <puts>:
 8006124:	b510      	push	{r4, lr}
 8006126:	4b03      	ldr	r3, [pc, #12]	@ (8006134 <puts+0x10>)
 8006128:	0001      	movs	r1, r0
 800612a:	6818      	ldr	r0, [r3, #0]
 800612c:	f7ff ffa4 	bl	8006078 <_puts_r>
 8006130:	bd10      	pop	{r4, pc}
 8006132:	46c0      	nop			@ (mov r8, r8)
 8006134:	2000001c 	.word	0x2000001c

08006138 <__sread>:
 8006138:	b570      	push	{r4, r5, r6, lr}
 800613a:	000c      	movs	r4, r1
 800613c:	250e      	movs	r5, #14
 800613e:	5f49      	ldrsh	r1, [r1, r5]
 8006140:	f000 f914 	bl	800636c <_read_r>
 8006144:	2800      	cmp	r0, #0
 8006146:	db03      	blt.n	8006150 <__sread+0x18>
 8006148:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800614a:	181b      	adds	r3, r3, r0
 800614c:	6563      	str	r3, [r4, #84]	@ 0x54
 800614e:	bd70      	pop	{r4, r5, r6, pc}
 8006150:	89a3      	ldrh	r3, [r4, #12]
 8006152:	4a02      	ldr	r2, [pc, #8]	@ (800615c <__sread+0x24>)
 8006154:	4013      	ands	r3, r2
 8006156:	81a3      	strh	r3, [r4, #12]
 8006158:	e7f9      	b.n	800614e <__sread+0x16>
 800615a:	46c0      	nop			@ (mov r8, r8)
 800615c:	ffffefff 	.word	0xffffefff

08006160 <__swrite>:
 8006160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006162:	001f      	movs	r7, r3
 8006164:	898b      	ldrh	r3, [r1, #12]
 8006166:	0005      	movs	r5, r0
 8006168:	000c      	movs	r4, r1
 800616a:	0016      	movs	r6, r2
 800616c:	05db      	lsls	r3, r3, #23
 800616e:	d505      	bpl.n	800617c <__swrite+0x1c>
 8006170:	230e      	movs	r3, #14
 8006172:	5ec9      	ldrsh	r1, [r1, r3]
 8006174:	2200      	movs	r2, #0
 8006176:	2302      	movs	r3, #2
 8006178:	f000 f8e4 	bl	8006344 <_lseek_r>
 800617c:	89a3      	ldrh	r3, [r4, #12]
 800617e:	4a05      	ldr	r2, [pc, #20]	@ (8006194 <__swrite+0x34>)
 8006180:	0028      	movs	r0, r5
 8006182:	4013      	ands	r3, r2
 8006184:	81a3      	strh	r3, [r4, #12]
 8006186:	0032      	movs	r2, r6
 8006188:	230e      	movs	r3, #14
 800618a:	5ee1      	ldrsh	r1, [r4, r3]
 800618c:	003b      	movs	r3, r7
 800618e:	f000 f901 	bl	8006394 <_write_r>
 8006192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006194:	ffffefff 	.word	0xffffefff

08006198 <__sseek>:
 8006198:	b570      	push	{r4, r5, r6, lr}
 800619a:	000c      	movs	r4, r1
 800619c:	250e      	movs	r5, #14
 800619e:	5f49      	ldrsh	r1, [r1, r5]
 80061a0:	f000 f8d0 	bl	8006344 <_lseek_r>
 80061a4:	89a3      	ldrh	r3, [r4, #12]
 80061a6:	1c42      	adds	r2, r0, #1
 80061a8:	d103      	bne.n	80061b2 <__sseek+0x1a>
 80061aa:	4a05      	ldr	r2, [pc, #20]	@ (80061c0 <__sseek+0x28>)
 80061ac:	4013      	ands	r3, r2
 80061ae:	81a3      	strh	r3, [r4, #12]
 80061b0:	bd70      	pop	{r4, r5, r6, pc}
 80061b2:	2280      	movs	r2, #128	@ 0x80
 80061b4:	0152      	lsls	r2, r2, #5
 80061b6:	4313      	orrs	r3, r2
 80061b8:	81a3      	strh	r3, [r4, #12]
 80061ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80061bc:	e7f8      	b.n	80061b0 <__sseek+0x18>
 80061be:	46c0      	nop			@ (mov r8, r8)
 80061c0:	ffffefff 	.word	0xffffefff

080061c4 <__sclose>:
 80061c4:	b510      	push	{r4, lr}
 80061c6:	230e      	movs	r3, #14
 80061c8:	5ec9      	ldrsh	r1, [r1, r3]
 80061ca:	f000 f8a9 	bl	8006320 <_close_r>
 80061ce:	bd10      	pop	{r4, pc}

080061d0 <__swbuf_r>:
 80061d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061d2:	0006      	movs	r6, r0
 80061d4:	000d      	movs	r5, r1
 80061d6:	0014      	movs	r4, r2
 80061d8:	2800      	cmp	r0, #0
 80061da:	d004      	beq.n	80061e6 <__swbuf_r+0x16>
 80061dc:	6a03      	ldr	r3, [r0, #32]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d101      	bne.n	80061e6 <__swbuf_r+0x16>
 80061e2:	f7ff ff05 	bl	8005ff0 <__sinit>
 80061e6:	69a3      	ldr	r3, [r4, #24]
 80061e8:	60a3      	str	r3, [r4, #8]
 80061ea:	89a3      	ldrh	r3, [r4, #12]
 80061ec:	071b      	lsls	r3, r3, #28
 80061ee:	d502      	bpl.n	80061f6 <__swbuf_r+0x26>
 80061f0:	6923      	ldr	r3, [r4, #16]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d109      	bne.n	800620a <__swbuf_r+0x3a>
 80061f6:	0021      	movs	r1, r4
 80061f8:	0030      	movs	r0, r6
 80061fa:	f000 f82b 	bl	8006254 <__swsetup_r>
 80061fe:	2800      	cmp	r0, #0
 8006200:	d003      	beq.n	800620a <__swbuf_r+0x3a>
 8006202:	2501      	movs	r5, #1
 8006204:	426d      	negs	r5, r5
 8006206:	0028      	movs	r0, r5
 8006208:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800620a:	6923      	ldr	r3, [r4, #16]
 800620c:	6820      	ldr	r0, [r4, #0]
 800620e:	b2ef      	uxtb	r7, r5
 8006210:	1ac0      	subs	r0, r0, r3
 8006212:	6963      	ldr	r3, [r4, #20]
 8006214:	b2ed      	uxtb	r5, r5
 8006216:	4283      	cmp	r3, r0
 8006218:	dc05      	bgt.n	8006226 <__swbuf_r+0x56>
 800621a:	0021      	movs	r1, r4
 800621c:	0030      	movs	r0, r6
 800621e:	f000 fd3f 	bl	8006ca0 <_fflush_r>
 8006222:	2800      	cmp	r0, #0
 8006224:	d1ed      	bne.n	8006202 <__swbuf_r+0x32>
 8006226:	68a3      	ldr	r3, [r4, #8]
 8006228:	3001      	adds	r0, #1
 800622a:	3b01      	subs	r3, #1
 800622c:	60a3      	str	r3, [r4, #8]
 800622e:	6823      	ldr	r3, [r4, #0]
 8006230:	1c5a      	adds	r2, r3, #1
 8006232:	6022      	str	r2, [r4, #0]
 8006234:	701f      	strb	r7, [r3, #0]
 8006236:	6963      	ldr	r3, [r4, #20]
 8006238:	4283      	cmp	r3, r0
 800623a:	d004      	beq.n	8006246 <__swbuf_r+0x76>
 800623c:	89a3      	ldrh	r3, [r4, #12]
 800623e:	07db      	lsls	r3, r3, #31
 8006240:	d5e1      	bpl.n	8006206 <__swbuf_r+0x36>
 8006242:	2d0a      	cmp	r5, #10
 8006244:	d1df      	bne.n	8006206 <__swbuf_r+0x36>
 8006246:	0021      	movs	r1, r4
 8006248:	0030      	movs	r0, r6
 800624a:	f000 fd29 	bl	8006ca0 <_fflush_r>
 800624e:	2800      	cmp	r0, #0
 8006250:	d0d9      	beq.n	8006206 <__swbuf_r+0x36>
 8006252:	e7d6      	b.n	8006202 <__swbuf_r+0x32>

08006254 <__swsetup_r>:
 8006254:	4b2d      	ldr	r3, [pc, #180]	@ (800630c <__swsetup_r+0xb8>)
 8006256:	b570      	push	{r4, r5, r6, lr}
 8006258:	0005      	movs	r5, r0
 800625a:	6818      	ldr	r0, [r3, #0]
 800625c:	000c      	movs	r4, r1
 800625e:	2800      	cmp	r0, #0
 8006260:	d004      	beq.n	800626c <__swsetup_r+0x18>
 8006262:	6a03      	ldr	r3, [r0, #32]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d101      	bne.n	800626c <__swsetup_r+0x18>
 8006268:	f7ff fec2 	bl	8005ff0 <__sinit>
 800626c:	230c      	movs	r3, #12
 800626e:	5ee2      	ldrsh	r2, [r4, r3]
 8006270:	0713      	lsls	r3, r2, #28
 8006272:	d423      	bmi.n	80062bc <__swsetup_r+0x68>
 8006274:	06d3      	lsls	r3, r2, #27
 8006276:	d407      	bmi.n	8006288 <__swsetup_r+0x34>
 8006278:	2309      	movs	r3, #9
 800627a:	602b      	str	r3, [r5, #0]
 800627c:	2340      	movs	r3, #64	@ 0x40
 800627e:	2001      	movs	r0, #1
 8006280:	4313      	orrs	r3, r2
 8006282:	81a3      	strh	r3, [r4, #12]
 8006284:	4240      	negs	r0, r0
 8006286:	e03a      	b.n	80062fe <__swsetup_r+0xaa>
 8006288:	0752      	lsls	r2, r2, #29
 800628a:	d513      	bpl.n	80062b4 <__swsetup_r+0x60>
 800628c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800628e:	2900      	cmp	r1, #0
 8006290:	d008      	beq.n	80062a4 <__swsetup_r+0x50>
 8006292:	0023      	movs	r3, r4
 8006294:	3344      	adds	r3, #68	@ 0x44
 8006296:	4299      	cmp	r1, r3
 8006298:	d002      	beq.n	80062a0 <__swsetup_r+0x4c>
 800629a:	0028      	movs	r0, r5
 800629c:	f000 f8bc 	bl	8006418 <_free_r>
 80062a0:	2300      	movs	r3, #0
 80062a2:	6363      	str	r3, [r4, #52]	@ 0x34
 80062a4:	2224      	movs	r2, #36	@ 0x24
 80062a6:	89a3      	ldrh	r3, [r4, #12]
 80062a8:	4393      	bics	r3, r2
 80062aa:	81a3      	strh	r3, [r4, #12]
 80062ac:	2300      	movs	r3, #0
 80062ae:	6063      	str	r3, [r4, #4]
 80062b0:	6923      	ldr	r3, [r4, #16]
 80062b2:	6023      	str	r3, [r4, #0]
 80062b4:	2308      	movs	r3, #8
 80062b6:	89a2      	ldrh	r2, [r4, #12]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	81a3      	strh	r3, [r4, #12]
 80062bc:	6923      	ldr	r3, [r4, #16]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d10b      	bne.n	80062da <__swsetup_r+0x86>
 80062c2:	21a0      	movs	r1, #160	@ 0xa0
 80062c4:	2280      	movs	r2, #128	@ 0x80
 80062c6:	89a3      	ldrh	r3, [r4, #12]
 80062c8:	0089      	lsls	r1, r1, #2
 80062ca:	0092      	lsls	r2, r2, #2
 80062cc:	400b      	ands	r3, r1
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d003      	beq.n	80062da <__swsetup_r+0x86>
 80062d2:	0021      	movs	r1, r4
 80062d4:	0028      	movs	r0, r5
 80062d6:	f000 fd39 	bl	8006d4c <__smakebuf_r>
 80062da:	230c      	movs	r3, #12
 80062dc:	5ee2      	ldrsh	r2, [r4, r3]
 80062de:	2101      	movs	r1, #1
 80062e0:	0013      	movs	r3, r2
 80062e2:	400b      	ands	r3, r1
 80062e4:	420a      	tst	r2, r1
 80062e6:	d00b      	beq.n	8006300 <__swsetup_r+0xac>
 80062e8:	2300      	movs	r3, #0
 80062ea:	60a3      	str	r3, [r4, #8]
 80062ec:	6963      	ldr	r3, [r4, #20]
 80062ee:	425b      	negs	r3, r3
 80062f0:	61a3      	str	r3, [r4, #24]
 80062f2:	2000      	movs	r0, #0
 80062f4:	6923      	ldr	r3, [r4, #16]
 80062f6:	4283      	cmp	r3, r0
 80062f8:	d101      	bne.n	80062fe <__swsetup_r+0xaa>
 80062fa:	0613      	lsls	r3, r2, #24
 80062fc:	d4be      	bmi.n	800627c <__swsetup_r+0x28>
 80062fe:	bd70      	pop	{r4, r5, r6, pc}
 8006300:	0791      	lsls	r1, r2, #30
 8006302:	d400      	bmi.n	8006306 <__swsetup_r+0xb2>
 8006304:	6963      	ldr	r3, [r4, #20]
 8006306:	60a3      	str	r3, [r4, #8]
 8006308:	e7f3      	b.n	80062f2 <__swsetup_r+0x9e>
 800630a:	46c0      	nop			@ (mov r8, r8)
 800630c:	2000001c 	.word	0x2000001c

08006310 <memset>:
 8006310:	0003      	movs	r3, r0
 8006312:	1882      	adds	r2, r0, r2
 8006314:	4293      	cmp	r3, r2
 8006316:	d100      	bne.n	800631a <memset+0xa>
 8006318:	4770      	bx	lr
 800631a:	7019      	strb	r1, [r3, #0]
 800631c:	3301      	adds	r3, #1
 800631e:	e7f9      	b.n	8006314 <memset+0x4>

08006320 <_close_r>:
 8006320:	2300      	movs	r3, #0
 8006322:	b570      	push	{r4, r5, r6, lr}
 8006324:	4d06      	ldr	r5, [pc, #24]	@ (8006340 <_close_r+0x20>)
 8006326:	0004      	movs	r4, r0
 8006328:	0008      	movs	r0, r1
 800632a:	602b      	str	r3, [r5, #0]
 800632c:	f7fa fffb 	bl	8001326 <_close>
 8006330:	1c43      	adds	r3, r0, #1
 8006332:	d103      	bne.n	800633c <_close_r+0x1c>
 8006334:	682b      	ldr	r3, [r5, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d000      	beq.n	800633c <_close_r+0x1c>
 800633a:	6023      	str	r3, [r4, #0]
 800633c:	bd70      	pop	{r4, r5, r6, pc}
 800633e:	46c0      	nop			@ (mov r8, r8)
 8006340:	200004f4 	.word	0x200004f4

08006344 <_lseek_r>:
 8006344:	b570      	push	{r4, r5, r6, lr}
 8006346:	0004      	movs	r4, r0
 8006348:	0008      	movs	r0, r1
 800634a:	0011      	movs	r1, r2
 800634c:	001a      	movs	r2, r3
 800634e:	2300      	movs	r3, #0
 8006350:	4d05      	ldr	r5, [pc, #20]	@ (8006368 <_lseek_r+0x24>)
 8006352:	602b      	str	r3, [r5, #0]
 8006354:	f7fb f808 	bl	8001368 <_lseek>
 8006358:	1c43      	adds	r3, r0, #1
 800635a:	d103      	bne.n	8006364 <_lseek_r+0x20>
 800635c:	682b      	ldr	r3, [r5, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d000      	beq.n	8006364 <_lseek_r+0x20>
 8006362:	6023      	str	r3, [r4, #0]
 8006364:	bd70      	pop	{r4, r5, r6, pc}
 8006366:	46c0      	nop			@ (mov r8, r8)
 8006368:	200004f4 	.word	0x200004f4

0800636c <_read_r>:
 800636c:	b570      	push	{r4, r5, r6, lr}
 800636e:	0004      	movs	r4, r0
 8006370:	0008      	movs	r0, r1
 8006372:	0011      	movs	r1, r2
 8006374:	001a      	movs	r2, r3
 8006376:	2300      	movs	r3, #0
 8006378:	4d05      	ldr	r5, [pc, #20]	@ (8006390 <_read_r+0x24>)
 800637a:	602b      	str	r3, [r5, #0]
 800637c:	f7fa ff9a 	bl	80012b4 <_read>
 8006380:	1c43      	adds	r3, r0, #1
 8006382:	d103      	bne.n	800638c <_read_r+0x20>
 8006384:	682b      	ldr	r3, [r5, #0]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d000      	beq.n	800638c <_read_r+0x20>
 800638a:	6023      	str	r3, [r4, #0]
 800638c:	bd70      	pop	{r4, r5, r6, pc}
 800638e:	46c0      	nop			@ (mov r8, r8)
 8006390:	200004f4 	.word	0x200004f4

08006394 <_write_r>:
 8006394:	b570      	push	{r4, r5, r6, lr}
 8006396:	0004      	movs	r4, r0
 8006398:	0008      	movs	r0, r1
 800639a:	0011      	movs	r1, r2
 800639c:	001a      	movs	r2, r3
 800639e:	2300      	movs	r3, #0
 80063a0:	4d05      	ldr	r5, [pc, #20]	@ (80063b8 <_write_r+0x24>)
 80063a2:	602b      	str	r3, [r5, #0]
 80063a4:	f7fa ffa3 	bl	80012ee <_write>
 80063a8:	1c43      	adds	r3, r0, #1
 80063aa:	d103      	bne.n	80063b4 <_write_r+0x20>
 80063ac:	682b      	ldr	r3, [r5, #0]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d000      	beq.n	80063b4 <_write_r+0x20>
 80063b2:	6023      	str	r3, [r4, #0]
 80063b4:	bd70      	pop	{r4, r5, r6, pc}
 80063b6:	46c0      	nop			@ (mov r8, r8)
 80063b8:	200004f4 	.word	0x200004f4

080063bc <__errno>:
 80063bc:	4b01      	ldr	r3, [pc, #4]	@ (80063c4 <__errno+0x8>)
 80063be:	6818      	ldr	r0, [r3, #0]
 80063c0:	4770      	bx	lr
 80063c2:	46c0      	nop			@ (mov r8, r8)
 80063c4:	2000001c 	.word	0x2000001c

080063c8 <__libc_init_array>:
 80063c8:	b570      	push	{r4, r5, r6, lr}
 80063ca:	2600      	movs	r6, #0
 80063cc:	4c0c      	ldr	r4, [pc, #48]	@ (8006400 <__libc_init_array+0x38>)
 80063ce:	4d0d      	ldr	r5, [pc, #52]	@ (8006404 <__libc_init_array+0x3c>)
 80063d0:	1b64      	subs	r4, r4, r5
 80063d2:	10a4      	asrs	r4, r4, #2
 80063d4:	42a6      	cmp	r6, r4
 80063d6:	d109      	bne.n	80063ec <__libc_init_array+0x24>
 80063d8:	2600      	movs	r6, #0
 80063da:	f000 fd3b 	bl	8006e54 <_init>
 80063de:	4c0a      	ldr	r4, [pc, #40]	@ (8006408 <__libc_init_array+0x40>)
 80063e0:	4d0a      	ldr	r5, [pc, #40]	@ (800640c <__libc_init_array+0x44>)
 80063e2:	1b64      	subs	r4, r4, r5
 80063e4:	10a4      	asrs	r4, r4, #2
 80063e6:	42a6      	cmp	r6, r4
 80063e8:	d105      	bne.n	80063f6 <__libc_init_array+0x2e>
 80063ea:	bd70      	pop	{r4, r5, r6, pc}
 80063ec:	00b3      	lsls	r3, r6, #2
 80063ee:	58eb      	ldr	r3, [r5, r3]
 80063f0:	4798      	blx	r3
 80063f2:	3601      	adds	r6, #1
 80063f4:	e7ee      	b.n	80063d4 <__libc_init_array+0xc>
 80063f6:	00b3      	lsls	r3, r6, #2
 80063f8:	58eb      	ldr	r3, [r5, r3]
 80063fa:	4798      	blx	r3
 80063fc:	3601      	adds	r6, #1
 80063fe:	e7f2      	b.n	80063e6 <__libc_init_array+0x1e>
 8006400:	08006f90 	.word	0x08006f90
 8006404:	08006f90 	.word	0x08006f90
 8006408:	08006f94 	.word	0x08006f94
 800640c:	08006f90 	.word	0x08006f90

08006410 <__retarget_lock_init_recursive>:
 8006410:	4770      	bx	lr

08006412 <__retarget_lock_acquire_recursive>:
 8006412:	4770      	bx	lr

08006414 <__retarget_lock_release_recursive>:
 8006414:	4770      	bx	lr
	...

08006418 <_free_r>:
 8006418:	b570      	push	{r4, r5, r6, lr}
 800641a:	0005      	movs	r5, r0
 800641c:	1e0c      	subs	r4, r1, #0
 800641e:	d010      	beq.n	8006442 <_free_r+0x2a>
 8006420:	3c04      	subs	r4, #4
 8006422:	6823      	ldr	r3, [r4, #0]
 8006424:	2b00      	cmp	r3, #0
 8006426:	da00      	bge.n	800642a <_free_r+0x12>
 8006428:	18e4      	adds	r4, r4, r3
 800642a:	0028      	movs	r0, r5
 800642c:	f000 f8e0 	bl	80065f0 <__malloc_lock>
 8006430:	4a1d      	ldr	r2, [pc, #116]	@ (80064a8 <_free_r+0x90>)
 8006432:	6813      	ldr	r3, [r2, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d105      	bne.n	8006444 <_free_r+0x2c>
 8006438:	6063      	str	r3, [r4, #4]
 800643a:	6014      	str	r4, [r2, #0]
 800643c:	0028      	movs	r0, r5
 800643e:	f000 f8df 	bl	8006600 <__malloc_unlock>
 8006442:	bd70      	pop	{r4, r5, r6, pc}
 8006444:	42a3      	cmp	r3, r4
 8006446:	d908      	bls.n	800645a <_free_r+0x42>
 8006448:	6820      	ldr	r0, [r4, #0]
 800644a:	1821      	adds	r1, r4, r0
 800644c:	428b      	cmp	r3, r1
 800644e:	d1f3      	bne.n	8006438 <_free_r+0x20>
 8006450:	6819      	ldr	r1, [r3, #0]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	1809      	adds	r1, r1, r0
 8006456:	6021      	str	r1, [r4, #0]
 8006458:	e7ee      	b.n	8006438 <_free_r+0x20>
 800645a:	001a      	movs	r2, r3
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d001      	beq.n	8006466 <_free_r+0x4e>
 8006462:	42a3      	cmp	r3, r4
 8006464:	d9f9      	bls.n	800645a <_free_r+0x42>
 8006466:	6811      	ldr	r1, [r2, #0]
 8006468:	1850      	adds	r0, r2, r1
 800646a:	42a0      	cmp	r0, r4
 800646c:	d10b      	bne.n	8006486 <_free_r+0x6e>
 800646e:	6820      	ldr	r0, [r4, #0]
 8006470:	1809      	adds	r1, r1, r0
 8006472:	1850      	adds	r0, r2, r1
 8006474:	6011      	str	r1, [r2, #0]
 8006476:	4283      	cmp	r3, r0
 8006478:	d1e0      	bne.n	800643c <_free_r+0x24>
 800647a:	6818      	ldr	r0, [r3, #0]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	1841      	adds	r1, r0, r1
 8006480:	6011      	str	r1, [r2, #0]
 8006482:	6053      	str	r3, [r2, #4]
 8006484:	e7da      	b.n	800643c <_free_r+0x24>
 8006486:	42a0      	cmp	r0, r4
 8006488:	d902      	bls.n	8006490 <_free_r+0x78>
 800648a:	230c      	movs	r3, #12
 800648c:	602b      	str	r3, [r5, #0]
 800648e:	e7d5      	b.n	800643c <_free_r+0x24>
 8006490:	6820      	ldr	r0, [r4, #0]
 8006492:	1821      	adds	r1, r4, r0
 8006494:	428b      	cmp	r3, r1
 8006496:	d103      	bne.n	80064a0 <_free_r+0x88>
 8006498:	6819      	ldr	r1, [r3, #0]
 800649a:	685b      	ldr	r3, [r3, #4]
 800649c:	1809      	adds	r1, r1, r0
 800649e:	6021      	str	r1, [r4, #0]
 80064a0:	6063      	str	r3, [r4, #4]
 80064a2:	6054      	str	r4, [r2, #4]
 80064a4:	e7ca      	b.n	800643c <_free_r+0x24>
 80064a6:	46c0      	nop			@ (mov r8, r8)
 80064a8:	20000500 	.word	0x20000500

080064ac <sbrk_aligned>:
 80064ac:	b570      	push	{r4, r5, r6, lr}
 80064ae:	4e0f      	ldr	r6, [pc, #60]	@ (80064ec <sbrk_aligned+0x40>)
 80064b0:	000d      	movs	r5, r1
 80064b2:	6831      	ldr	r1, [r6, #0]
 80064b4:	0004      	movs	r4, r0
 80064b6:	2900      	cmp	r1, #0
 80064b8:	d102      	bne.n	80064c0 <sbrk_aligned+0x14>
 80064ba:	f000 fcad 	bl	8006e18 <_sbrk_r>
 80064be:	6030      	str	r0, [r6, #0]
 80064c0:	0029      	movs	r1, r5
 80064c2:	0020      	movs	r0, r4
 80064c4:	f000 fca8 	bl	8006e18 <_sbrk_r>
 80064c8:	1c43      	adds	r3, r0, #1
 80064ca:	d103      	bne.n	80064d4 <sbrk_aligned+0x28>
 80064cc:	2501      	movs	r5, #1
 80064ce:	426d      	negs	r5, r5
 80064d0:	0028      	movs	r0, r5
 80064d2:	bd70      	pop	{r4, r5, r6, pc}
 80064d4:	2303      	movs	r3, #3
 80064d6:	1cc5      	adds	r5, r0, #3
 80064d8:	439d      	bics	r5, r3
 80064da:	42a8      	cmp	r0, r5
 80064dc:	d0f8      	beq.n	80064d0 <sbrk_aligned+0x24>
 80064de:	1a29      	subs	r1, r5, r0
 80064e0:	0020      	movs	r0, r4
 80064e2:	f000 fc99 	bl	8006e18 <_sbrk_r>
 80064e6:	3001      	adds	r0, #1
 80064e8:	d1f2      	bne.n	80064d0 <sbrk_aligned+0x24>
 80064ea:	e7ef      	b.n	80064cc <sbrk_aligned+0x20>
 80064ec:	200004fc 	.word	0x200004fc

080064f0 <_malloc_r>:
 80064f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064f2:	2203      	movs	r2, #3
 80064f4:	1ccb      	adds	r3, r1, #3
 80064f6:	4393      	bics	r3, r2
 80064f8:	3308      	adds	r3, #8
 80064fa:	0005      	movs	r5, r0
 80064fc:	001f      	movs	r7, r3
 80064fe:	2b0c      	cmp	r3, #12
 8006500:	d234      	bcs.n	800656c <_malloc_r+0x7c>
 8006502:	270c      	movs	r7, #12
 8006504:	42b9      	cmp	r1, r7
 8006506:	d833      	bhi.n	8006570 <_malloc_r+0x80>
 8006508:	0028      	movs	r0, r5
 800650a:	f000 f871 	bl	80065f0 <__malloc_lock>
 800650e:	4e37      	ldr	r6, [pc, #220]	@ (80065ec <_malloc_r+0xfc>)
 8006510:	6833      	ldr	r3, [r6, #0]
 8006512:	001c      	movs	r4, r3
 8006514:	2c00      	cmp	r4, #0
 8006516:	d12f      	bne.n	8006578 <_malloc_r+0x88>
 8006518:	0039      	movs	r1, r7
 800651a:	0028      	movs	r0, r5
 800651c:	f7ff ffc6 	bl	80064ac <sbrk_aligned>
 8006520:	0004      	movs	r4, r0
 8006522:	1c43      	adds	r3, r0, #1
 8006524:	d15f      	bne.n	80065e6 <_malloc_r+0xf6>
 8006526:	6834      	ldr	r4, [r6, #0]
 8006528:	9400      	str	r4, [sp, #0]
 800652a:	9b00      	ldr	r3, [sp, #0]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d14a      	bne.n	80065c6 <_malloc_r+0xd6>
 8006530:	2c00      	cmp	r4, #0
 8006532:	d052      	beq.n	80065da <_malloc_r+0xea>
 8006534:	6823      	ldr	r3, [r4, #0]
 8006536:	0028      	movs	r0, r5
 8006538:	18e3      	adds	r3, r4, r3
 800653a:	9900      	ldr	r1, [sp, #0]
 800653c:	9301      	str	r3, [sp, #4]
 800653e:	f000 fc6b 	bl	8006e18 <_sbrk_r>
 8006542:	9b01      	ldr	r3, [sp, #4]
 8006544:	4283      	cmp	r3, r0
 8006546:	d148      	bne.n	80065da <_malloc_r+0xea>
 8006548:	6823      	ldr	r3, [r4, #0]
 800654a:	0028      	movs	r0, r5
 800654c:	1aff      	subs	r7, r7, r3
 800654e:	0039      	movs	r1, r7
 8006550:	f7ff ffac 	bl	80064ac <sbrk_aligned>
 8006554:	3001      	adds	r0, #1
 8006556:	d040      	beq.n	80065da <_malloc_r+0xea>
 8006558:	6823      	ldr	r3, [r4, #0]
 800655a:	19db      	adds	r3, r3, r7
 800655c:	6023      	str	r3, [r4, #0]
 800655e:	6833      	ldr	r3, [r6, #0]
 8006560:	685a      	ldr	r2, [r3, #4]
 8006562:	2a00      	cmp	r2, #0
 8006564:	d133      	bne.n	80065ce <_malloc_r+0xde>
 8006566:	9b00      	ldr	r3, [sp, #0]
 8006568:	6033      	str	r3, [r6, #0]
 800656a:	e019      	b.n	80065a0 <_malloc_r+0xb0>
 800656c:	2b00      	cmp	r3, #0
 800656e:	dac9      	bge.n	8006504 <_malloc_r+0x14>
 8006570:	230c      	movs	r3, #12
 8006572:	602b      	str	r3, [r5, #0]
 8006574:	2000      	movs	r0, #0
 8006576:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006578:	6821      	ldr	r1, [r4, #0]
 800657a:	1bc9      	subs	r1, r1, r7
 800657c:	d420      	bmi.n	80065c0 <_malloc_r+0xd0>
 800657e:	290b      	cmp	r1, #11
 8006580:	d90a      	bls.n	8006598 <_malloc_r+0xa8>
 8006582:	19e2      	adds	r2, r4, r7
 8006584:	6027      	str	r7, [r4, #0]
 8006586:	42a3      	cmp	r3, r4
 8006588:	d104      	bne.n	8006594 <_malloc_r+0xa4>
 800658a:	6032      	str	r2, [r6, #0]
 800658c:	6863      	ldr	r3, [r4, #4]
 800658e:	6011      	str	r1, [r2, #0]
 8006590:	6053      	str	r3, [r2, #4]
 8006592:	e005      	b.n	80065a0 <_malloc_r+0xb0>
 8006594:	605a      	str	r2, [r3, #4]
 8006596:	e7f9      	b.n	800658c <_malloc_r+0x9c>
 8006598:	6862      	ldr	r2, [r4, #4]
 800659a:	42a3      	cmp	r3, r4
 800659c:	d10e      	bne.n	80065bc <_malloc_r+0xcc>
 800659e:	6032      	str	r2, [r6, #0]
 80065a0:	0028      	movs	r0, r5
 80065a2:	f000 f82d 	bl	8006600 <__malloc_unlock>
 80065a6:	0020      	movs	r0, r4
 80065a8:	2207      	movs	r2, #7
 80065aa:	300b      	adds	r0, #11
 80065ac:	1d23      	adds	r3, r4, #4
 80065ae:	4390      	bics	r0, r2
 80065b0:	1ac2      	subs	r2, r0, r3
 80065b2:	4298      	cmp	r0, r3
 80065b4:	d0df      	beq.n	8006576 <_malloc_r+0x86>
 80065b6:	1a1b      	subs	r3, r3, r0
 80065b8:	50a3      	str	r3, [r4, r2]
 80065ba:	e7dc      	b.n	8006576 <_malloc_r+0x86>
 80065bc:	605a      	str	r2, [r3, #4]
 80065be:	e7ef      	b.n	80065a0 <_malloc_r+0xb0>
 80065c0:	0023      	movs	r3, r4
 80065c2:	6864      	ldr	r4, [r4, #4]
 80065c4:	e7a6      	b.n	8006514 <_malloc_r+0x24>
 80065c6:	9c00      	ldr	r4, [sp, #0]
 80065c8:	6863      	ldr	r3, [r4, #4]
 80065ca:	9300      	str	r3, [sp, #0]
 80065cc:	e7ad      	b.n	800652a <_malloc_r+0x3a>
 80065ce:	001a      	movs	r2, r3
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	42a3      	cmp	r3, r4
 80065d4:	d1fb      	bne.n	80065ce <_malloc_r+0xde>
 80065d6:	2300      	movs	r3, #0
 80065d8:	e7da      	b.n	8006590 <_malloc_r+0xa0>
 80065da:	230c      	movs	r3, #12
 80065dc:	0028      	movs	r0, r5
 80065de:	602b      	str	r3, [r5, #0]
 80065e0:	f000 f80e 	bl	8006600 <__malloc_unlock>
 80065e4:	e7c6      	b.n	8006574 <_malloc_r+0x84>
 80065e6:	6007      	str	r7, [r0, #0]
 80065e8:	e7da      	b.n	80065a0 <_malloc_r+0xb0>
 80065ea:	46c0      	nop			@ (mov r8, r8)
 80065ec:	20000500 	.word	0x20000500

080065f0 <__malloc_lock>:
 80065f0:	b510      	push	{r4, lr}
 80065f2:	4802      	ldr	r0, [pc, #8]	@ (80065fc <__malloc_lock+0xc>)
 80065f4:	f7ff ff0d 	bl	8006412 <__retarget_lock_acquire_recursive>
 80065f8:	bd10      	pop	{r4, pc}
 80065fa:	46c0      	nop			@ (mov r8, r8)
 80065fc:	200004f8 	.word	0x200004f8

08006600 <__malloc_unlock>:
 8006600:	b510      	push	{r4, lr}
 8006602:	4802      	ldr	r0, [pc, #8]	@ (800660c <__malloc_unlock+0xc>)
 8006604:	f7ff ff06 	bl	8006414 <__retarget_lock_release_recursive>
 8006608:	bd10      	pop	{r4, pc}
 800660a:	46c0      	nop			@ (mov r8, r8)
 800660c:	200004f8 	.word	0x200004f8

08006610 <__sfputc_r>:
 8006610:	6893      	ldr	r3, [r2, #8]
 8006612:	b510      	push	{r4, lr}
 8006614:	3b01      	subs	r3, #1
 8006616:	6093      	str	r3, [r2, #8]
 8006618:	2b00      	cmp	r3, #0
 800661a:	da04      	bge.n	8006626 <__sfputc_r+0x16>
 800661c:	6994      	ldr	r4, [r2, #24]
 800661e:	42a3      	cmp	r3, r4
 8006620:	db07      	blt.n	8006632 <__sfputc_r+0x22>
 8006622:	290a      	cmp	r1, #10
 8006624:	d005      	beq.n	8006632 <__sfputc_r+0x22>
 8006626:	6813      	ldr	r3, [r2, #0]
 8006628:	1c58      	adds	r0, r3, #1
 800662a:	6010      	str	r0, [r2, #0]
 800662c:	7019      	strb	r1, [r3, #0]
 800662e:	0008      	movs	r0, r1
 8006630:	bd10      	pop	{r4, pc}
 8006632:	f7ff fdcd 	bl	80061d0 <__swbuf_r>
 8006636:	0001      	movs	r1, r0
 8006638:	e7f9      	b.n	800662e <__sfputc_r+0x1e>

0800663a <__sfputs_r>:
 800663a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800663c:	0006      	movs	r6, r0
 800663e:	000f      	movs	r7, r1
 8006640:	0014      	movs	r4, r2
 8006642:	18d5      	adds	r5, r2, r3
 8006644:	42ac      	cmp	r4, r5
 8006646:	d101      	bne.n	800664c <__sfputs_r+0x12>
 8006648:	2000      	movs	r0, #0
 800664a:	e007      	b.n	800665c <__sfputs_r+0x22>
 800664c:	7821      	ldrb	r1, [r4, #0]
 800664e:	003a      	movs	r2, r7
 8006650:	0030      	movs	r0, r6
 8006652:	f7ff ffdd 	bl	8006610 <__sfputc_r>
 8006656:	3401      	adds	r4, #1
 8006658:	1c43      	adds	r3, r0, #1
 800665a:	d1f3      	bne.n	8006644 <__sfputs_r+0xa>
 800665c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006660 <_vfiprintf_r>:
 8006660:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006662:	b0a1      	sub	sp, #132	@ 0x84
 8006664:	000f      	movs	r7, r1
 8006666:	0015      	movs	r5, r2
 8006668:	001e      	movs	r6, r3
 800666a:	9003      	str	r0, [sp, #12]
 800666c:	2800      	cmp	r0, #0
 800666e:	d004      	beq.n	800667a <_vfiprintf_r+0x1a>
 8006670:	6a03      	ldr	r3, [r0, #32]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d101      	bne.n	800667a <_vfiprintf_r+0x1a>
 8006676:	f7ff fcbb 	bl	8005ff0 <__sinit>
 800667a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800667c:	07db      	lsls	r3, r3, #31
 800667e:	d405      	bmi.n	800668c <_vfiprintf_r+0x2c>
 8006680:	89bb      	ldrh	r3, [r7, #12]
 8006682:	059b      	lsls	r3, r3, #22
 8006684:	d402      	bmi.n	800668c <_vfiprintf_r+0x2c>
 8006686:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006688:	f7ff fec3 	bl	8006412 <__retarget_lock_acquire_recursive>
 800668c:	89bb      	ldrh	r3, [r7, #12]
 800668e:	071b      	lsls	r3, r3, #28
 8006690:	d502      	bpl.n	8006698 <_vfiprintf_r+0x38>
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d113      	bne.n	80066c0 <_vfiprintf_r+0x60>
 8006698:	0039      	movs	r1, r7
 800669a:	9803      	ldr	r0, [sp, #12]
 800669c:	f7ff fdda 	bl	8006254 <__swsetup_r>
 80066a0:	2800      	cmp	r0, #0
 80066a2:	d00d      	beq.n	80066c0 <_vfiprintf_r+0x60>
 80066a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80066a6:	07db      	lsls	r3, r3, #31
 80066a8:	d503      	bpl.n	80066b2 <_vfiprintf_r+0x52>
 80066aa:	2001      	movs	r0, #1
 80066ac:	4240      	negs	r0, r0
 80066ae:	b021      	add	sp, #132	@ 0x84
 80066b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066b2:	89bb      	ldrh	r3, [r7, #12]
 80066b4:	059b      	lsls	r3, r3, #22
 80066b6:	d4f8      	bmi.n	80066aa <_vfiprintf_r+0x4a>
 80066b8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80066ba:	f7ff feab 	bl	8006414 <__retarget_lock_release_recursive>
 80066be:	e7f4      	b.n	80066aa <_vfiprintf_r+0x4a>
 80066c0:	2300      	movs	r3, #0
 80066c2:	ac08      	add	r4, sp, #32
 80066c4:	6163      	str	r3, [r4, #20]
 80066c6:	3320      	adds	r3, #32
 80066c8:	7663      	strb	r3, [r4, #25]
 80066ca:	3310      	adds	r3, #16
 80066cc:	76a3      	strb	r3, [r4, #26]
 80066ce:	9607      	str	r6, [sp, #28]
 80066d0:	002e      	movs	r6, r5
 80066d2:	7833      	ldrb	r3, [r6, #0]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d001      	beq.n	80066dc <_vfiprintf_r+0x7c>
 80066d8:	2b25      	cmp	r3, #37	@ 0x25
 80066da:	d148      	bne.n	800676e <_vfiprintf_r+0x10e>
 80066dc:	1b73      	subs	r3, r6, r5
 80066de:	9305      	str	r3, [sp, #20]
 80066e0:	42ae      	cmp	r6, r5
 80066e2:	d00b      	beq.n	80066fc <_vfiprintf_r+0x9c>
 80066e4:	002a      	movs	r2, r5
 80066e6:	0039      	movs	r1, r7
 80066e8:	9803      	ldr	r0, [sp, #12]
 80066ea:	f7ff ffa6 	bl	800663a <__sfputs_r>
 80066ee:	3001      	adds	r0, #1
 80066f0:	d100      	bne.n	80066f4 <_vfiprintf_r+0x94>
 80066f2:	e0ae      	b.n	8006852 <_vfiprintf_r+0x1f2>
 80066f4:	6963      	ldr	r3, [r4, #20]
 80066f6:	9a05      	ldr	r2, [sp, #20]
 80066f8:	189b      	adds	r3, r3, r2
 80066fa:	6163      	str	r3, [r4, #20]
 80066fc:	7833      	ldrb	r3, [r6, #0]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d100      	bne.n	8006704 <_vfiprintf_r+0xa4>
 8006702:	e0a6      	b.n	8006852 <_vfiprintf_r+0x1f2>
 8006704:	2201      	movs	r2, #1
 8006706:	2300      	movs	r3, #0
 8006708:	4252      	negs	r2, r2
 800670a:	6062      	str	r2, [r4, #4]
 800670c:	a904      	add	r1, sp, #16
 800670e:	3254      	adds	r2, #84	@ 0x54
 8006710:	1852      	adds	r2, r2, r1
 8006712:	1c75      	adds	r5, r6, #1
 8006714:	6023      	str	r3, [r4, #0]
 8006716:	60e3      	str	r3, [r4, #12]
 8006718:	60a3      	str	r3, [r4, #8]
 800671a:	7013      	strb	r3, [r2, #0]
 800671c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800671e:	4b59      	ldr	r3, [pc, #356]	@ (8006884 <_vfiprintf_r+0x224>)
 8006720:	2205      	movs	r2, #5
 8006722:	0018      	movs	r0, r3
 8006724:	7829      	ldrb	r1, [r5, #0]
 8006726:	9305      	str	r3, [sp, #20]
 8006728:	f000 fb88 	bl	8006e3c <memchr>
 800672c:	1c6e      	adds	r6, r5, #1
 800672e:	2800      	cmp	r0, #0
 8006730:	d11f      	bne.n	8006772 <_vfiprintf_r+0x112>
 8006732:	6822      	ldr	r2, [r4, #0]
 8006734:	06d3      	lsls	r3, r2, #27
 8006736:	d504      	bpl.n	8006742 <_vfiprintf_r+0xe2>
 8006738:	2353      	movs	r3, #83	@ 0x53
 800673a:	a904      	add	r1, sp, #16
 800673c:	185b      	adds	r3, r3, r1
 800673e:	2120      	movs	r1, #32
 8006740:	7019      	strb	r1, [r3, #0]
 8006742:	0713      	lsls	r3, r2, #28
 8006744:	d504      	bpl.n	8006750 <_vfiprintf_r+0xf0>
 8006746:	2353      	movs	r3, #83	@ 0x53
 8006748:	a904      	add	r1, sp, #16
 800674a:	185b      	adds	r3, r3, r1
 800674c:	212b      	movs	r1, #43	@ 0x2b
 800674e:	7019      	strb	r1, [r3, #0]
 8006750:	782b      	ldrb	r3, [r5, #0]
 8006752:	2b2a      	cmp	r3, #42	@ 0x2a
 8006754:	d016      	beq.n	8006784 <_vfiprintf_r+0x124>
 8006756:	002e      	movs	r6, r5
 8006758:	2100      	movs	r1, #0
 800675a:	200a      	movs	r0, #10
 800675c:	68e3      	ldr	r3, [r4, #12]
 800675e:	7832      	ldrb	r2, [r6, #0]
 8006760:	1c75      	adds	r5, r6, #1
 8006762:	3a30      	subs	r2, #48	@ 0x30
 8006764:	2a09      	cmp	r2, #9
 8006766:	d950      	bls.n	800680a <_vfiprintf_r+0x1aa>
 8006768:	2900      	cmp	r1, #0
 800676a:	d111      	bne.n	8006790 <_vfiprintf_r+0x130>
 800676c:	e017      	b.n	800679e <_vfiprintf_r+0x13e>
 800676e:	3601      	adds	r6, #1
 8006770:	e7af      	b.n	80066d2 <_vfiprintf_r+0x72>
 8006772:	9b05      	ldr	r3, [sp, #20]
 8006774:	6822      	ldr	r2, [r4, #0]
 8006776:	1ac0      	subs	r0, r0, r3
 8006778:	2301      	movs	r3, #1
 800677a:	4083      	lsls	r3, r0
 800677c:	4313      	orrs	r3, r2
 800677e:	0035      	movs	r5, r6
 8006780:	6023      	str	r3, [r4, #0]
 8006782:	e7cc      	b.n	800671e <_vfiprintf_r+0xbe>
 8006784:	9b07      	ldr	r3, [sp, #28]
 8006786:	1d19      	adds	r1, r3, #4
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	9107      	str	r1, [sp, #28]
 800678c:	2b00      	cmp	r3, #0
 800678e:	db01      	blt.n	8006794 <_vfiprintf_r+0x134>
 8006790:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006792:	e004      	b.n	800679e <_vfiprintf_r+0x13e>
 8006794:	425b      	negs	r3, r3
 8006796:	60e3      	str	r3, [r4, #12]
 8006798:	2302      	movs	r3, #2
 800679a:	4313      	orrs	r3, r2
 800679c:	6023      	str	r3, [r4, #0]
 800679e:	7833      	ldrb	r3, [r6, #0]
 80067a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80067a2:	d10c      	bne.n	80067be <_vfiprintf_r+0x15e>
 80067a4:	7873      	ldrb	r3, [r6, #1]
 80067a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80067a8:	d134      	bne.n	8006814 <_vfiprintf_r+0x1b4>
 80067aa:	9b07      	ldr	r3, [sp, #28]
 80067ac:	3602      	adds	r6, #2
 80067ae:	1d1a      	adds	r2, r3, #4
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	9207      	str	r2, [sp, #28]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	da01      	bge.n	80067bc <_vfiprintf_r+0x15c>
 80067b8:	2301      	movs	r3, #1
 80067ba:	425b      	negs	r3, r3
 80067bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80067be:	4d32      	ldr	r5, [pc, #200]	@ (8006888 <_vfiprintf_r+0x228>)
 80067c0:	2203      	movs	r2, #3
 80067c2:	0028      	movs	r0, r5
 80067c4:	7831      	ldrb	r1, [r6, #0]
 80067c6:	f000 fb39 	bl	8006e3c <memchr>
 80067ca:	2800      	cmp	r0, #0
 80067cc:	d006      	beq.n	80067dc <_vfiprintf_r+0x17c>
 80067ce:	2340      	movs	r3, #64	@ 0x40
 80067d0:	1b40      	subs	r0, r0, r5
 80067d2:	4083      	lsls	r3, r0
 80067d4:	6822      	ldr	r2, [r4, #0]
 80067d6:	3601      	adds	r6, #1
 80067d8:	4313      	orrs	r3, r2
 80067da:	6023      	str	r3, [r4, #0]
 80067dc:	7831      	ldrb	r1, [r6, #0]
 80067de:	2206      	movs	r2, #6
 80067e0:	482a      	ldr	r0, [pc, #168]	@ (800688c <_vfiprintf_r+0x22c>)
 80067e2:	1c75      	adds	r5, r6, #1
 80067e4:	7621      	strb	r1, [r4, #24]
 80067e6:	f000 fb29 	bl	8006e3c <memchr>
 80067ea:	2800      	cmp	r0, #0
 80067ec:	d040      	beq.n	8006870 <_vfiprintf_r+0x210>
 80067ee:	4b28      	ldr	r3, [pc, #160]	@ (8006890 <_vfiprintf_r+0x230>)
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d122      	bne.n	800683a <_vfiprintf_r+0x1da>
 80067f4:	2207      	movs	r2, #7
 80067f6:	9b07      	ldr	r3, [sp, #28]
 80067f8:	3307      	adds	r3, #7
 80067fa:	4393      	bics	r3, r2
 80067fc:	3308      	adds	r3, #8
 80067fe:	9307      	str	r3, [sp, #28]
 8006800:	6963      	ldr	r3, [r4, #20]
 8006802:	9a04      	ldr	r2, [sp, #16]
 8006804:	189b      	adds	r3, r3, r2
 8006806:	6163      	str	r3, [r4, #20]
 8006808:	e762      	b.n	80066d0 <_vfiprintf_r+0x70>
 800680a:	4343      	muls	r3, r0
 800680c:	002e      	movs	r6, r5
 800680e:	2101      	movs	r1, #1
 8006810:	189b      	adds	r3, r3, r2
 8006812:	e7a4      	b.n	800675e <_vfiprintf_r+0xfe>
 8006814:	2300      	movs	r3, #0
 8006816:	200a      	movs	r0, #10
 8006818:	0019      	movs	r1, r3
 800681a:	3601      	adds	r6, #1
 800681c:	6063      	str	r3, [r4, #4]
 800681e:	7832      	ldrb	r2, [r6, #0]
 8006820:	1c75      	adds	r5, r6, #1
 8006822:	3a30      	subs	r2, #48	@ 0x30
 8006824:	2a09      	cmp	r2, #9
 8006826:	d903      	bls.n	8006830 <_vfiprintf_r+0x1d0>
 8006828:	2b00      	cmp	r3, #0
 800682a:	d0c8      	beq.n	80067be <_vfiprintf_r+0x15e>
 800682c:	9109      	str	r1, [sp, #36]	@ 0x24
 800682e:	e7c6      	b.n	80067be <_vfiprintf_r+0x15e>
 8006830:	4341      	muls	r1, r0
 8006832:	002e      	movs	r6, r5
 8006834:	2301      	movs	r3, #1
 8006836:	1889      	adds	r1, r1, r2
 8006838:	e7f1      	b.n	800681e <_vfiprintf_r+0x1be>
 800683a:	aa07      	add	r2, sp, #28
 800683c:	9200      	str	r2, [sp, #0]
 800683e:	0021      	movs	r1, r4
 8006840:	003a      	movs	r2, r7
 8006842:	4b14      	ldr	r3, [pc, #80]	@ (8006894 <_vfiprintf_r+0x234>)
 8006844:	9803      	ldr	r0, [sp, #12]
 8006846:	e000      	b.n	800684a <_vfiprintf_r+0x1ea>
 8006848:	bf00      	nop
 800684a:	9004      	str	r0, [sp, #16]
 800684c:	9b04      	ldr	r3, [sp, #16]
 800684e:	3301      	adds	r3, #1
 8006850:	d1d6      	bne.n	8006800 <_vfiprintf_r+0x1a0>
 8006852:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006854:	07db      	lsls	r3, r3, #31
 8006856:	d405      	bmi.n	8006864 <_vfiprintf_r+0x204>
 8006858:	89bb      	ldrh	r3, [r7, #12]
 800685a:	059b      	lsls	r3, r3, #22
 800685c:	d402      	bmi.n	8006864 <_vfiprintf_r+0x204>
 800685e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8006860:	f7ff fdd8 	bl	8006414 <__retarget_lock_release_recursive>
 8006864:	89bb      	ldrh	r3, [r7, #12]
 8006866:	065b      	lsls	r3, r3, #25
 8006868:	d500      	bpl.n	800686c <_vfiprintf_r+0x20c>
 800686a:	e71e      	b.n	80066aa <_vfiprintf_r+0x4a>
 800686c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800686e:	e71e      	b.n	80066ae <_vfiprintf_r+0x4e>
 8006870:	aa07      	add	r2, sp, #28
 8006872:	9200      	str	r2, [sp, #0]
 8006874:	0021      	movs	r1, r4
 8006876:	003a      	movs	r2, r7
 8006878:	4b06      	ldr	r3, [pc, #24]	@ (8006894 <_vfiprintf_r+0x234>)
 800687a:	9803      	ldr	r0, [sp, #12]
 800687c:	f000 f87c 	bl	8006978 <_printf_i>
 8006880:	e7e3      	b.n	800684a <_vfiprintf_r+0x1ea>
 8006882:	46c0      	nop			@ (mov r8, r8)
 8006884:	08006f54 	.word	0x08006f54
 8006888:	08006f5a 	.word	0x08006f5a
 800688c:	08006f5e 	.word	0x08006f5e
 8006890:	00000000 	.word	0x00000000
 8006894:	0800663b 	.word	0x0800663b

08006898 <_printf_common>:
 8006898:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800689a:	0016      	movs	r6, r2
 800689c:	9301      	str	r3, [sp, #4]
 800689e:	688a      	ldr	r2, [r1, #8]
 80068a0:	690b      	ldr	r3, [r1, #16]
 80068a2:	000c      	movs	r4, r1
 80068a4:	9000      	str	r0, [sp, #0]
 80068a6:	4293      	cmp	r3, r2
 80068a8:	da00      	bge.n	80068ac <_printf_common+0x14>
 80068aa:	0013      	movs	r3, r2
 80068ac:	0022      	movs	r2, r4
 80068ae:	6033      	str	r3, [r6, #0]
 80068b0:	3243      	adds	r2, #67	@ 0x43
 80068b2:	7812      	ldrb	r2, [r2, #0]
 80068b4:	2a00      	cmp	r2, #0
 80068b6:	d001      	beq.n	80068bc <_printf_common+0x24>
 80068b8:	3301      	adds	r3, #1
 80068ba:	6033      	str	r3, [r6, #0]
 80068bc:	6823      	ldr	r3, [r4, #0]
 80068be:	069b      	lsls	r3, r3, #26
 80068c0:	d502      	bpl.n	80068c8 <_printf_common+0x30>
 80068c2:	6833      	ldr	r3, [r6, #0]
 80068c4:	3302      	adds	r3, #2
 80068c6:	6033      	str	r3, [r6, #0]
 80068c8:	6822      	ldr	r2, [r4, #0]
 80068ca:	2306      	movs	r3, #6
 80068cc:	0015      	movs	r5, r2
 80068ce:	401d      	ands	r5, r3
 80068d0:	421a      	tst	r2, r3
 80068d2:	d027      	beq.n	8006924 <_printf_common+0x8c>
 80068d4:	0023      	movs	r3, r4
 80068d6:	3343      	adds	r3, #67	@ 0x43
 80068d8:	781b      	ldrb	r3, [r3, #0]
 80068da:	1e5a      	subs	r2, r3, #1
 80068dc:	4193      	sbcs	r3, r2
 80068de:	6822      	ldr	r2, [r4, #0]
 80068e0:	0692      	lsls	r2, r2, #26
 80068e2:	d430      	bmi.n	8006946 <_printf_common+0xae>
 80068e4:	0022      	movs	r2, r4
 80068e6:	9901      	ldr	r1, [sp, #4]
 80068e8:	9800      	ldr	r0, [sp, #0]
 80068ea:	9d08      	ldr	r5, [sp, #32]
 80068ec:	3243      	adds	r2, #67	@ 0x43
 80068ee:	47a8      	blx	r5
 80068f0:	3001      	adds	r0, #1
 80068f2:	d025      	beq.n	8006940 <_printf_common+0xa8>
 80068f4:	2206      	movs	r2, #6
 80068f6:	6823      	ldr	r3, [r4, #0]
 80068f8:	2500      	movs	r5, #0
 80068fa:	4013      	ands	r3, r2
 80068fc:	2b04      	cmp	r3, #4
 80068fe:	d105      	bne.n	800690c <_printf_common+0x74>
 8006900:	6833      	ldr	r3, [r6, #0]
 8006902:	68e5      	ldr	r5, [r4, #12]
 8006904:	1aed      	subs	r5, r5, r3
 8006906:	43eb      	mvns	r3, r5
 8006908:	17db      	asrs	r3, r3, #31
 800690a:	401d      	ands	r5, r3
 800690c:	68a3      	ldr	r3, [r4, #8]
 800690e:	6922      	ldr	r2, [r4, #16]
 8006910:	4293      	cmp	r3, r2
 8006912:	dd01      	ble.n	8006918 <_printf_common+0x80>
 8006914:	1a9b      	subs	r3, r3, r2
 8006916:	18ed      	adds	r5, r5, r3
 8006918:	2600      	movs	r6, #0
 800691a:	42b5      	cmp	r5, r6
 800691c:	d120      	bne.n	8006960 <_printf_common+0xc8>
 800691e:	2000      	movs	r0, #0
 8006920:	e010      	b.n	8006944 <_printf_common+0xac>
 8006922:	3501      	adds	r5, #1
 8006924:	68e3      	ldr	r3, [r4, #12]
 8006926:	6832      	ldr	r2, [r6, #0]
 8006928:	1a9b      	subs	r3, r3, r2
 800692a:	42ab      	cmp	r3, r5
 800692c:	ddd2      	ble.n	80068d4 <_printf_common+0x3c>
 800692e:	0022      	movs	r2, r4
 8006930:	2301      	movs	r3, #1
 8006932:	9901      	ldr	r1, [sp, #4]
 8006934:	9800      	ldr	r0, [sp, #0]
 8006936:	9f08      	ldr	r7, [sp, #32]
 8006938:	3219      	adds	r2, #25
 800693a:	47b8      	blx	r7
 800693c:	3001      	adds	r0, #1
 800693e:	d1f0      	bne.n	8006922 <_printf_common+0x8a>
 8006940:	2001      	movs	r0, #1
 8006942:	4240      	negs	r0, r0
 8006944:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006946:	2030      	movs	r0, #48	@ 0x30
 8006948:	18e1      	adds	r1, r4, r3
 800694a:	3143      	adds	r1, #67	@ 0x43
 800694c:	7008      	strb	r0, [r1, #0]
 800694e:	0021      	movs	r1, r4
 8006950:	1c5a      	adds	r2, r3, #1
 8006952:	3145      	adds	r1, #69	@ 0x45
 8006954:	7809      	ldrb	r1, [r1, #0]
 8006956:	18a2      	adds	r2, r4, r2
 8006958:	3243      	adds	r2, #67	@ 0x43
 800695a:	3302      	adds	r3, #2
 800695c:	7011      	strb	r1, [r2, #0]
 800695e:	e7c1      	b.n	80068e4 <_printf_common+0x4c>
 8006960:	0022      	movs	r2, r4
 8006962:	2301      	movs	r3, #1
 8006964:	9901      	ldr	r1, [sp, #4]
 8006966:	9800      	ldr	r0, [sp, #0]
 8006968:	9f08      	ldr	r7, [sp, #32]
 800696a:	321a      	adds	r2, #26
 800696c:	47b8      	blx	r7
 800696e:	3001      	adds	r0, #1
 8006970:	d0e6      	beq.n	8006940 <_printf_common+0xa8>
 8006972:	3601      	adds	r6, #1
 8006974:	e7d1      	b.n	800691a <_printf_common+0x82>
	...

08006978 <_printf_i>:
 8006978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800697a:	b08b      	sub	sp, #44	@ 0x2c
 800697c:	9206      	str	r2, [sp, #24]
 800697e:	000a      	movs	r2, r1
 8006980:	3243      	adds	r2, #67	@ 0x43
 8006982:	9307      	str	r3, [sp, #28]
 8006984:	9005      	str	r0, [sp, #20]
 8006986:	9203      	str	r2, [sp, #12]
 8006988:	7e0a      	ldrb	r2, [r1, #24]
 800698a:	000c      	movs	r4, r1
 800698c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800698e:	2a78      	cmp	r2, #120	@ 0x78
 8006990:	d809      	bhi.n	80069a6 <_printf_i+0x2e>
 8006992:	2a62      	cmp	r2, #98	@ 0x62
 8006994:	d80b      	bhi.n	80069ae <_printf_i+0x36>
 8006996:	2a00      	cmp	r2, #0
 8006998:	d100      	bne.n	800699c <_printf_i+0x24>
 800699a:	e0bc      	b.n	8006b16 <_printf_i+0x19e>
 800699c:	497b      	ldr	r1, [pc, #492]	@ (8006b8c <_printf_i+0x214>)
 800699e:	9104      	str	r1, [sp, #16]
 80069a0:	2a58      	cmp	r2, #88	@ 0x58
 80069a2:	d100      	bne.n	80069a6 <_printf_i+0x2e>
 80069a4:	e090      	b.n	8006ac8 <_printf_i+0x150>
 80069a6:	0025      	movs	r5, r4
 80069a8:	3542      	adds	r5, #66	@ 0x42
 80069aa:	702a      	strb	r2, [r5, #0]
 80069ac:	e022      	b.n	80069f4 <_printf_i+0x7c>
 80069ae:	0010      	movs	r0, r2
 80069b0:	3863      	subs	r0, #99	@ 0x63
 80069b2:	2815      	cmp	r0, #21
 80069b4:	d8f7      	bhi.n	80069a6 <_printf_i+0x2e>
 80069b6:	f7f9 fba7 	bl	8000108 <__gnu_thumb1_case_shi>
 80069ba:	0016      	.short	0x0016
 80069bc:	fff6001f 	.word	0xfff6001f
 80069c0:	fff6fff6 	.word	0xfff6fff6
 80069c4:	001ffff6 	.word	0x001ffff6
 80069c8:	fff6fff6 	.word	0xfff6fff6
 80069cc:	fff6fff6 	.word	0xfff6fff6
 80069d0:	003600a1 	.word	0x003600a1
 80069d4:	fff60080 	.word	0xfff60080
 80069d8:	00b2fff6 	.word	0x00b2fff6
 80069dc:	0036fff6 	.word	0x0036fff6
 80069e0:	fff6fff6 	.word	0xfff6fff6
 80069e4:	0084      	.short	0x0084
 80069e6:	0025      	movs	r5, r4
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	3542      	adds	r5, #66	@ 0x42
 80069ec:	1d11      	adds	r1, r2, #4
 80069ee:	6019      	str	r1, [r3, #0]
 80069f0:	6813      	ldr	r3, [r2, #0]
 80069f2:	702b      	strb	r3, [r5, #0]
 80069f4:	2301      	movs	r3, #1
 80069f6:	e0a0      	b.n	8006b3a <_printf_i+0x1c2>
 80069f8:	6818      	ldr	r0, [r3, #0]
 80069fa:	6809      	ldr	r1, [r1, #0]
 80069fc:	1d02      	adds	r2, r0, #4
 80069fe:	060d      	lsls	r5, r1, #24
 8006a00:	d50b      	bpl.n	8006a1a <_printf_i+0xa2>
 8006a02:	6806      	ldr	r6, [r0, #0]
 8006a04:	601a      	str	r2, [r3, #0]
 8006a06:	2e00      	cmp	r6, #0
 8006a08:	da03      	bge.n	8006a12 <_printf_i+0x9a>
 8006a0a:	232d      	movs	r3, #45	@ 0x2d
 8006a0c:	9a03      	ldr	r2, [sp, #12]
 8006a0e:	4276      	negs	r6, r6
 8006a10:	7013      	strb	r3, [r2, #0]
 8006a12:	4b5e      	ldr	r3, [pc, #376]	@ (8006b8c <_printf_i+0x214>)
 8006a14:	270a      	movs	r7, #10
 8006a16:	9304      	str	r3, [sp, #16]
 8006a18:	e018      	b.n	8006a4c <_printf_i+0xd4>
 8006a1a:	6806      	ldr	r6, [r0, #0]
 8006a1c:	601a      	str	r2, [r3, #0]
 8006a1e:	0649      	lsls	r1, r1, #25
 8006a20:	d5f1      	bpl.n	8006a06 <_printf_i+0x8e>
 8006a22:	b236      	sxth	r6, r6
 8006a24:	e7ef      	b.n	8006a06 <_printf_i+0x8e>
 8006a26:	6808      	ldr	r0, [r1, #0]
 8006a28:	6819      	ldr	r1, [r3, #0]
 8006a2a:	c940      	ldmia	r1!, {r6}
 8006a2c:	0605      	lsls	r5, r0, #24
 8006a2e:	d402      	bmi.n	8006a36 <_printf_i+0xbe>
 8006a30:	0640      	lsls	r0, r0, #25
 8006a32:	d500      	bpl.n	8006a36 <_printf_i+0xbe>
 8006a34:	b2b6      	uxth	r6, r6
 8006a36:	6019      	str	r1, [r3, #0]
 8006a38:	4b54      	ldr	r3, [pc, #336]	@ (8006b8c <_printf_i+0x214>)
 8006a3a:	270a      	movs	r7, #10
 8006a3c:	9304      	str	r3, [sp, #16]
 8006a3e:	2a6f      	cmp	r2, #111	@ 0x6f
 8006a40:	d100      	bne.n	8006a44 <_printf_i+0xcc>
 8006a42:	3f02      	subs	r7, #2
 8006a44:	0023      	movs	r3, r4
 8006a46:	2200      	movs	r2, #0
 8006a48:	3343      	adds	r3, #67	@ 0x43
 8006a4a:	701a      	strb	r2, [r3, #0]
 8006a4c:	6863      	ldr	r3, [r4, #4]
 8006a4e:	60a3      	str	r3, [r4, #8]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	db03      	blt.n	8006a5c <_printf_i+0xe4>
 8006a54:	2104      	movs	r1, #4
 8006a56:	6822      	ldr	r2, [r4, #0]
 8006a58:	438a      	bics	r2, r1
 8006a5a:	6022      	str	r2, [r4, #0]
 8006a5c:	2e00      	cmp	r6, #0
 8006a5e:	d102      	bne.n	8006a66 <_printf_i+0xee>
 8006a60:	9d03      	ldr	r5, [sp, #12]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00c      	beq.n	8006a80 <_printf_i+0x108>
 8006a66:	9d03      	ldr	r5, [sp, #12]
 8006a68:	0030      	movs	r0, r6
 8006a6a:	0039      	movs	r1, r7
 8006a6c:	f7f9 fbdc 	bl	8000228 <__aeabi_uidivmod>
 8006a70:	9b04      	ldr	r3, [sp, #16]
 8006a72:	3d01      	subs	r5, #1
 8006a74:	5c5b      	ldrb	r3, [r3, r1]
 8006a76:	702b      	strb	r3, [r5, #0]
 8006a78:	0033      	movs	r3, r6
 8006a7a:	0006      	movs	r6, r0
 8006a7c:	429f      	cmp	r7, r3
 8006a7e:	d9f3      	bls.n	8006a68 <_printf_i+0xf0>
 8006a80:	2f08      	cmp	r7, #8
 8006a82:	d109      	bne.n	8006a98 <_printf_i+0x120>
 8006a84:	6823      	ldr	r3, [r4, #0]
 8006a86:	07db      	lsls	r3, r3, #31
 8006a88:	d506      	bpl.n	8006a98 <_printf_i+0x120>
 8006a8a:	6862      	ldr	r2, [r4, #4]
 8006a8c:	6923      	ldr	r3, [r4, #16]
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	dc02      	bgt.n	8006a98 <_printf_i+0x120>
 8006a92:	2330      	movs	r3, #48	@ 0x30
 8006a94:	3d01      	subs	r5, #1
 8006a96:	702b      	strb	r3, [r5, #0]
 8006a98:	9b03      	ldr	r3, [sp, #12]
 8006a9a:	1b5b      	subs	r3, r3, r5
 8006a9c:	6123      	str	r3, [r4, #16]
 8006a9e:	9b07      	ldr	r3, [sp, #28]
 8006aa0:	0021      	movs	r1, r4
 8006aa2:	9300      	str	r3, [sp, #0]
 8006aa4:	9805      	ldr	r0, [sp, #20]
 8006aa6:	9b06      	ldr	r3, [sp, #24]
 8006aa8:	aa09      	add	r2, sp, #36	@ 0x24
 8006aaa:	f7ff fef5 	bl	8006898 <_printf_common>
 8006aae:	3001      	adds	r0, #1
 8006ab0:	d148      	bne.n	8006b44 <_printf_i+0x1cc>
 8006ab2:	2001      	movs	r0, #1
 8006ab4:	4240      	negs	r0, r0
 8006ab6:	b00b      	add	sp, #44	@ 0x2c
 8006ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006aba:	2220      	movs	r2, #32
 8006abc:	6809      	ldr	r1, [r1, #0]
 8006abe:	430a      	orrs	r2, r1
 8006ac0:	6022      	str	r2, [r4, #0]
 8006ac2:	2278      	movs	r2, #120	@ 0x78
 8006ac4:	4932      	ldr	r1, [pc, #200]	@ (8006b90 <_printf_i+0x218>)
 8006ac6:	9104      	str	r1, [sp, #16]
 8006ac8:	0021      	movs	r1, r4
 8006aca:	3145      	adds	r1, #69	@ 0x45
 8006acc:	700a      	strb	r2, [r1, #0]
 8006ace:	6819      	ldr	r1, [r3, #0]
 8006ad0:	6822      	ldr	r2, [r4, #0]
 8006ad2:	c940      	ldmia	r1!, {r6}
 8006ad4:	0610      	lsls	r0, r2, #24
 8006ad6:	d402      	bmi.n	8006ade <_printf_i+0x166>
 8006ad8:	0650      	lsls	r0, r2, #25
 8006ada:	d500      	bpl.n	8006ade <_printf_i+0x166>
 8006adc:	b2b6      	uxth	r6, r6
 8006ade:	6019      	str	r1, [r3, #0]
 8006ae0:	07d3      	lsls	r3, r2, #31
 8006ae2:	d502      	bpl.n	8006aea <_printf_i+0x172>
 8006ae4:	2320      	movs	r3, #32
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	6023      	str	r3, [r4, #0]
 8006aea:	2e00      	cmp	r6, #0
 8006aec:	d001      	beq.n	8006af2 <_printf_i+0x17a>
 8006aee:	2710      	movs	r7, #16
 8006af0:	e7a8      	b.n	8006a44 <_printf_i+0xcc>
 8006af2:	2220      	movs	r2, #32
 8006af4:	6823      	ldr	r3, [r4, #0]
 8006af6:	4393      	bics	r3, r2
 8006af8:	6023      	str	r3, [r4, #0]
 8006afa:	e7f8      	b.n	8006aee <_printf_i+0x176>
 8006afc:	681a      	ldr	r2, [r3, #0]
 8006afe:	680d      	ldr	r5, [r1, #0]
 8006b00:	1d10      	adds	r0, r2, #4
 8006b02:	6949      	ldr	r1, [r1, #20]
 8006b04:	6018      	str	r0, [r3, #0]
 8006b06:	6813      	ldr	r3, [r2, #0]
 8006b08:	062e      	lsls	r6, r5, #24
 8006b0a:	d501      	bpl.n	8006b10 <_printf_i+0x198>
 8006b0c:	6019      	str	r1, [r3, #0]
 8006b0e:	e002      	b.n	8006b16 <_printf_i+0x19e>
 8006b10:	066d      	lsls	r5, r5, #25
 8006b12:	d5fb      	bpl.n	8006b0c <_printf_i+0x194>
 8006b14:	8019      	strh	r1, [r3, #0]
 8006b16:	2300      	movs	r3, #0
 8006b18:	9d03      	ldr	r5, [sp, #12]
 8006b1a:	6123      	str	r3, [r4, #16]
 8006b1c:	e7bf      	b.n	8006a9e <_printf_i+0x126>
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	1d11      	adds	r1, r2, #4
 8006b22:	6019      	str	r1, [r3, #0]
 8006b24:	6815      	ldr	r5, [r2, #0]
 8006b26:	2100      	movs	r1, #0
 8006b28:	0028      	movs	r0, r5
 8006b2a:	6862      	ldr	r2, [r4, #4]
 8006b2c:	f000 f986 	bl	8006e3c <memchr>
 8006b30:	2800      	cmp	r0, #0
 8006b32:	d001      	beq.n	8006b38 <_printf_i+0x1c0>
 8006b34:	1b40      	subs	r0, r0, r5
 8006b36:	6060      	str	r0, [r4, #4]
 8006b38:	6863      	ldr	r3, [r4, #4]
 8006b3a:	6123      	str	r3, [r4, #16]
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	9a03      	ldr	r2, [sp, #12]
 8006b40:	7013      	strb	r3, [r2, #0]
 8006b42:	e7ac      	b.n	8006a9e <_printf_i+0x126>
 8006b44:	002a      	movs	r2, r5
 8006b46:	6923      	ldr	r3, [r4, #16]
 8006b48:	9906      	ldr	r1, [sp, #24]
 8006b4a:	9805      	ldr	r0, [sp, #20]
 8006b4c:	9d07      	ldr	r5, [sp, #28]
 8006b4e:	47a8      	blx	r5
 8006b50:	3001      	adds	r0, #1
 8006b52:	d0ae      	beq.n	8006ab2 <_printf_i+0x13a>
 8006b54:	6823      	ldr	r3, [r4, #0]
 8006b56:	079b      	lsls	r3, r3, #30
 8006b58:	d415      	bmi.n	8006b86 <_printf_i+0x20e>
 8006b5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b5c:	68e0      	ldr	r0, [r4, #12]
 8006b5e:	4298      	cmp	r0, r3
 8006b60:	daa9      	bge.n	8006ab6 <_printf_i+0x13e>
 8006b62:	0018      	movs	r0, r3
 8006b64:	e7a7      	b.n	8006ab6 <_printf_i+0x13e>
 8006b66:	0022      	movs	r2, r4
 8006b68:	2301      	movs	r3, #1
 8006b6a:	9906      	ldr	r1, [sp, #24]
 8006b6c:	9805      	ldr	r0, [sp, #20]
 8006b6e:	9e07      	ldr	r6, [sp, #28]
 8006b70:	3219      	adds	r2, #25
 8006b72:	47b0      	blx	r6
 8006b74:	3001      	adds	r0, #1
 8006b76:	d09c      	beq.n	8006ab2 <_printf_i+0x13a>
 8006b78:	3501      	adds	r5, #1
 8006b7a:	68e3      	ldr	r3, [r4, #12]
 8006b7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b7e:	1a9b      	subs	r3, r3, r2
 8006b80:	42ab      	cmp	r3, r5
 8006b82:	dcf0      	bgt.n	8006b66 <_printf_i+0x1ee>
 8006b84:	e7e9      	b.n	8006b5a <_printf_i+0x1e2>
 8006b86:	2500      	movs	r5, #0
 8006b88:	e7f7      	b.n	8006b7a <_printf_i+0x202>
 8006b8a:	46c0      	nop			@ (mov r8, r8)
 8006b8c:	08006f65 	.word	0x08006f65
 8006b90:	08006f76 	.word	0x08006f76

08006b94 <__sflush_r>:
 8006b94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b96:	220c      	movs	r2, #12
 8006b98:	5e8b      	ldrsh	r3, [r1, r2]
 8006b9a:	0005      	movs	r5, r0
 8006b9c:	000c      	movs	r4, r1
 8006b9e:	071a      	lsls	r2, r3, #28
 8006ba0:	d456      	bmi.n	8006c50 <__sflush_r+0xbc>
 8006ba2:	684a      	ldr	r2, [r1, #4]
 8006ba4:	2a00      	cmp	r2, #0
 8006ba6:	dc02      	bgt.n	8006bae <__sflush_r+0x1a>
 8006ba8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8006baa:	2a00      	cmp	r2, #0
 8006bac:	dd4e      	ble.n	8006c4c <__sflush_r+0xb8>
 8006bae:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006bb0:	2f00      	cmp	r7, #0
 8006bb2:	d04b      	beq.n	8006c4c <__sflush_r+0xb8>
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	2080      	movs	r0, #128	@ 0x80
 8006bb8:	682e      	ldr	r6, [r5, #0]
 8006bba:	602a      	str	r2, [r5, #0]
 8006bbc:	001a      	movs	r2, r3
 8006bbe:	0140      	lsls	r0, r0, #5
 8006bc0:	6a21      	ldr	r1, [r4, #32]
 8006bc2:	4002      	ands	r2, r0
 8006bc4:	4203      	tst	r3, r0
 8006bc6:	d033      	beq.n	8006c30 <__sflush_r+0x9c>
 8006bc8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006bca:	89a3      	ldrh	r3, [r4, #12]
 8006bcc:	075b      	lsls	r3, r3, #29
 8006bce:	d506      	bpl.n	8006bde <__sflush_r+0x4a>
 8006bd0:	6863      	ldr	r3, [r4, #4]
 8006bd2:	1ad2      	subs	r2, r2, r3
 8006bd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d001      	beq.n	8006bde <__sflush_r+0x4a>
 8006bda:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006bdc:	1ad2      	subs	r2, r2, r3
 8006bde:	2300      	movs	r3, #0
 8006be0:	0028      	movs	r0, r5
 8006be2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8006be4:	6a21      	ldr	r1, [r4, #32]
 8006be6:	47b8      	blx	r7
 8006be8:	89a2      	ldrh	r2, [r4, #12]
 8006bea:	1c43      	adds	r3, r0, #1
 8006bec:	d106      	bne.n	8006bfc <__sflush_r+0x68>
 8006bee:	6829      	ldr	r1, [r5, #0]
 8006bf0:	291d      	cmp	r1, #29
 8006bf2:	d846      	bhi.n	8006c82 <__sflush_r+0xee>
 8006bf4:	4b29      	ldr	r3, [pc, #164]	@ (8006c9c <__sflush_r+0x108>)
 8006bf6:	410b      	asrs	r3, r1
 8006bf8:	07db      	lsls	r3, r3, #31
 8006bfa:	d442      	bmi.n	8006c82 <__sflush_r+0xee>
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	6063      	str	r3, [r4, #4]
 8006c00:	6923      	ldr	r3, [r4, #16]
 8006c02:	6023      	str	r3, [r4, #0]
 8006c04:	04d2      	lsls	r2, r2, #19
 8006c06:	d505      	bpl.n	8006c14 <__sflush_r+0x80>
 8006c08:	1c43      	adds	r3, r0, #1
 8006c0a:	d102      	bne.n	8006c12 <__sflush_r+0x7e>
 8006c0c:	682b      	ldr	r3, [r5, #0]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d100      	bne.n	8006c14 <__sflush_r+0x80>
 8006c12:	6560      	str	r0, [r4, #84]	@ 0x54
 8006c14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c16:	602e      	str	r6, [r5, #0]
 8006c18:	2900      	cmp	r1, #0
 8006c1a:	d017      	beq.n	8006c4c <__sflush_r+0xb8>
 8006c1c:	0023      	movs	r3, r4
 8006c1e:	3344      	adds	r3, #68	@ 0x44
 8006c20:	4299      	cmp	r1, r3
 8006c22:	d002      	beq.n	8006c2a <__sflush_r+0x96>
 8006c24:	0028      	movs	r0, r5
 8006c26:	f7ff fbf7 	bl	8006418 <_free_r>
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c2e:	e00d      	b.n	8006c4c <__sflush_r+0xb8>
 8006c30:	2301      	movs	r3, #1
 8006c32:	0028      	movs	r0, r5
 8006c34:	47b8      	blx	r7
 8006c36:	0002      	movs	r2, r0
 8006c38:	1c43      	adds	r3, r0, #1
 8006c3a:	d1c6      	bne.n	8006bca <__sflush_r+0x36>
 8006c3c:	682b      	ldr	r3, [r5, #0]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d0c3      	beq.n	8006bca <__sflush_r+0x36>
 8006c42:	2b1d      	cmp	r3, #29
 8006c44:	d001      	beq.n	8006c4a <__sflush_r+0xb6>
 8006c46:	2b16      	cmp	r3, #22
 8006c48:	d11a      	bne.n	8006c80 <__sflush_r+0xec>
 8006c4a:	602e      	str	r6, [r5, #0]
 8006c4c:	2000      	movs	r0, #0
 8006c4e:	e01e      	b.n	8006c8e <__sflush_r+0xfa>
 8006c50:	690e      	ldr	r6, [r1, #16]
 8006c52:	2e00      	cmp	r6, #0
 8006c54:	d0fa      	beq.n	8006c4c <__sflush_r+0xb8>
 8006c56:	680f      	ldr	r7, [r1, #0]
 8006c58:	600e      	str	r6, [r1, #0]
 8006c5a:	1bba      	subs	r2, r7, r6
 8006c5c:	9201      	str	r2, [sp, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	079b      	lsls	r3, r3, #30
 8006c62:	d100      	bne.n	8006c66 <__sflush_r+0xd2>
 8006c64:	694a      	ldr	r2, [r1, #20]
 8006c66:	60a2      	str	r2, [r4, #8]
 8006c68:	9b01      	ldr	r3, [sp, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	ddee      	ble.n	8006c4c <__sflush_r+0xb8>
 8006c6e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006c70:	0032      	movs	r2, r6
 8006c72:	001f      	movs	r7, r3
 8006c74:	0028      	movs	r0, r5
 8006c76:	9b01      	ldr	r3, [sp, #4]
 8006c78:	6a21      	ldr	r1, [r4, #32]
 8006c7a:	47b8      	blx	r7
 8006c7c:	2800      	cmp	r0, #0
 8006c7e:	dc07      	bgt.n	8006c90 <__sflush_r+0xfc>
 8006c80:	89a2      	ldrh	r2, [r4, #12]
 8006c82:	2340      	movs	r3, #64	@ 0x40
 8006c84:	2001      	movs	r0, #1
 8006c86:	4313      	orrs	r3, r2
 8006c88:	b21b      	sxth	r3, r3
 8006c8a:	81a3      	strh	r3, [r4, #12]
 8006c8c:	4240      	negs	r0, r0
 8006c8e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006c90:	9b01      	ldr	r3, [sp, #4]
 8006c92:	1836      	adds	r6, r6, r0
 8006c94:	1a1b      	subs	r3, r3, r0
 8006c96:	9301      	str	r3, [sp, #4]
 8006c98:	e7e6      	b.n	8006c68 <__sflush_r+0xd4>
 8006c9a:	46c0      	nop			@ (mov r8, r8)
 8006c9c:	dfbffffe 	.word	0xdfbffffe

08006ca0 <_fflush_r>:
 8006ca0:	690b      	ldr	r3, [r1, #16]
 8006ca2:	b570      	push	{r4, r5, r6, lr}
 8006ca4:	0005      	movs	r5, r0
 8006ca6:	000c      	movs	r4, r1
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d102      	bne.n	8006cb2 <_fflush_r+0x12>
 8006cac:	2500      	movs	r5, #0
 8006cae:	0028      	movs	r0, r5
 8006cb0:	bd70      	pop	{r4, r5, r6, pc}
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	d004      	beq.n	8006cc0 <_fflush_r+0x20>
 8006cb6:	6a03      	ldr	r3, [r0, #32]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d101      	bne.n	8006cc0 <_fflush_r+0x20>
 8006cbc:	f7ff f998 	bl	8005ff0 <__sinit>
 8006cc0:	220c      	movs	r2, #12
 8006cc2:	5ea3      	ldrsh	r3, [r4, r2]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d0f1      	beq.n	8006cac <_fflush_r+0xc>
 8006cc8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006cca:	07d2      	lsls	r2, r2, #31
 8006ccc:	d404      	bmi.n	8006cd8 <_fflush_r+0x38>
 8006cce:	059b      	lsls	r3, r3, #22
 8006cd0:	d402      	bmi.n	8006cd8 <_fflush_r+0x38>
 8006cd2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cd4:	f7ff fb9d 	bl	8006412 <__retarget_lock_acquire_recursive>
 8006cd8:	0028      	movs	r0, r5
 8006cda:	0021      	movs	r1, r4
 8006cdc:	f7ff ff5a 	bl	8006b94 <__sflush_r>
 8006ce0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ce2:	0005      	movs	r5, r0
 8006ce4:	07db      	lsls	r3, r3, #31
 8006ce6:	d4e2      	bmi.n	8006cae <_fflush_r+0xe>
 8006ce8:	89a3      	ldrh	r3, [r4, #12]
 8006cea:	059b      	lsls	r3, r3, #22
 8006cec:	d4df      	bmi.n	8006cae <_fflush_r+0xe>
 8006cee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cf0:	f7ff fb90 	bl	8006414 <__retarget_lock_release_recursive>
 8006cf4:	e7db      	b.n	8006cae <_fflush_r+0xe>
	...

08006cf8 <__swhatbuf_r>:
 8006cf8:	b570      	push	{r4, r5, r6, lr}
 8006cfa:	000e      	movs	r6, r1
 8006cfc:	001d      	movs	r5, r3
 8006cfe:	230e      	movs	r3, #14
 8006d00:	5ec9      	ldrsh	r1, [r1, r3]
 8006d02:	0014      	movs	r4, r2
 8006d04:	b096      	sub	sp, #88	@ 0x58
 8006d06:	2900      	cmp	r1, #0
 8006d08:	da0c      	bge.n	8006d24 <__swhatbuf_r+0x2c>
 8006d0a:	89b2      	ldrh	r2, [r6, #12]
 8006d0c:	2380      	movs	r3, #128	@ 0x80
 8006d0e:	0011      	movs	r1, r2
 8006d10:	4019      	ands	r1, r3
 8006d12:	421a      	tst	r2, r3
 8006d14:	d114      	bne.n	8006d40 <__swhatbuf_r+0x48>
 8006d16:	2380      	movs	r3, #128	@ 0x80
 8006d18:	00db      	lsls	r3, r3, #3
 8006d1a:	2000      	movs	r0, #0
 8006d1c:	6029      	str	r1, [r5, #0]
 8006d1e:	6023      	str	r3, [r4, #0]
 8006d20:	b016      	add	sp, #88	@ 0x58
 8006d22:	bd70      	pop	{r4, r5, r6, pc}
 8006d24:	466a      	mov	r2, sp
 8006d26:	f000 f853 	bl	8006dd0 <_fstat_r>
 8006d2a:	2800      	cmp	r0, #0
 8006d2c:	dbed      	blt.n	8006d0a <__swhatbuf_r+0x12>
 8006d2e:	23f0      	movs	r3, #240	@ 0xf0
 8006d30:	9901      	ldr	r1, [sp, #4]
 8006d32:	021b      	lsls	r3, r3, #8
 8006d34:	4019      	ands	r1, r3
 8006d36:	4b04      	ldr	r3, [pc, #16]	@ (8006d48 <__swhatbuf_r+0x50>)
 8006d38:	18c9      	adds	r1, r1, r3
 8006d3a:	424b      	negs	r3, r1
 8006d3c:	4159      	adcs	r1, r3
 8006d3e:	e7ea      	b.n	8006d16 <__swhatbuf_r+0x1e>
 8006d40:	2100      	movs	r1, #0
 8006d42:	2340      	movs	r3, #64	@ 0x40
 8006d44:	e7e9      	b.n	8006d1a <__swhatbuf_r+0x22>
 8006d46:	46c0      	nop			@ (mov r8, r8)
 8006d48:	ffffe000 	.word	0xffffe000

08006d4c <__smakebuf_r>:
 8006d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d4e:	2602      	movs	r6, #2
 8006d50:	898b      	ldrh	r3, [r1, #12]
 8006d52:	0005      	movs	r5, r0
 8006d54:	000c      	movs	r4, r1
 8006d56:	b085      	sub	sp, #20
 8006d58:	4233      	tst	r3, r6
 8006d5a:	d007      	beq.n	8006d6c <__smakebuf_r+0x20>
 8006d5c:	0023      	movs	r3, r4
 8006d5e:	3347      	adds	r3, #71	@ 0x47
 8006d60:	6023      	str	r3, [r4, #0]
 8006d62:	6123      	str	r3, [r4, #16]
 8006d64:	2301      	movs	r3, #1
 8006d66:	6163      	str	r3, [r4, #20]
 8006d68:	b005      	add	sp, #20
 8006d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d6c:	ab03      	add	r3, sp, #12
 8006d6e:	aa02      	add	r2, sp, #8
 8006d70:	f7ff ffc2 	bl	8006cf8 <__swhatbuf_r>
 8006d74:	9f02      	ldr	r7, [sp, #8]
 8006d76:	9001      	str	r0, [sp, #4]
 8006d78:	0039      	movs	r1, r7
 8006d7a:	0028      	movs	r0, r5
 8006d7c:	f7ff fbb8 	bl	80064f0 <_malloc_r>
 8006d80:	2800      	cmp	r0, #0
 8006d82:	d108      	bne.n	8006d96 <__smakebuf_r+0x4a>
 8006d84:	220c      	movs	r2, #12
 8006d86:	5ea3      	ldrsh	r3, [r4, r2]
 8006d88:	059a      	lsls	r2, r3, #22
 8006d8a:	d4ed      	bmi.n	8006d68 <__smakebuf_r+0x1c>
 8006d8c:	2203      	movs	r2, #3
 8006d8e:	4393      	bics	r3, r2
 8006d90:	431e      	orrs	r6, r3
 8006d92:	81a6      	strh	r6, [r4, #12]
 8006d94:	e7e2      	b.n	8006d5c <__smakebuf_r+0x10>
 8006d96:	2380      	movs	r3, #128	@ 0x80
 8006d98:	89a2      	ldrh	r2, [r4, #12]
 8006d9a:	6020      	str	r0, [r4, #0]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	81a3      	strh	r3, [r4, #12]
 8006da0:	9b03      	ldr	r3, [sp, #12]
 8006da2:	6120      	str	r0, [r4, #16]
 8006da4:	6167      	str	r7, [r4, #20]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d00c      	beq.n	8006dc4 <__smakebuf_r+0x78>
 8006daa:	0028      	movs	r0, r5
 8006dac:	230e      	movs	r3, #14
 8006dae:	5ee1      	ldrsh	r1, [r4, r3]
 8006db0:	f000 f820 	bl	8006df4 <_isatty_r>
 8006db4:	2800      	cmp	r0, #0
 8006db6:	d005      	beq.n	8006dc4 <__smakebuf_r+0x78>
 8006db8:	2303      	movs	r3, #3
 8006dba:	89a2      	ldrh	r2, [r4, #12]
 8006dbc:	439a      	bics	r2, r3
 8006dbe:	3b02      	subs	r3, #2
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	81a3      	strh	r3, [r4, #12]
 8006dc4:	89a3      	ldrh	r3, [r4, #12]
 8006dc6:	9a01      	ldr	r2, [sp, #4]
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	81a3      	strh	r3, [r4, #12]
 8006dcc:	e7cc      	b.n	8006d68 <__smakebuf_r+0x1c>
	...

08006dd0 <_fstat_r>:
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	b570      	push	{r4, r5, r6, lr}
 8006dd4:	4d06      	ldr	r5, [pc, #24]	@ (8006df0 <_fstat_r+0x20>)
 8006dd6:	0004      	movs	r4, r0
 8006dd8:	0008      	movs	r0, r1
 8006dda:	0011      	movs	r1, r2
 8006ddc:	602b      	str	r3, [r5, #0]
 8006dde:	f7fa faac 	bl	800133a <_fstat>
 8006de2:	1c43      	adds	r3, r0, #1
 8006de4:	d103      	bne.n	8006dee <_fstat_r+0x1e>
 8006de6:	682b      	ldr	r3, [r5, #0]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d000      	beq.n	8006dee <_fstat_r+0x1e>
 8006dec:	6023      	str	r3, [r4, #0]
 8006dee:	bd70      	pop	{r4, r5, r6, pc}
 8006df0:	200004f4 	.word	0x200004f4

08006df4 <_isatty_r>:
 8006df4:	2300      	movs	r3, #0
 8006df6:	b570      	push	{r4, r5, r6, lr}
 8006df8:	4d06      	ldr	r5, [pc, #24]	@ (8006e14 <_isatty_r+0x20>)
 8006dfa:	0004      	movs	r4, r0
 8006dfc:	0008      	movs	r0, r1
 8006dfe:	602b      	str	r3, [r5, #0]
 8006e00:	f7fa faa9 	bl	8001356 <_isatty>
 8006e04:	1c43      	adds	r3, r0, #1
 8006e06:	d103      	bne.n	8006e10 <_isatty_r+0x1c>
 8006e08:	682b      	ldr	r3, [r5, #0]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d000      	beq.n	8006e10 <_isatty_r+0x1c>
 8006e0e:	6023      	str	r3, [r4, #0]
 8006e10:	bd70      	pop	{r4, r5, r6, pc}
 8006e12:	46c0      	nop			@ (mov r8, r8)
 8006e14:	200004f4 	.word	0x200004f4

08006e18 <_sbrk_r>:
 8006e18:	2300      	movs	r3, #0
 8006e1a:	b570      	push	{r4, r5, r6, lr}
 8006e1c:	4d06      	ldr	r5, [pc, #24]	@ (8006e38 <_sbrk_r+0x20>)
 8006e1e:	0004      	movs	r4, r0
 8006e20:	0008      	movs	r0, r1
 8006e22:	602b      	str	r3, [r5, #0]
 8006e24:	f7fa faac 	bl	8001380 <_sbrk>
 8006e28:	1c43      	adds	r3, r0, #1
 8006e2a:	d103      	bne.n	8006e34 <_sbrk_r+0x1c>
 8006e2c:	682b      	ldr	r3, [r5, #0]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d000      	beq.n	8006e34 <_sbrk_r+0x1c>
 8006e32:	6023      	str	r3, [r4, #0]
 8006e34:	bd70      	pop	{r4, r5, r6, pc}
 8006e36:	46c0      	nop			@ (mov r8, r8)
 8006e38:	200004f4 	.word	0x200004f4

08006e3c <memchr>:
 8006e3c:	b2c9      	uxtb	r1, r1
 8006e3e:	1882      	adds	r2, r0, r2
 8006e40:	4290      	cmp	r0, r2
 8006e42:	d101      	bne.n	8006e48 <memchr+0xc>
 8006e44:	2000      	movs	r0, #0
 8006e46:	4770      	bx	lr
 8006e48:	7803      	ldrb	r3, [r0, #0]
 8006e4a:	428b      	cmp	r3, r1
 8006e4c:	d0fb      	beq.n	8006e46 <memchr+0xa>
 8006e4e:	3001      	adds	r0, #1
 8006e50:	e7f6      	b.n	8006e40 <memchr+0x4>
	...

08006e54 <_init>:
 8006e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e56:	46c0      	nop			@ (mov r8, r8)
 8006e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e5a:	bc08      	pop	{r3}
 8006e5c:	469e      	mov	lr, r3
 8006e5e:	4770      	bx	lr

08006e60 <_fini>:
 8006e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e62:	46c0      	nop			@ (mov r8, r8)
 8006e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e66:	bc08      	pop	{r3}
 8006e68:	469e      	mov	lr, r3
 8006e6a:	4770      	bx	lr
