# SystemVerilog JK to D Flip-Flop Conversion

This repository demonstrates the conversion process from a JK Flip-Flop to a D Flip-Flop in SystemVerilog. The project includes modules for the JK Flip-Flop, a testbench, and a top-level module for the D Flip-Flop implementation.

## Contents

- `jkflop.sv`: SystemVerilog module for the JK Flip-Flop.
- `tb.sv`: Testbench module to verify the functionality of the conversion.
- `top.sv`: Top-level module for the D Flip-Flop implementation.
- `README.md`: This file providing an overview of the project.
