#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Oct 13 14:24:51 2024
# Process ID: 574809
# Current directory: /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1
# Command line: vivado -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file: /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper.vdi
# Journal file: /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/vivado.jou
# Running On        :george-MacBookPro
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i9-9980HK CPU @ 2.40GHz
# CPU Frequency     :4501.041 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :67320 MB
# Swap memory       :2147 MB
# Total Virtual     :69468 MB
# Available Virtual :56990 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1350.949 ; gain = 2.992 ; free physical = 38107 ; free virtual = 54055
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/george/Projects/ip_repo/axis_spi_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/george/Projects/CameraZynq/submodules/ip_repo/spi_dma_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/george/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top top_wrapper -part xc7z020clg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Device 21-9227] Part: xc7z020clg484-2 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1881.047 ; gain = 0.000 ; free physical = 37535 ; free virtual = 53483
INFO: [Netlist 29-17] Analyzing 2353 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0_board.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0_board.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0_board.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0_board.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_gpio_0_0/peripherals_inst_1_axi_gpio_0_0.xdc] for cell 'top_i/peripherals_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_pmc_0/peripherals_inst_1_axi_uartlite_pmc_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_pmc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0_board.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_uartlite_esp_0/peripherals_inst_1_axi_uartlite_esp_0.xdc] for cell 'top_i/peripherals_0/axi_uartlite_esp/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_gpio_0_0/sensor_inst_0_axi_gpio_0_0.xdc] for cell 'top_i/sensor_0/axi_gpio_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0_board.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0_board.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2710.992 ; gain = 621.734 ; free physical = 36932 ; free virtual = 52880
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_clk_wiz_0_0/sensor_inst_0_clk_wiz_0_0.xdc] for cell 'top_i/sensor_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/sensor_0/ila_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_dma_0_0/sensor_inst_0_axi_dma_0_0.xdc] for cell 'top_i/sensor_0/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_dma_0_0/sensor_inst_0_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_dma_0_0/sensor_inst_0_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_dma_0_0/sensor_inst_0_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_dma_0_0/sensor_inst_0_axi_dma_0_0.xdc] for cell 'top_i/sensor_0/axi_dma_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_proc_sys_reset_0_0/sensor_inst_0_proc_sys_reset_0_0_board.xdc] for cell 'top_i/sensor_0/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_proc_sys_reset_0_0/sensor_inst_0_proc_sys_reset_0_0_board.xdc] for cell 'top_i/sensor_0/proc_sys_reset_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_proc_sys_reset_0_0/sensor_inst_0_proc_sys_reset_0_0.xdc] for cell 'top_i/sensor_0/proc_sys_reset_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_proc_sys_reset_0_0/sensor_inst_0_proc_sys_reset_0_0.xdc:50]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_proc_sys_reset_0_0/sensor_inst_0_proc_sys_reset_0_0.xdc] for cell 'top_i/sensor_0/proc_sys_reset_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_1/bd_1ef9_proc_sys_reset_1_0.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_1/bd_1ef9_proc_sys_reset_1_0.xdc:50]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_1/bd_1ef9_proc_sys_reset_1_0.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_1/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0_board.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0_board.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc:50]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_rst_ps7_0_50M_0/top_rst_ps7_0_50M_0.xdc] for cell 'top_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1_board.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xdc] for cell 'top_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xdc:54]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.xdc] for cell 'top_i/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc] for cell 'top_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0.xdc] for cell 'top_i/axi_vdma_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_0/bd_1ef9_proc_sys_reset_0_0_board.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_0/bd_1ef9_proc_sys_reset_0_0_board.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_0/bd_1ef9_proc_sys_reset_0_0.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_0/bd_1ef9_proc_sys_reset_0_0.xdc:50]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_0/bd_1ef9_proc_sys_reset_0_0.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_1/bd_1ef9_proc_sys_reset_1_0_board.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_1/bd_1ef9_proc_sys_reset_1_0_board.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/proc_sys_reset_1/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_processing_system7_0_0/top_processing_system7_0_0.xdc] for cell 'top_i/processing_system7_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_4/bd_1ef9_mipi_dsi_tx_ctrl_0_0.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_4/bd_1ef9_mipi_dsi_tx_ctrl_0_0.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_5/ip_0/bd_1ef9_mipi_dphy_0_0_clock_module_tx.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_5/ip_0/bd_1ef9_mipi_dphy_0_0_clock_module_tx.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_5/bd_1ef9_mipi_dphy_0_0.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_5/bd_1ef9_mipi_dphy_0_0.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/top_mipi_dsi_tx_subsystem_0_0_board.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/top_mipi_dsi_tx_subsystem_0_0_board.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_timer_0_0/top_axi_timer_0_0.xdc] for cell 'top_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_timer_0_0/top_axi_timer_0_0.xdc] for cell 'top_i/axi_timer_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0_board.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0_board.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_clk_wiz_0_0/peripherals_inst_1_clk_wiz_0_0.xdc] for cell 'top_i/peripherals_0/clk_wiz_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_board.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc]
WARNING: [Constraints 18-619] A clock with name 'ddr_clk_p_i_0_0' already exists, overwriting the previous clock with the same name. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:129]
INFO: [Timing 38-2] Deriving generated clocks [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc:130]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.srcs/constrs_1/new/pins.xdc]
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc] for cell 'top_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_0/top_auto_ds_0_clocks.xdc] for cell 'top_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0_clocks.xdc] for cell 'top_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_axi_vdma_0_0/top_axi_vdma_0_0_clocks.xdc] for cell 'top_i/axi_vdma_0/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_5/bd_1ef9_mipi_dphy_0_0_clocks.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/bd_0/ip/ip_5/bd_1ef9_mipi_dphy_0_0_clocks.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/top_mipi_dsi_tx_subsystem_0_0_impl.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_mipi_dsi_tx_subsystem_0_0/top_mipi_dsi_tx_subsystem_0_0_impl.xdc] for cell 'top_i/mipi_dsi_tx_subsystem_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc] for cell 'top_i/axi_interconnect_2/s00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc:54]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/ip/top_auto_ds_1/top_auto_ds_1_clocks.xdc] for cell 'top_i/axi_interconnect_2/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_register_slice_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:16]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:19]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:22]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:25]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:28]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:31]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:34]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:38]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc:41]
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_register_slice_0_0/peripherals_inst_1_axi_register_slice_0_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_register_slice_0/inst'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_badc_0/peripherals_inst_1_axi_quad_spi_badc_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_badc/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/peripherals_inst_1/ip/peripherals_inst_1_axi_quad_spi_disp_0/peripherals_inst_1_axi_quad_spi_disp_0_clocks.xdc] for cell 'top_i/peripherals_0/axi_quad_spi_disp/U0'
Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_dma_0_0/sensor_inst_0_axi_dma_0_0_clocks.xdc] for cell 'top_i/sensor_0/axi_dma_0/U0'
Finished Parsing XDC File [/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_axi_dma_0_0/sensor_inst_0_axi_dma_0_0_clocks.xdc] for cell 'top_i/sensor_0/axi_dma_0/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/george/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 107 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 62 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36850 ; free virtual = 52798
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 981 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 864 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 5 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 35 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 9 instances
  RAM64M => RAM64M (RAMD64E(x4)): 58 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

17 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 3162.047 ; gain = 1754.289 ; free physical = 36850 ; free virtual = 52799
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36853 ; free virtual = 52802

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e7fa3e5e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36880 ; free virtual = 52828

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 3043fba3f4b8ff5e.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36574 ; free virtual = 52526
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36566 ; free virtual = 52518
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 180f193d1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36566 ; free virtual = 52518
Phase 1.1 Core Generation And Design Setup | Checksum: 180f193d1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36566 ; free virtual = 52518

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 180f193d1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36566 ; free virtual = 52518
Phase 1 Initialization | Checksum: 180f193d1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36566 ; free virtual = 52518

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 180f193d1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36565 ; free virtual = 52517

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 180f193d1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52510
Phase 2 Timer Update And Timing Data Collection | Checksum: 180f193d1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52510

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 30 inverters resulting in an inversion of 123 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 29 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1bcd93f6e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52510
Retarget | Checksum: 1bcd93f6e
INFO: [Opt 31-389] Phase Retarget created 128 cells and removed 2192 cells
INFO: [Opt 31-1021] In phase Retarget, 156 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 4 Constant propagation | Checksum: 163b9529f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52510
Constant propagation | Checksum: 163b9529f
INFO: [Opt 31-389] Phase Constant propagation created 455 cells and removed 1137 cells
INFO: [Opt 31-1021] In phase Constant propagation, 136 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1c5be4fbb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52509
Sweep | Checksum: 1c5be4fbb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1726 cells
INFO: [Opt 31-1021] In phase Sweep, 1418 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1c5be4fbb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52509
BUFG optimization | Checksum: 1c5be4fbb
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c5be4fbb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52509
Shift Register Optimization | Checksum: 1c5be4fbb
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 154 pins
Phase 8 Post Processing Netlist | Checksum: 14e525c39

Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52509
Post Processing Netlist | Checksum: 14e525c39
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 4 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ce2a0d64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52510

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52510
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ce2a0d64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52510
Phase 9 Finalization | Checksum: 1ce2a0d64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52510
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             128  |            2192  |                                            156  |
|  Constant propagation         |             455  |            1137  |                                            136  |
|  Sweep                        |               0  |            1726  |                                           1418  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               4  |                                            154  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ce2a0d64

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 3162.047 ; gain = 0.000 ; free physical = 36558 ; free virtual = 52510

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 66 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 65 newly gated: 5 Total Ports: 132
Ending PowerOpt Patch Enables Task | Checksum: 162e7163d

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36151 ; free virtual = 52103
Ending Power Optimization Task | Checksum: 162e7163d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3611.320 ; gain = 449.273 ; free physical = 36153 ; free virtual = 52105

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 162e7163d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36153 ; free virtual = 52105

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36153 ; free virtual = 52105
Ending Netlist Obfuscation Task | Checksum: 10ce81b30

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36153 ; free virtual = 52105
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 3611.320 ; gain = 449.273 ; free physical = 36153 ; free virtual = 52105
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35729 ; free virtual = 51694
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35729 ; free virtual = 51694
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35729 ; free virtual = 51699
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35729 ; free virtual = 51701
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35729 ; free virtual = 51701
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35729 ; free virtual = 51702
Write Physdb Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35729 ; free virtual = 51702
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35559 ; free virtual = 51532
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 30 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35604 ; free virtual = 51578
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dacddd8c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35604 ; free virtual = 51577
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35604 ; free virtual = 51577

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-461] A non-muxed BUFG 'top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/clkin1_bufg' is driven by another global buffer 'top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG'. Remove non-muxed BUFG if it is not desired.
WARNING: [Place 30-461] A non-muxed BUFG 'top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg' is driven by another global buffer 'top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG'. Remove non-muxed BUFG if it is not desired.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cd823596

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35743 ; free virtual = 51716

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8d69f1ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35817 ; free virtual = 51790

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8d69f1ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35821 ; free virtual = 51794
Phase 1 Placer Initialization | Checksum: 8d69f1ba

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35821 ; free virtual = 51794

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13aee244b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35839 ; free virtual = 51844

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 8732350c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35841 ; free virtual = 51846

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ea8740e3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35841 ; free virtual = 51846

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a343b280

Time (s): cpu = 00:02:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36026 ; free virtual = 52000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 205 LUTNM shape to break, 1294 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 86, two critical 119, total 205, new lutff created 5
INFO: [Physopt 32-1138] End 1 Pass. Optimized 692 nets or LUTs. Breaked 205 LUTs, combined 487 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 14 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36038 ; free virtual = 52011
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36038 ; free virtual = 52011

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          205  |            487  |                   692  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           10  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          215  |            487  |                   697  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 169eab7a6

Time (s): cpu = 00:02:11 ; elapsed = 00:00:45 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36038 ; free virtual = 52011
Phase 2.4 Global Placement Core | Checksum: 1a4e70381

Time (s): cpu = 00:02:18 ; elapsed = 00:00:47 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36037 ; free virtual = 52010
Phase 2 Global Placement | Checksum: 1a4e70381

Time (s): cpu = 00:02:18 ; elapsed = 00:00:47 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36037 ; free virtual = 52010

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13d792805

Time (s): cpu = 00:02:22 ; elapsed = 00:00:48 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36036 ; free virtual = 52009

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ce939103

Time (s): cpu = 00:02:35 ; elapsed = 00:00:52 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36035 ; free virtual = 52008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14d4b1d40

Time (s): cpu = 00:02:36 ; elapsed = 00:00:52 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36017 ; free virtual = 51991

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16609f407

Time (s): cpu = 00:02:36 ; elapsed = 00:00:52 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36017 ; free virtual = 51991

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d64a7f38

Time (s): cpu = 00:02:55 ; elapsed = 00:00:58 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35988 ; free virtual = 51963

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: a5ebe4ef

Time (s): cpu = 00:03:11 ; elapsed = 00:01:12 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35912 ; free virtual = 51926

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15b0c262c

Time (s): cpu = 00:03:12 ; elapsed = 00:01:14 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35922 ; free virtual = 51936

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e013f478

Time (s): cpu = 00:03:12 ; elapsed = 00:01:14 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35930 ; free virtual = 51944

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18cd6c282

Time (s): cpu = 00:03:43 ; elapsed = 00:01:24 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35931 ; free virtual = 51945
Phase 3 Detail Placement | Checksum: 18cd6c282

Time (s): cpu = 00:03:44 ; elapsed = 00:01:24 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35931 ; free virtual = 51945

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 144704a68

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.017 | TNS=-14334.785 |
Phase 1 Physical Synthesis Initialization | Checksum: 148b601b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35953 ; free virtual = 51936
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 12b1f5c33

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35953 ; free virtual = 51935
Phase 4.1.1.1 BUFG Insertion | Checksum: 144704a68

Time (s): cpu = 00:04:11 ; elapsed = 00:01:33 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35953 ; free virtual = 51935

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.830. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 111211500

Time (s): cpu = 00:05:08 ; elapsed = 00:02:07 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35967 ; free virtual = 51946

Time (s): cpu = 00:05:08 ; elapsed = 00:02:07 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35967 ; free virtual = 51946
Phase 4.1 Post Commit Optimization | Checksum: 111211500

Time (s): cpu = 00:05:08 ; elapsed = 00:02:07 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35967 ; free virtual = 51946

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 111211500

Time (s): cpu = 00:05:08 ; elapsed = 00:02:07 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35967 ; free virtual = 51946

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                4x4|                8x8|
|___________|___________________|___________________|
|       East|                8x8|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 111211500

Time (s): cpu = 00:05:09 ; elapsed = 00:02:07 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35967 ; free virtual = 51946
Phase 4.3 Placer Reporting | Checksum: 111211500

Time (s): cpu = 00:05:09 ; elapsed = 00:02:08 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35968 ; free virtual = 51947

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35968 ; free virtual = 51947

Time (s): cpu = 00:05:09 ; elapsed = 00:02:08 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35968 ; free virtual = 51947
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16d4ab1c8

Time (s): cpu = 00:05:09 ; elapsed = 00:02:08 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35968 ; free virtual = 51947
Ending Placer Task | Checksum: e8d7fc49

Time (s): cpu = 00:05:09 ; elapsed = 00:02:08 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35968 ; free virtual = 51947
97 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:15 ; elapsed = 00:02:10 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35968 ; free virtual = 51947
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35949 ; free virtual = 51928
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35944 ; free virtual = 51923
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35932 ; free virtual = 51924
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35883 ; free virtual = 51919
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35883 ; free virtual = 51919
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35875 ; free virtual = 51911
Wrote Netlist Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35876 ; free virtual = 51915
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35876 ; free virtual = 51916
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35876 ; free virtual = 51916
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35885 ; free virtual = 51880
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35913 ; free virtual = 51909
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 20.93s |  WALL: 5.00s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35913 ; free virtual = 51909

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.830 | TNS=-14271.848 |
Phase 1 Physical Synthesis Initialization | Checksum: 153334c9f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35941 ; free virtual = 51938
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.830 | TNS=-14271.848 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 153334c9f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35941 ; free virtual = 51938

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.830 | TNS=-14271.848 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.830 | TNS=-14271.559 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.830 | TNS=-14271.269 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.830 | TNS=-14270.979 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.824 | TNS=-14270.689 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.824 | TNS=-14270.512 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.824 | TNS=-14270.337 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.824 | TNS=-14270.160 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[11].channel_n/timer_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.807 | TNS=-14269.950 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.807 | TNS=-14270.015 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.807 | TNS=-14270.078 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.807 | TNS=-14270.143 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.804 | TNS=-14270.207 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.804 | TNS=-14270.184 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.804 | TNS=-14270.248 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.804 | TNS=-14270.226 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[2].channel_n/bit_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14270.203 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14270.123 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14270.043 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14269.794 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14269.544 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14269.295 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[5].channel_n/timer_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14269.047 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14268.832 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14268.814 |
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N.  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/par_data_o[191]_i_1
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14034.942 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/Q[7].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/par_data_o_reg[7]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/decoder_0/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14034.695 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[0].  Re-placed instance top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14034.516 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[1].  Re-placed instance top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14034.336 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[2].  Re-placed instance top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14034.157 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[3].  Re-placed instance top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/frame_engine_0/inst/pulse_gen_0/counter_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14033.979 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/Q[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/par_data_o_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[12].channel_n/decoder_0/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14033.416 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14032.939 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14032.464 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14032.022 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[6].channel_n/bit_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14031.580 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14031.310 |
INFO: [Physopt 32-702] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[144]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]. Critical path length was reduced through logic transformation on cell top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1_comp.
INFO: [Physopt 32-735] Processed net top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/wr_en. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14027.521 |
INFO: [Physopt 32-710] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]. Critical path length was reduced through logic transformation on cell top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1_comp_1.
INFO: [Physopt 32-735] Processed net top_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/xpm_fifo_sync_inst_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14012.846 |
INFO: [Physopt 32-702] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg_n_0_[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_2__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14012.526 |
INFO: [Physopt 32-702] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_2__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14012.230 |
INFO: [Physopt 32-702] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_2__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14011.915 |
INFO: [Physopt 32-702] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg_n_0_[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_2__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14011.798 |
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/ss_aa_awready.  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.s_ready_i_reg[0]
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/ss_aa_awready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14011.282 |
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]_1[0].  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14011.262 |
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]_1[1].  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14011.241 |
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aa_mi_awtarget_hot[3].  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aa_mi_awtarget_hot[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14011.220 |
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]_1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]. Critical path length was reduced through logic transformation on cell top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_target_reg[48]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14010.811 |
INFO: [Physopt 32-571] Net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 was not replicated.
INFO: [Physopt 32-663] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0.  Re-placed instance top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i[4]_i_2
INFO: [Physopt 32-735] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14012.559 |
INFO: [Physopt 32-710] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]. Critical path length was reduced through logic transformation on cell top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_target_reg[48]_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14012.232 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[128].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[128]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[128]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14011.252 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[130].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[130]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[130]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14010.274 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[8].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14009.294 |
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/PS7_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_10_n_0.  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_10
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14009.279 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14009.071 |
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_25_n_0.  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_25
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14008.839 |
INFO: [Physopt 32-702] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_reg. Critical path length was reduced through logic transformation on cell top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_i_1_comp.
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-14008.491 |
INFO: [Physopt 32-710] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]. Critical path length was reduced through logic transformation on cell top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/gen_sdpram.xpm_memory_base_inst_i_1_comp.
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13998.602 |
INFO: [Physopt 32-571] Net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 was not replicated.
INFO: [Physopt 32-710] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13997.907 |
INFO: [Physopt 32-571] Net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 was not replicated.
INFO: [Physopt 32-710] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13997.169 |
INFO: [Physopt 32-571] Net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 was not replicated.
INFO: [Physopt 32-710] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13996.450 |
INFO: [Physopt 32-710] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__1_n_0. Critical path length was reduced through logic transformation on cell top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__1_comp_1.
INFO: [Physopt 32-735] Processed net top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13995.706 |
INFO: [Physopt 32-710] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]. Critical path length was reduced through logic transformation on cell top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_target_reg[48]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13995.657 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13995.545 |
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/S_AXI_HP1_WREADY. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_WRITE.write_data_inst/M_AXI_WDATA_I0[1] was not replicated.
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_WRITE.write_data_inst/M_AXI_WDATA_I0[1].  Re-placed instance top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[63]_INST_0_i_1
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_WRITE.write_data_inst/M_AXI_WDATA_I0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13994.429 |
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[57]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_1.  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_39
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13994.349 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13994.309 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13994.300 |
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_target_reg[8]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13994.180 |
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[17]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_2 was not replicated.
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_2.  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_40
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13993.812 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[132].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[132]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[132]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13992.931 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[192].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[192]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[192]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13992.049 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[2].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13991.169 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[30].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[30]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13990.288 |
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_target_reg[48]_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_21_n_0.  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_21
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13990.280 |
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/PS7_i_2 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/PS7_i_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13990.073 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[134].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[134]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[134]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13989.213 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[142].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[142]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[142]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13988.354 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[54].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13987.495 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[70].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[70]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[70]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13986.636 |
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_9_n_0.  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_9
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13986.508 |
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17_n_0.  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13986.342 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13986.327 |
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/PS7_i_3[0].  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[6]_i_2
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/PS7_i_3[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13986.175 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[242].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[242]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[242]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13985.336 |
INFO: [Physopt 32-571] Net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_2 was not replicated.
INFO: [Physopt 32-81] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_2. Replicated 1 times.
INFO: [Physopt 32-735] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13985.664 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.798 | TNS=-13985.496 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.794 | TNS=-13985.294 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[10].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[10]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.794 | TNS=-13985.101 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[11].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[11]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.794 | TNS=-13984.942 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.794 | TNS=-13984.749 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.787 | TNS=-13984.639 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.787 | TNS=-13984.640 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.787 | TNS=-13984.641 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.787 | TNS=-13984.684 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.782 | TNS=-13984.729 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[8].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[8]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.782 | TNS=-13984.459 |
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[9].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[9]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.782 | TNS=-13984.189 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[12]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[13].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[13]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[13]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[14].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[14]
INFO: [Physopt 32-735] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[14]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[15].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[15]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[0].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[0]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[1].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[1]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[2].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[2]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[3].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[3]
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[7].channel_n/timer_aligner_0/hold_off_timer_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[17]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_region_reg[57]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_1.  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.s_ready_i[0]_i_39
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/S_AXI_HP1_WREADY. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_WRITE.write_data_inst/M_AXI_WDATA_I0[0].  Re-placed instance top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[63]_INST_0_i_2
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]_1[5].  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_WRITE.write_data_inst/M_AXI_WDATA_I0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_target_reg[8]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[226].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[226]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[42].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[42]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[48].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[102].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[102]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[138].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[138]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[44].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[6].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/PS7_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_15_n_0.  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_15
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/PS7_i_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[6]_i_39_n_0.  Re-placed instance top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[6]_i_39
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[16].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wdata[218].  Re-placed instance top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[218]
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36095 ; free virtual = 52077
Phase 3 Critical Path Optimization | Checksum: fb25df45

Time (s): cpu = 00:01:21 ; elapsed = 00:00:24 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36095 ; free virtual = 52077

Phase 4 Critical Path Optimization
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[4].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[4]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[5].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[5]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[6].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[6]
INFO: [Physopt 32-663] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[7].  Re-placed instance top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[7]
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net top_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]. Replicated 2 times.
INFO: [Physopt 32-702] Processed net top_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/PS7_i. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/PS7_i_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_35_n_0. Critical path length was reduced through logic transformation on cell top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[6]_i_35_comp.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aa_mi_artarget_hot[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_region_reg[17]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/st_aa_artarget_hot[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/PS7_i_0 was not replicated.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/bit_aligner_0/hold_off_timer_reg[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[9].channel_n/timer_aligner_0/hold_off_timer_reg[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[8].channel_n/bit_aligner_0/hold_off_timer_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[1].channel_n/decoder_0/edge_cap0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/processing_system7_0/inst/S_AXI_HP1_WREADY. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/USE_WRITE.write_data_inst/M_AXI_WDATA_I0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[63]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[6]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_target_reg[8]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-702] Processed net top_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_target_reg[48]_0_repN_1. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36093 ; free virtual = 52074
Phase 4 Critical Path Optimization | Checksum: f9708bbb

Time (s): cpu = 00:02:18 ; elapsed = 00:00:39 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36093 ; free virtual = 52074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36093 ; free virtual = 52074
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.719 | TNS=-13933.963 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.111  |        337.885  |            4  |              0  |                   183  |           0  |           2  |  00:00:34  |
|  Total          |          0.111  |        337.885  |            4  |              0  |                   183  |           0  |           3  |  00:00:34  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36092 ; free virtual = 52074
Ending Physical Synthesis Task | Checksum: 13819d0fd

Time (s): cpu = 00:02:19 ; elapsed = 00:00:39 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36092 ; free virtual = 52074
INFO: [Common 17-83] Releasing license: Implementation
528 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:38 ; elapsed = 00:00:44 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36092 ; free virtual = 52074
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36083 ; free virtual = 52074
Wrote PlaceDB: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36028 ; free virtual = 52064
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36028 ; free virtual = 52064
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36028 ; free virtual = 52064
Wrote Netlist Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36024 ; free virtual = 52064
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36024 ; free virtual = 52066
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36024 ; free virtual = 52066
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7a2a3ee5 ConstDB: 0 ShapeSum: 30385e70 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: d8d38c9f | NumContArr: 3c4e042f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 29a738608

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36077 ; free virtual = 52073

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 29a738608

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36077 ; free virtual = 52073

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 29a738608

Time (s): cpu = 00:00:44 ; elapsed = 00:00:22 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36077 ; free virtual = 52073
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e3136d46

Time (s): cpu = 00:01:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36063 ; free virtual = 52060
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.591 | TNS=-13137.309| WHS=-0.375 | THS=-1324.043|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2768ebacf

Time (s): cpu = 00:01:34 ; elapsed = 00:00:36 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36063 ; free virtual = 52059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.591 | TNS=-12978.762| WHS=-0.336 | THS=-87.125|

Phase 2.4 Update Timing for Bus Skew | Checksum: 2037be0af

Time (s): cpu = 00:01:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36063 ; free virtual = 52059

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 42042
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 42042
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 264203cae

Time (s): cpu = 00:01:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36062 ; free virtual = 52059

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 264203cae

Time (s): cpu = 00:01:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36062 ; free virtual = 52059

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2e3a717e7

Time (s): cpu = 00:01:50 ; elapsed = 00:00:40 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36062 ; free virtual = 52059
Phase 4 Initial Routing | Checksum: 2e3a717e7

Time (s): cpu = 00:01:50 ; elapsed = 00:00:40 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36062 ; free virtual = 52059
INFO: [Route 35-580] Design has 83 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===================================+===================================+===============================================================================================+
| Launch Setup Clock                | Launch Hold Clock                 | Pin                                                                                           |
+===================================+===================================+===============================================================================================+
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[5]/D               |
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_o_reg[1]/D  |
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[3].channel_n/decoder_0/par_data_o_reg[10]/D |
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/channel_0/decoder_0/par_data_o_reg[9]/D               |
| ser_clk_sensor_inst_0_clk_wiz_0_0 | ser_clk_sensor_inst_0_clk_wiz_0_0 | top_i/sensor_0/gmax0505_streamer_0/inst/gen_block[4].channel_n/decoder_0/par_data_o_reg[10]/D |
+-----------------------------------+-----------------------------------+-----------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4946
 Number of Nodes with overlaps = 587
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.632 | TNS=-15073.439| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2be4a005b

Time (s): cpu = 00:02:43 ; elapsed = 00:01:06 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36062 ; free virtual = 52058

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.700 | TNS=-15055.190| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 218338e81

Time (s): cpu = 00:02:49 ; elapsed = 00:01:09 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36045 ; free virtual = 52042
Phase 5 Rip-up And Reroute | Checksum: 218338e81

Time (s): cpu = 00:02:49 ; elapsed = 00:01:09 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36045 ; free virtual = 52042

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bb0a88a7

Time (s): cpu = 00:02:54 ; elapsed = 00:01:11 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 36045 ; free virtual = 52042
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.632 | TNS=-14823.878| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1c7aa8a68

Time (s): cpu = 00:03:00 ; elapsed = 00:01:14 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c7aa8a68

Time (s): cpu = 00:03:00 ; elapsed = 00:01:14 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993
Phase 6 Delay and Skew Optimization | Checksum: 1c7aa8a68

Time (s): cpu = 00:03:00 ; elapsed = 00:01:14 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.632 | TNS=-14829.541| WHS=0.037  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1793c1aeb

Time (s): cpu = 00:03:05 ; elapsed = 00:01:16 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993
Phase 7 Post Hold Fix | Checksum: 1793c1aeb

Time (s): cpu = 00:03:05 ; elapsed = 00:01:16 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.5747 %
  Global Horizontal Routing Utilization  = 13.5592 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 90.0901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y20 -> INT_L_X18Y20
South Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X6Y14 -> INT_L_X6Y14
   INT_R_X29Y12 -> INT_R_X29Y12
   INT_L_X20Y10 -> INT_L_X20Y10
   INT_R_X29Y8 -> INT_R_X29Y8
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y9 -> INT_L_X28Y9
   INT_L_X30Y9 -> INT_L_X30Y9
   INT_R_X27Y8 -> INT_R_X27Y8
   INT_L_X28Y8 -> INT_L_X28Y8
   INT_L_X26Y6 -> INT_L_X26Y6
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y15 -> INT_L_X16Y15
   INT_R_X27Y13 -> INT_R_X27Y13
   INT_L_X16Y12 -> INT_L_X16Y12
   INT_L_X16Y11 -> INT_L_X16Y11
   INT_R_X17Y10 -> INT_R_X17Y10

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1

Phase 8 Route finalize | Checksum: 1793c1aeb

Time (s): cpu = 00:03:06 ; elapsed = 00:01:16 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1793c1aeb

Time (s): cpu = 00:03:06 ; elapsed = 00:01:16 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f535363c

Time (s): cpu = 00:03:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1f535363c

Time (s): cpu = 00:03:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.632 | TNS=-14829.541| WHS=0.037  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 1f535363c

Time (s): cpu = 00:03:11 ; elapsed = 00:01:18 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993
Total Elapsed time in route_design: 78.45 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 38ce9f99

Time (s): cpu = 00:03:11 ; elapsed = 00:01:19 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 38ce9f99

Time (s): cpu = 00:03:12 ; elapsed = 00:01:19 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
548 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:22 ; elapsed = 00:01:24 . Memory (MB): peak = 3611.320 ; gain = 0.000 ; free physical = 35996 ; free virtual = 51993
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:46 ; elapsed = 00:00:11 . Memory (MB): peak = 3668.367 ; gain = 0.000 ; free physical = 35983 ; free virtual = 51983
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3668.367 ; gain = 0.000 ; free physical = 35977 ; free virtual = 51986
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
568 Infos, 97 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3668.367 ; gain = 0.000 ; free physical = 35900 ; free virtual = 51957
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:01:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3668.367 ; gain = 57.047 ; free physical = 35909 ; free virtual = 51965
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3668.367 ; gain = 0.000 ; free physical = 35893 ; free virtual = 51960
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3668.367 ; gain = 0.000 ; free physical = 35855 ; free virtual = 51966
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3668.367 ; gain = 0.000 ; free physical = 35855 ; free virtual = 51966
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3668.367 ; gain = 0.000 ; free physical = 35853 ; free virtual = 51971
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3668.367 ; gain = 0.000 ; free physical = 35845 ; free virtual = 51967
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3668.367 ; gain = 0.000 ; free physical = 35845 ; free virtual = 51968
Write Physdb Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3668.367 ; gain = 0.000 ; free physical = 35845 ; free virtual = 51968
INFO: [Common 17-1381] The checkpoint '/home/george/Projects/CameraZynq/submodules/CameraFPGA/camera.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <top_i/sensor_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/sensor_0/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/sensor_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/peripherals_0/axi_quad_spi_disp>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <top_i/peripherals_0/axi_quad_spi_disp/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/peripherals_0/axi_quad_spi_disp>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/peripherals_0/axi_quad_spi_badc/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR_CMD_MODE.data_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR.cmd_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/reg_inf/HIGHER_LR.cmd_que_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/command_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dsi_tx_ctrl_0/inst/byte_fifo/fifo_gen_ainst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <top_i/mipi_dsi_tx_subsystem_0/inst/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/mipi_dsi_tx_subsystem_0/inst/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer badc_spi_0_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer badc_spi_0_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer disp_spi_0_io0_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer disp_spi_0_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer disp_spi_0_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A2)+(A3*(~A2)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A2)+(A3*(~A2)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/clkin1_bufg is driven by another global buffer top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG. Remove non-muxed BUFG if it is not desired
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG top_i/peripherals_0/clk_wiz_0/inst/clkin1_bufg is driven by another global buffer top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG. Remove non-muxed BUFG if it is not desired
WARNING: [DRC REQP-1577] Clock output buffering: MMCME2_ADV connectivity violation. The signal top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/clkfb_out on the top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_adv_inst/CLKFBOUT pin of top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_adv_inst does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1577] Clock output buffering: MMCME2_ADV connectivity violation. The signal top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2_bd_1ef9_mipi_dphy_0_0_clock_module_tx on the top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_adv_inst/CLKOUT2 pin of top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.bd_1ef9_mipi_dphy_0_0_tx_clock_module_support_i/bd_1ef9_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_adv_inst does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[0] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[0] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[1] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[1] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[2] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[2] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[3] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[3] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[4] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[4] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[5] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[5] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[6] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[6] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[7] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/WEBWE[7] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[6] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[6] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[7] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/WEBWE[7] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENBWREN (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENBWREN (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEBWE[0] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEBWE[0] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEBWE[1] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEBWE[1] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEBWE[2] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/WEBWE[2] (net: top_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_i/sensor_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_21 has an input control pin top_i/sensor_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_21/ENARDEN (net: top_i/sensor_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_i/sensor_0/frame_detector_0/inst/de_o_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 108 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, top_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_interconnect_2/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/cl_status_reg_bit_1, top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/cl_status_reg_bit_2, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], top_i/mipi_dsi_tx_subsystem_0/inst/mipi_dphy_0/inst/inst/bd_1ef9_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_reg_n_0... and (the first 15 of 78 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (top_i/sensor_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 50 Warnings, 5 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
600 Infos, 149 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:17 ; elapsed = 00:00:25 . Memory (MB): peak = 4006.270 ; gain = 337.902 ; free physical = 35498 ; free virtual = 51577
INFO: [Common 17-206] Exiting Vivado at Sun Oct 13 14:32:21 2024...
