{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488490305387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488490305392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 13:31:45 2017 " "Processing started: Thu Mar 02 13:31:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488490305392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1488490305392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t build_options.tcl compile lgdst_rxglue lgdst_rxglue " "Command: quartus_sh -t build_options.tcl compile lgdst_rxglue lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1488490305392 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile lgdst_rxglue lgdst_rxglue " "Quartus(args): compile lgdst_rxglue lgdst_rxglue" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1488490305392 ""}
{ "Info" "0" "" "running build version script" {  } {  } 0 0 "running build version script" 0 0 "Shell" 0 0 1488490306079 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "build_options.tcl " "Evaluation of Tcl script build_options.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1488490306079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488490306079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 13:31:46 2017 " "Processing ended: Thu Mar 02 13:31:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488490306079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488490306079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488490306079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1488490306079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1488490311897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488490311903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 13:31:51 2017 " "Processing started: Thu Mar 02 13:31:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488490311903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488490311903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488490311903 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "onchip_flash/synthesis/onchip_flash.qip " "Tcl Script File onchip_flash/synthesis/onchip_flash.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip " "set_global_assignment -name QIP_FILE onchip_flash/synthesis/onchip_flash.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1488490312056 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1488490312056 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "flash_pll.qip " "Tcl Script File flash_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE flash_pll.qip " "set_global_assignment -name QIP_FILE flash_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1488490312056 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1488490312056 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1488490312214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488490312258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/lgdst_rxglue.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/lgdst_rxglue.v" { { "Info" "ISGN_ENTITY_NAME" "1 lgdst_rxglue " "Found entity 1: lgdst_rxglue" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/lgdst_rxglue.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488490331152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488490331152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/i2c_dummy.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/i2c_dummy.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dummy " "Found entity 1: i2c_dummy" {  } { { "../rtl/i2c_dummy.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/i2c_dummy.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488490331169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488490331169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/spi_prog.v 1 1 " "Found 1 design units, including 1 entities, in source file /github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/spi_prog.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_prog " "Found entity 1: spi_prog" {  } { { "../rtl/spi_prog.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/spi_prog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488490331183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488490331183 ""}
{ "Warning" "WCBXI_DUMMY_WARNING_MSG" "" "Errors encountered during regeneration of clearbox design file io_buf.v for device_family MAX V, the original design may not work correctly." { { "Info" "ECBX_ALTIOBUF_BIDIR_ALTIOBUF_BIDIR_INVALID_FAMILY" "" "Device family MAX V is invalid" {  } {  } 0 272008 "Info message" 0 0 "Design Software" 0 -1 1488490331253 ""}  } {  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1488490331253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_buf.v 2 2 " "Found 2 design units, including 2 entities, in source file io_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_buf_iobuf_bidir_loo " "Found entity 1: io_buf_iobuf_bidir_loo" {  } { { "io_buf.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/syn/io_buf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488490331263 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_buf " "Found entity 2: io_buf" {  } { { "io_buf.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/syn/io_buf.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488490331263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488490331263 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ad_spi_cs lgdst_rxglue.v(76) " "Verilog HDL Implicit Net warning at lgdst_rxglue.v(76): created implicit net for \"ad_spi_cs\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/lgdst_rxglue.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488490331264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ad_spi_sclk lgdst_rxglue.v(76) " "Verilog HDL Implicit Net warning at lgdst_rxglue.v(76): created implicit net for \"ad_spi_sclk\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/lgdst_rxglue.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488490331264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_clk_rise spi_prog.v(45) " "Verilog HDL Implicit Net warning at spi_prog.v(45): created implicit net for \"spi_clk_rise\"" {  } { { "../rtl/spi_prog.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/spi_prog.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488490331264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_clk_fall spi_prog.v(46) " "Verilog HDL Implicit Net warning at spi_prog.v(46): created implicit net for \"spi_clk_fall\"" {  } { { "../rtl/spi_prog.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/spi_prog.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488490331264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lgdst_rxglue " "Elaborating entity \"lgdst_rxglue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488490331306 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ad_spi_cs lgdst_rxglue.v(76) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(76): object \"ad_spi_cs\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/lgdst_rxglue.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488490331307 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ad_spi_sclk lgdst_rxglue.v(76) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(76): object \"ad_spi_sclk\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/lgdst_rxglue.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1488490331307 "|lgdst_rxglue"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "spi_ck_cnt lgdst_rxglue.v(62) " "Can't resolve multiple constant drivers for net \"spi_ck_cnt\" at lgdst_rxglue.v(62)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/lgdst_rxglue.v" 62 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1488490331335 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "lgdst_rxglue.v(46) " "Constant driver at lgdst_rxglue.v(46)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "F:/github/tmp/lgdst_hw/lgdstmod_asic_low_cost/tx/txcpld161222_max5/rtl/lgdst_rxglue.v" 46 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488490331336 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488490331336 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488490331419 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 02 13:32:11 2017 " "Processing ended: Thu Mar 02 13:32:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488490331419 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488490331419 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488490331419 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488490331419 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488490332246 ""}
