// Seed: 1058189208
module module_0 #(
    parameter id_10 = 32'd15,
    parameter id_8  = 32'd70
) (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  reg id_4;
  reg id_5;
  int id_6 = 1;
  assign id_2 = id_6;
  initial @(1 or negedge {id_3} | 1 or negedge (1) or posedge 1) if (1'h0);
  reg   id_7;
  logic _id_8;
  logic id_9;
  logic _id_10, id_11;
  assign id_4 = id_7;
  assign id_2 = id_1;
  logic id_12;
  reg id_13 (
      id_3,
      id_2 + id_6,
      id_5
  );
  assign id_10[id_10] = id_10;
  logic [id_8 : 1] id_14 (
      id_2,
      1,
      id_1,
      1'b0,
      1'b0
  );
  logic id_15;
  logic id_16;
  logic id_17;
  assign id_3 = id_6;
  always
    if ({id_17, id_2, 1 * id_7, id_17, 1} == id_11)
      wait (1)
        if (1) id_1 <= id_14;
        else if (1) id_7 <= id_13;
        else @(posedge 1'b0 ? id_3 : 1) id_14 = id_8;
  assign id_15 = id_11;
  type_31 id_18 (
      .id_0(),
      .id_1(1),
      .id_2(1),
      .id_3(id_4)
  );
  logic id_19;
  assign id_10 = 1;
  logic id_20;
endmodule
`timescale 1 ps / 1 ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  output id_7;
  input id_6;
  output id_5;
  output id_4;
  input id_3;
  output id_2;
  input id_1;
  type_0 id_9 (
      id_2,
      1,
      id_6,
      1
  );
  always if (id_5) id_7 = id_9;
endmodule
`define pp_1 0
