{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 06 14:22:03 2014 " "Info: Processing started: Thu Mar 06 14:22:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off table -c table " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off table -c table" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-fsm " "Info: Found design unit 1: controller-fsm" {  } { { "controller.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/controller.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"generate\" lru.vhd(72) " "Error (10500): VHDL syntax error at lru.vhd(72) near text \"then\";  expecting \"generate\"" {  } { { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement lru.vhd(74) " "Error (10500): VHDL syntax error at lru.vhd(74) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" lru.vhd(76) " "Error (10500): VHDL syntax error at lru.vhd(76) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "lru.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru.vhd" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lru.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file lru.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timeout.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timeout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timeout-fsm " "Info: Found design unit 1: timeout-fsm" {  } { { "timeout.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/timeout.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timeout " "Info: Found entity 1: timeout" {  } { { "timeout.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/timeout.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAM-struct " "Info: Found design unit 1: CAM-struct" {  } { { "CAM.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/CAM.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CAM " "Info: Found entity 1: CAM" {  } { { "CAM.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/CAM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mac_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_latch-SYN " "Info: Found design unit 1: mac_latch-SYN" {  } { { "mac_latch.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/mac_latch.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mac_latch " "Info: Found entity 1: mac_latch" {  } { { "mac_latch.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/mac_latch.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "table.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file table.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 table-struct " "Info: Found design unit 1: table-struct" {  } { { "table.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/table.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 table " "Info: Found entity 1: table" {  } { { "table.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/table.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file port_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_latch-SYN " "Info: Found design unit 1: port_latch-SYN" {  } { { "port_latch.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/port_latch.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 port_latch " "Info: Found entity 1: port_latch" {  } { { "port_latch.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/port_latch.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timeout_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timeout_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timeout_counter-SYN " "Info: Found design unit 1: timeout_counter-SYN" {  } { { "timeout_counter.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/timeout_counter.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timeout_counter " "Info: Found entity 1: timeout_counter" {  } { { "timeout_counter.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/timeout_counter.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timeout_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timeout_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timeout_latch-SYN " "Info: Found design unit 1: timeout_latch-SYN" {  } { { "timeout_latch.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/timeout_latch.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timeout_latch " "Info: Found entity 1: timeout_latch" {  } { { "timeout_latch.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/timeout_latch.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lru_shiftreg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lru_shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lru_shiftreg-SYN " "Info: Found design unit 1: lru_shiftreg-SYN" {  } { { "lru_shiftreg.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru_shiftreg.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lru_shiftreg " "Info: Found entity 1: lru_shiftreg" {  } { { "lru_shiftreg.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/lru_shiftreg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file nbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitRegister-Structure " "Info: Found design unit 1: nBitRegister-Structure" {  } { { "nBitRegister.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/nBitRegister.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Info: Found entity 1: nBitRegister" {  } { { "nBitRegister.vhd" "" { Text "C:/Users/geo4/Documents/ECE 559/table/nBitRegister.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Error: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 06 14:22:05 2014 " "Error: Processing ended: Thu Mar 06 14:22:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
