-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

-- DATE "06/15/2022 13:43:44"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	FiltroMediaMovel IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(2 DOWNTO 0);
	SW : IN std_logic_vector(0 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(7 DOWNTO 0);
	HEX7 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX6 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0)
	);
END FiltroMediaMovel;

-- Design Ports Information
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF FiltroMediaMovel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDG[5]~output_o\ : std_logic;
SIGNAL \LEDG[6]~output_o\ : std_logic;
SIGNAL \LEDG[7]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_dirtyIn~q\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_previousIn~feeder_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_previousIn~q\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~1\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~2_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~3\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~4_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~5\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~6_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~7\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~8_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~9\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~10_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~11\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~12_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~23\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~24_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~25\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~26_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~27\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~28_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~29\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~30_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~31\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~32_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~33\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~34_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~35\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~36_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~37\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~38_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~39\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~40_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|LessThan0~5_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|LessThan0~0_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|LessThan0~2_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|LessThan0~1_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|LessThan0~3_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|LessThan0~4_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|LessThan0~6_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~13\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~14_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~15\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~16_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~17\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~18_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~19\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~20_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~21\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~22_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt[15]~29_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~41\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~42_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~43\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~44_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|Add0~0_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_pulsedOut~10_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey2|s_pulsedOut~q\ : std_logic;
SIGNAL \StateController|currState.t_GLOBALRESET~0_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_dirtyIn~q\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_previousIn~q\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~0_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~1\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~3\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~4_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~5\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~6_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~7\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~8_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~9\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~10_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~11\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~12_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~19\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~20_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~21\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~22_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~23\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~24_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~25\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~26_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~27\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~28_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~29\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~30_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~31\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~32_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~33\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~34_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~35\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~36_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~37\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~38_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~39\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~40_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|LessThan0~4_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|LessThan0~0_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|LessThan0~1_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|LessThan0~2_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|LessThan0~3_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|LessThan0~5_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|LessThan0~6_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~13\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~14_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~15\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~16_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~17\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~18_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt[21]~29_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~41\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~42_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~43\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~44_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|Add0~2_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey1|s_pulsedOut~q\ : std_logic;
SIGNAL \StateController|cycleDelay[0]~34_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[5]~100_combout\ : std_logic;
SIGNAL \StateController|debugStateVector[1]~0_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~0_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_dirtyIn~q\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_previousIn~q\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_pulsedOut~7_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|LessThan0~5_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|LessThan0~2_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~11\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~12_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~3_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~13\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~14_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~13_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~15\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~16_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~14_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~17\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~18_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~15_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~19\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~20_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~16_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_pulsedOut~8_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|LessThan0~0_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|LessThan0~1_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|LessThan0~3_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|LessThan0~4_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|LessThan0~6_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~21\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~22_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~17_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~23\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~24_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~11_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~25\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~26_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~12_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~27\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~28_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~18_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~29\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~30_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~6_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~31\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~32_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~7_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~33\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~34_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~8_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~35\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~36_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt[18]~19_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~37\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~38_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt[19]~20_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~39\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~40_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt[20]~9_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~41\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~42_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt[21]~10_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_pulsedOut~3_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_pulsedOut~2_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_pulsedOut~5_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_pulsedOut~4_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_pulsedOut~6_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt[20]~29_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt[22]~27_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~43\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~44_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt[22]~28_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~26_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~1\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~2_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~21_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~3\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~4_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~22_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~5\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~6_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~23_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~7\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~8_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~24_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~9\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|Add0~10_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt~25_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_pulsedOut~9_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_pulsedOut~10_combout\ : std_logic;
SIGNAL \InputCleaner|DebounceKey0|s_pulsedOut~q\ : std_logic;
SIGNAL \StateController|keepRunningState.t_RUNNING~0_combout\ : std_logic;
SIGNAL \StateController|keepRunningState.t_RUNNING~q\ : std_logic;
SIGNAL \StateController|currState~9_combout\ : std_logic;
SIGNAL \StateController|currState.t_RAMRESET~q\ : std_logic;
SIGNAL \StateController|firstExec~0_combout\ : std_logic;
SIGNAL \StateController|firstExec~1_combout\ : std_logic;
SIGNAL \StateController|firstExec~q\ : std_logic;
SIGNAL \StateController|currState~11_combout\ : std_logic;
SIGNAL \StateController|currState~10_combout\ : std_logic;
SIGNAL \StateController|currState~12_combout\ : std_logic;
SIGNAL \StateController|currState~13_combout\ : std_logic;
SIGNAL \StateController|currState.t_RUNNING~q\ : std_logic;
SIGNAL \StateController|currState~14_combout\ : std_logic;
SIGNAL \StateController|currState~15_combout\ : std_logic;
SIGNAL \StateController|currState.t_STOPPED~q\ : std_logic;
SIGNAL \StateController|cycleDelay[5]~52_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[5]~53_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[0]~35\ : std_logic;
SIGNAL \StateController|cycleDelay[1]~36_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[1]~37\ : std_logic;
SIGNAL \StateController|cycleDelay[2]~38_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[2]~39\ : std_logic;
SIGNAL \StateController|cycleDelay[3]~40_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[3]~41\ : std_logic;
SIGNAL \StateController|cycleDelay[4]~42_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[4]~43\ : std_logic;
SIGNAL \StateController|cycleDelay[5]~44_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[5]~45\ : std_logic;
SIGNAL \StateController|cycleDelay[6]~46_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[6]~47\ : std_logic;
SIGNAL \StateController|cycleDelay[7]~48_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[7]~49\ : std_logic;
SIGNAL \StateController|cycleDelay[8]~50_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[8]~51\ : std_logic;
SIGNAL \StateController|cycleDelay[9]~54_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[9]~55\ : std_logic;
SIGNAL \StateController|cycleDelay[10]~56_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[10]~57\ : std_logic;
SIGNAL \StateController|cycleDelay[11]~58_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[11]~59\ : std_logic;
SIGNAL \StateController|cycleDelay[12]~60_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[12]~61\ : std_logic;
SIGNAL \StateController|cycleDelay[13]~62_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[13]~63\ : std_logic;
SIGNAL \StateController|cycleDelay[14]~64_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[14]~65\ : std_logic;
SIGNAL \StateController|cycleDelay[15]~66_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[15]~67\ : std_logic;
SIGNAL \StateController|cycleDelay[16]~68_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[16]~69\ : std_logic;
SIGNAL \StateController|cycleDelay[17]~70_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[17]~71\ : std_logic;
SIGNAL \StateController|cycleDelay[18]~72_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[18]~73\ : std_logic;
SIGNAL \StateController|cycleDelay[19]~74_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[19]~75\ : std_logic;
SIGNAL \StateController|cycleDelay[20]~76_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[20]~77\ : std_logic;
SIGNAL \StateController|cycleDelay[21]~78_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[21]~79\ : std_logic;
SIGNAL \StateController|cycleDelay[22]~80_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[22]~81\ : std_logic;
SIGNAL \StateController|cycleDelay[23]~82_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[23]~83\ : std_logic;
SIGNAL \StateController|cycleDelay[24]~84_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[24]~85\ : std_logic;
SIGNAL \StateController|cycleDelay[25]~86_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[25]~87\ : std_logic;
SIGNAL \StateController|cycleDelay[26]~88_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[26]~89\ : std_logic;
SIGNAL \StateController|cycleDelay[27]~90_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[27]~91\ : std_logic;
SIGNAL \StateController|cycleDelay[28]~92_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[28]~93\ : std_logic;
SIGNAL \StateController|cycleDelay[29]~94_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[29]~95\ : std_logic;
SIGNAL \StateController|cycleDelay[30]~96_combout\ : std_logic;
SIGNAL \StateController|LessThan0~6_combout\ : std_logic;
SIGNAL \StateController|cycleDelay[30]~97\ : std_logic;
SIGNAL \StateController|cycleDelay[31]~98_combout\ : std_logic;
SIGNAL \StateController|LessThan0~5_combout\ : std_logic;
SIGNAL \StateController|LessThan0~3_combout\ : std_logic;
SIGNAL \StateController|LessThan0~2_combout\ : std_logic;
SIGNAL \StateController|LessThan0~0_combout\ : std_logic;
SIGNAL \StateController|LessThan0~1_combout\ : std_logic;
SIGNAL \StateController|LessThan0~4_combout\ : std_logic;
SIGNAL \StateController|LessThan0~7_combout\ : std_logic;
SIGNAL \StateController|currState~16_combout\ : std_logic;
SIGNAL \StateController|currState.t_GLOBALRESET~q\ : std_logic;
SIGNAL \StateController|debugStateVector[1]~1_combout\ : std_logic;
SIGNAL \StateController|debugStateVector[4]~feeder_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \InputCleaner|cleanSwitch~feeder_combout\ : std_logic;
SIGNAL \InputCleaner|cleanSwitch~q\ : std_logic;
SIGNAL \StateController|callRamReset~feeder_combout\ : std_logic;
SIGNAL \StateController|callRamReset~q\ : std_logic;
SIGNAL \RamManagment|outWriteEnable~0_combout\ : std_logic;
SIGNAL \RamManagment|outWriteEnable~q\ : std_logic;
SIGNAL \StateController|callGlobalReset~0_combout\ : std_logic;
SIGNAL \StateController|callGlobalReset~q\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[0]~25_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[0]~27_combout\ : std_logic;
SIGNAL \StateController|callStartStop~feeder_combout\ : std_logic;
SIGNAL \StateController|callStartStop~q\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[0]~26\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[1]~28_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[1]~29\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[2]~30_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[2]~31\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[3]~32_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[3]~33\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[4]~34_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[4]~35\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[5]~36_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[5]~37\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[6]~38_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[6]~39\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[7]~40_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[7]~41\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[8]~42_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[8]~43\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[9]~44_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[9]~45\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[10]~46_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[10]~47\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[11]~48_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[11]~49\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[12]~50_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[12]~51\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[13]~52_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[13]~53\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[14]~54_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[14]~55\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[15]~56_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[15]~57\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[16]~58_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[16]~59\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[17]~60_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[17]~61\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[18]~62_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[18]~63\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[19]~64_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[19]~65\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[20]~66_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[20]~67\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[21]~68_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[21]~69\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[22]~70_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[22]~71\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[23]~72_combout\ : std_logic;
SIGNAL \Hz2Lane|Equal0~6_combout\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[23]~73\ : std_logic;
SIGNAL \Hz2Lane|s_Cnt[24]~74_combout\ : std_logic;
SIGNAL \Hz2Lane|Equal0~5_combout\ : std_logic;
SIGNAL \Hz2Lane|Equal0~0_combout\ : std_logic;
SIGNAL \Hz2Lane|Equal0~1_combout\ : std_logic;
SIGNAL \Hz2Lane|Equal0~2_combout\ : std_logic;
SIGNAL \Hz2Lane|Equal0~3_combout\ : std_logic;
SIGNAL \Hz2Lane|Equal0~4_combout\ : std_logic;
SIGNAL \Hz2Lane|Equal0~7_combout\ : std_logic;
SIGNAL \Hz2Lane|pulse~0_combout\ : std_logic;
SIGNAL \Hz2Lane|pulse~q\ : std_logic;
SIGNAL \AddressGenerator|s_address[0]~8_combout\ : std_logic;
SIGNAL \AddressGenerator|s_address[0]~9\ : std_logic;
SIGNAL \AddressGenerator|s_address[1]~10_combout\ : std_logic;
SIGNAL \AddressGenerator|s_address[1]~11\ : std_logic;
SIGNAL \AddressGenerator|s_address[2]~12_combout\ : std_logic;
SIGNAL \AddressGenerator|s_address[2]~13\ : std_logic;
SIGNAL \AddressGenerator|s_address[3]~14_combout\ : std_logic;
SIGNAL \AddressGenerator|s_address[3]~15\ : std_logic;
SIGNAL \AddressGenerator|s_address[4]~16_combout\ : std_logic;
SIGNAL \AddressGenerator|s_address[4]~17\ : std_logic;
SIGNAL \AddressGenerator|s_address[5]~18_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~19_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~23_combout\ : std_logic;
SIGNAL \AddressGenerator|s_address[5]~19\ : std_logic;
SIGNAL \AddressGenerator|s_address[6]~20_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~21_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~20_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~22_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~24_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~4_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~2_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~1_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~3_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~0_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~5_combout\ : std_logic;
SIGNAL \AddressGenerator|s_address[6]~21\ : std_logic;
SIGNAL \AddressGenerator|s_address[7]~22_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~12_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~16_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~13_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~14_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~15_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~17_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~10_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~6_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~8_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~7_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~9_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~11_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~18_combout\ : std_logic;
SIGNAL \NoisyROM|Mux7~25_combout\ : std_logic;
SIGNAL \RamManagment|outData~7_combout\ : std_logic;
SIGNAL \RamManagment|s_address[0]~7_combout\ : std_logic;
SIGNAL \RamManagment|outAddress~0_combout\ : std_logic;
SIGNAL \RamManagment|outAddress[0]~feeder_combout\ : std_logic;
SIGNAL \RamManagment|s_address[1]~8_combout\ : std_logic;
SIGNAL \RamManagment|outAddress~1_combout\ : std_logic;
SIGNAL \RamManagment|s_address[1]~9\ : std_logic;
SIGNAL \RamManagment|s_address[2]~10_combout\ : std_logic;
SIGNAL \RamManagment|outAddress~2_combout\ : std_logic;
SIGNAL \RamManagment|s_address[2]~11\ : std_logic;
SIGNAL \RamManagment|s_address[3]~12_combout\ : std_logic;
SIGNAL \RamManagment|outAddress~3_combout\ : std_logic;
SIGNAL \RamManagment|outAddress[3]~feeder_combout\ : std_logic;
SIGNAL \RamManagment|s_address[3]~13\ : std_logic;
SIGNAL \RamManagment|s_address[4]~14_combout\ : std_logic;
SIGNAL \RamManagment|outAddress~4_combout\ : std_logic;
SIGNAL \RamManagment|outAddress[4]~feeder_combout\ : std_logic;
SIGNAL \RamManagment|s_address[4]~15\ : std_logic;
SIGNAL \RamManagment|s_address[5]~16_combout\ : std_logic;
SIGNAL \RamManagment|outAddress~5_combout\ : std_logic;
SIGNAL \RamManagment|outAddress[5]~feeder_combout\ : std_logic;
SIGNAL \RamManagment|s_address[5]~17\ : std_logic;
SIGNAL \RamManagment|s_address[6]~18_combout\ : std_logic;
SIGNAL \RamManagment|outAddress~6_combout\ : std_logic;
SIGNAL \RamManagment|outAddress[6]~feeder_combout\ : std_logic;
SIGNAL \RamManagment|s_address[6]~19\ : std_logic;
SIGNAL \RamManagment|s_address[7]~20_combout\ : std_logic;
SIGNAL \RamManagment|outAddress~7_combout\ : std_logic;
SIGNAL \RamManagment|outAddress[7]~feeder_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~4_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~0_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~2_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~1_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~3_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~5_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~23_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~19_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~20_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~21_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~22_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~24_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~12_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~14_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~13_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~15_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~16_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~17_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~10_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~6_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~7_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~8_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~9_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~11_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~18_combout\ : std_logic;
SIGNAL \NoisyROM|Mux6~25_combout\ : std_logic;
SIGNAL \RamManagment|outData~6_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~0_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~4_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~1_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~2_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~3_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~5_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~19_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~23_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~20_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~21_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~22_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~24_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~6_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~10_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~8_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~7_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~9_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~11_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~16_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~12_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~13_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~14_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~15_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~17_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~18_combout\ : std_logic;
SIGNAL \NoisyROM|Mux5~25_combout\ : std_logic;
SIGNAL \RamManagment|outData~5_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~19_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~23_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~20_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~21_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~22_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~24_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~4_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~1_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~2_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~3_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~0_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~5_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~12_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~16_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~14_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~13_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~15_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~17_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~7_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~8_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~9_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~10_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~6_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~11_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~18_combout\ : std_logic;
SIGNAL \NoisyROM|Mux4~25_combout\ : std_logic;
SIGNAL \RamManagment|outData~4_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~4_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~1_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~2_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~3_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~0_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~5_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~20_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~21_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~22_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~23_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~19_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~24_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~16_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~12_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~13_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~14_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~15_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~17_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~7_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~8_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~9_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~6_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~10_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~11_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~18_combout\ : std_logic;
SIGNAL \NoisyROM|Mux3~25_combout\ : std_logic;
SIGNAL \RamManagment|outData~3_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~23_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~21_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~20_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~22_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~19_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~24_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~0_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~4_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~1_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~2_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~3_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~5_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~12_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~16_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~13_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~14_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~15_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~17_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~6_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~10_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~8_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~7_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~9_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~11_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~18_combout\ : std_logic;
SIGNAL \NoisyROM|Mux2~25_combout\ : std_logic;
SIGNAL \RamManagment|outData~2_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~10_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~9_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~11_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~12_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~8_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~13_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~6_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~4_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~3_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~5_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~7_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~14_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~15_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~19_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~16_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~17_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~18_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~20_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~0_combout\ : std_logic;
SIGNAL \NoisyROM|Mux0~2_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~1_combout\ : std_logic;
SIGNAL \NoisyROM|Mux0~1_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~2_combout\ : std_logic;
SIGNAL \NoisyROM|Mux1~21_combout\ : std_logic;
SIGNAL \RamManagment|outData~1_combout\ : std_logic;
SIGNAL \NoisyROM|Mux0~3_combout\ : std_logic;
SIGNAL \NoisyROM|Mux0~0_combout\ : std_logic;
SIGNAL \NoisyROM|Mux0~4_combout\ : std_logic;
SIGNAL \NoisyROM|Mux0~5_combout\ : std_logic;
SIGNAL \RamManagment|outData~0_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0_bypass[8]~feeder_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory~18_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0_bypass[9]~feeder_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory~19_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory~20_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory~21_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory~17_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory~22_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory~23_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \CleanRAM|s_Memory~24_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \CleanRAM|s_Memory~25_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \CleanRAM|s_Memory~26_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \CleanRAM|s_Memory~27_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \CleanRAM|s_Memory~28_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \CleanRAM|s_Memory~29_combout\ : std_logic;
SIGNAL \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RamDisplay|s_DataIn~0_combout\ : std_logic;
SIGNAL \RamDisplay|Add0~1\ : std_logic;
SIGNAL \RamDisplay|Add0~3\ : std_logic;
SIGNAL \RamDisplay|Add0~5\ : std_logic;
SIGNAL \RamDisplay|Add0~7\ : std_logic;
SIGNAL \RamDisplay|Add0~9\ : std_logic;
SIGNAL \RamDisplay|Add0~11\ : std_logic;
SIGNAL \RamDisplay|Add0~13\ : std_logic;
SIGNAL \RamDisplay|Add0~14_combout\ : std_logic;
SIGNAL \RamDisplay|Add0~12_combout\ : std_logic;
SIGNAL \RamDisplay|Add0~10_combout\ : std_logic;
SIGNAL \RamDisplay|Add0~8_combout\ : std_logic;
SIGNAL \RamDisplay|Add0~6_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ : std_logic;
SIGNAL \RamDisplay|Add0~4_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \RamDisplay|hundredsDisplayProc|dataOut[0]~0_combout\ : std_logic;
SIGNAL \RamDisplay|hundredsDisplayProc|Equal9~0_combout\ : std_logic;
SIGNAL \RamDisplay|hundredsDisplayProc|dataOut[4]~2_combout\ : std_logic;
SIGNAL \RamDisplay|hundredsDisplayProc|dataOut[4]~1_combout\ : std_logic;
SIGNAL \RamDisplay|hundredsDisplayProc|dataOut[4]~3_combout\ : std_logic;
SIGNAL \RamDisplay|hundredsDisplayProc|dataOut[4]~4_combout\ : std_logic;
SIGNAL \RamDisplay|hundredsDisplayProc|dataOut[2]~5_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \RamDisplay|Add0~2_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[0]~2_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[1]~3_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[2]~4_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[3]~5_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~18_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~19_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~20_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~7_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~8_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~16_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~13_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~14_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~9_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~11_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~10_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~12_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~15_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~17_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~6_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[4]~21_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[5]~22_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[6]~28_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[6]~23_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[6]~24_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[6]~25_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[6]~26_combout\ : std_logic;
SIGNAL \RamDisplay|dozensDisplayProc|dataOut[6]~27_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~74_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~98_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~75_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~99_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~76_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~100_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ : std_logic;
SIGNAL \RamDisplay|Add0~0_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~71_combout\ : std_logic;
SIGNAL \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ : std_logic;
SIGNAL \RamDisplay|unitsDisplayProc|dataOut[0]~0_combout\ : std_logic;
SIGNAL \RamDisplay|unitsDisplayProc|dataOut[1]~1_combout\ : std_logic;
SIGNAL \RamDisplay|unitsDisplayProc|dataOut[2]~2_combout\ : std_logic;
SIGNAL \RamDisplay|unitsDisplayProc|dataOut[3]~3_combout\ : std_logic;
SIGNAL \RamDisplay|unitsDisplayProc|dataOut[4]~4_combout\ : std_logic;
SIGNAL \RamDisplay|unitsDisplayProc|dataOut[5]~5_combout\ : std_logic;
SIGNAL \RamDisplay|unitsDisplayProc|dataOut[6]~6_combout\ : std_logic;
SIGNAL \RomDisplay|s_DataIn~0_combout\ : std_logic;
SIGNAL \RomDisplay|Add0~1\ : std_logic;
SIGNAL \RomDisplay|Add0~3\ : std_logic;
SIGNAL \RomDisplay|Add0~5\ : std_logic;
SIGNAL \RomDisplay|Add0~7\ : std_logic;
SIGNAL \RomDisplay|Add0~9\ : std_logic;
SIGNAL \RomDisplay|Add0~11\ : std_logic;
SIGNAL \RomDisplay|Add0~13\ : std_logic;
SIGNAL \RomDisplay|Add0~14_combout\ : std_logic;
SIGNAL \RomDisplay|Add0~12_combout\ : std_logic;
SIGNAL \RomDisplay|Add0~10_combout\ : std_logic;
SIGNAL \RomDisplay|Add0~8_combout\ : std_logic;
SIGNAL \RomDisplay|Add0~6_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ : std_logic;
SIGNAL \RomDisplay|Add0~4_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \RomDisplay|hundredsDisplayProc|dataOut[0]~0_combout\ : std_logic;
SIGNAL \RomDisplay|hundredsDisplayProc|Equal9~0_combout\ : std_logic;
SIGNAL \RomDisplay|hundredsDisplayProc|dataOut[4]~1_combout\ : std_logic;
SIGNAL \RomDisplay|hundredsDisplayProc|dataOut[4]~4_combout\ : std_logic;
SIGNAL \RomDisplay|hundredsDisplayProc|dataOut[4]~3_combout\ : std_logic;
SIGNAL \RomDisplay|hundredsDisplayProc|dataOut[4]~2_combout\ : std_logic;
SIGNAL \RomDisplay|hundredsDisplayProc|dataOut[4]~5_combout\ : std_logic;
SIGNAL \RomDisplay|hundredsDisplayProc|dataOut[5]~6_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\ : std_logic;
SIGNAL \RomDisplay|Add0~2_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[0]~2_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[1]~3_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[2]~4_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[3]~5_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~7_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~8_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~9_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~11_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~10_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~12_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~13_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~14_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~15_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~16_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~17_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~18_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~19_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~20_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~6_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[4]~21_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[5]~22_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[6]~28_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[6]~23_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[6]~24_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[6]~25_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[6]~26_combout\ : std_logic;
SIGNAL \RomDisplay|dozensDisplayProc|dataOut[6]~27_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~98_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~74_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~99_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~75_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~76_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~100_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ : std_logic;
SIGNAL \RomDisplay|Add0~0_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~71_combout\ : std_logic;
SIGNAL \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ : std_logic;
SIGNAL \RomDisplay|unitsDisplayProc|dataOut[0]~0_combout\ : std_logic;
SIGNAL \RomDisplay|unitsDisplayProc|dataOut[1]~1_combout\ : std_logic;
SIGNAL \RomDisplay|unitsDisplayProc|dataOut[2]~2_combout\ : std_logic;
SIGNAL \RomDisplay|unitsDisplayProc|dataOut[3]~3_combout\ : std_logic;
SIGNAL \RomDisplay|unitsDisplayProc|dataOut[4]~4_combout\ : std_logic;
SIGNAL \RomDisplay|unitsDisplayProc|dataOut[5]~5_combout\ : std_logic;
SIGNAL \RomDisplay|unitsDisplayProc|dataOut[6]~6_combout\ : std_logic;
SIGNAL \AddressGenerator|s_address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \StateController|debugStateVector\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \InputCleaner|DebounceKey1|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \RamManagment|s_address\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \StateController|cycleDelay\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Hz2Lane|s_Cnt\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \RamManagment|outAddress\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CleanRAM|s_Memory_rtl_0_bypass\ : std_logic_vector(0 TO 24);
SIGNAL \InputCleaner|DebounceKey2|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \InputCleaner|DebounceKey0|s_debounceCnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \RamManagment|outData\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \RomDisplay|hundredsDisplayProc|ALT_INV_dataOut[5]~6_combout\ : std_logic;
SIGNAL \NoisyROM|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \RamDisplay|hundredsDisplayProc|ALT_INV_dataOut[2]~5_combout\ : std_logic;
SIGNAL \CleanRAM|ALT_INV_s_Memory~23_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDG <= ww_LEDG;
HEX7 <= ww_HEX7;
HEX6 <= ww_HEX6;
HEX5 <= ww_HEX5;
HEX4 <= ww_HEX4;
HEX3 <= ww_HEX3;
HEX2 <= ww_HEX2;
HEX1 <= ww_HEX1;
HEX0 <= ww_HEX0;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\RamManagment|outData\(7) & \RamManagment|outData\(6) & \RamManagment|outData\(5) & \RamManagment|outData\(4) & \RamManagment|outData\(3) & \RamManagment|outData\(2) & \RamManagment|outData\(1) & \RamManagment|outData\(0));

\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\RamManagment|outAddress\(7) & \RamManagment|outAddress\(6) & \RamManagment|outAddress\(5) & \RamManagment|outAddress\(4) & \RamManagment|outAddress\(3) & 
\RamManagment|outAddress\(2) & \RamManagment|outAddress\(1) & \RamManagment|outAddress\(0));

\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\RamManagment|outAddress~7_combout\ & \RamManagment|outAddress~6_combout\ & \RamManagment|outAddress~5_combout\ & \RamManagment|outAddress~4_combout\ & 
\RamManagment|outAddress~3_combout\ & \RamManagment|outAddress~2_combout\ & \RamManagment|outAddress~1_combout\ & \RamManagment|outAddress~0_combout\);

\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a1\ <= \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a2\ <= \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a3\ <= \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a4\ <= \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a5\ <= \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a6\ <= \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a7\ <= \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);
\RomDisplay|hundredsDisplayProc|ALT_INV_dataOut[5]~6_combout\ <= NOT \RomDisplay|hundredsDisplayProc|dataOut[5]~6_combout\;
\NoisyROM|ALT_INV_Mux0~5_combout\ <= NOT \NoisyROM|Mux0~5_combout\;
\RamDisplay|hundredsDisplayProc|ALT_INV_dataOut[2]~5_combout\ <= NOT \RamDisplay|hundredsDisplayProc|dataOut[2]~5_combout\;
\CleanRAM|ALT_INV_s_Memory~23_combout\ <= NOT \CleanRAM|s_Memory~23_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateController|debugStateVector\(1),
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateController|debugStateVector\(2),
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateController|debugStateVector\(3),
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateController|debugStateVector\(4),
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[6]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[7]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CleanRAM|ALT_INV_s_Memory~23_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|hundredsDisplayProc|dataOut[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|hundredsDisplayProc|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|hundredsDisplayProc|dataOut[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|hundredsDisplayProc|dataOut[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|hundredsDisplayProc|ALT_INV_dataOut[2]~5_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|dozensDisplayProc|dataOut[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|dozensDisplayProc|dataOut[1]~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|dozensDisplayProc|dataOut[2]~4_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|dozensDisplayProc|dataOut[3]~5_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|dozensDisplayProc|dataOut[4]~21_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|dozensDisplayProc|dataOut[5]~22_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|dozensDisplayProc|dataOut[6]~27_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|unitsDisplayProc|dataOut[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|unitsDisplayProc|dataOut[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|unitsDisplayProc|dataOut[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|unitsDisplayProc|dataOut[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|unitsDisplayProc|dataOut[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|unitsDisplayProc|dataOut[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RamDisplay|unitsDisplayProc|dataOut[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \NoisyROM|ALT_INV_Mux0~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|hundredsDisplayProc|dataOut[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|hundredsDisplayProc|Equal9~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|hundredsDisplayProc|dataOut[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|hundredsDisplayProc|dataOut[4]~5_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|hundredsDisplayProc|ALT_INV_dataOut[5]~6_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|dozensDisplayProc|dataOut[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|dozensDisplayProc|dataOut[1]~3_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|dozensDisplayProc|dataOut[2]~4_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|dozensDisplayProc|dataOut[3]~5_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|dozensDisplayProc|dataOut[4]~21_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|dozensDisplayProc|dataOut[5]~22_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|dozensDisplayProc|dataOut[6]~27_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|unitsDisplayProc|dataOut[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|unitsDisplayProc|dataOut[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|unitsDisplayProc|dataOut[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|unitsDisplayProc|dataOut[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|unitsDisplayProc|dataOut[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|unitsDisplayProc|dataOut[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \RomDisplay|unitsDisplayProc|dataOut[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X35_Y33_N24
\InputCleaner|DebounceKey2|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_dirtyIn~0_combout\ = !\KEY[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[2]~input_o\,
	combout => \InputCleaner|DebounceKey2|s_dirtyIn~0_combout\);

-- Location: FF_X35_Y33_N25
\InputCleaner|DebounceKey2|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_dirtyIn~q\);

-- Location: LCCOMB_X35_Y33_N22
\InputCleaner|DebounceKey2|s_previousIn~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_previousIn~feeder_combout\ = \InputCleaner|DebounceKey2|s_dirtyIn~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InputCleaner|DebounceKey2|s_dirtyIn~q\,
	combout => \InputCleaner|DebounceKey2|s_previousIn~feeder_combout\);

-- Location: FF_X35_Y33_N23
\InputCleaner|DebounceKey2|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_previousIn~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_previousIn~q\);

-- Location: LCCOMB_X33_Y34_N10
\InputCleaner|DebounceKey2|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~0_combout\ = \InputCleaner|DebounceKey2|s_debounceCnt\(0) $ (VCC)
-- \InputCleaner|DebounceKey2|Add0~1\ = CARRY(\InputCleaner|DebounceKey2|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(0),
	datad => VCC,
	combout => \InputCleaner|DebounceKey2|Add0~0_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~1\);

-- Location: LCCOMB_X33_Y34_N12
\InputCleaner|DebounceKey2|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~2_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(1) & (\InputCleaner|DebounceKey2|Add0~1\ & VCC)) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(1) & (!\InputCleaner|DebounceKey2|Add0~1\))
-- \InputCleaner|DebounceKey2|Add0~3\ = CARRY((!\InputCleaner|DebounceKey2|s_debounceCnt\(1) & !\InputCleaner|DebounceKey2|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(1),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~1\,
	combout => \InputCleaner|DebounceKey2|Add0~2_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~3\);

-- Location: LCCOMB_X32_Y33_N4
\InputCleaner|DebounceKey2|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~21_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\ & \InputCleaner|DebounceKey2|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	datad => \InputCleaner|DebounceKey2|Add0~2_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~21_combout\);

-- Location: FF_X32_Y33_N5
\InputCleaner|DebounceKey2|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~21_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(1));

-- Location: LCCOMB_X33_Y34_N14
\InputCleaner|DebounceKey2|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~4_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(2) & ((GND) # (!\InputCleaner|DebounceKey2|Add0~3\))) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(2) & (\InputCleaner|DebounceKey2|Add0~3\ $ (GND)))
-- \InputCleaner|DebounceKey2|Add0~5\ = CARRY((\InputCleaner|DebounceKey2|s_debounceCnt\(2)) # (!\InputCleaner|DebounceKey2|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(2),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~3\,
	combout => \InputCleaner|DebounceKey2|Add0~4_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~5\);

-- Location: LCCOMB_X32_Y33_N10
\InputCleaner|DebounceKey2|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~22_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\ & \InputCleaner|DebounceKey2|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	datad => \InputCleaner|DebounceKey2|Add0~4_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~22_combout\);

-- Location: FF_X32_Y33_N11
\InputCleaner|DebounceKey2|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~22_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(2));

-- Location: LCCOMB_X33_Y34_N16
\InputCleaner|DebounceKey2|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~6_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(3) & (\InputCleaner|DebounceKey2|Add0~5\ & VCC)) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(3) & (!\InputCleaner|DebounceKey2|Add0~5\))
-- \InputCleaner|DebounceKey2|Add0~7\ = CARRY((!\InputCleaner|DebounceKey2|s_debounceCnt\(3) & !\InputCleaner|DebounceKey2|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(3),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~5\,
	combout => \InputCleaner|DebounceKey2|Add0~6_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~7\);

-- Location: LCCOMB_X32_Y33_N16
\InputCleaner|DebounceKey2|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~23_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\ & \InputCleaner|DebounceKey2|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	datad => \InputCleaner|DebounceKey2|Add0~6_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~23_combout\);

-- Location: FF_X32_Y33_N17
\InputCleaner|DebounceKey2|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~23_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(3));

-- Location: LCCOMB_X33_Y34_N18
\InputCleaner|DebounceKey2|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~8_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(4) & ((GND) # (!\InputCleaner|DebounceKey2|Add0~7\))) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(4) & (\InputCleaner|DebounceKey2|Add0~7\ $ (GND)))
-- \InputCleaner|DebounceKey2|Add0~9\ = CARRY((\InputCleaner|DebounceKey2|s_debounceCnt\(4)) # (!\InputCleaner|DebounceKey2|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(4),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~7\,
	combout => \InputCleaner|DebounceKey2|Add0~8_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~9\);

-- Location: LCCOMB_X32_Y33_N6
\InputCleaner|DebounceKey2|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~24_combout\ = (\InputCleaner|DebounceKey2|Add0~8_combout\ & \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|Add0~8_combout\,
	datac => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~24_combout\);

-- Location: FF_X32_Y33_N7
\InputCleaner|DebounceKey2|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~24_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(4));

-- Location: LCCOMB_X33_Y34_N20
\InputCleaner|DebounceKey2|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~10_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(5) & (\InputCleaner|DebounceKey2|Add0~9\ & VCC)) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(5) & (!\InputCleaner|DebounceKey2|Add0~9\))
-- \InputCleaner|DebounceKey2|Add0~11\ = CARRY((!\InputCleaner|DebounceKey2|s_debounceCnt\(5) & !\InputCleaner|DebounceKey2|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(5),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~9\,
	combout => \InputCleaner|DebounceKey2|Add0~10_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~11\);

-- Location: LCCOMB_X32_Y33_N2
\InputCleaner|DebounceKey2|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~25_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\ & \InputCleaner|DebounceKey2|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	datad => \InputCleaner|DebounceKey2|Add0~10_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~25_combout\);

-- Location: FF_X32_Y33_N3
\InputCleaner|DebounceKey2|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~25_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(5));

-- Location: LCCOMB_X32_Y33_N28
\InputCleaner|DebounceKey2|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_pulsedOut~7_combout\ = (!\InputCleaner|DebounceKey2|s_debounceCnt\(2) & (!\InputCleaner|DebounceKey2|s_debounceCnt\(3) & (!\InputCleaner|DebounceKey2|s_debounceCnt\(1) & !\InputCleaner|DebounceKey2|s_debounceCnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(2),
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(3),
	datac => \InputCleaner|DebounceKey2|s_debounceCnt\(1),
	datad => \InputCleaner|DebounceKey2|s_debounceCnt\(4),
	combout => \InputCleaner|DebounceKey2|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X33_Y34_N22
\InputCleaner|DebounceKey2|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~12_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(6) & ((GND) # (!\InputCleaner|DebounceKey2|Add0~11\))) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(6) & (\InputCleaner|DebounceKey2|Add0~11\ $ (GND)))
-- \InputCleaner|DebounceKey2|Add0~13\ = CARRY((\InputCleaner|DebounceKey2|s_debounceCnt\(6)) # (!\InputCleaner|DebounceKey2|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(6),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~11\,
	combout => \InputCleaner|DebounceKey2|Add0~12_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~13\);

-- Location: LCCOMB_X33_Y33_N0
\InputCleaner|DebounceKey2|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~22_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(11) & (\InputCleaner|DebounceKey2|Add0~21\ & VCC)) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(11) & (!\InputCleaner|DebounceKey2|Add0~21\))
-- \InputCleaner|DebounceKey2|Add0~23\ = CARRY((!\InputCleaner|DebounceKey2|s_debounceCnt\(11) & !\InputCleaner|DebounceKey2|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(11),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~21\,
	combout => \InputCleaner|DebounceKey2|Add0~22_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~23\);

-- Location: LCCOMB_X33_Y33_N2
\InputCleaner|DebounceKey2|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~24_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(12) & ((GND) # (!\InputCleaner|DebounceKey2|Add0~23\))) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(12) & (\InputCleaner|DebounceKey2|Add0~23\ $ (GND)))
-- \InputCleaner|DebounceKey2|Add0~25\ = CARRY((\InputCleaner|DebounceKey2|s_debounceCnt\(12)) # (!\InputCleaner|DebounceKey2|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(12),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~23\,
	combout => \InputCleaner|DebounceKey2|Add0~24_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~25\);

-- Location: LCCOMB_X34_Y33_N6
\InputCleaner|DebounceKey2|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~11_combout\ = (\InputCleaner|DebounceKey2|Add0~24_combout\ & \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|Add0~24_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~11_combout\);

-- Location: FF_X34_Y33_N7
\InputCleaner|DebounceKey2|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~11_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(12));

-- Location: LCCOMB_X33_Y33_N4
\InputCleaner|DebounceKey2|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~26_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(13) & (\InputCleaner|DebounceKey2|Add0~25\ & VCC)) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(13) & (!\InputCleaner|DebounceKey2|Add0~25\))
-- \InputCleaner|DebounceKey2|Add0~27\ = CARRY((!\InputCleaner|DebounceKey2|s_debounceCnt\(13) & !\InputCleaner|DebounceKey2|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(13),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~25\,
	combout => \InputCleaner|DebounceKey2|Add0~26_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~27\);

-- Location: LCCOMB_X34_Y33_N8
\InputCleaner|DebounceKey2|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~12_combout\ = (\InputCleaner|DebounceKey2|Add0~26_combout\ & \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey2|Add0~26_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~12_combout\);

-- Location: FF_X34_Y33_N9
\InputCleaner|DebounceKey2|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~12_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(13));

-- Location: LCCOMB_X33_Y33_N6
\InputCleaner|DebounceKey2|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~28_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(14) & ((GND) # (!\InputCleaner|DebounceKey2|Add0~27\))) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(14) & (\InputCleaner|DebounceKey2|Add0~27\ $ (GND)))
-- \InputCleaner|DebounceKey2|Add0~29\ = CARRY((\InputCleaner|DebounceKey2|s_debounceCnt\(14)) # (!\InputCleaner|DebounceKey2|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(14),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~27\,
	combout => \InputCleaner|DebounceKey2|Add0~28_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~29\);

-- Location: LCCOMB_X34_Y33_N28
\InputCleaner|DebounceKey2|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~18_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\ & ((\InputCleaner|DebounceKey2|Add0~28_combout\) # (!\InputCleaner|DebounceKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey2|Add0~28_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~18_combout\);

-- Location: FF_X34_Y33_N29
\InputCleaner|DebounceKey2|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~18_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(14));

-- Location: LCCOMB_X33_Y33_N8
\InputCleaner|DebounceKey2|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~30_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(15) & (\InputCleaner|DebounceKey2|Add0~29\ & VCC)) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(15) & (!\InputCleaner|DebounceKey2|Add0~29\))
-- \InputCleaner|DebounceKey2|Add0~31\ = CARRY((!\InputCleaner|DebounceKey2|s_debounceCnt\(15) & !\InputCleaner|DebounceKey2|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(15),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~29\,
	combout => \InputCleaner|DebounceKey2|Add0~30_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~31\);

-- Location: LCCOMB_X33_Y33_N28
\InputCleaner|DebounceKey2|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~6_combout\ = (\InputCleaner|DebounceKey2|Add0~30_combout\ & \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey2|Add0~30_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~6_combout\);

-- Location: FF_X33_Y33_N29
\InputCleaner|DebounceKey2|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~6_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(15));

-- Location: LCCOMB_X33_Y33_N10
\InputCleaner|DebounceKey2|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~32_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(16) & ((GND) # (!\InputCleaner|DebounceKey2|Add0~31\))) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(16) & (\InputCleaner|DebounceKey2|Add0~31\ $ (GND)))
-- \InputCleaner|DebounceKey2|Add0~33\ = CARRY((\InputCleaner|DebounceKey2|s_debounceCnt\(16)) # (!\InputCleaner|DebounceKey2|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(16),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~31\,
	combout => \InputCleaner|DebounceKey2|Add0~32_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~33\);

-- Location: LCCOMB_X34_Y33_N22
\InputCleaner|DebounceKey2|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~7_combout\ = (\InputCleaner|DebounceKey2|Add0~32_combout\ & \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|Add0~32_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~7_combout\);

-- Location: FF_X34_Y33_N23
\InputCleaner|DebounceKey2|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~7_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(16));

-- Location: LCCOMB_X33_Y33_N12
\InputCleaner|DebounceKey2|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~34_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(17) & (\InputCleaner|DebounceKey2|Add0~33\ & VCC)) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(17) & (!\InputCleaner|DebounceKey2|Add0~33\))
-- \InputCleaner|DebounceKey2|Add0~35\ = CARRY((!\InputCleaner|DebounceKey2|s_debounceCnt\(17) & !\InputCleaner|DebounceKey2|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(17),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~33\,
	combout => \InputCleaner|DebounceKey2|Add0~34_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~35\);

-- Location: LCCOMB_X33_Y33_N30
\InputCleaner|DebounceKey2|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~8_combout\ = (\InputCleaner|DebounceKey2|Add0~34_combout\ & \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|Add0~34_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~8_combout\);

-- Location: FF_X33_Y33_N31
\InputCleaner|DebounceKey2|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~8_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(17));

-- Location: LCCOMB_X33_Y33_N14
\InputCleaner|DebounceKey2|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~36_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(18) & ((GND) # (!\InputCleaner|DebounceKey2|Add0~35\))) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(18) & (\InputCleaner|DebounceKey2|Add0~35\ $ (GND)))
-- \InputCleaner|DebounceKey2|Add0~37\ = CARRY((\InputCleaner|DebounceKey2|s_debounceCnt\(18)) # (!\InputCleaner|DebounceKey2|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(18),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~35\,
	combout => \InputCleaner|DebounceKey2|Add0~36_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~37\);

-- Location: LCCOMB_X34_Y33_N30
\InputCleaner|DebounceKey2|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt[18]~19_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\ & (\InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\ & ((\InputCleaner|DebounceKey2|Add0~36_combout\) # 
-- (!\InputCleaner|DebounceKey2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|Add0~36_combout\,
	datab => \InputCleaner|DebounceKey2|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt[18]~19_combout\);

-- Location: FF_X34_Y33_N31
\InputCleaner|DebounceKey2|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(18));

-- Location: LCCOMB_X33_Y33_N16
\InputCleaner|DebounceKey2|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~38_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(19) & (\InputCleaner|DebounceKey2|Add0~37\ & VCC)) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(19) & (!\InputCleaner|DebounceKey2|Add0~37\))
-- \InputCleaner|DebounceKey2|Add0~39\ = CARRY((!\InputCleaner|DebounceKey2|s_debounceCnt\(19) & !\InputCleaner|DebounceKey2|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(19),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~37\,
	combout => \InputCleaner|DebounceKey2|Add0~38_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~39\);

-- Location: LCCOMB_X34_Y33_N20
\InputCleaner|DebounceKey2|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt[19]~20_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\ & (\InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\ & ((\InputCleaner|DebounceKey2|Add0~38_combout\) # 
-- (!\InputCleaner|DebounceKey2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	datab => \InputCleaner|DebounceKey2|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey2|Add0~38_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt[19]~20_combout\);

-- Location: FF_X34_Y33_N21
\InputCleaner|DebounceKey2|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(19));

-- Location: LCCOMB_X33_Y33_N18
\InputCleaner|DebounceKey2|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~40_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(20) & ((GND) # (!\InputCleaner|DebounceKey2|Add0~39\))) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(20) & (\InputCleaner|DebounceKey2|Add0~39\ $ (GND)))
-- \InputCleaner|DebounceKey2|Add0~41\ = CARRY((\InputCleaner|DebounceKey2|s_debounceCnt\(20)) # (!\InputCleaner|DebounceKey2|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(20),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~39\,
	combout => \InputCleaner|DebounceKey2|Add0~40_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~41\);

-- Location: LCCOMB_X32_Y33_N12
\InputCleaner|DebounceKey2|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt[20]~9_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\ & (\InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\ & \InputCleaner|DebounceKey2|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	datac => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	datad => \InputCleaner|DebounceKey2|Add0~40_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt[20]~9_combout\);

-- Location: FF_X32_Y33_N13
\InputCleaner|DebounceKey2|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(20));

-- Location: LCCOMB_X32_Y33_N30
\InputCleaner|DebounceKey2|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|LessThan0~5_combout\ = (!\InputCleaner|DebounceKey2|s_debounceCnt\(20) & !\InputCleaner|DebounceKey2|s_debounceCnt\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(20),
	datac => \InputCleaner|DebounceKey2|s_debounceCnt\(21),
	combout => \InputCleaner|DebounceKey2|LessThan0~5_combout\);

-- Location: LCCOMB_X34_Y33_N4
\InputCleaner|DebounceKey2|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|LessThan0~0_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(12)) # ((\InputCleaner|DebounceKey2|s_debounceCnt\(13)) # ((\InputCleaner|DebounceKey2|s_debounceCnt\(10) & \InputCleaner|DebounceKey2|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(12),
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(10),
	datac => \InputCleaner|DebounceKey2|s_debounceCnt\(13),
	datad => \InputCleaner|DebounceKey2|s_debounceCnt\(11),
	combout => \InputCleaner|DebounceKey2|LessThan0~0_combout\);

-- Location: LCCOMB_X32_Y33_N20
\InputCleaner|DebounceKey2|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_pulsedOut~8_combout\ = (!\InputCleaner|DebounceKey2|s_debounceCnt\(5) & \InputCleaner|DebounceKey2|s_pulsedOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(5),
	datad => \InputCleaner|DebounceKey2|s_pulsedOut~7_combout\,
	combout => \InputCleaner|DebounceKey2|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X32_Y33_N8
\InputCleaner|DebounceKey2|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|LessThan0~2_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(7)) # ((\InputCleaner|DebounceKey2|s_debounceCnt\(6) & ((\InputCleaner|DebounceKey2|s_debounceCnt\(0)) # (!\InputCleaner|DebounceKey2|s_pulsedOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(7),
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(6),
	datac => \InputCleaner|DebounceKey2|s_debounceCnt\(0),
	datad => \InputCleaner|DebounceKey2|s_pulsedOut~8_combout\,
	combout => \InputCleaner|DebounceKey2|LessThan0~2_combout\);

-- Location: LCCOMB_X33_Y33_N26
\InputCleaner|DebounceKey2|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|LessThan0~1_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(14) & ((\InputCleaner|DebounceKey2|LessThan0~0_combout\) # ((\InputCleaner|DebounceKey2|s_debounceCnt\(8) & \InputCleaner|DebounceKey2|s_debounceCnt\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(8),
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(14),
	datac => \InputCleaner|DebounceKey2|s_debounceCnt\(9),
	datad => \InputCleaner|DebounceKey2|LessThan0~0_combout\,
	combout => \InputCleaner|DebounceKey2|LessThan0~1_combout\);

-- Location: LCCOMB_X32_Y33_N18
\InputCleaner|DebounceKey2|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|LessThan0~3_combout\ = (\InputCleaner|DebounceKey2|LessThan0~1_combout\ & ((\InputCleaner|DebounceKey2|LessThan0~0_combout\) # ((\InputCleaner|DebounceKey2|s_debounceCnt\(11) & \InputCleaner|DebounceKey2|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(11),
	datab => \InputCleaner|DebounceKey2|LessThan0~0_combout\,
	datac => \InputCleaner|DebounceKey2|LessThan0~2_combout\,
	datad => \InputCleaner|DebounceKey2|LessThan0~1_combout\,
	combout => \InputCleaner|DebounceKey2|LessThan0~3_combout\);

-- Location: LCCOMB_X32_Y33_N0
\InputCleaner|DebounceKey2|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|LessThan0~4_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(16)) # ((\InputCleaner|DebounceKey2|s_debounceCnt\(15)) # ((\InputCleaner|DebounceKey2|s_debounceCnt\(17)) # (\InputCleaner|DebounceKey2|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(16),
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(15),
	datac => \InputCleaner|DebounceKey2|s_debounceCnt\(17),
	datad => \InputCleaner|DebounceKey2|LessThan0~3_combout\,
	combout => \InputCleaner|DebounceKey2|LessThan0~4_combout\);

-- Location: LCCOMB_X32_Y33_N24
\InputCleaner|DebounceKey2|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|LessThan0~6_combout\ = ((\InputCleaner|DebounceKey2|s_debounceCnt\(19) & (\InputCleaner|DebounceKey2|s_debounceCnt\(18) & \InputCleaner|DebounceKey2|LessThan0~4_combout\))) # (!\InputCleaner|DebounceKey2|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(19),
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(18),
	datac => \InputCleaner|DebounceKey2|LessThan0~5_combout\,
	datad => \InputCleaner|DebounceKey2|LessThan0~4_combout\,
	combout => \InputCleaner|DebounceKey2|LessThan0~6_combout\);

-- Location: LCCOMB_X34_Y33_N18
\InputCleaner|DebounceKey2|s_debounceCnt[15]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\ = (\InputCleaner|DebounceKey2|s_dirtyIn~q\ & ((!\InputCleaner|DebounceKey2|LessThan0~6_combout\) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(22),
	datac => \InputCleaner|DebounceKey2|s_dirtyIn~q\,
	datad => \InputCleaner|DebounceKey2|LessThan0~6_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\);

-- Location: LCCOMB_X34_Y33_N12
\InputCleaner|DebounceKey2|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~3_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\ & ((\InputCleaner|DebounceKey2|Add0~12_combout\) # (!\InputCleaner|DebounceKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey2|Add0~12_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~3_combout\);

-- Location: FF_X34_Y33_N13
\InputCleaner|DebounceKey2|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~3_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(6));

-- Location: LCCOMB_X33_Y34_N24
\InputCleaner|DebounceKey2|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~14_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(7) & (\InputCleaner|DebounceKey2|Add0~13\ & VCC)) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(7) & (!\InputCleaner|DebounceKey2|Add0~13\))
-- \InputCleaner|DebounceKey2|Add0~15\ = CARRY((!\InputCleaner|DebounceKey2|s_debounceCnt\(7) & !\InputCleaner|DebounceKey2|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(7),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~13\,
	combout => \InputCleaner|DebounceKey2|Add0~14_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~15\);

-- Location: LCCOMB_X32_Y33_N26
\InputCleaner|DebounceKey2|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~13_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\ & \InputCleaner|DebounceKey2|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	datad => \InputCleaner|DebounceKey2|Add0~14_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~13_combout\);

-- Location: FF_X32_Y33_N27
\InputCleaner|DebounceKey2|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~13_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(7));

-- Location: LCCOMB_X33_Y34_N26
\InputCleaner|DebounceKey2|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~16_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(8) & ((GND) # (!\InputCleaner|DebounceKey2|Add0~15\))) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(8) & (\InputCleaner|DebounceKey2|Add0~15\ $ (GND)))
-- \InputCleaner|DebounceKey2|Add0~17\ = CARRY((\InputCleaner|DebounceKey2|s_debounceCnt\(8)) # (!\InputCleaner|DebounceKey2|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(8),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~15\,
	combout => \InputCleaner|DebounceKey2|Add0~16_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~17\);

-- Location: LCCOMB_X34_Y33_N26
\InputCleaner|DebounceKey2|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~14_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\ & ((\InputCleaner|DebounceKey2|Add0~16_combout\) # (!\InputCleaner|DebounceKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey2|Add0~16_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~14_combout\);

-- Location: FF_X34_Y33_N27
\InputCleaner|DebounceKey2|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~14_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(8));

-- Location: LCCOMB_X33_Y34_N28
\InputCleaner|DebounceKey2|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~18_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(9) & (\InputCleaner|DebounceKey2|Add0~17\ & VCC)) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(9) & (!\InputCleaner|DebounceKey2|Add0~17\))
-- \InputCleaner|DebounceKey2|Add0~19\ = CARRY((!\InputCleaner|DebounceKey2|s_debounceCnt\(9) & !\InputCleaner|DebounceKey2|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(9),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~17\,
	combout => \InputCleaner|DebounceKey2|Add0~18_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~19\);

-- Location: LCCOMB_X34_Y33_N0
\InputCleaner|DebounceKey2|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~15_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\ & ((\InputCleaner|DebounceKey2|Add0~18_combout\) # (!\InputCleaner|DebounceKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey2|Add0~18_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~15_combout\);

-- Location: FF_X34_Y33_N1
\InputCleaner|DebounceKey2|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~15_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(9));

-- Location: LCCOMB_X33_Y34_N30
\InputCleaner|DebounceKey2|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~20_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(10) & ((GND) # (!\InputCleaner|DebounceKey2|Add0~19\))) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(10) & (\InputCleaner|DebounceKey2|Add0~19\ $ (GND)))
-- \InputCleaner|DebounceKey2|Add0~21\ = CARRY((\InputCleaner|DebounceKey2|s_debounceCnt\(10)) # (!\InputCleaner|DebounceKey2|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(10),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~19\,
	combout => \InputCleaner|DebounceKey2|Add0~20_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~21\);

-- Location: LCCOMB_X34_Y33_N2
\InputCleaner|DebounceKey2|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~16_combout\ = (\InputCleaner|DebounceKey2|Add0~20_combout\ & \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey2|Add0~20_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~16_combout\);

-- Location: FF_X34_Y33_N3
\InputCleaner|DebounceKey2|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~16_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(10));

-- Location: LCCOMB_X34_Y33_N10
\InputCleaner|DebounceKey2|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~17_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\ & ((\InputCleaner|DebounceKey2|Add0~22_combout\) # (!\InputCleaner|DebounceKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey2|Add0~22_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~2_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~17_combout\);

-- Location: FF_X34_Y33_N11
\InputCleaner|DebounceKey2|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~17_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(11));

-- Location: LCCOMB_X34_Y33_N14
\InputCleaner|DebounceKey2|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_pulsedOut~5_combout\ = (!\InputCleaner|DebounceKey2|s_debounceCnt\(11) & (!\InputCleaner|DebounceKey2|s_debounceCnt\(14) & (!\InputCleaner|DebounceKey2|s_debounceCnt\(18) & !\InputCleaner|DebounceKey2|s_debounceCnt\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(11),
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(14),
	datac => \InputCleaner|DebounceKey2|s_debounceCnt\(18),
	datad => \InputCleaner|DebounceKey2|s_debounceCnt\(19),
	combout => \InputCleaner|DebounceKey2|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X35_Y33_N18
\InputCleaner|DebounceKey2|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_pulsedOut~3_combout\ = (!\InputCleaner|DebounceKey2|s_debounceCnt\(20) & (!\InputCleaner|DebounceKey2|s_debounceCnt\(12) & (!\InputCleaner|DebounceKey2|s_debounceCnt\(21) & !\InputCleaner|DebounceKey2|s_debounceCnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(20),
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(12),
	datac => \InputCleaner|DebounceKey2|s_debounceCnt\(21),
	datad => \InputCleaner|DebounceKey2|s_debounceCnt\(13),
	combout => \InputCleaner|DebounceKey2|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X34_Y33_N16
\InputCleaner|DebounceKey2|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_pulsedOut~2_combout\ = (!\InputCleaner|DebounceKey2|s_debounceCnt\(6) & (!\InputCleaner|DebounceKey2|s_debounceCnt\(15) & (!\InputCleaner|DebounceKey2|s_debounceCnt\(16) & !\InputCleaner|DebounceKey2|s_debounceCnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(6),
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(15),
	datac => \InputCleaner|DebounceKey2|s_debounceCnt\(16),
	datad => \InputCleaner|DebounceKey2|s_debounceCnt\(17),
	combout => \InputCleaner|DebounceKey2|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X34_Y33_N24
\InputCleaner|DebounceKey2|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_pulsedOut~4_combout\ = (!\InputCleaner|DebounceKey2|s_debounceCnt\(8) & (!\InputCleaner|DebounceKey2|s_debounceCnt\(10) & (!\InputCleaner|DebounceKey2|s_debounceCnt\(7) & !\InputCleaner|DebounceKey2|s_debounceCnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(8),
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(10),
	datac => \InputCleaner|DebounceKey2|s_debounceCnt\(7),
	datad => \InputCleaner|DebounceKey2|s_debounceCnt\(9),
	combout => \InputCleaner|DebounceKey2|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X35_Y33_N20
\InputCleaner|DebounceKey2|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_pulsedOut~6_combout\ = (\InputCleaner|DebounceKey2|s_pulsedOut~5_combout\ & (\InputCleaner|DebounceKey2|s_pulsedOut~3_combout\ & (\InputCleaner|DebounceKey2|s_pulsedOut~2_combout\ & 
-- \InputCleaner|DebounceKey2|s_pulsedOut~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_pulsedOut~5_combout\,
	datab => \InputCleaner|DebounceKey2|s_pulsedOut~3_combout\,
	datac => \InputCleaner|DebounceKey2|s_pulsedOut~2_combout\,
	datad => \InputCleaner|DebounceKey2|s_pulsedOut~4_combout\,
	combout => \InputCleaner|DebounceKey2|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X35_Y33_N10
\InputCleaner|DebounceKey2|s_debounceCnt[15]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt[15]~29_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(0)) # ((\InputCleaner|DebounceKey2|s_debounceCnt\(5)) # ((!\InputCleaner|DebounceKey2|s_pulsedOut~6_combout\) # 
-- (!\InputCleaner|DebounceKey2|s_pulsedOut~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(0),
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(5),
	datac => \InputCleaner|DebounceKey2|s_pulsedOut~7_combout\,
	datad => \InputCleaner|DebounceKey2|s_pulsedOut~6_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt[15]~29_combout\);

-- Location: LCCOMB_X35_Y33_N30
\InputCleaner|DebounceKey2|s_debounceCnt[15]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\ = (((\InputCleaner|DebounceKey2|s_debounceCnt\(22)) # (\InputCleaner|DebounceKey2|s_debounceCnt[15]~29_combout\)) # (!\InputCleaner|DebounceKey2|s_dirtyIn~q\)) # 
-- (!\InputCleaner|DebounceKey2|s_previousIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_previousIn~q\,
	datab => \InputCleaner|DebounceKey2|s_dirtyIn~q\,
	datac => \InputCleaner|DebounceKey2|s_debounceCnt\(22),
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~29_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\);

-- Location: LCCOMB_X33_Y33_N20
\InputCleaner|DebounceKey2|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~42_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(21) & (\InputCleaner|DebounceKey2|Add0~41\ & VCC)) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(21) & (!\InputCleaner|DebounceKey2|Add0~41\))
-- \InputCleaner|DebounceKey2|Add0~43\ = CARRY((!\InputCleaner|DebounceKey2|s_debounceCnt\(21) & !\InputCleaner|DebounceKey2|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(21),
	datad => VCC,
	cin => \InputCleaner|DebounceKey2|Add0~41\,
	combout => \InputCleaner|DebounceKey2|Add0~42_combout\,
	cout => \InputCleaner|DebounceKey2|Add0~43\);

-- Location: LCCOMB_X33_Y33_N24
\InputCleaner|DebounceKey2|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt[21]~10_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\ & (\InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\ & \InputCleaner|DebounceKey2|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	datac => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	datad => \InputCleaner|DebounceKey2|Add0~42_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt[21]~10_combout\);

-- Location: FF_X33_Y33_N25
\InputCleaner|DebounceKey2|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(21));

-- Location: LCCOMB_X33_Y33_N22
\InputCleaner|DebounceKey2|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|Add0~44_combout\ = \InputCleaner|DebounceKey2|Add0~43\ $ (\InputCleaner|DebounceKey2|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \InputCleaner|DebounceKey2|s_debounceCnt\(22),
	cin => \InputCleaner|DebounceKey2|Add0~43\,
	combout => \InputCleaner|DebounceKey2|Add0~44_combout\);

-- Location: LCCOMB_X35_Y33_N16
\InputCleaner|DebounceKey2|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt[22]~27_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(22) & (((!\InputCleaner|DebounceKey2|LessThan0~6_combout\)))) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(22) & 
-- (((\InputCleaner|DebounceKey2|s_debounceCnt[15]~29_combout\)) # (!\InputCleaner|DebounceKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_previousIn~q\,
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(22),
	datac => \InputCleaner|DebounceKey2|LessThan0~6_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[15]~29_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X35_Y33_N26
\InputCleaner|DebounceKey2|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt[22]~28_combout\ = (\InputCleaner|DebounceKey2|s_dirtyIn~q\ & (\InputCleaner|DebounceKey2|s_debounceCnt[22]~27_combout\ & ((\InputCleaner|DebounceKey2|Add0~44_combout\) # 
-- (!\InputCleaner|DebounceKey2|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_previousIn~q\,
	datab => \InputCleaner|DebounceKey2|s_dirtyIn~q\,
	datac => \InputCleaner|DebounceKey2|Add0~44_combout\,
	datad => \InputCleaner|DebounceKey2|s_debounceCnt[22]~27_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt[22]~28_combout\);

-- Location: FF_X35_Y33_N27
\InputCleaner|DebounceKey2|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(22));

-- Location: LCCOMB_X32_Y33_N14
\InputCleaner|DebounceKey2|s_debounceCnt[15]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\ = (\InputCleaner|DebounceKey2|s_previousIn~q\ & (\InputCleaner|DebounceKey2|s_dirtyIn~q\ & ((!\InputCleaner|DebounceKey2|LessThan0~6_combout\) # (!\InputCleaner|DebounceKey2|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(22),
	datab => \InputCleaner|DebounceKey2|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey2|s_dirtyIn~q\,
	datad => \InputCleaner|DebounceKey2|LessThan0~6_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\);

-- Location: LCCOMB_X32_Y33_N22
\InputCleaner|DebounceKey2|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_debounceCnt~26_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\ & \InputCleaner|DebounceKey2|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey2|s_debounceCnt[15]~5_combout\,
	datad => \InputCleaner|DebounceKey2|Add0~0_combout\,
	combout => \InputCleaner|DebounceKey2|s_debounceCnt~26_combout\);

-- Location: FF_X32_Y33_N23
\InputCleaner|DebounceKey2|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_debounceCnt~26_combout\,
	ena => \InputCleaner|DebounceKey2|s_debounceCnt[15]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_debounceCnt\(0));

-- Location: LCCOMB_X35_Y33_N8
\InputCleaner|DebounceKey2|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_pulsedOut~9_combout\ = (\InputCleaner|DebounceKey2|s_debounceCnt\(0) & (\InputCleaner|DebounceKey2|s_dirtyIn~q\ & (!\InputCleaner|DebounceKey2|s_debounceCnt\(22) & \InputCleaner|DebounceKey2|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_debounceCnt\(0),
	datab => \InputCleaner|DebounceKey2|s_dirtyIn~q\,
	datac => \InputCleaner|DebounceKey2|s_debounceCnt\(22),
	datad => \InputCleaner|DebounceKey2|s_previousIn~q\,
	combout => \InputCleaner|DebounceKey2|s_pulsedOut~9_combout\);

-- Location: LCCOMB_X35_Y33_N12
\InputCleaner|DebounceKey2|s_pulsedOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey2|s_pulsedOut~10_combout\ = (\InputCleaner|DebounceKey2|s_pulsedOut~9_combout\ & (!\InputCleaner|DebounceKey2|s_debounceCnt\(5) & (\InputCleaner|DebounceKey2|s_pulsedOut~7_combout\ & 
-- \InputCleaner|DebounceKey2|s_pulsedOut~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_pulsedOut~9_combout\,
	datab => \InputCleaner|DebounceKey2|s_debounceCnt\(5),
	datac => \InputCleaner|DebounceKey2|s_pulsedOut~7_combout\,
	datad => \InputCleaner|DebounceKey2|s_pulsedOut~6_combout\,
	combout => \InputCleaner|DebounceKey2|s_pulsedOut~10_combout\);

-- Location: FF_X35_Y33_N13
\InputCleaner|DebounceKey2|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey2|s_pulsedOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey2|s_pulsedOut~q\);

-- Location: LCCOMB_X59_Y29_N24
\StateController|currState.t_GLOBALRESET~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|currState.t_GLOBALRESET~0_combout\ = !\InputCleaner|DebounceKey2|s_pulsedOut~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \InputCleaner|DebounceKey2|s_pulsedOut~q\,
	combout => \StateController|currState.t_GLOBALRESET~0_combout\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: LCCOMB_X61_Y36_N28
\InputCleaner|DebounceKey1|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_dirtyIn~0_combout\ = !\KEY[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[1]~input_o\,
	combout => \InputCleaner|DebounceKey1|s_dirtyIn~0_combout\);

-- Location: FF_X61_Y36_N29
\InputCleaner|DebounceKey1|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_dirtyIn~q\);

-- Location: FF_X58_Y36_N5
\InputCleaner|DebounceKey1|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \InputCleaner|DebounceKey1|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_previousIn~q\);

-- Location: LCCOMB_X59_Y36_N10
\InputCleaner|DebounceKey1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~0_combout\ = \InputCleaner|DebounceKey1|s_debounceCnt\(0) $ (VCC)
-- \InputCleaner|DebounceKey1|Add0~1\ = CARRY(\InputCleaner|DebounceKey1|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(0),
	datad => VCC,
	combout => \InputCleaner|DebounceKey1|Add0~0_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~1\);

-- Location: LCCOMB_X58_Y36_N14
\InputCleaner|DebounceKey1|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~26_combout\ = (\InputCleaner|DebounceKey1|Add0~0_combout\ & \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey1|Add0~0_combout\,
	datad => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~26_combout\);

-- Location: FF_X58_Y36_N15
\InputCleaner|DebounceKey1|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~26_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(0));

-- Location: LCCOMB_X59_Y36_N12
\InputCleaner|DebounceKey1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~2_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(1) & (\InputCleaner|DebounceKey1|Add0~1\ & VCC)) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(1) & (!\InputCleaner|DebounceKey1|Add0~1\))
-- \InputCleaner|DebounceKey1|Add0~3\ = CARRY((!\InputCleaner|DebounceKey1|s_debounceCnt\(1) & !\InputCleaner|DebounceKey1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(1),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~1\,
	combout => \InputCleaner|DebounceKey1|Add0~2_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~3\);

-- Location: LCCOMB_X59_Y36_N14
\InputCleaner|DebounceKey1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~4_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(2) & ((GND) # (!\InputCleaner|DebounceKey1|Add0~3\))) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(2) & (\InputCleaner|DebounceKey1|Add0~3\ $ (GND)))
-- \InputCleaner|DebounceKey1|Add0~5\ = CARRY((\InputCleaner|DebounceKey1|s_debounceCnt\(2)) # (!\InputCleaner|DebounceKey1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(2),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~3\,
	combout => \InputCleaner|DebounceKey1|Add0~4_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~5\);

-- Location: LCCOMB_X57_Y36_N14
\InputCleaner|DebounceKey1|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~22_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ & \InputCleaner|DebounceKey1|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	datad => \InputCleaner|DebounceKey1|Add0~4_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~22_combout\);

-- Location: FF_X57_Y36_N15
\InputCleaner|DebounceKey1|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~22_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(2));

-- Location: LCCOMB_X59_Y36_N16
\InputCleaner|DebounceKey1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~6_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(3) & (\InputCleaner|DebounceKey1|Add0~5\ & VCC)) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(3) & (!\InputCleaner|DebounceKey1|Add0~5\))
-- \InputCleaner|DebounceKey1|Add0~7\ = CARRY((!\InputCleaner|DebounceKey1|s_debounceCnt\(3) & !\InputCleaner|DebounceKey1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(3),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~5\,
	combout => \InputCleaner|DebounceKey1|Add0~6_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~7\);

-- Location: LCCOMB_X57_Y36_N24
\InputCleaner|DebounceKey1|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~23_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ & \InputCleaner|DebounceKey1|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	datad => \InputCleaner|DebounceKey1|Add0~6_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~23_combout\);

-- Location: FF_X57_Y36_N25
\InputCleaner|DebounceKey1|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~23_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(3));

-- Location: LCCOMB_X59_Y36_N18
\InputCleaner|DebounceKey1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~8_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(4) & ((GND) # (!\InputCleaner|DebounceKey1|Add0~7\))) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(4) & (\InputCleaner|DebounceKey1|Add0~7\ $ (GND)))
-- \InputCleaner|DebounceKey1|Add0~9\ = CARRY((\InputCleaner|DebounceKey1|s_debounceCnt\(4)) # (!\InputCleaner|DebounceKey1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(4),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~7\,
	combout => \InputCleaner|DebounceKey1|Add0~8_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~9\);

-- Location: LCCOMB_X57_Y36_N2
\InputCleaner|DebounceKey1|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~24_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ & \InputCleaner|DebounceKey1|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	datad => \InputCleaner|DebounceKey1|Add0~8_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~24_combout\);

-- Location: FF_X57_Y36_N3
\InputCleaner|DebounceKey1|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~24_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(4));

-- Location: LCCOMB_X59_Y36_N20
\InputCleaner|DebounceKey1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~10_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(5) & (\InputCleaner|DebounceKey1|Add0~9\ & VCC)) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(5) & (!\InputCleaner|DebounceKey1|Add0~9\))
-- \InputCleaner|DebounceKey1|Add0~11\ = CARRY((!\InputCleaner|DebounceKey1|s_debounceCnt\(5) & !\InputCleaner|DebounceKey1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(5),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~9\,
	combout => \InputCleaner|DebounceKey1|Add0~10_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~11\);

-- Location: LCCOMB_X58_Y36_N28
\InputCleaner|DebounceKey1|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~25_combout\ = (\InputCleaner|DebounceKey1|Add0~10_combout\ & \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey1|Add0~10_combout\,
	datad => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~25_combout\);

-- Location: FF_X58_Y36_N29
\InputCleaner|DebounceKey1|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~25_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(5));

-- Location: LCCOMB_X59_Y36_N22
\InputCleaner|DebounceKey1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~12_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(6) & ((GND) # (!\InputCleaner|DebounceKey1|Add0~11\))) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(6) & (\InputCleaner|DebounceKey1|Add0~11\ $ (GND)))
-- \InputCleaner|DebounceKey1|Add0~13\ = CARRY((\InputCleaner|DebounceKey1|s_debounceCnt\(6)) # (!\InputCleaner|DebounceKey1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(6),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~11\,
	combout => \InputCleaner|DebounceKey1|Add0~12_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~13\);

-- Location: LCCOMB_X59_Y36_N28
\InputCleaner|DebounceKey1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~18_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(9) & (\InputCleaner|DebounceKey1|Add0~17\ & VCC)) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(9) & (!\InputCleaner|DebounceKey1|Add0~17\))
-- \InputCleaner|DebounceKey1|Add0~19\ = CARRY((!\InputCleaner|DebounceKey1|s_debounceCnt\(9) & !\InputCleaner|DebounceKey1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(9),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~17\,
	combout => \InputCleaner|DebounceKey1|Add0~18_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~19\);

-- Location: LCCOMB_X59_Y36_N30
\InputCleaner|DebounceKey1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~20_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(10) & ((GND) # (!\InputCleaner|DebounceKey1|Add0~19\))) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(10) & (\InputCleaner|DebounceKey1|Add0~19\ $ (GND)))
-- \InputCleaner|DebounceKey1|Add0~21\ = CARRY((\InputCleaner|DebounceKey1|s_debounceCnt\(10)) # (!\InputCleaner|DebounceKey1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(10),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~19\,
	combout => \InputCleaner|DebounceKey1|Add0~20_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~21\);

-- Location: LCCOMB_X57_Y36_N22
\InputCleaner|DebounceKey1|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~16_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ & \InputCleaner|DebounceKey1|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	datad => \InputCleaner|DebounceKey1|Add0~20_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~16_combout\);

-- Location: FF_X57_Y36_N23
\InputCleaner|DebounceKey1|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~16_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(10));

-- Location: LCCOMB_X59_Y35_N0
\InputCleaner|DebounceKey1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~22_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(11) & (\InputCleaner|DebounceKey1|Add0~21\ & VCC)) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(11) & (!\InputCleaner|DebounceKey1|Add0~21\))
-- \InputCleaner|DebounceKey1|Add0~23\ = CARRY((!\InputCleaner|DebounceKey1|s_debounceCnt\(11) & !\InputCleaner|DebounceKey1|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(11),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~21\,
	combout => \InputCleaner|DebounceKey1|Add0~22_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~23\);

-- Location: LCCOMB_X58_Y36_N16
\InputCleaner|DebounceKey1|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~17_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\ & ((\InputCleaner|DebounceKey1|Add0~22_combout\) # (!\InputCleaner|DebounceKey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey1|Add0~22_combout\,
	datad => \InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~17_combout\);

-- Location: FF_X58_Y36_N17
\InputCleaner|DebounceKey1|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~17_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(11));

-- Location: LCCOMB_X59_Y35_N2
\InputCleaner|DebounceKey1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~24_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(12) & ((GND) # (!\InputCleaner|DebounceKey1|Add0~23\))) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(12) & (\InputCleaner|DebounceKey1|Add0~23\ $ (GND)))
-- \InputCleaner|DebounceKey1|Add0~25\ = CARRY((\InputCleaner|DebounceKey1|s_debounceCnt\(12)) # (!\InputCleaner|DebounceKey1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(12),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~23\,
	combout => \InputCleaner|DebounceKey1|Add0~24_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~25\);

-- Location: LCCOMB_X58_Y35_N14
\InputCleaner|DebounceKey1|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~11_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ & \InputCleaner|DebounceKey1|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	datad => \InputCleaner|DebounceKey1|Add0~24_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~11_combout\);

-- Location: FF_X58_Y35_N15
\InputCleaner|DebounceKey1|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~11_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(12));

-- Location: LCCOMB_X59_Y35_N4
\InputCleaner|DebounceKey1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~26_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(13) & (\InputCleaner|DebounceKey1|Add0~25\ & VCC)) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(13) & (!\InputCleaner|DebounceKey1|Add0~25\))
-- \InputCleaner|DebounceKey1|Add0~27\ = CARRY((!\InputCleaner|DebounceKey1|s_debounceCnt\(13) & !\InputCleaner|DebounceKey1|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(13),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~25\,
	combout => \InputCleaner|DebounceKey1|Add0~26_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~27\);

-- Location: LCCOMB_X59_Y35_N28
\InputCleaner|DebounceKey1|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~12_combout\ = (\InputCleaner|DebounceKey1|Add0~26_combout\ & \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|Add0~26_combout\,
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~12_combout\);

-- Location: FF_X59_Y35_N29
\InputCleaner|DebounceKey1|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~12_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(13));

-- Location: LCCOMB_X59_Y35_N6
\InputCleaner|DebounceKey1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~28_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(14) & ((GND) # (!\InputCleaner|DebounceKey1|Add0~27\))) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(14) & (\InputCleaner|DebounceKey1|Add0~27\ $ (GND)))
-- \InputCleaner|DebounceKey1|Add0~29\ = CARRY((\InputCleaner|DebounceKey1|s_debounceCnt\(14)) # (!\InputCleaner|DebounceKey1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(14),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~27\,
	combout => \InputCleaner|DebounceKey1|Add0~28_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~29\);

-- Location: LCCOMB_X58_Y36_N2
\InputCleaner|DebounceKey1|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~18_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\ & ((\InputCleaner|DebounceKey1|Add0~28_combout\) # (!\InputCleaner|DebounceKey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey1|Add0~28_combout\,
	datad => \InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~18_combout\);

-- Location: FF_X58_Y36_N3
\InputCleaner|DebounceKey1|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~18_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(14));

-- Location: LCCOMB_X59_Y35_N8
\InputCleaner|DebounceKey1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~30_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(15) & (\InputCleaner|DebounceKey1|Add0~29\ & VCC)) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(15) & (!\InputCleaner|DebounceKey1|Add0~29\))
-- \InputCleaner|DebounceKey1|Add0~31\ = CARRY((!\InputCleaner|DebounceKey1|s_debounceCnt\(15) & !\InputCleaner|DebounceKey1|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(15),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~29\,
	combout => \InputCleaner|DebounceKey1|Add0~30_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~31\);

-- Location: LCCOMB_X58_Y35_N0
\InputCleaner|DebounceKey1|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~6_combout\ = (\InputCleaner|DebounceKey1|Add0~30_combout\ & \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|Add0~30_combout\,
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~6_combout\);

-- Location: FF_X58_Y35_N1
\InputCleaner|DebounceKey1|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~6_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(15));

-- Location: LCCOMB_X59_Y35_N10
\InputCleaner|DebounceKey1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~32_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(16) & ((GND) # (!\InputCleaner|DebounceKey1|Add0~31\))) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(16) & (\InputCleaner|DebounceKey1|Add0~31\ $ (GND)))
-- \InputCleaner|DebounceKey1|Add0~33\ = CARRY((\InputCleaner|DebounceKey1|s_debounceCnt\(16)) # (!\InputCleaner|DebounceKey1|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(16),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~31\,
	combout => \InputCleaner|DebounceKey1|Add0~32_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~33\);

-- Location: LCCOMB_X57_Y36_N12
\InputCleaner|DebounceKey1|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~7_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ & \InputCleaner|DebounceKey1|Add0~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	datad => \InputCleaner|DebounceKey1|Add0~32_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~7_combout\);

-- Location: FF_X57_Y36_N13
\InputCleaner|DebounceKey1|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~7_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(16));

-- Location: LCCOMB_X59_Y35_N12
\InputCleaner|DebounceKey1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~34_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(17) & (\InputCleaner|DebounceKey1|Add0~33\ & VCC)) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(17) & (!\InputCleaner|DebounceKey1|Add0~33\))
-- \InputCleaner|DebounceKey1|Add0~35\ = CARRY((!\InputCleaner|DebounceKey1|s_debounceCnt\(17) & !\InputCleaner|DebounceKey1|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(17),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~33\,
	combout => \InputCleaner|DebounceKey1|Add0~34_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~35\);

-- Location: LCCOMB_X57_Y36_N26
\InputCleaner|DebounceKey1|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~8_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ & \InputCleaner|DebounceKey1|Add0~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	datad => \InputCleaner|DebounceKey1|Add0~34_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~8_combout\);

-- Location: FF_X57_Y36_N27
\InputCleaner|DebounceKey1|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~8_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(17));

-- Location: LCCOMB_X59_Y35_N14
\InputCleaner|DebounceKey1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~36_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(18) & ((GND) # (!\InputCleaner|DebounceKey1|Add0~35\))) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(18) & (\InputCleaner|DebounceKey1|Add0~35\ $ (GND)))
-- \InputCleaner|DebounceKey1|Add0~37\ = CARRY((\InputCleaner|DebounceKey1|s_debounceCnt\(18)) # (!\InputCleaner|DebounceKey1|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(18),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~35\,
	combout => \InputCleaner|DebounceKey1|Add0~36_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~37\);

-- Location: LCCOMB_X58_Y36_N12
\InputCleaner|DebounceKey1|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt[18]~19_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\ & (\InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\ & ((\InputCleaner|DebounceKey1|Add0~36_combout\) # 
-- (!\InputCleaner|DebounceKey1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|Add0~36_combout\,
	datab => \InputCleaner|DebounceKey1|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	datad => \InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt[18]~19_combout\);

-- Location: FF_X58_Y36_N13
\InputCleaner|DebounceKey1|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(18));

-- Location: LCCOMB_X59_Y35_N16
\InputCleaner|DebounceKey1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~38_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(19) & (\InputCleaner|DebounceKey1|Add0~37\ & VCC)) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(19) & (!\InputCleaner|DebounceKey1|Add0~37\))
-- \InputCleaner|DebounceKey1|Add0~39\ = CARRY((!\InputCleaner|DebounceKey1|s_debounceCnt\(19) & !\InputCleaner|DebounceKey1|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(19),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~37\,
	combout => \InputCleaner|DebounceKey1|Add0~38_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~39\);

-- Location: LCCOMB_X58_Y36_N30
\InputCleaner|DebounceKey1|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt[19]~20_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\ & (\InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\ & ((\InputCleaner|DebounceKey1|Add0~38_combout\) # 
-- (!\InputCleaner|DebounceKey1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	datab => \InputCleaner|DebounceKey1|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey1|Add0~38_combout\,
	datad => \InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt[19]~20_combout\);

-- Location: FF_X58_Y36_N31
\InputCleaner|DebounceKey1|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(19));

-- Location: LCCOMB_X59_Y35_N18
\InputCleaner|DebounceKey1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~40_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(20) & ((GND) # (!\InputCleaner|DebounceKey1|Add0~39\))) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(20) & (\InputCleaner|DebounceKey1|Add0~39\ $ (GND)))
-- \InputCleaner|DebounceKey1|Add0~41\ = CARRY((\InputCleaner|DebounceKey1|s_debounceCnt\(20)) # (!\InputCleaner|DebounceKey1|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(20),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~39\,
	combout => \InputCleaner|DebounceKey1|Add0~40_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~41\);

-- Location: LCCOMB_X59_Y35_N24
\InputCleaner|DebounceKey1|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt[20]~9_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\ & (\InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ & \InputCleaner|DebounceKey1|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	datad => \InputCleaner|DebounceKey1|Add0~40_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt[20]~9_combout\);

-- Location: FF_X59_Y35_N25
\InputCleaner|DebounceKey1|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(20));

-- Location: LCCOMB_X57_Y36_N0
\InputCleaner|DebounceKey1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|LessThan0~4_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(16)) # ((\InputCleaner|DebounceKey1|s_debounceCnt\(15)) # (\InputCleaner|DebounceKey1|s_debounceCnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(16),
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(15),
	datad => \InputCleaner|DebounceKey1|s_debounceCnt\(17),
	combout => \InputCleaner|DebounceKey1|LessThan0~4_combout\);

-- Location: LCCOMB_X58_Y36_N24
\InputCleaner|DebounceKey1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|LessThan0~0_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(0)) # (\InputCleaner|DebounceKey1|s_debounceCnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(0),
	datad => \InputCleaner|DebounceKey1|s_debounceCnt\(5),
	combout => \InputCleaner|DebounceKey1|LessThan0~0_combout\);

-- Location: LCCOMB_X57_Y36_N18
\InputCleaner|DebounceKey1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|LessThan0~1_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(7)) # ((\InputCleaner|DebounceKey1|s_debounceCnt\(6) & ((\InputCleaner|DebounceKey1|LessThan0~0_combout\) # 
-- (!\InputCleaner|DebounceKey1|s_pulsedOut~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(7),
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(6),
	datac => \InputCleaner|DebounceKey1|s_pulsedOut~7_combout\,
	datad => \InputCleaner|DebounceKey1|LessThan0~0_combout\,
	combout => \InputCleaner|DebounceKey1|LessThan0~1_combout\);

-- Location: LCCOMB_X57_Y36_N16
\InputCleaner|DebounceKey1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|LessThan0~2_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(10)) # ((\InputCleaner|DebounceKey1|s_debounceCnt\(9) & (\InputCleaner|DebounceKey1|s_debounceCnt\(8) & \InputCleaner|DebounceKey1|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(10),
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(9),
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(8),
	datad => \InputCleaner|DebounceKey1|LessThan0~1_combout\,
	combout => \InputCleaner|DebounceKey1|LessThan0~2_combout\);

-- Location: LCCOMB_X57_Y36_N10
\InputCleaner|DebounceKey1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|LessThan0~3_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(12)) # ((\InputCleaner|DebounceKey1|s_debounceCnt\(13)) # ((\InputCleaner|DebounceKey1|s_debounceCnt\(11) & \InputCleaner|DebounceKey1|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(12),
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(11),
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(13),
	datad => \InputCleaner|DebounceKey1|LessThan0~2_combout\,
	combout => \InputCleaner|DebounceKey1|LessThan0~3_combout\);

-- Location: LCCOMB_X57_Y36_N6
\InputCleaner|DebounceKey1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|LessThan0~5_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(18) & ((\InputCleaner|DebounceKey1|LessThan0~4_combout\) # ((\InputCleaner|DebounceKey1|s_debounceCnt\(14) & \InputCleaner|DebounceKey1|LessThan0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(14),
	datab => \InputCleaner|DebounceKey1|LessThan0~4_combout\,
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(18),
	datad => \InputCleaner|DebounceKey1|LessThan0~3_combout\,
	combout => \InputCleaner|DebounceKey1|LessThan0~5_combout\);

-- Location: LCCOMB_X57_Y36_N20
\InputCleaner|DebounceKey1|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|LessThan0~6_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(20)) # ((\InputCleaner|DebounceKey1|s_debounceCnt\(21)) # ((\InputCleaner|DebounceKey1|s_debounceCnt\(19) & \InputCleaner|DebounceKey1|LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(19),
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(20),
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(21),
	datad => \InputCleaner|DebounceKey1|LessThan0~5_combout\,
	combout => \InputCleaner|DebounceKey1|LessThan0~6_combout\);

-- Location: LCCOMB_X58_Y36_N18
\InputCleaner|DebounceKey1|s_debounceCnt[21]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\ = (\InputCleaner|DebounceKey1|s_dirtyIn~q\ & ((!\InputCleaner|DebounceKey1|LessThan0~6_combout\) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_dirtyIn~q\,
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(22),
	datad => \InputCleaner|DebounceKey1|LessThan0~6_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\);

-- Location: LCCOMB_X59_Y36_N6
\InputCleaner|DebounceKey1|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~3_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\ & ((\InputCleaner|DebounceKey1|Add0~12_combout\) # (!\InputCleaner|DebounceKey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey1|Add0~12_combout\,
	datad => \InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~3_combout\);

-- Location: FF_X59_Y36_N7
\InputCleaner|DebounceKey1|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~3_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(6));

-- Location: LCCOMB_X59_Y36_N24
\InputCleaner|DebounceKey1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~14_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(7) & (\InputCleaner|DebounceKey1|Add0~13\ & VCC)) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(7) & (!\InputCleaner|DebounceKey1|Add0~13\))
-- \InputCleaner|DebounceKey1|Add0~15\ = CARRY((!\InputCleaner|DebounceKey1|s_debounceCnt\(7) & !\InputCleaner|DebounceKey1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(7),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~13\,
	combout => \InputCleaner|DebounceKey1|Add0~14_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~15\);

-- Location: LCCOMB_X57_Y36_N28
\InputCleaner|DebounceKey1|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~13_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ & \InputCleaner|DebounceKey1|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	datad => \InputCleaner|DebounceKey1|Add0~14_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~13_combout\);

-- Location: FF_X57_Y36_N29
\InputCleaner|DebounceKey1|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~13_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(7));

-- Location: LCCOMB_X59_Y36_N26
\InputCleaner|DebounceKey1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~16_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(8) & ((GND) # (!\InputCleaner|DebounceKey1|Add0~15\))) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(8) & (\InputCleaner|DebounceKey1|Add0~15\ $ (GND)))
-- \InputCleaner|DebounceKey1|Add0~17\ = CARRY((\InputCleaner|DebounceKey1|s_debounceCnt\(8)) # (!\InputCleaner|DebounceKey1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(8),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~15\,
	combout => \InputCleaner|DebounceKey1|Add0~16_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~17\);

-- Location: LCCOMB_X59_Y36_N4
\InputCleaner|DebounceKey1|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~14_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\ & ((\InputCleaner|DebounceKey1|Add0~16_combout\) # (!\InputCleaner|DebounceKey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey1|Add0~16_combout\,
	datad => \InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~14_combout\);

-- Location: FF_X59_Y36_N5
\InputCleaner|DebounceKey1|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~14_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(8));

-- Location: LCCOMB_X59_Y36_N2
\InputCleaner|DebounceKey1|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~15_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\ & ((\InputCleaner|DebounceKey1|Add0~18_combout\) # (!\InputCleaner|DebounceKey1|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|Add0~18_combout\,
	datac => \InputCleaner|DebounceKey1|s_previousIn~q\,
	datad => \InputCleaner|DebounceKey1|s_debounceCnt[21]~2_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~15_combout\);

-- Location: FF_X59_Y36_N3
\InputCleaner|DebounceKey1|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~15_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(9));

-- Location: LCCOMB_X58_Y36_N22
\InputCleaner|DebounceKey1|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_pulsedOut~4_combout\ = (!\InputCleaner|DebounceKey1|s_debounceCnt\(9) & (!\InputCleaner|DebounceKey1|s_debounceCnt\(7) & (!\InputCleaner|DebounceKey1|s_debounceCnt\(10) & !\InputCleaner|DebounceKey1|s_debounceCnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(9),
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(7),
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(10),
	datad => \InputCleaner|DebounceKey1|s_debounceCnt\(8),
	combout => \InputCleaner|DebounceKey1|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X58_Y36_N8
\InputCleaner|DebounceKey1|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_pulsedOut~5_combout\ = (!\InputCleaner|DebounceKey1|s_debounceCnt\(18) & (!\InputCleaner|DebounceKey1|s_debounceCnt\(11) & (!\InputCleaner|DebounceKey1|s_debounceCnt\(19) & !\InputCleaner|DebounceKey1|s_debounceCnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(18),
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(11),
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(19),
	datad => \InputCleaner|DebounceKey1|s_debounceCnt\(14),
	combout => \InputCleaner|DebounceKey1|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X59_Y35_N26
\InputCleaner|DebounceKey1|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_pulsedOut~3_combout\ = (!\InputCleaner|DebounceKey1|s_debounceCnt\(21) & (!\InputCleaner|DebounceKey1|s_debounceCnt\(13) & (!\InputCleaner|DebounceKey1|s_debounceCnt\(20) & !\InputCleaner|DebounceKey1|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(21),
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(13),
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(20),
	datad => \InputCleaner|DebounceKey1|s_debounceCnt\(12),
	combout => \InputCleaner|DebounceKey1|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X58_Y36_N0
\InputCleaner|DebounceKey1|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_pulsedOut~2_combout\ = (!\InputCleaner|DebounceKey1|s_debounceCnt\(17) & (!\InputCleaner|DebounceKey1|s_debounceCnt\(16) & (!\InputCleaner|DebounceKey1|s_debounceCnt\(6) & !\InputCleaner|DebounceKey1|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(17),
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(16),
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(6),
	datad => \InputCleaner|DebounceKey1|s_debounceCnt\(15),
	combout => \InputCleaner|DebounceKey1|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X58_Y36_N6
\InputCleaner|DebounceKey1|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_pulsedOut~6_combout\ = (\InputCleaner|DebounceKey1|s_pulsedOut~4_combout\ & (\InputCleaner|DebounceKey1|s_pulsedOut~5_combout\ & (\InputCleaner|DebounceKey1|s_pulsedOut~3_combout\ & 
-- \InputCleaner|DebounceKey1|s_pulsedOut~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_pulsedOut~4_combout\,
	datab => \InputCleaner|DebounceKey1|s_pulsedOut~5_combout\,
	datac => \InputCleaner|DebounceKey1|s_pulsedOut~3_combout\,
	datad => \InputCleaner|DebounceKey1|s_pulsedOut~2_combout\,
	combout => \InputCleaner|DebounceKey1|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X58_Y36_N10
\InputCleaner|DebounceKey1|s_debounceCnt[21]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt[21]~29_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(0)) # ((\InputCleaner|DebounceKey1|s_debounceCnt\(5)) # ((!\InputCleaner|DebounceKey1|s_pulsedOut~6_combout\) # 
-- (!\InputCleaner|DebounceKey1|s_pulsedOut~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(0),
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(5),
	datac => \InputCleaner|DebounceKey1|s_pulsedOut~7_combout\,
	datad => \InputCleaner|DebounceKey1|s_pulsedOut~6_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt[21]~29_combout\);

-- Location: LCCOMB_X58_Y36_N4
\InputCleaner|DebounceKey1|s_debounceCnt[21]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\ = ((\InputCleaner|DebounceKey1|s_debounceCnt\(22)) # ((\InputCleaner|DebounceKey1|s_debounceCnt[21]~29_combout\) # (!\InputCleaner|DebounceKey1|s_previousIn~q\))) # 
-- (!\InputCleaner|DebounceKey1|s_dirtyIn~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_dirtyIn~q\,
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(22),
	datac => \InputCleaner|DebounceKey1|s_previousIn~q\,
	datad => \InputCleaner|DebounceKey1|s_debounceCnt[21]~29_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\);

-- Location: LCCOMB_X59_Y35_N20
\InputCleaner|DebounceKey1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~42_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(21) & (\InputCleaner|DebounceKey1|Add0~41\ & VCC)) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(21) & (!\InputCleaner|DebounceKey1|Add0~41\))
-- \InputCleaner|DebounceKey1|Add0~43\ = CARRY((!\InputCleaner|DebounceKey1|s_debounceCnt\(21) & !\InputCleaner|DebounceKey1|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(21),
	datad => VCC,
	cin => \InputCleaner|DebounceKey1|Add0~41\,
	combout => \InputCleaner|DebounceKey1|Add0~42_combout\,
	cout => \InputCleaner|DebounceKey1|Add0~43\);

-- Location: LCCOMB_X59_Y35_N30
\InputCleaner|DebounceKey1|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt[21]~10_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\ & (\InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ & \InputCleaner|DebounceKey1|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	datad => \InputCleaner|DebounceKey1|Add0~42_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt[21]~10_combout\);

-- Location: FF_X59_Y35_N31
\InputCleaner|DebounceKey1|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(21));

-- Location: LCCOMB_X59_Y35_N22
\InputCleaner|DebounceKey1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|Add0~44_combout\ = \InputCleaner|DebounceKey1|Add0~43\ $ (\InputCleaner|DebounceKey1|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \InputCleaner|DebounceKey1|s_debounceCnt\(22),
	cin => \InputCleaner|DebounceKey1|Add0~43\,
	combout => \InputCleaner|DebounceKey1|Add0~44_combout\);

-- Location: LCCOMB_X58_Y36_N20
\InputCleaner|DebounceKey1|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt[22]~27_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt\(22) & (((!\InputCleaner|DebounceKey1|LessThan0~6_combout\)))) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(22) & 
-- ((\InputCleaner|DebounceKey1|s_debounceCnt[21]~29_combout\) # ((!\InputCleaner|DebounceKey1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt[21]~29_combout\,
	datab => \InputCleaner|DebounceKey1|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(22),
	datad => \InputCleaner|DebounceKey1|LessThan0~6_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X58_Y36_N26
\InputCleaner|DebounceKey1|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt[22]~28_combout\ = (\InputCleaner|DebounceKey1|s_dirtyIn~q\ & (\InputCleaner|DebounceKey1|s_debounceCnt[22]~27_combout\ & ((\InputCleaner|DebounceKey1|Add0~44_combout\) # 
-- (!\InputCleaner|DebounceKey1|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_dirtyIn~q\,
	datab => \InputCleaner|DebounceKey1|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey1|Add0~44_combout\,
	datad => \InputCleaner|DebounceKey1|s_debounceCnt[22]~27_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt[22]~28_combout\);

-- Location: FF_X58_Y36_N27
\InputCleaner|DebounceKey1|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(22));

-- Location: LCCOMB_X57_Y36_N30
\InputCleaner|DebounceKey1|s_debounceCnt[21]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ = (\InputCleaner|DebounceKey1|s_previousIn~q\ & (\InputCleaner|DebounceKey1|s_dirtyIn~q\ & ((!\InputCleaner|DebounceKey1|LessThan0~6_combout\) # (!\InputCleaner|DebounceKey1|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_previousIn~q\,
	datab => \InputCleaner|DebounceKey1|s_dirtyIn~q\,
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(22),
	datad => \InputCleaner|DebounceKey1|LessThan0~6_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\);

-- Location: LCCOMB_X57_Y36_N8
\InputCleaner|DebounceKey1|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_debounceCnt~21_combout\ = (\InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\ & \InputCleaner|DebounceKey1|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey1|s_debounceCnt[21]~5_combout\,
	datad => \InputCleaner|DebounceKey1|Add0~2_combout\,
	combout => \InputCleaner|DebounceKey1|s_debounceCnt~21_combout\);

-- Location: FF_X57_Y36_N9
\InputCleaner|DebounceKey1|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_debounceCnt~21_combout\,
	ena => \InputCleaner|DebounceKey1|s_debounceCnt[21]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_debounceCnt\(1));

-- Location: LCCOMB_X57_Y36_N4
\InputCleaner|DebounceKey1|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_pulsedOut~7_combout\ = (!\InputCleaner|DebounceKey1|s_debounceCnt\(1) & (!\InputCleaner|DebounceKey1|s_debounceCnt\(3) & (!\InputCleaner|DebounceKey1|s_debounceCnt\(2) & !\InputCleaner|DebounceKey1|s_debounceCnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_debounceCnt\(1),
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(3),
	datac => \InputCleaner|DebounceKey1|s_debounceCnt\(2),
	datad => \InputCleaner|DebounceKey1|s_debounceCnt\(4),
	combout => \InputCleaner|DebounceKey1|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X59_Y36_N0
\InputCleaner|DebounceKey1|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_pulsedOut~8_combout\ = (\InputCleaner|DebounceKey1|s_previousIn~q\ & (!\InputCleaner|DebounceKey1|s_debounceCnt\(22) & (\InputCleaner|DebounceKey1|s_dirtyIn~q\ & \InputCleaner|DebounceKey1|s_debounceCnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_previousIn~q\,
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(22),
	datac => \InputCleaner|DebounceKey1|s_dirtyIn~q\,
	datad => \InputCleaner|DebounceKey1|s_debounceCnt\(0),
	combout => \InputCleaner|DebounceKey1|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X59_Y36_N8
\InputCleaner|DebounceKey1|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey1|s_pulsedOut~9_combout\ = (\InputCleaner|DebounceKey1|s_pulsedOut~7_combout\ & (!\InputCleaner|DebounceKey1|s_debounceCnt\(5) & (\InputCleaner|DebounceKey1|s_pulsedOut~6_combout\ & 
-- \InputCleaner|DebounceKey1|s_pulsedOut~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_pulsedOut~7_combout\,
	datab => \InputCleaner|DebounceKey1|s_debounceCnt\(5),
	datac => \InputCleaner|DebounceKey1|s_pulsedOut~6_combout\,
	datad => \InputCleaner|DebounceKey1|s_pulsedOut~8_combout\,
	combout => \InputCleaner|DebounceKey1|s_pulsedOut~9_combout\);

-- Location: FF_X59_Y36_N9
\InputCleaner|DebounceKey1|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey1|s_pulsedOut~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey1|s_pulsedOut~q\);

-- Location: LCCOMB_X58_Y30_N0
\StateController|cycleDelay[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[0]~34_combout\ = \StateController|cycleDelay\(0) $ (VCC)
-- \StateController|cycleDelay[0]~35\ = CARRY(\StateController|cycleDelay\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(0),
	datad => VCC,
	combout => \StateController|cycleDelay[0]~34_combout\,
	cout => \StateController|cycleDelay[0]~35\);

-- Location: LCCOMB_X59_Y29_N0
\StateController|cycleDelay[5]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[5]~100_combout\ = (\InputCleaner|DebounceKey1|s_pulsedOut~q\) # ((\InputCleaner|DebounceKey2|s_pulsedOut~q\) # ((!\StateController|currState.t_GLOBALRESET~q\ & \StateController|LessThan0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_pulsedOut~q\,
	datab => \StateController|currState.t_GLOBALRESET~q\,
	datac => \InputCleaner|DebounceKey2|s_pulsedOut~q\,
	datad => \StateController|LessThan0~7_combout\,
	combout => \StateController|cycleDelay[5]~100_combout\);

-- Location: LCCOMB_X59_Y29_N16
\StateController|debugStateVector[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|debugStateVector[1]~0_combout\ = (!\InputCleaner|DebounceKey1|s_pulsedOut~q\ & !\InputCleaner|DebounceKey2|s_pulsedOut~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey1|s_pulsedOut~q\,
	datad => \InputCleaner|DebounceKey2|s_pulsedOut~q\,
	combout => \StateController|debugStateVector[1]~0_combout\);

-- Location: LCCOMB_X67_Y37_N10
\InputCleaner|DebounceKey0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~0_combout\ = \InputCleaner|DebounceKey0|s_debounceCnt\(0) $ (VCC)
-- \InputCleaner|DebounceKey0|Add0~1\ = CARRY(\InputCleaner|DebounceKey0|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(0),
	datad => VCC,
	combout => \InputCleaner|DebounceKey0|Add0~0_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~1\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X66_Y36_N14
\InputCleaner|DebounceKey0|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_dirtyIn~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \InputCleaner|DebounceKey0|s_dirtyIn~0_combout\);

-- Location: FF_X66_Y36_N15
\InputCleaner|DebounceKey0|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_dirtyIn~q\);

-- Location: FF_X66_Y36_N5
\InputCleaner|DebounceKey0|s_previousIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \InputCleaner|DebounceKey0|s_dirtyIn~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_previousIn~q\);

-- Location: LCCOMB_X69_Y36_N12
\InputCleaner|DebounceKey0|s_pulsedOut~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_pulsedOut~7_combout\ = (!\InputCleaner|DebounceKey0|s_debounceCnt\(4) & (!\InputCleaner|DebounceKey0|s_debounceCnt\(3) & (!\InputCleaner|DebounceKey0|s_debounceCnt\(2) & !\InputCleaner|DebounceKey0|s_debounceCnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(4),
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(3),
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(2),
	datad => \InputCleaner|DebounceKey0|s_debounceCnt\(1),
	combout => \InputCleaner|DebounceKey0|s_pulsedOut~7_combout\);

-- Location: LCCOMB_X66_Y36_N12
\InputCleaner|DebounceKey0|s_debounceCnt[20]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(22)) # (((\InputCleaner|DebounceKey0|s_debounceCnt[20]~29_combout\) # (!\InputCleaner|DebounceKey0|s_dirtyIn~q\)) # 
-- (!\InputCleaner|DebounceKey0|s_previousIn~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(22),
	datab => \InputCleaner|DebounceKey0|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey0|s_dirtyIn~q\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~29_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\);

-- Location: LCCOMB_X66_Y36_N2
\InputCleaner|DebounceKey0|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|LessThan0~5_combout\ = (!\InputCleaner|DebounceKey0|s_debounceCnt\(21) & !\InputCleaner|DebounceKey0|s_debounceCnt\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(21),
	datad => \InputCleaner|DebounceKey0|s_debounceCnt\(20),
	combout => \InputCleaner|DebounceKey0|LessThan0~5_combout\);

-- Location: LCCOMB_X69_Y36_N10
\InputCleaner|DebounceKey0|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|LessThan0~2_combout\ = (!\InputCleaner|DebounceKey0|s_debounceCnt\(12) & !\InputCleaner|DebounceKey0|s_debounceCnt\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(12),
	datad => \InputCleaner|DebounceKey0|s_debounceCnt\(13),
	combout => \InputCleaner|DebounceKey0|LessThan0~2_combout\);

-- Location: LCCOMB_X67_Y37_N20
\InputCleaner|DebounceKey0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~10_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(5) & (\InputCleaner|DebounceKey0|Add0~9\ & VCC)) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(5) & (!\InputCleaner|DebounceKey0|Add0~9\))
-- \InputCleaner|DebounceKey0|Add0~11\ = CARRY((!\InputCleaner|DebounceKey0|s_debounceCnt\(5) & !\InputCleaner|DebounceKey0|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(5),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~9\,
	combout => \InputCleaner|DebounceKey0|Add0~10_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~11\);

-- Location: LCCOMB_X67_Y37_N22
\InputCleaner|DebounceKey0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~12_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(6) & ((GND) # (!\InputCleaner|DebounceKey0|Add0~11\))) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(6) & (\InputCleaner|DebounceKey0|Add0~11\ $ (GND)))
-- \InputCleaner|DebounceKey0|Add0~13\ = CARRY((\InputCleaner|DebounceKey0|s_debounceCnt\(6)) # (!\InputCleaner|DebounceKey0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(6),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~11\,
	combout => \InputCleaner|DebounceKey0|Add0~12_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~13\);

-- Location: LCCOMB_X68_Y36_N0
\InputCleaner|DebounceKey0|s_debounceCnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~3_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\ & ((\InputCleaner|DebounceKey0|Add0~12_combout\) # (!\InputCleaner|DebounceKey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\,
	datad => \InputCleaner|DebounceKey0|Add0~12_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~3_combout\);

-- Location: FF_X68_Y36_N1
\InputCleaner|DebounceKey0|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~3_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(6));

-- Location: LCCOMB_X67_Y37_N24
\InputCleaner|DebounceKey0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~14_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(7) & (\InputCleaner|DebounceKey0|Add0~13\ & VCC)) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(7) & (!\InputCleaner|DebounceKey0|Add0~13\))
-- \InputCleaner|DebounceKey0|Add0~15\ = CARRY((!\InputCleaner|DebounceKey0|s_debounceCnt\(7) & !\InputCleaner|DebounceKey0|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(7),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~13\,
	combout => \InputCleaner|DebounceKey0|Add0~14_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~15\);

-- Location: LCCOMB_X68_Y36_N10
\InputCleaner|DebounceKey0|s_debounceCnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~13_combout\ = (\InputCleaner|DebounceKey0|Add0~14_combout\ & \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|Add0~14_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~13_combout\);

-- Location: FF_X68_Y36_N11
\InputCleaner|DebounceKey0|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~13_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(7));

-- Location: LCCOMB_X67_Y37_N26
\InputCleaner|DebounceKey0|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~16_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(8) & ((GND) # (!\InputCleaner|DebounceKey0|Add0~15\))) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(8) & (\InputCleaner|DebounceKey0|Add0~15\ $ (GND)))
-- \InputCleaner|DebounceKey0|Add0~17\ = CARRY((\InputCleaner|DebounceKey0|s_debounceCnt\(8)) # (!\InputCleaner|DebounceKey0|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(8),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~15\,
	combout => \InputCleaner|DebounceKey0|Add0~16_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~17\);

-- Location: LCCOMB_X68_Y36_N4
\InputCleaner|DebounceKey0|s_debounceCnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~14_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\ & ((\InputCleaner|DebounceKey0|Add0~16_combout\) # (!\InputCleaner|DebounceKey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\,
	datab => \InputCleaner|DebounceKey0|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey0|Add0~16_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~14_combout\);

-- Location: FF_X68_Y36_N5
\InputCleaner|DebounceKey0|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~14_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(8));

-- Location: LCCOMB_X67_Y37_N28
\InputCleaner|DebounceKey0|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~18_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(9) & (\InputCleaner|DebounceKey0|Add0~17\ & VCC)) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(9) & (!\InputCleaner|DebounceKey0|Add0~17\))
-- \InputCleaner|DebounceKey0|Add0~19\ = CARRY((!\InputCleaner|DebounceKey0|s_debounceCnt\(9) & !\InputCleaner|DebounceKey0|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(9),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~17\,
	combout => \InputCleaner|DebounceKey0|Add0~18_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~19\);

-- Location: LCCOMB_X68_Y36_N18
\InputCleaner|DebounceKey0|s_debounceCnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~15_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\ & ((\InputCleaner|DebounceKey0|Add0~18_combout\) # (!\InputCleaner|DebounceKey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\,
	datab => \InputCleaner|DebounceKey0|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey0|Add0~18_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~15_combout\);

-- Location: FF_X68_Y36_N19
\InputCleaner|DebounceKey0|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~15_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(9));

-- Location: LCCOMB_X67_Y37_N30
\InputCleaner|DebounceKey0|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~20_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(10) & ((GND) # (!\InputCleaner|DebounceKey0|Add0~19\))) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(10) & (\InputCleaner|DebounceKey0|Add0~19\ $ (GND)))
-- \InputCleaner|DebounceKey0|Add0~21\ = CARRY((\InputCleaner|DebounceKey0|s_debounceCnt\(10)) # (!\InputCleaner|DebounceKey0|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(10),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~19\,
	combout => \InputCleaner|DebounceKey0|Add0~20_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~21\);

-- Location: LCCOMB_X68_Y36_N24
\InputCleaner|DebounceKey0|s_debounceCnt~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~16_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\ & \InputCleaner|DebounceKey0|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	datad => \InputCleaner|DebounceKey0|Add0~20_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~16_combout\);

-- Location: FF_X68_Y36_N25
\InputCleaner|DebounceKey0|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~16_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(10));

-- Location: LCCOMB_X69_Y36_N24
\InputCleaner|DebounceKey0|s_pulsedOut~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_pulsedOut~8_combout\ = (!\InputCleaner|DebounceKey0|s_debounceCnt\(5) & \InputCleaner|DebounceKey0|s_pulsedOut~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(5),
	datad => \InputCleaner|DebounceKey0|s_pulsedOut~7_combout\,
	combout => \InputCleaner|DebounceKey0|s_pulsedOut~8_combout\);

-- Location: LCCOMB_X68_Y36_N28
\InputCleaner|DebounceKey0|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|LessThan0~0_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(7)) # ((\InputCleaner|DebounceKey0|s_debounceCnt\(6) & ((\InputCleaner|DebounceKey0|s_debounceCnt\(0)) # (!\InputCleaner|DebounceKey0|s_pulsedOut~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(7),
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(6),
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(0),
	datad => \InputCleaner|DebounceKey0|s_pulsedOut~8_combout\,
	combout => \InputCleaner|DebounceKey0|LessThan0~0_combout\);

-- Location: LCCOMB_X68_Y36_N2
\InputCleaner|DebounceKey0|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|LessThan0~1_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(10)) # ((\InputCleaner|DebounceKey0|s_debounceCnt\(9) & (\InputCleaner|DebounceKey0|s_debounceCnt\(8) & \InputCleaner|DebounceKey0|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(10),
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(9),
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(8),
	datad => \InputCleaner|DebounceKey0|LessThan0~0_combout\,
	combout => \InputCleaner|DebounceKey0|LessThan0~1_combout\);

-- Location: LCCOMB_X68_Y36_N12
\InputCleaner|DebounceKey0|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|LessThan0~3_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(14) & (((\InputCleaner|DebounceKey0|s_debounceCnt\(11) & \InputCleaner|DebounceKey0|LessThan0~1_combout\)) # (!\InputCleaner|DebounceKey0|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(14),
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(11),
	datac => \InputCleaner|DebounceKey0|LessThan0~2_combout\,
	datad => \InputCleaner|DebounceKey0|LessThan0~1_combout\,
	combout => \InputCleaner|DebounceKey0|LessThan0~3_combout\);

-- Location: LCCOMB_X68_Y36_N6
\InputCleaner|DebounceKey0|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|LessThan0~4_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(17)) # ((\InputCleaner|DebounceKey0|s_debounceCnt\(15)) # ((\InputCleaner|DebounceKey0|s_debounceCnt\(16)) # (\InputCleaner|DebounceKey0|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(17),
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(15),
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(16),
	datad => \InputCleaner|DebounceKey0|LessThan0~3_combout\,
	combout => \InputCleaner|DebounceKey0|LessThan0~4_combout\);

-- Location: LCCOMB_X68_Y36_N16
\InputCleaner|DebounceKey0|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|LessThan0~6_combout\ = ((\InputCleaner|DebounceKey0|s_debounceCnt\(19) & (\InputCleaner|DebounceKey0|s_debounceCnt\(18) & \InputCleaner|DebounceKey0|LessThan0~4_combout\))) # (!\InputCleaner|DebounceKey0|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(19),
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(18),
	datac => \InputCleaner|DebounceKey0|LessThan0~5_combout\,
	datad => \InputCleaner|DebounceKey0|LessThan0~4_combout\,
	combout => \InputCleaner|DebounceKey0|LessThan0~6_combout\);

-- Location: LCCOMB_X68_Y36_N22
\InputCleaner|DebounceKey0|s_debounceCnt[20]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\ = (\InputCleaner|DebounceKey0|s_dirtyIn~q\ & ((!\InputCleaner|DebounceKey0|LessThan0~6_combout\) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_dirtyIn~q\,
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(22),
	datad => \InputCleaner|DebounceKey0|LessThan0~6_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\);

-- Location: LCCOMB_X67_Y36_N0
\InputCleaner|DebounceKey0|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~22_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(11) & (\InputCleaner|DebounceKey0|Add0~21\ & VCC)) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(11) & (!\InputCleaner|DebounceKey0|Add0~21\))
-- \InputCleaner|DebounceKey0|Add0~23\ = CARRY((!\InputCleaner|DebounceKey0|s_debounceCnt\(11) & !\InputCleaner|DebounceKey0|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(11),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~21\,
	combout => \InputCleaner|DebounceKey0|Add0~22_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~23\);

-- Location: LCCOMB_X68_Y36_N26
\InputCleaner|DebounceKey0|s_debounceCnt~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~17_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\ & ((\InputCleaner|DebounceKey0|Add0~22_combout\) # (!\InputCleaner|DebounceKey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\,
	datad => \InputCleaner|DebounceKey0|Add0~22_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~17_combout\);

-- Location: FF_X68_Y36_N27
\InputCleaner|DebounceKey0|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~17_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(11));

-- Location: LCCOMB_X67_Y36_N2
\InputCleaner|DebounceKey0|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~24_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(12) & ((GND) # (!\InputCleaner|DebounceKey0|Add0~23\))) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(12) & (\InputCleaner|DebounceKey0|Add0~23\ $ (GND)))
-- \InputCleaner|DebounceKey0|Add0~25\ = CARRY((\InputCleaner|DebounceKey0|s_debounceCnt\(12)) # (!\InputCleaner|DebounceKey0|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(12),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~23\,
	combout => \InputCleaner|DebounceKey0|Add0~24_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~25\);

-- Location: LCCOMB_X69_Y36_N4
\InputCleaner|DebounceKey0|s_debounceCnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~11_combout\ = (\InputCleaner|DebounceKey0|Add0~24_combout\ & \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|Add0~24_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~11_combout\);

-- Location: FF_X69_Y36_N5
\InputCleaner|DebounceKey0|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~11_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(12));

-- Location: LCCOMB_X67_Y36_N4
\InputCleaner|DebounceKey0|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~26_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(13) & (\InputCleaner|DebounceKey0|Add0~25\ & VCC)) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(13) & (!\InputCleaner|DebounceKey0|Add0~25\))
-- \InputCleaner|DebounceKey0|Add0~27\ = CARRY((!\InputCleaner|DebounceKey0|s_debounceCnt\(13) & !\InputCleaner|DebounceKey0|Add0~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(13),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~25\,
	combout => \InputCleaner|DebounceKey0|Add0~26_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~27\);

-- Location: LCCOMB_X69_Y36_N18
\InputCleaner|DebounceKey0|s_debounceCnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~12_combout\ = (\InputCleaner|DebounceKey0|Add0~26_combout\ & \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|Add0~26_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~12_combout\);

-- Location: FF_X69_Y36_N19
\InputCleaner|DebounceKey0|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~12_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(13));

-- Location: LCCOMB_X67_Y36_N6
\InputCleaner|DebounceKey0|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~28_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(14) & ((GND) # (!\InputCleaner|DebounceKey0|Add0~27\))) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(14) & (\InputCleaner|DebounceKey0|Add0~27\ $ (GND)))
-- \InputCleaner|DebounceKey0|Add0~29\ = CARRY((\InputCleaner|DebounceKey0|s_debounceCnt\(14)) # (!\InputCleaner|DebounceKey0|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(14),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~27\,
	combout => \InputCleaner|DebounceKey0|Add0~28_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~29\);

-- Location: LCCOMB_X66_Y36_N28
\InputCleaner|DebounceKey0|s_debounceCnt~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~18_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\ & ((\InputCleaner|DebounceKey0|Add0~28_combout\) # (!\InputCleaner|DebounceKey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|Add0~28_combout\,
	datac => \InputCleaner|DebounceKey0|s_previousIn~q\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~18_combout\);

-- Location: FF_X66_Y36_N29
\InputCleaner|DebounceKey0|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~18_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(14));

-- Location: LCCOMB_X67_Y36_N8
\InputCleaner|DebounceKey0|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~30_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(15) & (\InputCleaner|DebounceKey0|Add0~29\ & VCC)) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(15) & (!\InputCleaner|DebounceKey0|Add0~29\))
-- \InputCleaner|DebounceKey0|Add0~31\ = CARRY((!\InputCleaner|DebounceKey0|s_debounceCnt\(15) & !\InputCleaner|DebounceKey0|Add0~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(15),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~29\,
	combout => \InputCleaner|DebounceKey0|Add0~30_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~31\);

-- Location: LCCOMB_X66_Y36_N18
\InputCleaner|DebounceKey0|s_debounceCnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~6_combout\ = (\InputCleaner|DebounceKey0|Add0~30_combout\ & \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|Add0~30_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~6_combout\);

-- Location: FF_X66_Y36_N19
\InputCleaner|DebounceKey0|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~6_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(15));

-- Location: LCCOMB_X67_Y36_N10
\InputCleaner|DebounceKey0|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~32_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(16) & ((GND) # (!\InputCleaner|DebounceKey0|Add0~31\))) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(16) & (\InputCleaner|DebounceKey0|Add0~31\ $ (GND)))
-- \InputCleaner|DebounceKey0|Add0~33\ = CARRY((\InputCleaner|DebounceKey0|s_debounceCnt\(16)) # (!\InputCleaner|DebounceKey0|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(16),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~31\,
	combout => \InputCleaner|DebounceKey0|Add0~32_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~33\);

-- Location: LCCOMB_X66_Y36_N16
\InputCleaner|DebounceKey0|s_debounceCnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~7_combout\ = (\InputCleaner|DebounceKey0|Add0~32_combout\ & \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|Add0~32_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~7_combout\);

-- Location: FF_X66_Y36_N17
\InputCleaner|DebounceKey0|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~7_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(16));

-- Location: LCCOMB_X67_Y36_N12
\InputCleaner|DebounceKey0|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~34_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(17) & (\InputCleaner|DebounceKey0|Add0~33\ & VCC)) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(17) & (!\InputCleaner|DebounceKey0|Add0~33\))
-- \InputCleaner|DebounceKey0|Add0~35\ = CARRY((!\InputCleaner|DebounceKey0|s_debounceCnt\(17) & !\InputCleaner|DebounceKey0|Add0~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(17),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~33\,
	combout => \InputCleaner|DebounceKey0|Add0~34_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~35\);

-- Location: LCCOMB_X66_Y36_N22
\InputCleaner|DebounceKey0|s_debounceCnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~8_combout\ = (\InputCleaner|DebounceKey0|Add0~34_combout\ & \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|Add0~34_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~8_combout\);

-- Location: FF_X66_Y36_N23
\InputCleaner|DebounceKey0|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~8_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(17));

-- Location: LCCOMB_X67_Y36_N14
\InputCleaner|DebounceKey0|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~36_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(18) & ((GND) # (!\InputCleaner|DebounceKey0|Add0~35\))) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(18) & (\InputCleaner|DebounceKey0|Add0~35\ $ (GND)))
-- \InputCleaner|DebounceKey0|Add0~37\ = CARRY((\InputCleaner|DebounceKey0|s_debounceCnt\(18)) # (!\InputCleaner|DebounceKey0|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(18),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~35\,
	combout => \InputCleaner|DebounceKey0|Add0~36_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~37\);

-- Location: LCCOMB_X66_Y36_N30
\InputCleaner|DebounceKey0|s_debounceCnt[18]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt[18]~19_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\ & (\InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\ & ((\InputCleaner|DebounceKey0|Add0~36_combout\) # 
-- (!\InputCleaner|DebounceKey0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	datab => \InputCleaner|DebounceKey0|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey0|Add0~36_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt[18]~19_combout\);

-- Location: FF_X66_Y36_N31
\InputCleaner|DebounceKey0|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt[18]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(18));

-- Location: LCCOMB_X67_Y36_N16
\InputCleaner|DebounceKey0|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~38_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(19) & (\InputCleaner|DebounceKey0|Add0~37\ & VCC)) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(19) & (!\InputCleaner|DebounceKey0|Add0~37\))
-- \InputCleaner|DebounceKey0|Add0~39\ = CARRY((!\InputCleaner|DebounceKey0|s_debounceCnt\(19) & !\InputCleaner|DebounceKey0|Add0~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(19),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~37\,
	combout => \InputCleaner|DebounceKey0|Add0~38_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~39\);

-- Location: LCCOMB_X67_Y36_N26
\InputCleaner|DebounceKey0|s_debounceCnt[19]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt[19]~20_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\ & (\InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\ & ((\InputCleaner|DebounceKey0|Add0~38_combout\) # 
-- (!\InputCleaner|DebounceKey0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	datab => \InputCleaner|DebounceKey0|Add0~38_combout\,
	datac => \InputCleaner|DebounceKey0|s_previousIn~q\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~2_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt[19]~20_combout\);

-- Location: FF_X67_Y36_N27
\InputCleaner|DebounceKey0|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt[19]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(19));

-- Location: LCCOMB_X67_Y36_N18
\InputCleaner|DebounceKey0|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~40_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(20) & ((GND) # (!\InputCleaner|DebounceKey0|Add0~39\))) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(20) & (\InputCleaner|DebounceKey0|Add0~39\ $ (GND)))
-- \InputCleaner|DebounceKey0|Add0~41\ = CARRY((\InputCleaner|DebounceKey0|s_debounceCnt\(20)) # (!\InputCleaner|DebounceKey0|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(20),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~39\,
	combout => \InputCleaner|DebounceKey0|Add0~40_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~41\);

-- Location: LCCOMB_X67_Y36_N28
\InputCleaner|DebounceKey0|s_debounceCnt[20]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt[20]~9_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\ & (\InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\ & \InputCleaner|DebounceKey0|Add0~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	datac => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	datad => \InputCleaner|DebounceKey0|Add0~40_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt[20]~9_combout\);

-- Location: FF_X67_Y36_N29
\InputCleaner|DebounceKey0|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt[20]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(20));

-- Location: LCCOMB_X67_Y36_N20
\InputCleaner|DebounceKey0|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~42_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(21) & (\InputCleaner|DebounceKey0|Add0~41\ & VCC)) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(21) & (!\InputCleaner|DebounceKey0|Add0~41\))
-- \InputCleaner|DebounceKey0|Add0~43\ = CARRY((!\InputCleaner|DebounceKey0|s_debounceCnt\(21) & !\InputCleaner|DebounceKey0|Add0~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(21),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~41\,
	combout => \InputCleaner|DebounceKey0|Add0~42_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~43\);

-- Location: LCCOMB_X67_Y36_N30
\InputCleaner|DebounceKey0|s_debounceCnt[21]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt[21]~10_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\ & (\InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\ & \InputCleaner|DebounceKey0|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	datac => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	datad => \InputCleaner|DebounceKey0|Add0~42_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt[21]~10_combout\);

-- Location: FF_X67_Y36_N31
\InputCleaner|DebounceKey0|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt[21]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(21));

-- Location: LCCOMB_X66_Y36_N26
\InputCleaner|DebounceKey0|s_pulsedOut~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_pulsedOut~3_combout\ = (!\InputCleaner|DebounceKey0|s_debounceCnt\(21) & (!\InputCleaner|DebounceKey0|s_debounceCnt\(20) & (!\InputCleaner|DebounceKey0|s_debounceCnt\(13) & !\InputCleaner|DebounceKey0|s_debounceCnt\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(21),
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(20),
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(13),
	datad => \InputCleaner|DebounceKey0|s_debounceCnt\(12),
	combout => \InputCleaner|DebounceKey0|s_pulsedOut~3_combout\);

-- Location: LCCOMB_X66_Y36_N20
\InputCleaner|DebounceKey0|s_pulsedOut~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_pulsedOut~2_combout\ = (!\InputCleaner|DebounceKey0|s_debounceCnt\(17) & (!\InputCleaner|DebounceKey0|s_debounceCnt\(16) & (!\InputCleaner|DebounceKey0|s_debounceCnt\(6) & !\InputCleaner|DebounceKey0|s_debounceCnt\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(17),
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(16),
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(6),
	datad => \InputCleaner|DebounceKey0|s_debounceCnt\(15),
	combout => \InputCleaner|DebounceKey0|s_pulsedOut~2_combout\);

-- Location: LCCOMB_X66_Y36_N8
\InputCleaner|DebounceKey0|s_pulsedOut~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_pulsedOut~5_combout\ = (!\InputCleaner|DebounceKey0|s_debounceCnt\(18) & (!\InputCleaner|DebounceKey0|s_debounceCnt\(14) & (!\InputCleaner|DebounceKey0|s_debounceCnt\(19) & !\InputCleaner|DebounceKey0|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(18),
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(14),
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(19),
	datad => \InputCleaner|DebounceKey0|s_debounceCnt\(11),
	combout => \InputCleaner|DebounceKey0|s_pulsedOut~5_combout\);

-- Location: LCCOMB_X67_Y36_N24
\InputCleaner|DebounceKey0|s_pulsedOut~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_pulsedOut~4_combout\ = (!\InputCleaner|DebounceKey0|s_debounceCnt\(8) & (!\InputCleaner|DebounceKey0|s_debounceCnt\(10) & (!\InputCleaner|DebounceKey0|s_debounceCnt\(7) & !\InputCleaner|DebounceKey0|s_debounceCnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(8),
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(10),
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(7),
	datad => \InputCleaner|DebounceKey0|s_debounceCnt\(9),
	combout => \InputCleaner|DebounceKey0|s_pulsedOut~4_combout\);

-- Location: LCCOMB_X66_Y36_N6
\InputCleaner|DebounceKey0|s_pulsedOut~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_pulsedOut~6_combout\ = (\InputCleaner|DebounceKey0|s_pulsedOut~3_combout\ & (\InputCleaner|DebounceKey0|s_pulsedOut~2_combout\ & (\InputCleaner|DebounceKey0|s_pulsedOut~5_combout\ & 
-- \InputCleaner|DebounceKey0|s_pulsedOut~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_pulsedOut~3_combout\,
	datab => \InputCleaner|DebounceKey0|s_pulsedOut~2_combout\,
	datac => \InputCleaner|DebounceKey0|s_pulsedOut~5_combout\,
	datad => \InputCleaner|DebounceKey0|s_pulsedOut~4_combout\,
	combout => \InputCleaner|DebounceKey0|s_pulsedOut~6_combout\);

-- Location: LCCOMB_X66_Y36_N10
\InputCleaner|DebounceKey0|s_debounceCnt[20]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt[20]~29_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(5)) # (((\InputCleaner|DebounceKey0|s_debounceCnt\(0)) # (!\InputCleaner|DebounceKey0|s_pulsedOut~6_combout\)) # 
-- (!\InputCleaner|DebounceKey0|s_pulsedOut~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(5),
	datab => \InputCleaner|DebounceKey0|s_pulsedOut~7_combout\,
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(0),
	datad => \InputCleaner|DebounceKey0|s_pulsedOut~6_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt[20]~29_combout\);

-- Location: LCCOMB_X68_Y36_N14
\InputCleaner|DebounceKey0|s_debounceCnt[22]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt[22]~27_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(22) & (((!\InputCleaner|DebounceKey0|LessThan0~6_combout\)))) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(22) & 
-- ((\InputCleaner|DebounceKey0|s_debounceCnt[20]~29_combout\) # ((!\InputCleaner|DebounceKey0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt[20]~29_combout\,
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(22),
	datac => \InputCleaner|DebounceKey0|s_previousIn~q\,
	datad => \InputCleaner|DebounceKey0|LessThan0~6_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt[22]~27_combout\);

-- Location: LCCOMB_X67_Y36_N22
\InputCleaner|DebounceKey0|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~44_combout\ = \InputCleaner|DebounceKey0|Add0~43\ $ (\InputCleaner|DebounceKey0|s_debounceCnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \InputCleaner|DebounceKey0|s_debounceCnt\(22),
	cin => \InputCleaner|DebounceKey0|Add0~43\,
	combout => \InputCleaner|DebounceKey0|Add0~44_combout\);

-- Location: LCCOMB_X68_Y36_N30
\InputCleaner|DebounceKey0|s_debounceCnt[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt[22]~28_combout\ = (\InputCleaner|DebounceKey0|s_dirtyIn~q\ & (\InputCleaner|DebounceKey0|s_debounceCnt[22]~27_combout\ & ((\InputCleaner|DebounceKey0|Add0~44_combout\) # 
-- (!\InputCleaner|DebounceKey0|s_previousIn~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_dirtyIn~q\,
	datab => \InputCleaner|DebounceKey0|s_previousIn~q\,
	datac => \InputCleaner|DebounceKey0|s_debounceCnt[22]~27_combout\,
	datad => \InputCleaner|DebounceKey0|Add0~44_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt[22]~28_combout\);

-- Location: FF_X68_Y36_N31
\InputCleaner|DebounceKey0|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt[22]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(22));

-- Location: LCCOMB_X68_Y36_N20
\InputCleaner|DebounceKey0|s_debounceCnt[20]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\ = (\InputCleaner|DebounceKey0|s_dirtyIn~q\ & (\InputCleaner|DebounceKey0|s_previousIn~q\ & ((!\InputCleaner|DebounceKey0|LessThan0~6_combout\) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_dirtyIn~q\,
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(22),
	datac => \InputCleaner|DebounceKey0|s_previousIn~q\,
	datad => \InputCleaner|DebounceKey0|LessThan0~6_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\);

-- Location: LCCOMB_X68_Y36_N8
\InputCleaner|DebounceKey0|s_debounceCnt~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~26_combout\ = (\InputCleaner|DebounceKey0|Add0~0_combout\ & \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|Add0~0_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~26_combout\);

-- Location: FF_X68_Y36_N9
\InputCleaner|DebounceKey0|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~26_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(0));

-- Location: LCCOMB_X67_Y37_N12
\InputCleaner|DebounceKey0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~2_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(1) & (\InputCleaner|DebounceKey0|Add0~1\ & VCC)) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(1) & (!\InputCleaner|DebounceKey0|Add0~1\))
-- \InputCleaner|DebounceKey0|Add0~3\ = CARRY((!\InputCleaner|DebounceKey0|s_debounceCnt\(1) & !\InputCleaner|DebounceKey0|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(1),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~1\,
	combout => \InputCleaner|DebounceKey0|Add0~2_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~3\);

-- Location: LCCOMB_X69_Y36_N0
\InputCleaner|DebounceKey0|s_debounceCnt~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~21_combout\ = (\InputCleaner|DebounceKey0|Add0~2_combout\ & \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|Add0~2_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~21_combout\);

-- Location: FF_X69_Y36_N1
\InputCleaner|DebounceKey0|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~21_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(1));

-- Location: LCCOMB_X67_Y37_N14
\InputCleaner|DebounceKey0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~4_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(2) & ((GND) # (!\InputCleaner|DebounceKey0|Add0~3\))) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(2) & (\InputCleaner|DebounceKey0|Add0~3\ $ (GND)))
-- \InputCleaner|DebounceKey0|Add0~5\ = CARRY((\InputCleaner|DebounceKey0|s_debounceCnt\(2)) # (!\InputCleaner|DebounceKey0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(2),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~3\,
	combout => \InputCleaner|DebounceKey0|Add0~4_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~5\);

-- Location: LCCOMB_X69_Y36_N26
\InputCleaner|DebounceKey0|s_debounceCnt~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~22_combout\ = (\InputCleaner|DebounceKey0|Add0~4_combout\ & \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|Add0~4_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~22_combout\);

-- Location: FF_X69_Y36_N27
\InputCleaner|DebounceKey0|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~22_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(2));

-- Location: LCCOMB_X67_Y37_N16
\InputCleaner|DebounceKey0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~6_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(3) & (\InputCleaner|DebounceKey0|Add0~5\ & VCC)) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(3) & (!\InputCleaner|DebounceKey0|Add0~5\))
-- \InputCleaner|DebounceKey0|Add0~7\ = CARRY((!\InputCleaner|DebounceKey0|s_debounceCnt\(3) & !\InputCleaner|DebounceKey0|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(3),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~5\,
	combout => \InputCleaner|DebounceKey0|Add0~6_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~7\);

-- Location: LCCOMB_X69_Y36_N28
\InputCleaner|DebounceKey0|s_debounceCnt~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~23_combout\ = (\InputCleaner|DebounceKey0|Add0~6_combout\ & \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|Add0~6_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~23_combout\);

-- Location: FF_X69_Y36_N29
\InputCleaner|DebounceKey0|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~23_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(3));

-- Location: LCCOMB_X67_Y37_N18
\InputCleaner|DebounceKey0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|Add0~8_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(4) & ((GND) # (!\InputCleaner|DebounceKey0|Add0~7\))) # (!\InputCleaner|DebounceKey0|s_debounceCnt\(4) & (\InputCleaner|DebounceKey0|Add0~7\ $ (GND)))
-- \InputCleaner|DebounceKey0|Add0~9\ = CARRY((\InputCleaner|DebounceKey0|s_debounceCnt\(4)) # (!\InputCleaner|DebounceKey0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \InputCleaner|DebounceKey0|s_debounceCnt\(4),
	datad => VCC,
	cin => \InputCleaner|DebounceKey0|Add0~7\,
	combout => \InputCleaner|DebounceKey0|Add0~8_combout\,
	cout => \InputCleaner|DebounceKey0|Add0~9\);

-- Location: LCCOMB_X69_Y36_N22
\InputCleaner|DebounceKey0|s_debounceCnt~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~24_combout\ = (\InputCleaner|DebounceKey0|Add0~8_combout\ & \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|Add0~8_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~24_combout\);

-- Location: FF_X69_Y36_N23
\InputCleaner|DebounceKey0|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~24_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(4));

-- Location: LCCOMB_X69_Y36_N14
\InputCleaner|DebounceKey0|s_debounceCnt~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_debounceCnt~25_combout\ = (\InputCleaner|DebounceKey0|Add0~10_combout\ & \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|DebounceKey0|Add0~10_combout\,
	datad => \InputCleaner|DebounceKey0|s_debounceCnt[20]~5_combout\,
	combout => \InputCleaner|DebounceKey0|s_debounceCnt~25_combout\);

-- Location: FF_X69_Y36_N15
\InputCleaner|DebounceKey0|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_debounceCnt~25_combout\,
	ena => \InputCleaner|DebounceKey0|s_debounceCnt[20]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_debounceCnt\(5));

-- Location: LCCOMB_X66_Y36_N0
\InputCleaner|DebounceKey0|s_pulsedOut~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_pulsedOut~9_combout\ = (\InputCleaner|DebounceKey0|s_debounceCnt\(0) & (\InputCleaner|DebounceKey0|s_dirtyIn~q\ & (!\InputCleaner|DebounceKey0|s_debounceCnt\(22) & \InputCleaner|DebounceKey0|s_previousIn~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(0),
	datab => \InputCleaner|DebounceKey0|s_dirtyIn~q\,
	datac => \InputCleaner|DebounceKey0|s_debounceCnt\(22),
	datad => \InputCleaner|DebounceKey0|s_previousIn~q\,
	combout => \InputCleaner|DebounceKey0|s_pulsedOut~9_combout\);

-- Location: LCCOMB_X66_Y36_N24
\InputCleaner|DebounceKey0|s_pulsedOut~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|DebounceKey0|s_pulsedOut~10_combout\ = (!\InputCleaner|DebounceKey0|s_debounceCnt\(5) & (\InputCleaner|DebounceKey0|s_pulsedOut~7_combout\ & (\InputCleaner|DebounceKey0|s_pulsedOut~9_combout\ & 
-- \InputCleaner|DebounceKey0|s_pulsedOut~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey0|s_debounceCnt\(5),
	datab => \InputCleaner|DebounceKey0|s_pulsedOut~7_combout\,
	datac => \InputCleaner|DebounceKey0|s_pulsedOut~9_combout\,
	datad => \InputCleaner|DebounceKey0|s_pulsedOut~6_combout\,
	combout => \InputCleaner|DebounceKey0|s_pulsedOut~10_combout\);

-- Location: FF_X66_Y36_N25
\InputCleaner|DebounceKey0|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|DebounceKey0|s_pulsedOut~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|DebounceKey0|s_pulsedOut~q\);

-- Location: LCCOMB_X60_Y29_N8
\StateController|keepRunningState.t_RUNNING~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|keepRunningState.t_RUNNING~0_combout\ = (\InputCleaner|DebounceKey2|s_pulsedOut~q\ & (((\StateController|keepRunningState.t_RUNNING~q\)))) # (!\InputCleaner|DebounceKey2|s_pulsedOut~q\ & ((\InputCleaner|DebounceKey1|s_pulsedOut~q\ & 
-- (\StateController|currState.t_RUNNING~q\)) # (!\InputCleaner|DebounceKey1|s_pulsedOut~q\ & ((\StateController|keepRunningState.t_RUNNING~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey2|s_pulsedOut~q\,
	datab => \StateController|currState.t_RUNNING~q\,
	datac => \StateController|keepRunningState.t_RUNNING~q\,
	datad => \InputCleaner|DebounceKey1|s_pulsedOut~q\,
	combout => \StateController|keepRunningState.t_RUNNING~0_combout\);

-- Location: FF_X60_Y29_N9
\StateController|keepRunningState.t_RUNNING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|keepRunningState.t_RUNNING~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|keepRunningState.t_RUNNING~q\);

-- Location: LCCOMB_X59_Y29_N14
\StateController|currState~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|currState~9_combout\ = (!\InputCleaner|DebounceKey2|s_pulsedOut~q\ & ((\InputCleaner|DebounceKey1|s_pulsedOut~q\) # (!\StateController|currState.t_GLOBALRESET~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_pulsedOut~q\,
	datab => \StateController|currState.t_GLOBALRESET~q\,
	datad => \InputCleaner|DebounceKey2|s_pulsedOut~q\,
	combout => \StateController|currState~9_combout\);

-- Location: FF_X59_Y29_N15
\StateController|currState.t_RAMRESET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|currState~9_combout\,
	ena => \StateController|currState~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|currState.t_RAMRESET~q\);

-- Location: LCCOMB_X60_Y29_N30
\StateController|firstExec~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|firstExec~0_combout\ = (!\InputCleaner|DebounceKey1|s_pulsedOut~q\ & (!\InputCleaner|DebounceKey2|s_pulsedOut~q\ & ((\StateController|currState.t_RAMRESET~q\) # (!\StateController|currState.t_GLOBALRESET~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_pulsedOut~q\,
	datab => \StateController|currState.t_GLOBALRESET~q\,
	datac => \InputCleaner|DebounceKey2|s_pulsedOut~q\,
	datad => \StateController|currState.t_RAMRESET~q\,
	combout => \StateController|firstExec~0_combout\);

-- Location: LCCOMB_X60_Y29_N6
\StateController|firstExec~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|firstExec~1_combout\ = (\StateController|firstExec~0_combout\ & ((\StateController|LessThan0~7_combout\ & (\StateController|currState.t_GLOBALRESET~q\)) # (!\StateController|LessThan0~7_combout\ & ((\StateController|firstExec~q\))))) # 
-- (!\StateController|firstExec~0_combout\ & (((\StateController|firstExec~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|firstExec~0_combout\,
	datab => \StateController|currState.t_GLOBALRESET~q\,
	datac => \StateController|firstExec~q\,
	datad => \StateController|LessThan0~7_combout\,
	combout => \StateController|firstExec~1_combout\);

-- Location: FF_X60_Y29_N7
\StateController|firstExec\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|firstExec~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|firstExec~q\);

-- Location: LCCOMB_X60_Y29_N22
\StateController|currState~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|currState~11_combout\ = (!\StateController|keepRunningState.t_RUNNING~q\ & \StateController|firstExec~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateController|keepRunningState.t_RUNNING~q\,
	datad => \StateController|firstExec~q\,
	combout => \StateController|currState~11_combout\);

-- Location: LCCOMB_X60_Y29_N28
\StateController|currState~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|currState~10_combout\ = (\StateController|currState.t_RAMRESET~q\ & (!\StateController|currState.t_RUNNING~q\ & \StateController|LessThan0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|currState.t_RAMRESET~q\,
	datab => \StateController|currState.t_RUNNING~q\,
	datad => \StateController|LessThan0~7_combout\,
	combout => \StateController|currState~10_combout\);

-- Location: LCCOMB_X60_Y29_N4
\StateController|currState~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|currState~12_combout\ = (\StateController|currState.t_RUNNING~q\ & (((!\StateController|currState~11_combout\ & \StateController|currState~10_combout\)) # (!\InputCleaner|DebounceKey0|s_pulsedOut~q\))) # 
-- (!\StateController|currState.t_RUNNING~q\ & (((!\StateController|currState~11_combout\ & \StateController|currState~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|currState.t_RUNNING~q\,
	datab => \InputCleaner|DebounceKey0|s_pulsedOut~q\,
	datac => \StateController|currState~11_combout\,
	datad => \StateController|currState~10_combout\,
	combout => \StateController|currState~12_combout\);

-- Location: LCCOMB_X60_Y29_N0
\StateController|currState~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|currState~13_combout\ = (\StateController|debugStateVector[1]~0_combout\ & ((\StateController|currState.t_STOPPED~q\ & ((\InputCleaner|DebounceKey0|s_pulsedOut~q\))) # (!\StateController|currState.t_STOPPED~q\ & 
-- (\StateController|currState~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|debugStateVector[1]~0_combout\,
	datab => \StateController|currState.t_STOPPED~q\,
	datac => \StateController|currState~12_combout\,
	datad => \InputCleaner|DebounceKey0|s_pulsedOut~q\,
	combout => \StateController|currState~13_combout\);

-- Location: FF_X60_Y29_N1
\StateController|currState.t_RUNNING\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|currState~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|currState.t_RUNNING~q\);

-- Location: LCCOMB_X60_Y29_N10
\StateController|currState~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|currState~14_combout\ = (\StateController|currState.t_RUNNING~q\ & ((\InputCleaner|DebounceKey0|s_pulsedOut~q\) # ((\StateController|currState~11_combout\ & \StateController|currState~10_combout\)))) # 
-- (!\StateController|currState.t_RUNNING~q\ & (((\StateController|currState~11_combout\ & \StateController|currState~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|currState.t_RUNNING~q\,
	datab => \InputCleaner|DebounceKey0|s_pulsedOut~q\,
	datac => \StateController|currState~11_combout\,
	datad => \StateController|currState~10_combout\,
	combout => \StateController|currState~14_combout\);

-- Location: LCCOMB_X60_Y29_N2
\StateController|currState~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|currState~15_combout\ = (\StateController|debugStateVector[1]~0_combout\ & ((\StateController|currState.t_STOPPED~q\ & (!\InputCleaner|DebounceKey0|s_pulsedOut~q\)) # (!\StateController|currState.t_STOPPED~q\ & 
-- ((\StateController|currState~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|debugStateVector[1]~0_combout\,
	datab => \InputCleaner|DebounceKey0|s_pulsedOut~q\,
	datac => \StateController|currState.t_STOPPED~q\,
	datad => \StateController|currState~14_combout\,
	combout => \StateController|currState~15_combout\);

-- Location: FF_X60_Y29_N3
\StateController|currState.t_STOPPED\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|currState~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|currState.t_STOPPED~q\);

-- Location: LCCOMB_X60_Y29_N20
\StateController|cycleDelay[5]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[5]~52_combout\ = (\StateController|currState.t_STOPPED~q\) # (\StateController|currState.t_RUNNING~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateController|currState.t_STOPPED~q\,
	datad => \StateController|currState.t_RUNNING~q\,
	combout => \StateController|cycleDelay[5]~52_combout\);

-- Location: LCCOMB_X59_Y29_N28
\StateController|cycleDelay[5]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[5]~53_combout\ = ((!\StateController|cycleDelay[5]~52_combout\ & ((!\StateController|LessThan0~7_combout\) # (!\StateController|currState.t_RAMRESET~q\)))) # (!\StateController|debugStateVector[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay[5]~52_combout\,
	datab => \StateController|debugStateVector[1]~0_combout\,
	datac => \StateController|currState.t_RAMRESET~q\,
	datad => \StateController|LessThan0~7_combout\,
	combout => \StateController|cycleDelay[5]~53_combout\);

-- Location: FF_X58_Y30_N1
\StateController|cycleDelay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[0]~34_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(0));

-- Location: LCCOMB_X58_Y30_N2
\StateController|cycleDelay[1]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[1]~36_combout\ = (\StateController|cycleDelay\(1) & (!\StateController|cycleDelay[0]~35\)) # (!\StateController|cycleDelay\(1) & ((\StateController|cycleDelay[0]~35\) # (GND)))
-- \StateController|cycleDelay[1]~37\ = CARRY((!\StateController|cycleDelay[0]~35\) # (!\StateController|cycleDelay\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(1),
	datad => VCC,
	cin => \StateController|cycleDelay[0]~35\,
	combout => \StateController|cycleDelay[1]~36_combout\,
	cout => \StateController|cycleDelay[1]~37\);

-- Location: FF_X58_Y30_N3
\StateController|cycleDelay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[1]~36_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(1));

-- Location: LCCOMB_X58_Y30_N4
\StateController|cycleDelay[2]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[2]~38_combout\ = (\StateController|cycleDelay\(2) & (\StateController|cycleDelay[1]~37\ $ (GND))) # (!\StateController|cycleDelay\(2) & (!\StateController|cycleDelay[1]~37\ & VCC))
-- \StateController|cycleDelay[2]~39\ = CARRY((\StateController|cycleDelay\(2) & !\StateController|cycleDelay[1]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(2),
	datad => VCC,
	cin => \StateController|cycleDelay[1]~37\,
	combout => \StateController|cycleDelay[2]~38_combout\,
	cout => \StateController|cycleDelay[2]~39\);

-- Location: FF_X58_Y30_N5
\StateController|cycleDelay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[2]~38_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(2));

-- Location: LCCOMB_X58_Y30_N6
\StateController|cycleDelay[3]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[3]~40_combout\ = (\StateController|cycleDelay\(3) & (!\StateController|cycleDelay[2]~39\)) # (!\StateController|cycleDelay\(3) & ((\StateController|cycleDelay[2]~39\) # (GND)))
-- \StateController|cycleDelay[3]~41\ = CARRY((!\StateController|cycleDelay[2]~39\) # (!\StateController|cycleDelay\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(3),
	datad => VCC,
	cin => \StateController|cycleDelay[2]~39\,
	combout => \StateController|cycleDelay[3]~40_combout\,
	cout => \StateController|cycleDelay[3]~41\);

-- Location: FF_X58_Y30_N7
\StateController|cycleDelay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[3]~40_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(3));

-- Location: LCCOMB_X58_Y30_N8
\StateController|cycleDelay[4]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[4]~42_combout\ = (\StateController|cycleDelay\(4) & (\StateController|cycleDelay[3]~41\ $ (GND))) # (!\StateController|cycleDelay\(4) & (!\StateController|cycleDelay[3]~41\ & VCC))
-- \StateController|cycleDelay[4]~43\ = CARRY((\StateController|cycleDelay\(4) & !\StateController|cycleDelay[3]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(4),
	datad => VCC,
	cin => \StateController|cycleDelay[3]~41\,
	combout => \StateController|cycleDelay[4]~42_combout\,
	cout => \StateController|cycleDelay[4]~43\);

-- Location: FF_X58_Y30_N9
\StateController|cycleDelay[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[4]~42_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(4));

-- Location: LCCOMB_X58_Y30_N10
\StateController|cycleDelay[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[5]~44_combout\ = (\StateController|cycleDelay\(5) & (!\StateController|cycleDelay[4]~43\)) # (!\StateController|cycleDelay\(5) & ((\StateController|cycleDelay[4]~43\) # (GND)))
-- \StateController|cycleDelay[5]~45\ = CARRY((!\StateController|cycleDelay[4]~43\) # (!\StateController|cycleDelay\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(5),
	datad => VCC,
	cin => \StateController|cycleDelay[4]~43\,
	combout => \StateController|cycleDelay[5]~44_combout\,
	cout => \StateController|cycleDelay[5]~45\);

-- Location: FF_X58_Y30_N11
\StateController|cycleDelay[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[5]~44_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(5));

-- Location: LCCOMB_X58_Y30_N12
\StateController|cycleDelay[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[6]~46_combout\ = (\StateController|cycleDelay\(6) & (\StateController|cycleDelay[5]~45\ $ (GND))) # (!\StateController|cycleDelay\(6) & (!\StateController|cycleDelay[5]~45\ & VCC))
-- \StateController|cycleDelay[6]~47\ = CARRY((\StateController|cycleDelay\(6) & !\StateController|cycleDelay[5]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(6),
	datad => VCC,
	cin => \StateController|cycleDelay[5]~45\,
	combout => \StateController|cycleDelay[6]~46_combout\,
	cout => \StateController|cycleDelay[6]~47\);

-- Location: FF_X58_Y30_N13
\StateController|cycleDelay[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[6]~46_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(6));

-- Location: LCCOMB_X58_Y30_N14
\StateController|cycleDelay[7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[7]~48_combout\ = (\StateController|cycleDelay\(7) & (!\StateController|cycleDelay[6]~47\)) # (!\StateController|cycleDelay\(7) & ((\StateController|cycleDelay[6]~47\) # (GND)))
-- \StateController|cycleDelay[7]~49\ = CARRY((!\StateController|cycleDelay[6]~47\) # (!\StateController|cycleDelay\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(7),
	datad => VCC,
	cin => \StateController|cycleDelay[6]~47\,
	combout => \StateController|cycleDelay[7]~48_combout\,
	cout => \StateController|cycleDelay[7]~49\);

-- Location: FF_X58_Y30_N15
\StateController|cycleDelay[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[7]~48_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(7));

-- Location: LCCOMB_X58_Y30_N16
\StateController|cycleDelay[8]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[8]~50_combout\ = (\StateController|cycleDelay\(8) & (\StateController|cycleDelay[7]~49\ $ (GND))) # (!\StateController|cycleDelay\(8) & (!\StateController|cycleDelay[7]~49\ & VCC))
-- \StateController|cycleDelay[8]~51\ = CARRY((\StateController|cycleDelay\(8) & !\StateController|cycleDelay[7]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(8),
	datad => VCC,
	cin => \StateController|cycleDelay[7]~49\,
	combout => \StateController|cycleDelay[8]~50_combout\,
	cout => \StateController|cycleDelay[8]~51\);

-- Location: FF_X58_Y30_N17
\StateController|cycleDelay[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[8]~50_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(8));

-- Location: LCCOMB_X58_Y30_N18
\StateController|cycleDelay[9]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[9]~54_combout\ = (\StateController|cycleDelay\(9) & (!\StateController|cycleDelay[8]~51\)) # (!\StateController|cycleDelay\(9) & ((\StateController|cycleDelay[8]~51\) # (GND)))
-- \StateController|cycleDelay[9]~55\ = CARRY((!\StateController|cycleDelay[8]~51\) # (!\StateController|cycleDelay\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(9),
	datad => VCC,
	cin => \StateController|cycleDelay[8]~51\,
	combout => \StateController|cycleDelay[9]~54_combout\,
	cout => \StateController|cycleDelay[9]~55\);

-- Location: FF_X58_Y30_N19
\StateController|cycleDelay[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[9]~54_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(9));

-- Location: LCCOMB_X58_Y30_N20
\StateController|cycleDelay[10]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[10]~56_combout\ = (\StateController|cycleDelay\(10) & (\StateController|cycleDelay[9]~55\ $ (GND))) # (!\StateController|cycleDelay\(10) & (!\StateController|cycleDelay[9]~55\ & VCC))
-- \StateController|cycleDelay[10]~57\ = CARRY((\StateController|cycleDelay\(10) & !\StateController|cycleDelay[9]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(10),
	datad => VCC,
	cin => \StateController|cycleDelay[9]~55\,
	combout => \StateController|cycleDelay[10]~56_combout\,
	cout => \StateController|cycleDelay[10]~57\);

-- Location: FF_X58_Y30_N21
\StateController|cycleDelay[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[10]~56_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(10));

-- Location: LCCOMB_X58_Y30_N22
\StateController|cycleDelay[11]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[11]~58_combout\ = (\StateController|cycleDelay\(11) & (!\StateController|cycleDelay[10]~57\)) # (!\StateController|cycleDelay\(11) & ((\StateController|cycleDelay[10]~57\) # (GND)))
-- \StateController|cycleDelay[11]~59\ = CARRY((!\StateController|cycleDelay[10]~57\) # (!\StateController|cycleDelay\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(11),
	datad => VCC,
	cin => \StateController|cycleDelay[10]~57\,
	combout => \StateController|cycleDelay[11]~58_combout\,
	cout => \StateController|cycleDelay[11]~59\);

-- Location: FF_X58_Y30_N23
\StateController|cycleDelay[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[11]~58_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(11));

-- Location: LCCOMB_X58_Y30_N24
\StateController|cycleDelay[12]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[12]~60_combout\ = (\StateController|cycleDelay\(12) & (\StateController|cycleDelay[11]~59\ $ (GND))) # (!\StateController|cycleDelay\(12) & (!\StateController|cycleDelay[11]~59\ & VCC))
-- \StateController|cycleDelay[12]~61\ = CARRY((\StateController|cycleDelay\(12) & !\StateController|cycleDelay[11]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(12),
	datad => VCC,
	cin => \StateController|cycleDelay[11]~59\,
	combout => \StateController|cycleDelay[12]~60_combout\,
	cout => \StateController|cycleDelay[12]~61\);

-- Location: FF_X58_Y30_N25
\StateController|cycleDelay[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[12]~60_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(12));

-- Location: LCCOMB_X58_Y30_N26
\StateController|cycleDelay[13]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[13]~62_combout\ = (\StateController|cycleDelay\(13) & (!\StateController|cycleDelay[12]~61\)) # (!\StateController|cycleDelay\(13) & ((\StateController|cycleDelay[12]~61\) # (GND)))
-- \StateController|cycleDelay[13]~63\ = CARRY((!\StateController|cycleDelay[12]~61\) # (!\StateController|cycleDelay\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(13),
	datad => VCC,
	cin => \StateController|cycleDelay[12]~61\,
	combout => \StateController|cycleDelay[13]~62_combout\,
	cout => \StateController|cycleDelay[13]~63\);

-- Location: FF_X58_Y30_N27
\StateController|cycleDelay[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[13]~62_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(13));

-- Location: LCCOMB_X58_Y30_N28
\StateController|cycleDelay[14]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[14]~64_combout\ = (\StateController|cycleDelay\(14) & (\StateController|cycleDelay[13]~63\ $ (GND))) # (!\StateController|cycleDelay\(14) & (!\StateController|cycleDelay[13]~63\ & VCC))
-- \StateController|cycleDelay[14]~65\ = CARRY((\StateController|cycleDelay\(14) & !\StateController|cycleDelay[13]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(14),
	datad => VCC,
	cin => \StateController|cycleDelay[13]~63\,
	combout => \StateController|cycleDelay[14]~64_combout\,
	cout => \StateController|cycleDelay[14]~65\);

-- Location: FF_X58_Y30_N29
\StateController|cycleDelay[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[14]~64_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(14));

-- Location: LCCOMB_X58_Y30_N30
\StateController|cycleDelay[15]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[15]~66_combout\ = (\StateController|cycleDelay\(15) & (!\StateController|cycleDelay[14]~65\)) # (!\StateController|cycleDelay\(15) & ((\StateController|cycleDelay[14]~65\) # (GND)))
-- \StateController|cycleDelay[15]~67\ = CARRY((!\StateController|cycleDelay[14]~65\) # (!\StateController|cycleDelay\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(15),
	datad => VCC,
	cin => \StateController|cycleDelay[14]~65\,
	combout => \StateController|cycleDelay[15]~66_combout\,
	cout => \StateController|cycleDelay[15]~67\);

-- Location: FF_X58_Y30_N31
\StateController|cycleDelay[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[15]~66_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(15));

-- Location: LCCOMB_X58_Y29_N0
\StateController|cycleDelay[16]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[16]~68_combout\ = (\StateController|cycleDelay\(16) & (\StateController|cycleDelay[15]~67\ $ (GND))) # (!\StateController|cycleDelay\(16) & (!\StateController|cycleDelay[15]~67\ & VCC))
-- \StateController|cycleDelay[16]~69\ = CARRY((\StateController|cycleDelay\(16) & !\StateController|cycleDelay[15]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(16),
	datad => VCC,
	cin => \StateController|cycleDelay[15]~67\,
	combout => \StateController|cycleDelay[16]~68_combout\,
	cout => \StateController|cycleDelay[16]~69\);

-- Location: FF_X58_Y29_N1
\StateController|cycleDelay[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[16]~68_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(16));

-- Location: LCCOMB_X58_Y29_N2
\StateController|cycleDelay[17]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[17]~70_combout\ = (\StateController|cycleDelay\(17) & (!\StateController|cycleDelay[16]~69\)) # (!\StateController|cycleDelay\(17) & ((\StateController|cycleDelay[16]~69\) # (GND)))
-- \StateController|cycleDelay[17]~71\ = CARRY((!\StateController|cycleDelay[16]~69\) # (!\StateController|cycleDelay\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(17),
	datad => VCC,
	cin => \StateController|cycleDelay[16]~69\,
	combout => \StateController|cycleDelay[17]~70_combout\,
	cout => \StateController|cycleDelay[17]~71\);

-- Location: FF_X58_Y29_N3
\StateController|cycleDelay[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[17]~70_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(17));

-- Location: LCCOMB_X58_Y29_N4
\StateController|cycleDelay[18]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[18]~72_combout\ = (\StateController|cycleDelay\(18) & (\StateController|cycleDelay[17]~71\ $ (GND))) # (!\StateController|cycleDelay\(18) & (!\StateController|cycleDelay[17]~71\ & VCC))
-- \StateController|cycleDelay[18]~73\ = CARRY((\StateController|cycleDelay\(18) & !\StateController|cycleDelay[17]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(18),
	datad => VCC,
	cin => \StateController|cycleDelay[17]~71\,
	combout => \StateController|cycleDelay[18]~72_combout\,
	cout => \StateController|cycleDelay[18]~73\);

-- Location: FF_X58_Y29_N5
\StateController|cycleDelay[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[18]~72_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(18));

-- Location: LCCOMB_X58_Y29_N6
\StateController|cycleDelay[19]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[19]~74_combout\ = (\StateController|cycleDelay\(19) & (!\StateController|cycleDelay[18]~73\)) # (!\StateController|cycleDelay\(19) & ((\StateController|cycleDelay[18]~73\) # (GND)))
-- \StateController|cycleDelay[19]~75\ = CARRY((!\StateController|cycleDelay[18]~73\) # (!\StateController|cycleDelay\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(19),
	datad => VCC,
	cin => \StateController|cycleDelay[18]~73\,
	combout => \StateController|cycleDelay[19]~74_combout\,
	cout => \StateController|cycleDelay[19]~75\);

-- Location: FF_X58_Y29_N7
\StateController|cycleDelay[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[19]~74_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(19));

-- Location: LCCOMB_X58_Y29_N8
\StateController|cycleDelay[20]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[20]~76_combout\ = (\StateController|cycleDelay\(20) & (\StateController|cycleDelay[19]~75\ $ (GND))) # (!\StateController|cycleDelay\(20) & (!\StateController|cycleDelay[19]~75\ & VCC))
-- \StateController|cycleDelay[20]~77\ = CARRY((\StateController|cycleDelay\(20) & !\StateController|cycleDelay[19]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(20),
	datad => VCC,
	cin => \StateController|cycleDelay[19]~75\,
	combout => \StateController|cycleDelay[20]~76_combout\,
	cout => \StateController|cycleDelay[20]~77\);

-- Location: FF_X58_Y29_N9
\StateController|cycleDelay[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[20]~76_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(20));

-- Location: LCCOMB_X58_Y29_N10
\StateController|cycleDelay[21]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[21]~78_combout\ = (\StateController|cycleDelay\(21) & (!\StateController|cycleDelay[20]~77\)) # (!\StateController|cycleDelay\(21) & ((\StateController|cycleDelay[20]~77\) # (GND)))
-- \StateController|cycleDelay[21]~79\ = CARRY((!\StateController|cycleDelay[20]~77\) # (!\StateController|cycleDelay\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(21),
	datad => VCC,
	cin => \StateController|cycleDelay[20]~77\,
	combout => \StateController|cycleDelay[21]~78_combout\,
	cout => \StateController|cycleDelay[21]~79\);

-- Location: FF_X58_Y29_N11
\StateController|cycleDelay[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[21]~78_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(21));

-- Location: LCCOMB_X58_Y29_N12
\StateController|cycleDelay[22]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[22]~80_combout\ = (\StateController|cycleDelay\(22) & (\StateController|cycleDelay[21]~79\ $ (GND))) # (!\StateController|cycleDelay\(22) & (!\StateController|cycleDelay[21]~79\ & VCC))
-- \StateController|cycleDelay[22]~81\ = CARRY((\StateController|cycleDelay\(22) & !\StateController|cycleDelay[21]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(22),
	datad => VCC,
	cin => \StateController|cycleDelay[21]~79\,
	combout => \StateController|cycleDelay[22]~80_combout\,
	cout => \StateController|cycleDelay[22]~81\);

-- Location: FF_X58_Y29_N13
\StateController|cycleDelay[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[22]~80_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(22));

-- Location: LCCOMB_X58_Y29_N14
\StateController|cycleDelay[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[23]~82_combout\ = (\StateController|cycleDelay\(23) & (!\StateController|cycleDelay[22]~81\)) # (!\StateController|cycleDelay\(23) & ((\StateController|cycleDelay[22]~81\) # (GND)))
-- \StateController|cycleDelay[23]~83\ = CARRY((!\StateController|cycleDelay[22]~81\) # (!\StateController|cycleDelay\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(23),
	datad => VCC,
	cin => \StateController|cycleDelay[22]~81\,
	combout => \StateController|cycleDelay[23]~82_combout\,
	cout => \StateController|cycleDelay[23]~83\);

-- Location: FF_X58_Y29_N15
\StateController|cycleDelay[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[23]~82_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(23));

-- Location: LCCOMB_X58_Y29_N16
\StateController|cycleDelay[24]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[24]~84_combout\ = (\StateController|cycleDelay\(24) & (\StateController|cycleDelay[23]~83\ $ (GND))) # (!\StateController|cycleDelay\(24) & (!\StateController|cycleDelay[23]~83\ & VCC))
-- \StateController|cycleDelay[24]~85\ = CARRY((\StateController|cycleDelay\(24) & !\StateController|cycleDelay[23]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(24),
	datad => VCC,
	cin => \StateController|cycleDelay[23]~83\,
	combout => \StateController|cycleDelay[24]~84_combout\,
	cout => \StateController|cycleDelay[24]~85\);

-- Location: FF_X58_Y29_N17
\StateController|cycleDelay[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[24]~84_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(24));

-- Location: LCCOMB_X58_Y29_N18
\StateController|cycleDelay[25]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[25]~86_combout\ = (\StateController|cycleDelay\(25) & (!\StateController|cycleDelay[24]~85\)) # (!\StateController|cycleDelay\(25) & ((\StateController|cycleDelay[24]~85\) # (GND)))
-- \StateController|cycleDelay[25]~87\ = CARRY((!\StateController|cycleDelay[24]~85\) # (!\StateController|cycleDelay\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(25),
	datad => VCC,
	cin => \StateController|cycleDelay[24]~85\,
	combout => \StateController|cycleDelay[25]~86_combout\,
	cout => \StateController|cycleDelay[25]~87\);

-- Location: FF_X58_Y29_N19
\StateController|cycleDelay[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[25]~86_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(25));

-- Location: LCCOMB_X58_Y29_N20
\StateController|cycleDelay[26]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[26]~88_combout\ = (\StateController|cycleDelay\(26) & (\StateController|cycleDelay[25]~87\ $ (GND))) # (!\StateController|cycleDelay\(26) & (!\StateController|cycleDelay[25]~87\ & VCC))
-- \StateController|cycleDelay[26]~89\ = CARRY((\StateController|cycleDelay\(26) & !\StateController|cycleDelay[25]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(26),
	datad => VCC,
	cin => \StateController|cycleDelay[25]~87\,
	combout => \StateController|cycleDelay[26]~88_combout\,
	cout => \StateController|cycleDelay[26]~89\);

-- Location: FF_X58_Y29_N21
\StateController|cycleDelay[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[26]~88_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(26));

-- Location: LCCOMB_X58_Y29_N22
\StateController|cycleDelay[27]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[27]~90_combout\ = (\StateController|cycleDelay\(27) & (!\StateController|cycleDelay[26]~89\)) # (!\StateController|cycleDelay\(27) & ((\StateController|cycleDelay[26]~89\) # (GND)))
-- \StateController|cycleDelay[27]~91\ = CARRY((!\StateController|cycleDelay[26]~89\) # (!\StateController|cycleDelay\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(27),
	datad => VCC,
	cin => \StateController|cycleDelay[26]~89\,
	combout => \StateController|cycleDelay[27]~90_combout\,
	cout => \StateController|cycleDelay[27]~91\);

-- Location: FF_X58_Y29_N23
\StateController|cycleDelay[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[27]~90_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(27));

-- Location: LCCOMB_X58_Y29_N24
\StateController|cycleDelay[28]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[28]~92_combout\ = (\StateController|cycleDelay\(28) & (\StateController|cycleDelay[27]~91\ $ (GND))) # (!\StateController|cycleDelay\(28) & (!\StateController|cycleDelay[27]~91\ & VCC))
-- \StateController|cycleDelay[28]~93\ = CARRY((\StateController|cycleDelay\(28) & !\StateController|cycleDelay[27]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(28),
	datad => VCC,
	cin => \StateController|cycleDelay[27]~91\,
	combout => \StateController|cycleDelay[28]~92_combout\,
	cout => \StateController|cycleDelay[28]~93\);

-- Location: FF_X58_Y29_N25
\StateController|cycleDelay[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[28]~92_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(28));

-- Location: LCCOMB_X58_Y29_N26
\StateController|cycleDelay[29]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[29]~94_combout\ = (\StateController|cycleDelay\(29) & (!\StateController|cycleDelay[28]~93\)) # (!\StateController|cycleDelay\(29) & ((\StateController|cycleDelay[28]~93\) # (GND)))
-- \StateController|cycleDelay[29]~95\ = CARRY((!\StateController|cycleDelay[28]~93\) # (!\StateController|cycleDelay\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(29),
	datad => VCC,
	cin => \StateController|cycleDelay[28]~93\,
	combout => \StateController|cycleDelay[29]~94_combout\,
	cout => \StateController|cycleDelay[29]~95\);

-- Location: FF_X58_Y29_N27
\StateController|cycleDelay[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[29]~94_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(29));

-- Location: LCCOMB_X58_Y29_N28
\StateController|cycleDelay[30]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[30]~96_combout\ = (\StateController|cycleDelay\(30) & (\StateController|cycleDelay[29]~95\ $ (GND))) # (!\StateController|cycleDelay\(30) & (!\StateController|cycleDelay[29]~95\ & VCC))
-- \StateController|cycleDelay[30]~97\ = CARRY((\StateController|cycleDelay\(30) & !\StateController|cycleDelay[29]~95\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateController|cycleDelay\(30),
	datad => VCC,
	cin => \StateController|cycleDelay[29]~95\,
	combout => \StateController|cycleDelay[30]~96_combout\,
	cout => \StateController|cycleDelay[30]~97\);

-- Location: FF_X58_Y29_N29
\StateController|cycleDelay[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[30]~96_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(30));

-- Location: LCCOMB_X59_Y29_N26
\StateController|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|LessThan0~6_combout\ = (\StateController|cycleDelay\(29)) # ((\StateController|cycleDelay\(30)) # (\StateController|cycleDelay\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(29),
	datab => \StateController|cycleDelay\(30),
	datad => \StateController|cycleDelay\(28),
	combout => \StateController|LessThan0~6_combout\);

-- Location: LCCOMB_X58_Y29_N30
\StateController|cycleDelay[31]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|cycleDelay[31]~98_combout\ = \StateController|cycleDelay\(31) $ (\StateController|cycleDelay[30]~97\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(31),
	cin => \StateController|cycleDelay[30]~97\,
	combout => \StateController|cycleDelay[31]~98_combout\);

-- Location: FF_X58_Y29_N31
\StateController|cycleDelay[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|cycleDelay[31]~98_combout\,
	sclr => \StateController|cycleDelay[5]~100_combout\,
	ena => \StateController|cycleDelay[5]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|cycleDelay\(31));

-- Location: LCCOMB_X59_Y29_N30
\StateController|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|LessThan0~5_combout\ = (\StateController|cycleDelay\(24)) # ((\StateController|cycleDelay\(26)) # ((\StateController|cycleDelay\(25)) # (\StateController|cycleDelay\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(24),
	datab => \StateController|cycleDelay\(26),
	datac => \StateController|cycleDelay\(25),
	datad => \StateController|cycleDelay\(27),
	combout => \StateController|LessThan0~5_combout\);

-- Location: LCCOMB_X59_Y29_N6
\StateController|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|LessThan0~3_combout\ = (\StateController|cycleDelay\(21)) # ((\StateController|cycleDelay\(20)) # ((\StateController|cycleDelay\(23)) # (\StateController|cycleDelay\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(21),
	datab => \StateController|cycleDelay\(20),
	datac => \StateController|cycleDelay\(23),
	datad => \StateController|cycleDelay\(22),
	combout => \StateController|LessThan0~3_combout\);

-- Location: LCCOMB_X59_Y29_N4
\StateController|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|LessThan0~2_combout\ = (\StateController|cycleDelay\(17)) # ((\StateController|cycleDelay\(18)) # ((\StateController|cycleDelay\(16)) # (\StateController|cycleDelay\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(17),
	datab => \StateController|cycleDelay\(18),
	datac => \StateController|cycleDelay\(16),
	datad => \StateController|cycleDelay\(19),
	combout => \StateController|LessThan0~2_combout\);

-- Location: LCCOMB_X59_Y29_N8
\StateController|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|LessThan0~0_combout\ = (\StateController|cycleDelay\(9)) # ((\StateController|cycleDelay\(8)) # ((\StateController|cycleDelay\(10)) # (\StateController|cycleDelay\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(9),
	datab => \StateController|cycleDelay\(8),
	datac => \StateController|cycleDelay\(10),
	datad => \StateController|cycleDelay\(11),
	combout => \StateController|LessThan0~0_combout\);

-- Location: LCCOMB_X59_Y29_N18
\StateController|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|LessThan0~1_combout\ = (\StateController|cycleDelay\(12)) # ((\StateController|cycleDelay\(15)) # ((\StateController|cycleDelay\(13)) # (\StateController|cycleDelay\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|cycleDelay\(12),
	datab => \StateController|cycleDelay\(15),
	datac => \StateController|cycleDelay\(13),
	datad => \StateController|cycleDelay\(14),
	combout => \StateController|LessThan0~1_combout\);

-- Location: LCCOMB_X59_Y29_N12
\StateController|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|LessThan0~4_combout\ = (\StateController|LessThan0~3_combout\) # ((\StateController|LessThan0~2_combout\) # ((\StateController|LessThan0~0_combout\) # (\StateController|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|LessThan0~3_combout\,
	datab => \StateController|LessThan0~2_combout\,
	datac => \StateController|LessThan0~0_combout\,
	datad => \StateController|LessThan0~1_combout\,
	combout => \StateController|LessThan0~4_combout\);

-- Location: LCCOMB_X59_Y29_N20
\StateController|LessThan0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|LessThan0~7_combout\ = (!\StateController|cycleDelay\(31) & ((\StateController|LessThan0~6_combout\) # ((\StateController|LessThan0~5_combout\) # (\StateController|LessThan0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|LessThan0~6_combout\,
	datab => \StateController|cycleDelay\(31),
	datac => \StateController|LessThan0~5_combout\,
	datad => \StateController|LessThan0~4_combout\,
	combout => \StateController|LessThan0~7_combout\);

-- Location: LCCOMB_X59_Y29_N10
\StateController|currState~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|currState~16_combout\ = (\InputCleaner|DebounceKey1|s_pulsedOut~q\) # ((\InputCleaner|DebounceKey2|s_pulsedOut~q\) # (\StateController|LessThan0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputCleaner|DebounceKey1|s_pulsedOut~q\,
	datab => \InputCleaner|DebounceKey2|s_pulsedOut~q\,
	datad => \StateController|LessThan0~7_combout\,
	combout => \StateController|currState~16_combout\);

-- Location: FF_X59_Y29_N25
\StateController|currState.t_GLOBALRESET\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|currState.t_GLOBALRESET~0_combout\,
	ena => \StateController|currState~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|currState.t_GLOBALRESET~q\);

-- Location: LCCOMB_X60_Y29_N12
\StateController|debugStateVector[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|debugStateVector[1]~1_combout\ = !\StateController|currState.t_GLOBALRESET~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StateController|currState.t_GLOBALRESET~q\,
	combout => \StateController|debugStateVector[1]~1_combout\);

-- Location: FF_X60_Y29_N13
\StateController|debugStateVector[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|debugStateVector[1]~1_combout\,
	ena => \StateController|debugStateVector[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|debugStateVector\(1));

-- Location: FF_X59_Y29_N17
\StateController|debugStateVector[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \StateController|currState.t_RAMRESET~q\,
	sload => VCC,
	ena => \StateController|debugStateVector[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|debugStateVector\(2));

-- Location: FF_X59_Y29_N27
\StateController|debugStateVector[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \StateController|currState.t_RUNNING~q\,
	sload => VCC,
	ena => \StateController|debugStateVector[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|debugStateVector\(3));

-- Location: LCCOMB_X60_Y29_N26
\StateController|debugStateVector[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|debugStateVector[4]~feeder_combout\ = \StateController|currState.t_STOPPED~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StateController|currState.t_STOPPED~q\,
	combout => \StateController|debugStateVector[4]~feeder_combout\);

-- Location: FF_X60_Y29_N27
\StateController|debugStateVector[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|debugStateVector[4]~feeder_combout\,
	ena => \StateController|debugStateVector[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|debugStateVector\(4));

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X66_Y25_N20
\InputCleaner|cleanSwitch~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputCleaner|cleanSwitch~feeder_combout\ = \SW[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[0]~input_o\,
	combout => \InputCleaner|cleanSwitch~feeder_combout\);

-- Location: FF_X66_Y25_N21
\InputCleaner|cleanSwitch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \InputCleaner|cleanSwitch~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \InputCleaner|cleanSwitch~q\);

-- Location: LCCOMB_X60_Y29_N16
\StateController|callRamReset~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|callRamReset~feeder_combout\ = \StateController|currState.t_RAMRESET~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StateController|currState.t_RAMRESET~q\,
	combout => \StateController|callRamReset~feeder_combout\);

-- Location: FF_X60_Y29_N17
\StateController|callRamReset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|callRamReset~feeder_combout\,
	ena => \StateController|debugStateVector[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|callRamReset~q\);

-- Location: LCCOMB_X65_Y25_N24
\RamManagment|outWriteEnable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outWriteEnable~0_combout\ = (\InputCleaner|cleanSwitch~q\) # (\StateController|callRamReset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputCleaner|cleanSwitch~q\,
	datad => \StateController|callRamReset~q\,
	combout => \RamManagment|outWriteEnable~0_combout\);

-- Location: FF_X65_Y25_N25
\RamManagment|outWriteEnable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outWriteEnable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outWriteEnable~q\);

-- Location: LCCOMB_X60_Y29_N18
\StateController|callGlobalReset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|callGlobalReset~0_combout\ = !\StateController|currState.t_GLOBALRESET~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \StateController|currState.t_GLOBALRESET~q\,
	combout => \StateController|callGlobalReset~0_combout\);

-- Location: FF_X60_Y29_N19
\StateController|callGlobalReset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|callGlobalReset~0_combout\,
	ena => \StateController|debugStateVector[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|callGlobalReset~q\);

-- Location: LCCOMB_X59_Y31_N8
\Hz2Lane|s_Cnt[0]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[0]~25_combout\ = \Hz2Lane|s_Cnt\(0) $ (VCC)
-- \Hz2Lane|s_Cnt[0]~26\ = CARRY(\Hz2Lane|s_Cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(0),
	datad => VCC,
	combout => \Hz2Lane|s_Cnt[0]~25_combout\,
	cout => \Hz2Lane|s_Cnt[0]~26\);

-- Location: LCCOMB_X60_Y31_N30
\Hz2Lane|s_Cnt[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[0]~27_combout\ = (\StateController|callGlobalReset~q\) # (!\Hz2Lane|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateController|callGlobalReset~q\,
	datad => \Hz2Lane|Equal0~7_combout\,
	combout => \Hz2Lane|s_Cnt[0]~27_combout\);

-- Location: LCCOMB_X59_Y29_N22
\StateController|callStartStop~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateController|callStartStop~feeder_combout\ = \StateController|currState.t_RUNNING~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateController|currState.t_RUNNING~q\,
	combout => \StateController|callStartStop~feeder_combout\);

-- Location: FF_X59_Y29_N23
\StateController|callStartStop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \StateController|callStartStop~feeder_combout\,
	ena => \StateController|debugStateVector[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateController|callStartStop~q\);

-- Location: FF_X59_Y31_N9
\Hz2Lane|s_Cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[0]~25_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(0));

-- Location: LCCOMB_X59_Y31_N10
\Hz2Lane|s_Cnt[1]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[1]~28_combout\ = (\Hz2Lane|s_Cnt\(1) & (!\Hz2Lane|s_Cnt[0]~26\)) # (!\Hz2Lane|s_Cnt\(1) & ((\Hz2Lane|s_Cnt[0]~26\) # (GND)))
-- \Hz2Lane|s_Cnt[1]~29\ = CARRY((!\Hz2Lane|s_Cnt[0]~26\) # (!\Hz2Lane|s_Cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(1),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[0]~26\,
	combout => \Hz2Lane|s_Cnt[1]~28_combout\,
	cout => \Hz2Lane|s_Cnt[1]~29\);

-- Location: FF_X59_Y31_N11
\Hz2Lane|s_Cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[1]~28_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(1));

-- Location: LCCOMB_X59_Y31_N12
\Hz2Lane|s_Cnt[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[2]~30_combout\ = (\Hz2Lane|s_Cnt\(2) & (\Hz2Lane|s_Cnt[1]~29\ $ (GND))) # (!\Hz2Lane|s_Cnt\(2) & (!\Hz2Lane|s_Cnt[1]~29\ & VCC))
-- \Hz2Lane|s_Cnt[2]~31\ = CARRY((\Hz2Lane|s_Cnt\(2) & !\Hz2Lane|s_Cnt[1]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(2),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[1]~29\,
	combout => \Hz2Lane|s_Cnt[2]~30_combout\,
	cout => \Hz2Lane|s_Cnt[2]~31\);

-- Location: FF_X59_Y31_N13
\Hz2Lane|s_Cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[2]~30_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(2));

-- Location: LCCOMB_X59_Y31_N14
\Hz2Lane|s_Cnt[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[3]~32_combout\ = (\Hz2Lane|s_Cnt\(3) & (!\Hz2Lane|s_Cnt[2]~31\)) # (!\Hz2Lane|s_Cnt\(3) & ((\Hz2Lane|s_Cnt[2]~31\) # (GND)))
-- \Hz2Lane|s_Cnt[3]~33\ = CARRY((!\Hz2Lane|s_Cnt[2]~31\) # (!\Hz2Lane|s_Cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(3),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[2]~31\,
	combout => \Hz2Lane|s_Cnt[3]~32_combout\,
	cout => \Hz2Lane|s_Cnt[3]~33\);

-- Location: FF_X59_Y31_N15
\Hz2Lane|s_Cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[3]~32_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(3));

-- Location: LCCOMB_X59_Y31_N16
\Hz2Lane|s_Cnt[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[4]~34_combout\ = (\Hz2Lane|s_Cnt\(4) & (\Hz2Lane|s_Cnt[3]~33\ $ (GND))) # (!\Hz2Lane|s_Cnt\(4) & (!\Hz2Lane|s_Cnt[3]~33\ & VCC))
-- \Hz2Lane|s_Cnt[4]~35\ = CARRY((\Hz2Lane|s_Cnt\(4) & !\Hz2Lane|s_Cnt[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(4),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[3]~33\,
	combout => \Hz2Lane|s_Cnt[4]~34_combout\,
	cout => \Hz2Lane|s_Cnt[4]~35\);

-- Location: FF_X59_Y31_N17
\Hz2Lane|s_Cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[4]~34_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(4));

-- Location: LCCOMB_X59_Y31_N18
\Hz2Lane|s_Cnt[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[5]~36_combout\ = (\Hz2Lane|s_Cnt\(5) & (!\Hz2Lane|s_Cnt[4]~35\)) # (!\Hz2Lane|s_Cnt\(5) & ((\Hz2Lane|s_Cnt[4]~35\) # (GND)))
-- \Hz2Lane|s_Cnt[5]~37\ = CARRY((!\Hz2Lane|s_Cnt[4]~35\) # (!\Hz2Lane|s_Cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(5),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[4]~35\,
	combout => \Hz2Lane|s_Cnt[5]~36_combout\,
	cout => \Hz2Lane|s_Cnt[5]~37\);

-- Location: FF_X59_Y31_N19
\Hz2Lane|s_Cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[5]~36_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(5));

-- Location: LCCOMB_X59_Y31_N20
\Hz2Lane|s_Cnt[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[6]~38_combout\ = (\Hz2Lane|s_Cnt\(6) & (\Hz2Lane|s_Cnt[5]~37\ $ (GND))) # (!\Hz2Lane|s_Cnt\(6) & (!\Hz2Lane|s_Cnt[5]~37\ & VCC))
-- \Hz2Lane|s_Cnt[6]~39\ = CARRY((\Hz2Lane|s_Cnt\(6) & !\Hz2Lane|s_Cnt[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(6),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[5]~37\,
	combout => \Hz2Lane|s_Cnt[6]~38_combout\,
	cout => \Hz2Lane|s_Cnt[6]~39\);

-- Location: FF_X59_Y31_N21
\Hz2Lane|s_Cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[6]~38_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(6));

-- Location: LCCOMB_X59_Y31_N22
\Hz2Lane|s_Cnt[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[7]~40_combout\ = (\Hz2Lane|s_Cnt\(7) & (!\Hz2Lane|s_Cnt[6]~39\)) # (!\Hz2Lane|s_Cnt\(7) & ((\Hz2Lane|s_Cnt[6]~39\) # (GND)))
-- \Hz2Lane|s_Cnt[7]~41\ = CARRY((!\Hz2Lane|s_Cnt[6]~39\) # (!\Hz2Lane|s_Cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(7),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[6]~39\,
	combout => \Hz2Lane|s_Cnt[7]~40_combout\,
	cout => \Hz2Lane|s_Cnt[7]~41\);

-- Location: FF_X59_Y31_N23
\Hz2Lane|s_Cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[7]~40_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(7));

-- Location: LCCOMB_X59_Y31_N24
\Hz2Lane|s_Cnt[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[8]~42_combout\ = (\Hz2Lane|s_Cnt\(8) & (\Hz2Lane|s_Cnt[7]~41\ $ (GND))) # (!\Hz2Lane|s_Cnt\(8) & (!\Hz2Lane|s_Cnt[7]~41\ & VCC))
-- \Hz2Lane|s_Cnt[8]~43\ = CARRY((\Hz2Lane|s_Cnt\(8) & !\Hz2Lane|s_Cnt[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(8),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[7]~41\,
	combout => \Hz2Lane|s_Cnt[8]~42_combout\,
	cout => \Hz2Lane|s_Cnt[8]~43\);

-- Location: FF_X59_Y31_N25
\Hz2Lane|s_Cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[8]~42_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(8));

-- Location: LCCOMB_X59_Y31_N26
\Hz2Lane|s_Cnt[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[9]~44_combout\ = (\Hz2Lane|s_Cnt\(9) & (!\Hz2Lane|s_Cnt[8]~43\)) # (!\Hz2Lane|s_Cnt\(9) & ((\Hz2Lane|s_Cnt[8]~43\) # (GND)))
-- \Hz2Lane|s_Cnt[9]~45\ = CARRY((!\Hz2Lane|s_Cnt[8]~43\) # (!\Hz2Lane|s_Cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(9),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[8]~43\,
	combout => \Hz2Lane|s_Cnt[9]~44_combout\,
	cout => \Hz2Lane|s_Cnt[9]~45\);

-- Location: FF_X59_Y31_N27
\Hz2Lane|s_Cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[9]~44_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(9));

-- Location: LCCOMB_X59_Y31_N28
\Hz2Lane|s_Cnt[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[10]~46_combout\ = (\Hz2Lane|s_Cnt\(10) & (\Hz2Lane|s_Cnt[9]~45\ $ (GND))) # (!\Hz2Lane|s_Cnt\(10) & (!\Hz2Lane|s_Cnt[9]~45\ & VCC))
-- \Hz2Lane|s_Cnt[10]~47\ = CARRY((\Hz2Lane|s_Cnt\(10) & !\Hz2Lane|s_Cnt[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(10),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[9]~45\,
	combout => \Hz2Lane|s_Cnt[10]~46_combout\,
	cout => \Hz2Lane|s_Cnt[10]~47\);

-- Location: FF_X59_Y31_N29
\Hz2Lane|s_Cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[10]~46_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(10));

-- Location: LCCOMB_X59_Y31_N30
\Hz2Lane|s_Cnt[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[11]~48_combout\ = (\Hz2Lane|s_Cnt\(11) & (!\Hz2Lane|s_Cnt[10]~47\)) # (!\Hz2Lane|s_Cnt\(11) & ((\Hz2Lane|s_Cnt[10]~47\) # (GND)))
-- \Hz2Lane|s_Cnt[11]~49\ = CARRY((!\Hz2Lane|s_Cnt[10]~47\) # (!\Hz2Lane|s_Cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(11),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[10]~47\,
	combout => \Hz2Lane|s_Cnt[11]~48_combout\,
	cout => \Hz2Lane|s_Cnt[11]~49\);

-- Location: FF_X59_Y31_N31
\Hz2Lane|s_Cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[11]~48_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(11));

-- Location: LCCOMB_X59_Y30_N0
\Hz2Lane|s_Cnt[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[12]~50_combout\ = (\Hz2Lane|s_Cnt\(12) & (\Hz2Lane|s_Cnt[11]~49\ $ (GND))) # (!\Hz2Lane|s_Cnt\(12) & (!\Hz2Lane|s_Cnt[11]~49\ & VCC))
-- \Hz2Lane|s_Cnt[12]~51\ = CARRY((\Hz2Lane|s_Cnt\(12) & !\Hz2Lane|s_Cnt[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(12),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[11]~49\,
	combout => \Hz2Lane|s_Cnt[12]~50_combout\,
	cout => \Hz2Lane|s_Cnt[12]~51\);

-- Location: FF_X59_Y30_N1
\Hz2Lane|s_Cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[12]~50_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(12));

-- Location: LCCOMB_X59_Y30_N2
\Hz2Lane|s_Cnt[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[13]~52_combout\ = (\Hz2Lane|s_Cnt\(13) & (!\Hz2Lane|s_Cnt[12]~51\)) # (!\Hz2Lane|s_Cnt\(13) & ((\Hz2Lane|s_Cnt[12]~51\) # (GND)))
-- \Hz2Lane|s_Cnt[13]~53\ = CARRY((!\Hz2Lane|s_Cnt[12]~51\) # (!\Hz2Lane|s_Cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(13),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[12]~51\,
	combout => \Hz2Lane|s_Cnt[13]~52_combout\,
	cout => \Hz2Lane|s_Cnt[13]~53\);

-- Location: FF_X59_Y30_N3
\Hz2Lane|s_Cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[13]~52_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(13));

-- Location: LCCOMB_X59_Y30_N4
\Hz2Lane|s_Cnt[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[14]~54_combout\ = (\Hz2Lane|s_Cnt\(14) & (\Hz2Lane|s_Cnt[13]~53\ $ (GND))) # (!\Hz2Lane|s_Cnt\(14) & (!\Hz2Lane|s_Cnt[13]~53\ & VCC))
-- \Hz2Lane|s_Cnt[14]~55\ = CARRY((\Hz2Lane|s_Cnt\(14) & !\Hz2Lane|s_Cnt[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(14),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[13]~53\,
	combout => \Hz2Lane|s_Cnt[14]~54_combout\,
	cout => \Hz2Lane|s_Cnt[14]~55\);

-- Location: FF_X59_Y30_N5
\Hz2Lane|s_Cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[14]~54_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(14));

-- Location: LCCOMB_X59_Y30_N6
\Hz2Lane|s_Cnt[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[15]~56_combout\ = (\Hz2Lane|s_Cnt\(15) & (!\Hz2Lane|s_Cnt[14]~55\)) # (!\Hz2Lane|s_Cnt\(15) & ((\Hz2Lane|s_Cnt[14]~55\) # (GND)))
-- \Hz2Lane|s_Cnt[15]~57\ = CARRY((!\Hz2Lane|s_Cnt[14]~55\) # (!\Hz2Lane|s_Cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(15),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[14]~55\,
	combout => \Hz2Lane|s_Cnt[15]~56_combout\,
	cout => \Hz2Lane|s_Cnt[15]~57\);

-- Location: FF_X59_Y30_N7
\Hz2Lane|s_Cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[15]~56_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(15));

-- Location: LCCOMB_X59_Y30_N8
\Hz2Lane|s_Cnt[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[16]~58_combout\ = (\Hz2Lane|s_Cnt\(16) & (\Hz2Lane|s_Cnt[15]~57\ $ (GND))) # (!\Hz2Lane|s_Cnt\(16) & (!\Hz2Lane|s_Cnt[15]~57\ & VCC))
-- \Hz2Lane|s_Cnt[16]~59\ = CARRY((\Hz2Lane|s_Cnt\(16) & !\Hz2Lane|s_Cnt[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(16),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[15]~57\,
	combout => \Hz2Lane|s_Cnt[16]~58_combout\,
	cout => \Hz2Lane|s_Cnt[16]~59\);

-- Location: FF_X59_Y30_N9
\Hz2Lane|s_Cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[16]~58_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(16));

-- Location: LCCOMB_X59_Y30_N10
\Hz2Lane|s_Cnt[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[17]~60_combout\ = (\Hz2Lane|s_Cnt\(17) & (!\Hz2Lane|s_Cnt[16]~59\)) # (!\Hz2Lane|s_Cnt\(17) & ((\Hz2Lane|s_Cnt[16]~59\) # (GND)))
-- \Hz2Lane|s_Cnt[17]~61\ = CARRY((!\Hz2Lane|s_Cnt[16]~59\) # (!\Hz2Lane|s_Cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(17),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[16]~59\,
	combout => \Hz2Lane|s_Cnt[17]~60_combout\,
	cout => \Hz2Lane|s_Cnt[17]~61\);

-- Location: FF_X59_Y30_N11
\Hz2Lane|s_Cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[17]~60_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(17));

-- Location: LCCOMB_X59_Y30_N12
\Hz2Lane|s_Cnt[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[18]~62_combout\ = (\Hz2Lane|s_Cnt\(18) & (\Hz2Lane|s_Cnt[17]~61\ $ (GND))) # (!\Hz2Lane|s_Cnt\(18) & (!\Hz2Lane|s_Cnt[17]~61\ & VCC))
-- \Hz2Lane|s_Cnt[18]~63\ = CARRY((\Hz2Lane|s_Cnt\(18) & !\Hz2Lane|s_Cnt[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(18),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[17]~61\,
	combout => \Hz2Lane|s_Cnt[18]~62_combout\,
	cout => \Hz2Lane|s_Cnt[18]~63\);

-- Location: FF_X59_Y30_N13
\Hz2Lane|s_Cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[18]~62_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(18));

-- Location: LCCOMB_X59_Y30_N14
\Hz2Lane|s_Cnt[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[19]~64_combout\ = (\Hz2Lane|s_Cnt\(19) & (!\Hz2Lane|s_Cnt[18]~63\)) # (!\Hz2Lane|s_Cnt\(19) & ((\Hz2Lane|s_Cnt[18]~63\) # (GND)))
-- \Hz2Lane|s_Cnt[19]~65\ = CARRY((!\Hz2Lane|s_Cnt[18]~63\) # (!\Hz2Lane|s_Cnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(19),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[18]~63\,
	combout => \Hz2Lane|s_Cnt[19]~64_combout\,
	cout => \Hz2Lane|s_Cnt[19]~65\);

-- Location: FF_X59_Y30_N15
\Hz2Lane|s_Cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[19]~64_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(19));

-- Location: LCCOMB_X59_Y30_N16
\Hz2Lane|s_Cnt[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[20]~66_combout\ = (\Hz2Lane|s_Cnt\(20) & (\Hz2Lane|s_Cnt[19]~65\ $ (GND))) # (!\Hz2Lane|s_Cnt\(20) & (!\Hz2Lane|s_Cnt[19]~65\ & VCC))
-- \Hz2Lane|s_Cnt[20]~67\ = CARRY((\Hz2Lane|s_Cnt\(20) & !\Hz2Lane|s_Cnt[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(20),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[19]~65\,
	combout => \Hz2Lane|s_Cnt[20]~66_combout\,
	cout => \Hz2Lane|s_Cnt[20]~67\);

-- Location: FF_X59_Y30_N17
\Hz2Lane|s_Cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[20]~66_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(20));

-- Location: LCCOMB_X59_Y30_N18
\Hz2Lane|s_Cnt[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[21]~68_combout\ = (\Hz2Lane|s_Cnt\(21) & (!\Hz2Lane|s_Cnt[20]~67\)) # (!\Hz2Lane|s_Cnt\(21) & ((\Hz2Lane|s_Cnt[20]~67\) # (GND)))
-- \Hz2Lane|s_Cnt[21]~69\ = CARRY((!\Hz2Lane|s_Cnt[20]~67\) # (!\Hz2Lane|s_Cnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(21),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[20]~67\,
	combout => \Hz2Lane|s_Cnt[21]~68_combout\,
	cout => \Hz2Lane|s_Cnt[21]~69\);

-- Location: FF_X59_Y30_N19
\Hz2Lane|s_Cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[21]~68_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(21));

-- Location: LCCOMB_X59_Y30_N20
\Hz2Lane|s_Cnt[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[22]~70_combout\ = (\Hz2Lane|s_Cnt\(22) & (\Hz2Lane|s_Cnt[21]~69\ $ (GND))) # (!\Hz2Lane|s_Cnt\(22) & (!\Hz2Lane|s_Cnt[21]~69\ & VCC))
-- \Hz2Lane|s_Cnt[22]~71\ = CARRY((\Hz2Lane|s_Cnt\(22) & !\Hz2Lane|s_Cnt[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Hz2Lane|s_Cnt\(22),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[21]~69\,
	combout => \Hz2Lane|s_Cnt[22]~70_combout\,
	cout => \Hz2Lane|s_Cnt[22]~71\);

-- Location: FF_X59_Y30_N21
\Hz2Lane|s_Cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[22]~70_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(22));

-- Location: LCCOMB_X59_Y30_N22
\Hz2Lane|s_Cnt[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[23]~72_combout\ = (\Hz2Lane|s_Cnt\(23) & (!\Hz2Lane|s_Cnt[22]~71\)) # (!\Hz2Lane|s_Cnt\(23) & ((\Hz2Lane|s_Cnt[22]~71\) # (GND)))
-- \Hz2Lane|s_Cnt[23]~73\ = CARRY((!\Hz2Lane|s_Cnt[22]~71\) # (!\Hz2Lane|s_Cnt\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(23),
	datad => VCC,
	cin => \Hz2Lane|s_Cnt[22]~71\,
	combout => \Hz2Lane|s_Cnt[23]~72_combout\,
	cout => \Hz2Lane|s_Cnt[23]~73\);

-- Location: FF_X59_Y30_N23
\Hz2Lane|s_Cnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[23]~72_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(23));

-- Location: LCCOMB_X59_Y30_N26
\Hz2Lane|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|Equal0~6_combout\ = (((\Hz2Lane|s_Cnt\(23)) # (!\Hz2Lane|s_Cnt\(22))) # (!\Hz2Lane|s_Cnt\(20))) # (!\Hz2Lane|s_Cnt\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(21),
	datab => \Hz2Lane|s_Cnt\(20),
	datac => \Hz2Lane|s_Cnt\(23),
	datad => \Hz2Lane|s_Cnt\(22),
	combout => \Hz2Lane|Equal0~6_combout\);

-- Location: LCCOMB_X59_Y30_N24
\Hz2Lane|s_Cnt[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|s_Cnt[24]~74_combout\ = \Hz2Lane|s_Cnt[23]~73\ $ (!\Hz2Lane|s_Cnt\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Hz2Lane|s_Cnt\(24),
	cin => \Hz2Lane|s_Cnt[23]~73\,
	combout => \Hz2Lane|s_Cnt[24]~74_combout\);

-- Location: FF_X59_Y30_N25
\Hz2Lane|s_Cnt[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|s_Cnt[24]~74_combout\,
	sclr => \Hz2Lane|s_Cnt[0]~27_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|s_Cnt\(24));

-- Location: LCCOMB_X59_Y30_N28
\Hz2Lane|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|Equal0~5_combout\ = (((\Hz2Lane|s_Cnt\(17)) # (!\Hz2Lane|s_Cnt\(16))) # (!\Hz2Lane|s_Cnt\(19))) # (!\Hz2Lane|s_Cnt\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(18),
	datab => \Hz2Lane|s_Cnt\(19),
	datac => \Hz2Lane|s_Cnt\(16),
	datad => \Hz2Lane|s_Cnt\(17),
	combout => \Hz2Lane|Equal0~5_combout\);

-- Location: LCCOMB_X59_Y31_N0
\Hz2Lane|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|Equal0~0_combout\ = (((!\Hz2Lane|s_Cnt\(1)) # (!\Hz2Lane|s_Cnt\(0))) # (!\Hz2Lane|s_Cnt\(3))) # (!\Hz2Lane|s_Cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(2),
	datab => \Hz2Lane|s_Cnt\(3),
	datac => \Hz2Lane|s_Cnt\(0),
	datad => \Hz2Lane|s_Cnt\(1),
	combout => \Hz2Lane|Equal0~0_combout\);

-- Location: LCCOMB_X59_Y31_N6
\Hz2Lane|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|Equal0~1_combout\ = (\Hz2Lane|s_Cnt\(6)) # (((\Hz2Lane|s_Cnt\(7)) # (!\Hz2Lane|s_Cnt\(4))) # (!\Hz2Lane|s_Cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(6),
	datab => \Hz2Lane|s_Cnt\(5),
	datac => \Hz2Lane|s_Cnt\(7),
	datad => \Hz2Lane|s_Cnt\(4),
	combout => \Hz2Lane|Equal0~1_combout\);

-- Location: LCCOMB_X59_Y31_N4
\Hz2Lane|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|Equal0~2_combout\ = ((\Hz2Lane|s_Cnt\(10)) # ((\Hz2Lane|s_Cnt\(9)) # (\Hz2Lane|s_Cnt\(8)))) # (!\Hz2Lane|s_Cnt\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(11),
	datab => \Hz2Lane|s_Cnt\(10),
	datac => \Hz2Lane|s_Cnt\(9),
	datad => \Hz2Lane|s_Cnt\(8),
	combout => \Hz2Lane|Equal0~2_combout\);

-- Location: LCCOMB_X59_Y30_N30
\Hz2Lane|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|Equal0~3_combout\ = (\Hz2Lane|s_Cnt\(15)) # (((!\Hz2Lane|s_Cnt\(12)) # (!\Hz2Lane|s_Cnt\(14))) # (!\Hz2Lane|s_Cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|s_Cnt\(15),
	datab => \Hz2Lane|s_Cnt\(13),
	datac => \Hz2Lane|s_Cnt\(14),
	datad => \Hz2Lane|s_Cnt\(12),
	combout => \Hz2Lane|Equal0~3_combout\);

-- Location: LCCOMB_X60_Y31_N18
\Hz2Lane|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|Equal0~4_combout\ = (\Hz2Lane|Equal0~0_combout\) # ((\Hz2Lane|Equal0~1_combout\) # ((\Hz2Lane|Equal0~2_combout\) # (\Hz2Lane|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|Equal0~0_combout\,
	datab => \Hz2Lane|Equal0~1_combout\,
	datac => \Hz2Lane|Equal0~2_combout\,
	datad => \Hz2Lane|Equal0~3_combout\,
	combout => \Hz2Lane|Equal0~4_combout\);

-- Location: LCCOMB_X60_Y31_N28
\Hz2Lane|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|Equal0~7_combout\ = (\Hz2Lane|Equal0~6_combout\) # (((\Hz2Lane|Equal0~5_combout\) # (\Hz2Lane|Equal0~4_combout\)) # (!\Hz2Lane|s_Cnt\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|Equal0~6_combout\,
	datab => \Hz2Lane|s_Cnt\(24),
	datac => \Hz2Lane|Equal0~5_combout\,
	datad => \Hz2Lane|Equal0~4_combout\,
	combout => \Hz2Lane|Equal0~7_combout\);

-- Location: LCCOMB_X60_Y31_N0
\Hz2Lane|pulse~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Hz2Lane|pulse~0_combout\ = (!\StateController|callGlobalReset~q\ & !\Hz2Lane|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateController|callGlobalReset~q\,
	datad => \Hz2Lane|Equal0~7_combout\,
	combout => \Hz2Lane|pulse~0_combout\);

-- Location: FF_X60_Y31_N1
\Hz2Lane|pulse\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Hz2Lane|pulse~0_combout\,
	ena => \StateController|callStartStop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Hz2Lane|pulse~q\);

-- Location: LCCOMB_X68_Y27_N8
\AddressGenerator|s_address[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddressGenerator|s_address[0]~8_combout\ = (\Hz2Lane|pulse~q\ & (\AddressGenerator|s_address\(0) $ (VCC))) # (!\Hz2Lane|pulse~q\ & (\AddressGenerator|s_address\(0) & VCC))
-- \AddressGenerator|s_address[0]~9\ = CARRY((\Hz2Lane|pulse~q\ & \AddressGenerator|s_address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Hz2Lane|pulse~q\,
	datab => \AddressGenerator|s_address\(0),
	datad => VCC,
	combout => \AddressGenerator|s_address[0]~8_combout\,
	cout => \AddressGenerator|s_address[0]~9\);

-- Location: FF_X68_Y27_N9
\AddressGenerator|s_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AddressGenerator|s_address[0]~8_combout\,
	sclr => \StateController|callGlobalReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AddressGenerator|s_address\(0));

-- Location: LCCOMB_X68_Y27_N10
\AddressGenerator|s_address[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddressGenerator|s_address[1]~10_combout\ = (\AddressGenerator|s_address\(1) & (!\AddressGenerator|s_address[0]~9\)) # (!\AddressGenerator|s_address\(1) & ((\AddressGenerator|s_address[0]~9\) # (GND)))
-- \AddressGenerator|s_address[1]~11\ = CARRY((!\AddressGenerator|s_address[0]~9\) # (!\AddressGenerator|s_address\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datad => VCC,
	cin => \AddressGenerator|s_address[0]~9\,
	combout => \AddressGenerator|s_address[1]~10_combout\,
	cout => \AddressGenerator|s_address[1]~11\);

-- Location: FF_X68_Y27_N11
\AddressGenerator|s_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AddressGenerator|s_address[1]~10_combout\,
	sclr => \StateController|callGlobalReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AddressGenerator|s_address\(1));

-- Location: LCCOMB_X68_Y27_N12
\AddressGenerator|s_address[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddressGenerator|s_address[2]~12_combout\ = (\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address[1]~11\ $ (GND))) # (!\AddressGenerator|s_address\(2) & (!\AddressGenerator|s_address[1]~11\ & VCC))
-- \AddressGenerator|s_address[2]~13\ = CARRY((\AddressGenerator|s_address\(2) & !\AddressGenerator|s_address[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datad => VCC,
	cin => \AddressGenerator|s_address[1]~11\,
	combout => \AddressGenerator|s_address[2]~12_combout\,
	cout => \AddressGenerator|s_address[2]~13\);

-- Location: FF_X68_Y27_N13
\AddressGenerator|s_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AddressGenerator|s_address[2]~12_combout\,
	sclr => \StateController|callGlobalReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AddressGenerator|s_address\(2));

-- Location: LCCOMB_X68_Y27_N14
\AddressGenerator|s_address[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddressGenerator|s_address[3]~14_combout\ = (\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address[2]~13\)) # (!\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address[2]~13\) # (GND)))
-- \AddressGenerator|s_address[3]~15\ = CARRY((!\AddressGenerator|s_address[2]~13\) # (!\AddressGenerator|s_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AddressGenerator|s_address\(3),
	datad => VCC,
	cin => \AddressGenerator|s_address[2]~13\,
	combout => \AddressGenerator|s_address[3]~14_combout\,
	cout => \AddressGenerator|s_address[3]~15\);

-- Location: FF_X68_Y27_N15
\AddressGenerator|s_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AddressGenerator|s_address[3]~14_combout\,
	sclr => \StateController|callGlobalReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AddressGenerator|s_address\(3));

-- Location: LCCOMB_X68_Y27_N16
\AddressGenerator|s_address[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddressGenerator|s_address[4]~16_combout\ = (\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address[3]~15\ $ (GND))) # (!\AddressGenerator|s_address\(4) & (!\AddressGenerator|s_address[3]~15\ & VCC))
-- \AddressGenerator|s_address[4]~17\ = CARRY((\AddressGenerator|s_address\(4) & !\AddressGenerator|s_address[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AddressGenerator|s_address\(4),
	datad => VCC,
	cin => \AddressGenerator|s_address[3]~15\,
	combout => \AddressGenerator|s_address[4]~16_combout\,
	cout => \AddressGenerator|s_address[4]~17\);

-- Location: FF_X68_Y27_N17
\AddressGenerator|s_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AddressGenerator|s_address[4]~16_combout\,
	sclr => \StateController|callGlobalReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AddressGenerator|s_address\(4));

-- Location: LCCOMB_X68_Y27_N18
\AddressGenerator|s_address[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddressGenerator|s_address[5]~18_combout\ = (\AddressGenerator|s_address\(5) & (!\AddressGenerator|s_address[4]~17\)) # (!\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address[4]~17\) # (GND)))
-- \AddressGenerator|s_address[5]~19\ = CARRY((!\AddressGenerator|s_address[4]~17\) # (!\AddressGenerator|s_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AddressGenerator|s_address\(5),
	datad => VCC,
	cin => \AddressGenerator|s_address[4]~17\,
	combout => \AddressGenerator|s_address[5]~18_combout\,
	cout => \AddressGenerator|s_address[5]~19\);

-- Location: FF_X68_Y27_N19
\AddressGenerator|s_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AddressGenerator|s_address[5]~18_combout\,
	sclr => \StateController|callGlobalReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AddressGenerator|s_address\(5));

-- Location: LCCOMB_X69_Y25_N28
\NoisyROM|Mux7~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~19_combout\ = (\AddressGenerator|s_address\(1) & ((\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(3))) # (!\AddressGenerator|s_address\(0) & ((!\AddressGenerator|s_address\(2)))))) # (!\AddressGenerator|s_address\(1) & 
-- ((\AddressGenerator|s_address\(2) & (!\AddressGenerator|s_address\(3))) # (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(1),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux7~19_combout\);

-- Location: LCCOMB_X69_Y25_N4
\NoisyROM|Mux7~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~23_combout\ = (\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(1) & ((\AddressGenerator|s_address\(0)) # (!\AddressGenerator|s_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(1),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux7~23_combout\);

-- Location: LCCOMB_X68_Y27_N20
\AddressGenerator|s_address[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddressGenerator|s_address[6]~20_combout\ = (\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address[5]~19\ $ (GND))) # (!\AddressGenerator|s_address\(6) & (!\AddressGenerator|s_address[5]~19\ & VCC))
-- \AddressGenerator|s_address[6]~21\ = CARRY((\AddressGenerator|s_address\(6) & !\AddressGenerator|s_address[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \AddressGenerator|s_address\(6),
	datad => VCC,
	cin => \AddressGenerator|s_address[5]~19\,
	combout => \AddressGenerator|s_address[6]~20_combout\,
	cout => \AddressGenerator|s_address[6]~21\);

-- Location: FF_X68_Y27_N21
\AddressGenerator|s_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AddressGenerator|s_address[6]~20_combout\,
	sclr => \StateController|callGlobalReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AddressGenerator|s_address\(6));

-- Location: LCCOMB_X69_Y25_N8
\NoisyROM|Mux7~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~21_combout\ = (\AddressGenerator|s_address\(0) & (((\AddressGenerator|s_address\(2) & \AddressGenerator|s_address\(1))) # (!\AddressGenerator|s_address\(3)))) # (!\AddressGenerator|s_address\(0) & (!\AddressGenerator|s_address\(2) & 
-- ((\AddressGenerator|s_address\(3)) # (\AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(1),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux7~21_combout\);

-- Location: LCCOMB_X69_Y25_N6
\NoisyROM|Mux7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~20_combout\ = (\AddressGenerator|s_address\(2) & (((!\AddressGenerator|s_address\(3) & !\AddressGenerator|s_address\(1))) # (!\AddressGenerator|s_address\(0)))) # (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(1),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux7~20_combout\);

-- Location: LCCOMB_X69_Y25_N18
\NoisyROM|Mux7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~22_combout\ = (\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(6))) # (!\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(6) & ((!\NoisyROM|Mux7~20_combout\))) # (!\AddressGenerator|s_address\(6) & 
-- (\NoisyROM|Mux7~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(5),
	datab => \AddressGenerator|s_address\(6),
	datac => \NoisyROM|Mux7~21_combout\,
	datad => \NoisyROM|Mux7~20_combout\,
	combout => \NoisyROM|Mux7~22_combout\);

-- Location: LCCOMB_X69_Y25_N22
\NoisyROM|Mux7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~24_combout\ = (\AddressGenerator|s_address\(5) & ((\NoisyROM|Mux7~22_combout\ & ((\NoisyROM|Mux7~23_combout\))) # (!\NoisyROM|Mux7~22_combout\ & (!\NoisyROM|Mux7~19_combout\)))) # (!\AddressGenerator|s_address\(5) & 
-- (((\NoisyROM|Mux7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(5),
	datab => \NoisyROM|Mux7~19_combout\,
	datac => \NoisyROM|Mux7~23_combout\,
	datad => \NoisyROM|Mux7~22_combout\,
	combout => \NoisyROM|Mux7~24_combout\);

-- Location: LCCOMB_X69_Y25_N16
\NoisyROM|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~4_combout\ = (\AddressGenerator|s_address\(6) & (((!\AddressGenerator|s_address\(5) & !\AddressGenerator|s_address\(2))))) # (!\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(5) $ (((\AddressGenerator|s_address\(3) & 
-- !\AddressGenerator|s_address\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(6),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(2),
	combout => \NoisyROM|Mux7~4_combout\);

-- Location: LCCOMB_X69_Y25_N24
\NoisyROM|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~2_combout\ = (\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(3) $ (((!\AddressGenerator|s_address\(6)) # (!\AddressGenerator|s_address\(2)))))) # (!\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(3) & 
-- (!\AddressGenerator|s_address\(2) & !\AddressGenerator|s_address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux7~2_combout\);

-- Location: LCCOMB_X69_Y25_N2
\NoisyROM|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~1_combout\ = (\AddressGenerator|s_address\(2) & (((\AddressGenerator|s_address\(5)) # (!\AddressGenerator|s_address\(6))))) # (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(6)) # ((\AddressGenerator|s_address\(3) & 
-- \AddressGenerator|s_address\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux7~1_combout\);

-- Location: LCCOMB_X69_Y25_N14
\NoisyROM|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~3_combout\ = (\AddressGenerator|s_address\(0) & (((\AddressGenerator|s_address\(1)) # (\NoisyROM|Mux7~1_combout\)))) # (!\AddressGenerator|s_address\(0) & (!\NoisyROM|Mux7~2_combout\ & (!\AddressGenerator|s_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \NoisyROM|Mux7~2_combout\,
	datac => \AddressGenerator|s_address\(1),
	datad => \NoisyROM|Mux7~1_combout\,
	combout => \NoisyROM|Mux7~3_combout\);

-- Location: LCCOMB_X69_Y25_N12
\NoisyROM|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~0_combout\ = (\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(3) $ ((!\AddressGenerator|s_address\(5))))) # (!\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(3) $ 
-- (\AddressGenerator|s_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(6),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(2),
	combout => \NoisyROM|Mux7~0_combout\);

-- Location: LCCOMB_X69_Y25_N26
\NoisyROM|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~5_combout\ = (\AddressGenerator|s_address\(1) & ((\NoisyROM|Mux7~3_combout\ & (\NoisyROM|Mux7~4_combout\)) # (!\NoisyROM|Mux7~3_combout\ & ((!\NoisyROM|Mux7~0_combout\))))) # (!\AddressGenerator|s_address\(1) & 
-- (((\NoisyROM|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \NoisyROM|Mux7~4_combout\,
	datac => \NoisyROM|Mux7~3_combout\,
	datad => \NoisyROM|Mux7~0_combout\,
	combout => \NoisyROM|Mux7~5_combout\);

-- Location: LCCOMB_X68_Y27_N22
\AddressGenerator|s_address[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddressGenerator|s_address[7]~22_combout\ = \AddressGenerator|s_address\(7) $ (\AddressGenerator|s_address[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(7),
	cin => \AddressGenerator|s_address[6]~21\,
	combout => \AddressGenerator|s_address[7]~22_combout\);

-- Location: FF_X68_Y27_N23
\AddressGenerator|s_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \AddressGenerator|s_address[7]~22_combout\,
	sclr => \StateController|callGlobalReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \AddressGenerator|s_address\(7));

-- Location: LCCOMB_X69_Y28_N18
\NoisyROM|Mux7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~12_combout\ = (\AddressGenerator|s_address\(3)) # (\AddressGenerator|s_address\(2) $ (((\AddressGenerator|s_address\(1) & \AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux7~12_combout\);

-- Location: LCCOMB_X69_Y28_N22
\NoisyROM|Mux7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~16_combout\ = (\AddressGenerator|s_address\(1) & (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(3)) # (!\AddressGenerator|s_address\(0))))) # (!\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(0) & 
-- (\AddressGenerator|s_address\(2) $ (\AddressGenerator|s_address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux7~16_combout\);

-- Location: LCCOMB_X69_Y28_N8
\NoisyROM|Mux7~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~13_combout\ = (\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(2) $ (\AddressGenerator|s_address\(0))))) # (!\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(0) & 
-- (\AddressGenerator|s_address\(1) $ (!\AddressGenerator|s_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux7~13_combout\);

-- Location: LCCOMB_X69_Y28_N2
\NoisyROM|Mux7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~14_combout\ = (\AddressGenerator|s_address\(1) & (!\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(2)) # (!\AddressGenerator|s_address\(3))))) # (!\AddressGenerator|s_address\(1) & ((\AddressGenerator|s_address\(2) & 
-- (!\AddressGenerator|s_address\(0) & !\AddressGenerator|s_address\(3))) # (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(0) & \AddressGenerator|s_address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux7~14_combout\);

-- Location: LCCOMB_X69_Y28_N20
\NoisyROM|Mux7~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~15_combout\ = (\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(5)) # ((!\NoisyROM|Mux7~13_combout\)))) # (!\AddressGenerator|s_address\(6) & (!\AddressGenerator|s_address\(5) & ((!\NoisyROM|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(5),
	datac => \NoisyROM|Mux7~13_combout\,
	datad => \NoisyROM|Mux7~14_combout\,
	combout => \NoisyROM|Mux7~15_combout\);

-- Location: LCCOMB_X69_Y28_N4
\NoisyROM|Mux7~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~17_combout\ = (\AddressGenerator|s_address\(5) & ((\NoisyROM|Mux7~15_combout\ & ((!\NoisyROM|Mux7~16_combout\))) # (!\NoisyROM|Mux7~15_combout\ & (!\NoisyROM|Mux7~12_combout\)))) # (!\AddressGenerator|s_address\(5) & 
-- (((\NoisyROM|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(5),
	datab => \NoisyROM|Mux7~12_combout\,
	datac => \NoisyROM|Mux7~16_combout\,
	datad => \NoisyROM|Mux7~15_combout\,
	combout => \NoisyROM|Mux7~17_combout\);

-- Location: LCCOMB_X69_Y26_N10
\NoisyROM|Mux7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~10_combout\ = (\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(6) & \AddressGenerator|s_address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(2),
	combout => \NoisyROM|Mux7~10_combout\);

-- Location: LCCOMB_X69_Y26_N14
\NoisyROM|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~6_combout\ = (\AddressGenerator|s_address\(2) & (((\AddressGenerator|s_address\(0))))) # (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(6) $ (((!\AddressGenerator|s_address\(3) & \AddressGenerator|s_address\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux7~6_combout\);

-- Location: LCCOMB_X69_Y26_N30
\NoisyROM|Mux7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~8_combout\ = (\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(2) $ (((!\AddressGenerator|s_address\(0)) # (!\AddressGenerator|s_address\(3)))))) # (!\AddressGenerator|s_address\(6) & (((\AddressGenerator|s_address\(3)) # 
-- (\AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux7~8_combout\);

-- Location: LCCOMB_X69_Y26_N16
\NoisyROM|Mux7~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~7_combout\ = (\AddressGenerator|s_address\(0) & (((!\AddressGenerator|s_address\(2) & \AddressGenerator|s_address\(3))))) # (!\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(6))) # 
-- (!\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux7~7_combout\);

-- Location: LCCOMB_X69_Y26_N24
\NoisyROM|Mux7~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~9_combout\ = (\AddressGenerator|s_address\(1) & ((\AddressGenerator|s_address\(5)) # ((\NoisyROM|Mux7~7_combout\)))) # (!\AddressGenerator|s_address\(1) & (!\AddressGenerator|s_address\(5) & (!\NoisyROM|Mux7~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(5),
	datac => \NoisyROM|Mux7~8_combout\,
	datad => \NoisyROM|Mux7~7_combout\,
	combout => \NoisyROM|Mux7~9_combout\);

-- Location: LCCOMB_X69_Y26_N0
\NoisyROM|Mux7~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~11_combout\ = (\AddressGenerator|s_address\(5) & ((\NoisyROM|Mux7~9_combout\ & (!\NoisyROM|Mux7~10_combout\)) # (!\NoisyROM|Mux7~9_combout\ & ((\NoisyROM|Mux7~6_combout\))))) # (!\AddressGenerator|s_address\(5) & 
-- (((\NoisyROM|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux7~10_combout\,
	datab => \AddressGenerator|s_address\(5),
	datac => \NoisyROM|Mux7~6_combout\,
	datad => \NoisyROM|Mux7~9_combout\,
	combout => \NoisyROM|Mux7~11_combout\);

-- Location: LCCOMB_X70_Y27_N20
\NoisyROM|Mux7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~18_combout\ = (\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(7))) # (!\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(7) & ((\NoisyROM|Mux7~11_combout\))) # (!\AddressGenerator|s_address\(7) & 
-- (\NoisyROM|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux7~17_combout\,
	datad => \NoisyROM|Mux7~11_combout\,
	combout => \NoisyROM|Mux7~18_combout\);

-- Location: LCCOMB_X70_Y27_N6
\NoisyROM|Mux7~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux7~25_combout\ = (\AddressGenerator|s_address\(4) & ((\NoisyROM|Mux7~18_combout\ & (\NoisyROM|Mux7~24_combout\)) # (!\NoisyROM|Mux7~18_combout\ & ((\NoisyROM|Mux7~5_combout\))))) # (!\AddressGenerator|s_address\(4) & 
-- (((\NoisyROM|Mux7~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux7~24_combout\,
	datab => \NoisyROM|Mux7~5_combout\,
	datac => \AddressGenerator|s_address\(4),
	datad => \NoisyROM|Mux7~18_combout\,
	combout => \NoisyROM|Mux7~25_combout\);

-- Location: LCCOMB_X70_Y27_N10
\RamManagment|outData~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outData~7_combout\ = (!\StateController|callRamReset~q\ & \NoisyROM|Mux7~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateController|callRamReset~q\,
	datad => \NoisyROM|Mux7~25_combout\,
	combout => \RamManagment|outData~7_combout\);

-- Location: FF_X70_Y27_N11
\RamManagment|outData[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outData~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outData\(0));

-- Location: LCCOMB_X67_Y25_N0
\RamManagment|s_address[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|s_address[0]~7_combout\ = \RamManagment|s_address\(0) $ (\StateController|callRamReset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamManagment|s_address\(0),
	datad => \StateController|callRamReset~q\,
	combout => \RamManagment|s_address[0]~7_combout\);

-- Location: FF_X67_Y25_N1
\RamManagment|s_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|s_address[0]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|s_address\(0));

-- Location: LCCOMB_X67_Y25_N28
\RamManagment|outAddress~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress~0_combout\ = (\StateController|callRamReset~q\ & (\RamManagment|s_address\(0))) # (!\StateController|callRamReset~q\ & ((\AddressGenerator|s_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamManagment|s_address\(0),
	datac => \AddressGenerator|s_address\(0),
	datad => \StateController|callRamReset~q\,
	combout => \RamManagment|outAddress~0_combout\);

-- Location: LCCOMB_X63_Y25_N16
\RamManagment|outAddress[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress[0]~feeder_combout\ = \RamManagment|outAddress~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RamManagment|outAddress~0_combout\,
	combout => \RamManagment|outAddress[0]~feeder_combout\);

-- Location: FF_X63_Y25_N17
\RamManagment|outAddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outAddress[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outAddress\(0));

-- Location: LCCOMB_X67_Y25_N12
\RamManagment|s_address[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|s_address[1]~8_combout\ = (\RamManagment|s_address\(1) & (\RamManagment|s_address\(0) $ (VCC))) # (!\RamManagment|s_address\(1) & (\RamManagment|s_address\(0) & VCC))
-- \RamManagment|s_address[1]~9\ = CARRY((\RamManagment|s_address\(1) & \RamManagment|s_address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamManagment|s_address\(1),
	datab => \RamManagment|s_address\(0),
	datad => VCC,
	combout => \RamManagment|s_address[1]~8_combout\,
	cout => \RamManagment|s_address[1]~9\);

-- Location: FF_X67_Y25_N13
\RamManagment|s_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|s_address[1]~8_combout\,
	ena => \StateController|callRamReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|s_address\(1));

-- Location: LCCOMB_X67_Y25_N30
\RamManagment|outAddress~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress~1_combout\ = (\StateController|callRamReset~q\ & (\RamManagment|s_address\(1))) # (!\StateController|callRamReset~q\ & ((\AddressGenerator|s_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamManagment|s_address\(1),
	datab => \AddressGenerator|s_address\(1),
	datad => \StateController|callRamReset~q\,
	combout => \RamManagment|outAddress~1_combout\);

-- Location: FF_X67_Y25_N7
\RamManagment|outAddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outAddress~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outAddress\(1));

-- Location: LCCOMB_X67_Y25_N14
\RamManagment|s_address[2]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|s_address[2]~10_combout\ = (\RamManagment|s_address\(2) & (!\RamManagment|s_address[1]~9\)) # (!\RamManagment|s_address\(2) & ((\RamManagment|s_address[1]~9\) # (GND)))
-- \RamManagment|s_address[2]~11\ = CARRY((!\RamManagment|s_address[1]~9\) # (!\RamManagment|s_address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RamManagment|s_address\(2),
	datad => VCC,
	cin => \RamManagment|s_address[1]~9\,
	combout => \RamManagment|s_address[2]~10_combout\,
	cout => \RamManagment|s_address[2]~11\);

-- Location: FF_X67_Y25_N15
\RamManagment|s_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|s_address[2]~10_combout\,
	ena => \StateController|callRamReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|s_address\(2));

-- Location: LCCOMB_X67_Y25_N8
\RamManagment|outAddress~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress~2_combout\ = (\StateController|callRamReset~q\ & (\RamManagment|s_address\(2))) # (!\StateController|callRamReset~q\ & ((\AddressGenerator|s_address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamManagment|s_address\(2),
	datac => \AddressGenerator|s_address\(2),
	datad => \StateController|callRamReset~q\,
	combout => \RamManagment|outAddress~2_combout\);

-- Location: FF_X65_Y25_N13
\RamManagment|outAddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outAddress~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outAddress\(2));

-- Location: LCCOMB_X67_Y25_N16
\RamManagment|s_address[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|s_address[3]~12_combout\ = (\RamManagment|s_address\(3) & (\RamManagment|s_address[2]~11\ $ (GND))) # (!\RamManagment|s_address\(3) & (!\RamManagment|s_address[2]~11\ & VCC))
-- \RamManagment|s_address[3]~13\ = CARRY((\RamManagment|s_address\(3) & !\RamManagment|s_address[2]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RamManagment|s_address\(3),
	datad => VCC,
	cin => \RamManagment|s_address[2]~11\,
	combout => \RamManagment|s_address[3]~12_combout\,
	cout => \RamManagment|s_address[3]~13\);

-- Location: FF_X67_Y25_N17
\RamManagment|s_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|s_address[3]~12_combout\,
	ena => \StateController|callRamReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|s_address\(3));

-- Location: LCCOMB_X67_Y25_N6
\RamManagment|outAddress~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress~3_combout\ = (\StateController|callRamReset~q\ & (\RamManagment|s_address\(3))) # (!\StateController|callRamReset~q\ & ((\AddressGenerator|s_address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateController|callRamReset~q\,
	datab => \RamManagment|s_address\(3),
	datad => \AddressGenerator|s_address\(3),
	combout => \RamManagment|outAddress~3_combout\);

-- Location: LCCOMB_X65_Y25_N20
\RamManagment|outAddress[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress[3]~feeder_combout\ = \RamManagment|outAddress~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RamManagment|outAddress~3_combout\,
	combout => \RamManagment|outAddress[3]~feeder_combout\);

-- Location: FF_X65_Y25_N21
\RamManagment|outAddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outAddress[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outAddress\(3));

-- Location: LCCOMB_X67_Y25_N18
\RamManagment|s_address[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|s_address[4]~14_combout\ = (\RamManagment|s_address\(4) & (!\RamManagment|s_address[3]~13\)) # (!\RamManagment|s_address\(4) & ((\RamManagment|s_address[3]~13\) # (GND)))
-- \RamManagment|s_address[4]~15\ = CARRY((!\RamManagment|s_address[3]~13\) # (!\RamManagment|s_address\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RamManagment|s_address\(4),
	datad => VCC,
	cin => \RamManagment|s_address[3]~13\,
	combout => \RamManagment|s_address[4]~14_combout\,
	cout => \RamManagment|s_address[4]~15\);

-- Location: FF_X67_Y25_N19
\RamManagment|s_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|s_address[4]~14_combout\,
	ena => \StateController|callRamReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|s_address\(4));

-- Location: LCCOMB_X67_Y25_N4
\RamManagment|outAddress~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress~4_combout\ = (\StateController|callRamReset~q\ & (\RamManagment|s_address\(4))) # (!\StateController|callRamReset~q\ & ((\AddressGenerator|s_address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamManagment|s_address\(4),
	datac => \AddressGenerator|s_address\(4),
	datad => \StateController|callRamReset~q\,
	combout => \RamManagment|outAddress~4_combout\);

-- Location: LCCOMB_X63_Y25_N18
\RamManagment|outAddress[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress[4]~feeder_combout\ = \RamManagment|outAddress~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RamManagment|outAddress~4_combout\,
	combout => \RamManagment|outAddress[4]~feeder_combout\);

-- Location: FF_X63_Y25_N19
\RamManagment|outAddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outAddress[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outAddress\(4));

-- Location: LCCOMB_X67_Y25_N20
\RamManagment|s_address[5]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|s_address[5]~16_combout\ = (\RamManagment|s_address\(5) & (\RamManagment|s_address[4]~15\ $ (GND))) # (!\RamManagment|s_address\(5) & (!\RamManagment|s_address[4]~15\ & VCC))
-- \RamManagment|s_address[5]~17\ = CARRY((\RamManagment|s_address\(5) & !\RamManagment|s_address[4]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RamManagment|s_address\(5),
	datad => VCC,
	cin => \RamManagment|s_address[4]~15\,
	combout => \RamManagment|s_address[5]~16_combout\,
	cout => \RamManagment|s_address[5]~17\);

-- Location: FF_X67_Y25_N21
\RamManagment|s_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|s_address[5]~16_combout\,
	ena => \StateController|callRamReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|s_address\(5));

-- Location: LCCOMB_X67_Y25_N26
\RamManagment|outAddress~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress~5_combout\ = (\StateController|callRamReset~q\ & (\RamManagment|s_address\(5))) # (!\StateController|callRamReset~q\ & ((\AddressGenerator|s_address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamManagment|s_address\(5),
	datac => \AddressGenerator|s_address\(5),
	datad => \StateController|callRamReset~q\,
	combout => \RamManagment|outAddress~5_combout\);

-- Location: LCCOMB_X66_Y25_N30
\RamManagment|outAddress[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress[5]~feeder_combout\ = \RamManagment|outAddress~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RamManagment|outAddress~5_combout\,
	combout => \RamManagment|outAddress[5]~feeder_combout\);

-- Location: FF_X66_Y25_N31
\RamManagment|outAddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outAddress[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outAddress\(5));

-- Location: LCCOMB_X67_Y25_N22
\RamManagment|s_address[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|s_address[6]~18_combout\ = (\RamManagment|s_address\(6) & (!\RamManagment|s_address[5]~17\)) # (!\RamManagment|s_address\(6) & ((\RamManagment|s_address[5]~17\) # (GND)))
-- \RamManagment|s_address[6]~19\ = CARRY((!\RamManagment|s_address[5]~17\) # (!\RamManagment|s_address\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamManagment|s_address\(6),
	datad => VCC,
	cin => \RamManagment|s_address[5]~17\,
	combout => \RamManagment|s_address[6]~18_combout\,
	cout => \RamManagment|s_address[6]~19\);

-- Location: FF_X67_Y25_N23
\RamManagment|s_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|s_address[6]~18_combout\,
	ena => \StateController|callRamReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|s_address\(6));

-- Location: LCCOMB_X67_Y25_N2
\RamManagment|outAddress~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress~6_combout\ = (\StateController|callRamReset~q\ & (\RamManagment|s_address\(6))) # (!\StateController|callRamReset~q\ & ((\AddressGenerator|s_address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamManagment|s_address\(6),
	datab => \AddressGenerator|s_address\(6),
	datad => \StateController|callRamReset~q\,
	combout => \RamManagment|outAddress~6_combout\);

-- Location: LCCOMB_X66_Y25_N8
\RamManagment|outAddress[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress[6]~feeder_combout\ = \RamManagment|outAddress~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamManagment|outAddress~6_combout\,
	combout => \RamManagment|outAddress[6]~feeder_combout\);

-- Location: FF_X66_Y25_N9
\RamManagment|outAddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outAddress[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outAddress\(6));

-- Location: LCCOMB_X67_Y25_N24
\RamManagment|s_address[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|s_address[7]~20_combout\ = \RamManagment|s_address[6]~19\ $ (!\RamManagment|s_address\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \RamManagment|s_address\(7),
	cin => \RamManagment|s_address[6]~19\,
	combout => \RamManagment|s_address[7]~20_combout\);

-- Location: FF_X67_Y25_N25
\RamManagment|s_address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|s_address[7]~20_combout\,
	ena => \StateController|callRamReset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|s_address\(7));

-- Location: LCCOMB_X67_Y25_N10
\RamManagment|outAddress~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress~7_combout\ = (\StateController|callRamReset~q\ & (\RamManagment|s_address\(7))) # (!\StateController|callRamReset~q\ & ((\AddressGenerator|s_address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamManagment|s_address\(7),
	datac => \AddressGenerator|s_address\(7),
	datad => \StateController|callRamReset~q\,
	combout => \RamManagment|outAddress~7_combout\);

-- Location: LCCOMB_X66_Y25_N14
\RamManagment|outAddress[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outAddress[7]~feeder_combout\ = \RamManagment|outAddress~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamManagment|outAddress~7_combout\,
	combout => \RamManagment|outAddress[7]~feeder_combout\);

-- Location: FF_X66_Y25_N15
\RamManagment|outAddress[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outAddress[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outAddress\(7));

-- Location: LCCOMB_X70_Y27_N4
\NoisyROM|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~4_combout\ = (\AddressGenerator|s_address\(7) & (\AddressGenerator|s_address\(4) $ (((!\AddressGenerator|s_address\(6) & !\AddressGenerator|s_address\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(4),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux6~4_combout\);

-- Location: LCCOMB_X70_Y27_N14
\NoisyROM|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~0_combout\ = (\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(4) $ (((\AddressGenerator|s_address\(7)))))) # (!\AddressGenerator|s_address\(6) & (!\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(0) & 
-- !\AddressGenerator|s_address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(4),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux6~0_combout\);

-- Location: LCCOMB_X72_Y27_N22
\NoisyROM|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~2_combout\ = (\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(6) $ (!\AddressGenerator|s_address\(7))))) # (!\AddressGenerator|s_address\(0) & (!\AddressGenerator|s_address\(6) & 
-- (\AddressGenerator|s_address\(4) $ (\AddressGenerator|s_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(6),
	datac => \AddressGenerator|s_address\(4),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux6~2_combout\);

-- Location: LCCOMB_X72_Y27_N24
\NoisyROM|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~1_combout\ = (\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(4) $ (!\AddressGenerator|s_address\(7)))) # (!\AddressGenerator|s_address\(6) & (!\AddressGenerator|s_address\(4) & 
-- \AddressGenerator|s_address\(7))))) # (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(6) $ (\AddressGenerator|s_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(6),
	datac => \AddressGenerator|s_address\(4),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux6~1_combout\);

-- Location: LCCOMB_X72_Y27_N12
\NoisyROM|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~3_combout\ = (\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(2))) # (!\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(2) & ((!\NoisyROM|Mux6~1_combout\))) # (!\AddressGenerator|s_address\(2) & 
-- (\NoisyROM|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \NoisyROM|Mux6~2_combout\,
	datad => \NoisyROM|Mux6~1_combout\,
	combout => \NoisyROM|Mux6~3_combout\);

-- Location: LCCOMB_X70_Y27_N30
\NoisyROM|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~5_combout\ = (\AddressGenerator|s_address\(3) & ((\NoisyROM|Mux6~3_combout\ & (\NoisyROM|Mux6~4_combout\)) # (!\NoisyROM|Mux6~3_combout\ & ((\NoisyROM|Mux6~0_combout\))))) # (!\AddressGenerator|s_address\(3) & 
-- (((\NoisyROM|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \NoisyROM|Mux6~4_combout\,
	datac => \NoisyROM|Mux6~0_combout\,
	datad => \NoisyROM|Mux6~3_combout\,
	combout => \NoisyROM|Mux6~5_combout\);

-- Location: LCCOMB_X72_Y27_N30
\NoisyROM|Mux6~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~23_combout\ = (\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(2) $ (((!\AddressGenerator|s_address\(4) & \AddressGenerator|s_address\(7)))))) # (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(4) & 
-- ((\AddressGenerator|s_address\(7)) # (!\AddressGenerator|s_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux6~23_combout\);

-- Location: LCCOMB_X72_Y27_N14
\NoisyROM|Mux6~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~19_combout\ = (\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(7) & (\AddressGenerator|s_address\(4))) # (!\AddressGenerator|s_address\(7) & ((\AddressGenerator|s_address\(2)))))) # (!\AddressGenerator|s_address\(0) & 
-- (\AddressGenerator|s_address\(2) $ (((\AddressGenerator|s_address\(4)) # (\AddressGenerator|s_address\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux6~19_combout\);

-- Location: LCCOMB_X72_Y27_N8
\NoisyROM|Mux6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~20_combout\ = (\AddressGenerator|s_address\(4)) # ((\AddressGenerator|s_address\(7)) # ((!\AddressGenerator|s_address\(2) & \AddressGenerator|s_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux6~20_combout\);

-- Location: LCCOMB_X72_Y27_N18
\NoisyROM|Mux6~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~21_combout\ = (\AddressGenerator|s_address\(4) & (!\AddressGenerator|s_address\(2) & ((!\AddressGenerator|s_address\(7)) # (!\AddressGenerator|s_address\(0))))) # (!\AddressGenerator|s_address\(4) & (((\AddressGenerator|s_address\(0) & 
-- \AddressGenerator|s_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux6~21_combout\);

-- Location: LCCOMB_X72_Y27_N0
\NoisyROM|Mux6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~22_combout\ = (\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(6)) # ((\NoisyROM|Mux6~20_combout\)))) # (!\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(6) & ((!\NoisyROM|Mux6~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(6),
	datac => \NoisyROM|Mux6~20_combout\,
	datad => \NoisyROM|Mux6~21_combout\,
	combout => \NoisyROM|Mux6~22_combout\);

-- Location: LCCOMB_X72_Y27_N16
\NoisyROM|Mux6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~24_combout\ = (\AddressGenerator|s_address\(6) & ((\NoisyROM|Mux6~22_combout\ & (!\NoisyROM|Mux6~23_combout\)) # (!\NoisyROM|Mux6~22_combout\ & ((\NoisyROM|Mux6~19_combout\))))) # (!\AddressGenerator|s_address\(6) & 
-- (((\NoisyROM|Mux6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux6~23_combout\,
	datab => \AddressGenerator|s_address\(6),
	datac => \NoisyROM|Mux6~19_combout\,
	datad => \NoisyROM|Mux6~22_combout\,
	combout => \NoisyROM|Mux6~24_combout\);

-- Location: LCCOMB_X70_Y27_N16
\NoisyROM|Mux6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~12_combout\ = (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(6) & ((!\AddressGenerator|s_address\(7)))) # (!\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(3))))) # (!\AddressGenerator|s_address\(2) & 
-- ((\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(6))) # (!\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(6) & \AddressGenerator|s_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux6~12_combout\);

-- Location: LCCOMB_X70_Y27_N0
\NoisyROM|Mux6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~14_combout\ = (\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(6) & ((!\AddressGenerator|s_address\(7)))) # (!\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(2))))) # (!\AddressGenerator|s_address\(3) & 
-- ((\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(7)))) # (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux6~14_combout\);

-- Location: LCCOMB_X70_Y27_N18
\NoisyROM|Mux6~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~13_combout\ = (\AddressGenerator|s_address\(2) & (((\AddressGenerator|s_address\(3) & !\AddressGenerator|s_address\(6))) # (!\AddressGenerator|s_address\(7)))) # (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(7) $ 
-- (((\AddressGenerator|s_address\(3) & !\AddressGenerator|s_address\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux6~13_combout\);

-- Location: LCCOMB_X70_Y27_N22
\NoisyROM|Mux6~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~15_combout\ = (\AddressGenerator|s_address\(0) & (((\AddressGenerator|s_address\(4)) # (\NoisyROM|Mux6~13_combout\)))) # (!\AddressGenerator|s_address\(0) & (\NoisyROM|Mux6~14_combout\ & (!\AddressGenerator|s_address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \NoisyROM|Mux6~14_combout\,
	datac => \AddressGenerator|s_address\(4),
	datad => \NoisyROM|Mux6~13_combout\,
	combout => \NoisyROM|Mux6~15_combout\);

-- Location: LCCOMB_X70_Y27_N28
\NoisyROM|Mux6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~16_combout\ = (\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(2) $ (\AddressGenerator|s_address\(7)))) # (!\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(2) & 
-- \AddressGenerator|s_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux6~16_combout\);

-- Location: LCCOMB_X70_Y27_N26
\NoisyROM|Mux6~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~17_combout\ = (\AddressGenerator|s_address\(4) & ((\NoisyROM|Mux6~15_combout\ & ((\NoisyROM|Mux6~16_combout\))) # (!\NoisyROM|Mux6~15_combout\ & (!\NoisyROM|Mux6~12_combout\)))) # (!\AddressGenerator|s_address\(4) & 
-- (((\NoisyROM|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \NoisyROM|Mux6~12_combout\,
	datac => \NoisyROM|Mux6~15_combout\,
	datad => \NoisyROM|Mux6~16_combout\,
	combout => \NoisyROM|Mux6~17_combout\);

-- Location: LCCOMB_X72_Y27_N6
\NoisyROM|Mux6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~10_combout\ = (\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(6) $ (\AddressGenerator|s_address\(3))))) # (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(3) & 
-- ((\AddressGenerator|s_address\(6)) # (\AddressGenerator|s_address\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(6),
	datac => \AddressGenerator|s_address\(4),
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux6~10_combout\);

-- Location: LCCOMB_X72_Y27_N26
\NoisyROM|Mux6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~6_combout\ = (\AddressGenerator|s_address\(0) & (((\AddressGenerator|s_address\(3)) # (!\AddressGenerator|s_address\(4))) # (!\AddressGenerator|s_address\(6)))) # (!\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(3) & 
-- ((\AddressGenerator|s_address\(4)))) # (!\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(6),
	datac => \AddressGenerator|s_address\(4),
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux6~6_combout\);

-- Location: LCCOMB_X72_Y27_N4
\NoisyROM|Mux6~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~7_combout\ = (\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(6) $ (((!\AddressGenerator|s_address\(0) & \AddressGenerator|s_address\(4)))))) # (!\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(0) & 
-- (!\AddressGenerator|s_address\(4) & !\AddressGenerator|s_address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(4),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux6~7_combout\);

-- Location: LCCOMB_X72_Y27_N2
\NoisyROM|Mux6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~8_combout\ = (\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(4) $ (((!\AddressGenerator|s_address\(6) & !\AddressGenerator|s_address\(3)))))) # (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(3) & 
-- ((\AddressGenerator|s_address\(4)) # (\AddressGenerator|s_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(4),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux6~8_combout\);

-- Location: LCCOMB_X72_Y27_N20
\NoisyROM|Mux6~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~9_combout\ = (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(7)) # ((\NoisyROM|Mux6~7_combout\)))) # (!\AddressGenerator|s_address\(2) & (!\AddressGenerator|s_address\(7) & ((!\NoisyROM|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux6~7_combout\,
	datad => \NoisyROM|Mux6~8_combout\,
	combout => \NoisyROM|Mux6~9_combout\);

-- Location: LCCOMB_X72_Y27_N28
\NoisyROM|Mux6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~11_combout\ = (\AddressGenerator|s_address\(7) & ((\NoisyROM|Mux6~9_combout\ & (\NoisyROM|Mux6~10_combout\)) # (!\NoisyROM|Mux6~9_combout\ & ((!\NoisyROM|Mux6~6_combout\))))) # (!\AddressGenerator|s_address\(7) & 
-- (((\NoisyROM|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux6~10_combout\,
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux6~6_combout\,
	datad => \NoisyROM|Mux6~9_combout\,
	combout => \NoisyROM|Mux6~11_combout\);

-- Location: LCCOMB_X70_Y27_N12
\NoisyROM|Mux6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~18_combout\ = (\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(1))) # (!\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(1) & ((\NoisyROM|Mux6~11_combout\))) # (!\AddressGenerator|s_address\(1) & 
-- (\NoisyROM|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(5),
	datab => \AddressGenerator|s_address\(1),
	datac => \NoisyROM|Mux6~17_combout\,
	datad => \NoisyROM|Mux6~11_combout\,
	combout => \NoisyROM|Mux6~18_combout\);

-- Location: LCCOMB_X70_Y27_N2
\NoisyROM|Mux6~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux6~25_combout\ = (\AddressGenerator|s_address\(5) & ((\NoisyROM|Mux6~18_combout\ & ((\NoisyROM|Mux6~24_combout\))) # (!\NoisyROM|Mux6~18_combout\ & (\NoisyROM|Mux6~5_combout\)))) # (!\AddressGenerator|s_address\(5) & 
-- (((\NoisyROM|Mux6~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux6~5_combout\,
	datab => \AddressGenerator|s_address\(5),
	datac => \NoisyROM|Mux6~24_combout\,
	datad => \NoisyROM|Mux6~18_combout\,
	combout => \NoisyROM|Mux6~25_combout\);

-- Location: LCCOMB_X70_Y27_N8
\RamManagment|outData~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outData~6_combout\ = (!\StateController|callRamReset~q\ & \NoisyROM|Mux6~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateController|callRamReset~q\,
	datad => \NoisyROM|Mux6~25_combout\,
	combout => \RamManagment|outData~6_combout\);

-- Location: FF_X70_Y27_N9
\RamManagment|outData[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outData~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outData\(1));

-- Location: LCCOMB_X68_Y28_N4
\NoisyROM|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~0_combout\ = (\AddressGenerator|s_address\(2) & (((\AddressGenerator|s_address\(1)) # (!\AddressGenerator|s_address\(0))))) # (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(0)) # 
-- (\AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux5~0_combout\);

-- Location: LCCOMB_X69_Y28_N26
\NoisyROM|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~4_combout\ = (\AddressGenerator|s_address\(2) & (((\AddressGenerator|s_address\(0))) # (!\AddressGenerator|s_address\(1)))) # (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(4)) # ((!\AddressGenerator|s_address\(1) & 
-- \AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(4),
	combout => \NoisyROM|Mux5~4_combout\);

-- Location: LCCOMB_X69_Y28_N0
\NoisyROM|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~1_combout\ = (\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(1) & ((!\AddressGenerator|s_address\(4))))) # (!\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(4)))) # 
-- (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(4),
	combout => \NoisyROM|Mux5~1_combout\);

-- Location: LCCOMB_X69_Y28_N30
\NoisyROM|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~2_combout\ = (\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(0) $ (!\AddressGenerator|s_address\(4))))) # (!\AddressGenerator|s_address\(1) & ((\AddressGenerator|s_address\(0) $ 
-- (\AddressGenerator|s_address\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(4),
	combout => \NoisyROM|Mux5~2_combout\);

-- Location: LCCOMB_X69_Y28_N12
\NoisyROM|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~3_combout\ = (\AddressGenerator|s_address\(6) & (((\AddressGenerator|s_address\(3))))) # (!\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(3) & (!\NoisyROM|Mux5~1_combout\)) # (!\AddressGenerator|s_address\(3) & 
-- ((!\NoisyROM|Mux5~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \NoisyROM|Mux5~1_combout\,
	datac => \NoisyROM|Mux5~2_combout\,
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux5~3_combout\);

-- Location: LCCOMB_X69_Y28_N28
\NoisyROM|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~5_combout\ = (\AddressGenerator|s_address\(6) & ((\NoisyROM|Mux5~3_combout\ & ((!\NoisyROM|Mux5~4_combout\))) # (!\NoisyROM|Mux5~3_combout\ & (\NoisyROM|Mux5~0_combout\)))) # (!\AddressGenerator|s_address\(6) & 
-- (((\NoisyROM|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \NoisyROM|Mux5~0_combout\,
	datac => \NoisyROM|Mux5~4_combout\,
	datad => \NoisyROM|Mux5~3_combout\,
	combout => \NoisyROM|Mux5~5_combout\);

-- Location: LCCOMB_X68_Y28_N20
\NoisyROM|Mux5~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~19_combout\ = (\AddressGenerator|s_address\(0) & (!\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(4) $ (\AddressGenerator|s_address\(3))))) # (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(4) & 
-- (\AddressGenerator|s_address\(3) & \AddressGenerator|s_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux5~19_combout\);

-- Location: LCCOMB_X68_Y28_N8
\NoisyROM|Mux5~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~23_combout\ = (\AddressGenerator|s_address\(4) & (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(3) & \AddressGenerator|s_address\(1)))) # (!\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(0) & 
-- (\AddressGenerator|s_address\(3) & \AddressGenerator|s_address\(1))) # (!\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(3)) # (\AddressGenerator|s_address\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux5~23_combout\);

-- Location: LCCOMB_X68_Y28_N30
\NoisyROM|Mux5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~20_combout\ = (\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(0) $ (((!\AddressGenerator|s_address\(3) & \AddressGenerator|s_address\(1)))))) # (!\AddressGenerator|s_address\(4) & (!\AddressGenerator|s_address\(3) & 
-- ((\AddressGenerator|s_address\(0)) # (\AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux5~20_combout\);

-- Location: LCCOMB_X68_Y28_N24
\NoisyROM|Mux5~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~21_combout\ = (\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(0) $ (((\AddressGenerator|s_address\(3) & \AddressGenerator|s_address\(1)))))) # (!\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(1)) # 
-- ((\AddressGenerator|s_address\(3) & \AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux5~21_combout\);

-- Location: LCCOMB_X68_Y28_N18
\NoisyROM|Mux5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~22_combout\ = (\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(2))) # (!\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(2) & (\NoisyROM|Mux5~20_combout\)) # (!\AddressGenerator|s_address\(2) & 
-- ((!\NoisyROM|Mux5~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(2),
	datac => \NoisyROM|Mux5~20_combout\,
	datad => \NoisyROM|Mux5~21_combout\,
	combout => \NoisyROM|Mux5~22_combout\);

-- Location: LCCOMB_X68_Y28_N26
\NoisyROM|Mux5~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~24_combout\ = (\AddressGenerator|s_address\(6) & ((\NoisyROM|Mux5~22_combout\ & ((\NoisyROM|Mux5~23_combout\))) # (!\NoisyROM|Mux5~22_combout\ & (\NoisyROM|Mux5~19_combout\)))) # (!\AddressGenerator|s_address\(6) & 
-- (((\NoisyROM|Mux5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \NoisyROM|Mux5~19_combout\,
	datac => \NoisyROM|Mux5~23_combout\,
	datad => \NoisyROM|Mux5~22_combout\,
	combout => \NoisyROM|Mux5~24_combout\);

-- Location: LCCOMB_X68_Y28_N14
\NoisyROM|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~6_combout\ = (\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(1))) # (!\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(6)))) # (!\AddressGenerator|s_address\(2) & 
-- (\AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux5~6_combout\);

-- Location: LCCOMB_X68_Y28_N6
\NoisyROM|Mux5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~10_combout\ = (\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(1) $ (\AddressGenerator|s_address\(6))))) # (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(1) & 
-- (\AddressGenerator|s_address\(3) $ (\AddressGenerator|s_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux5~10_combout\);

-- Location: LCCOMB_X68_Y28_N22
\NoisyROM|Mux5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~8_combout\ = (\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(1) $ (!\AddressGenerator|s_address\(2))))) # (!\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(6) $ 
-- (((\AddressGenerator|s_address\(1) & \AddressGenerator|s_address\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux5~8_combout\);

-- Location: LCCOMB_X68_Y28_N12
\NoisyROM|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~7_combout\ = (\AddressGenerator|s_address\(2) & (!\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(1) $ (\AddressGenerator|s_address\(3))))) # (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(6) $ 
-- (((!\AddressGenerator|s_address\(1) & \AddressGenerator|s_address\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux5~7_combout\);

-- Location: LCCOMB_X68_Y28_N0
\NoisyROM|Mux5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~9_combout\ = (\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(0))) # (!\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(0) & ((!\NoisyROM|Mux5~7_combout\))) # (!\AddressGenerator|s_address\(0) & 
-- (\NoisyROM|Mux5~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(0),
	datac => \NoisyROM|Mux5~8_combout\,
	datad => \NoisyROM|Mux5~7_combout\,
	combout => \NoisyROM|Mux5~9_combout\);

-- Location: LCCOMB_X68_Y28_N16
\NoisyROM|Mux5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~11_combout\ = (\AddressGenerator|s_address\(4) & ((\NoisyROM|Mux5~9_combout\ & ((!\NoisyROM|Mux5~10_combout\))) # (!\NoisyROM|Mux5~9_combout\ & (\NoisyROM|Mux5~6_combout\)))) # (!\AddressGenerator|s_address\(4) & 
-- (((\NoisyROM|Mux5~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \NoisyROM|Mux5~6_combout\,
	datac => \NoisyROM|Mux5~10_combout\,
	datad => \NoisyROM|Mux5~9_combout\,
	combout => \NoisyROM|Mux5~11_combout\);

-- Location: LCCOMB_X67_Y28_N24
\NoisyROM|Mux5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~16_combout\ = (\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(1) $ (!\AddressGenerator|s_address\(6))))) # (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(1) & 
-- (\AddressGenerator|s_address\(6))) # (!\AddressGenerator|s_address\(1) & ((\AddressGenerator|s_address\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(1),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux5~16_combout\);

-- Location: LCCOMB_X69_Y28_N14
\NoisyROM|Mux5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~12_combout\ = (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(1)) # (\AddressGenerator|s_address\(0) $ (!\AddressGenerator|s_address\(6))))) # (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(6) & 
-- ((\AddressGenerator|s_address\(0)))) # (!\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux5~12_combout\);

-- Location: LCCOMB_X68_Y28_N10
\NoisyROM|Mux5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~13_combout\ = (\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(1)) # ((!\AddressGenerator|s_address\(6)) # (!\AddressGenerator|s_address\(2))))) # (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(2) $ 
-- (((\AddressGenerator|s_address\(1) & !\AddressGenerator|s_address\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux5~13_combout\);

-- Location: LCCOMB_X68_Y28_N28
\NoisyROM|Mux5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~14_combout\ = (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(1)) # (\AddressGenerator|s_address\(0) $ (!\AddressGenerator|s_address\(6))))) # (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(0) & 
-- (!\AddressGenerator|s_address\(1))) # (!\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux5~14_combout\);

-- Location: LCCOMB_X68_Y28_N2
\NoisyROM|Mux5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~15_combout\ = (\AddressGenerator|s_address\(3) & ((\NoisyROM|Mux5~13_combout\) # ((\AddressGenerator|s_address\(4))))) # (!\AddressGenerator|s_address\(3) & (((!\AddressGenerator|s_address\(4) & \NoisyROM|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux5~13_combout\,
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(4),
	datad => \NoisyROM|Mux5~14_combout\,
	combout => \NoisyROM|Mux5~15_combout\);

-- Location: LCCOMB_X69_Y28_N24
\NoisyROM|Mux5~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~17_combout\ = (\AddressGenerator|s_address\(4) & ((\NoisyROM|Mux5~15_combout\ & (!\NoisyROM|Mux5~16_combout\)) # (!\NoisyROM|Mux5~15_combout\ & ((!\NoisyROM|Mux5~12_combout\))))) # (!\AddressGenerator|s_address\(4) & 
-- (((\NoisyROM|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux5~16_combout\,
	datab => \AddressGenerator|s_address\(4),
	datac => \NoisyROM|Mux5~12_combout\,
	datad => \NoisyROM|Mux5~15_combout\,
	combout => \NoisyROM|Mux5~17_combout\);

-- Location: LCCOMB_X69_Y28_N10
\NoisyROM|Mux5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~18_combout\ = (\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(7))) # (!\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(7) & (\NoisyROM|Mux5~11_combout\)) # (!\AddressGenerator|s_address\(7) & 
-- ((\NoisyROM|Mux5~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(5),
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux5~11_combout\,
	datad => \NoisyROM|Mux5~17_combout\,
	combout => \NoisyROM|Mux5~18_combout\);

-- Location: LCCOMB_X69_Y28_N16
\NoisyROM|Mux5~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux5~25_combout\ = (\AddressGenerator|s_address\(5) & ((\NoisyROM|Mux5~18_combout\ & ((\NoisyROM|Mux5~24_combout\))) # (!\NoisyROM|Mux5~18_combout\ & (\NoisyROM|Mux5~5_combout\)))) # (!\AddressGenerator|s_address\(5) & 
-- (((\NoisyROM|Mux5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(5),
	datab => \NoisyROM|Mux5~5_combout\,
	datac => \NoisyROM|Mux5~24_combout\,
	datad => \NoisyROM|Mux5~18_combout\,
	combout => \NoisyROM|Mux5~25_combout\);

-- Location: LCCOMB_X69_Y28_N6
\RamManagment|outData~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outData~5_combout\ = (!\StateController|callRamReset~q\ & \NoisyROM|Mux5~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateController|callRamReset~q\,
	datad => \NoisyROM|Mux5~25_combout\,
	combout => \RamManagment|outData~5_combout\);

-- Location: FF_X69_Y28_N7
\RamManagment|outData[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outData~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outData\(2));

-- Location: LCCOMB_X67_Y27_N6
\NoisyROM|Mux4~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~19_combout\ = (\AddressGenerator|s_address\(3)) # ((\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(2)) # (\AddressGenerator|s_address\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux4~19_combout\);

-- Location: LCCOMB_X67_Y27_N26
\NoisyROM|Mux4~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~23_combout\ = (\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(2))) # (!\AddressGenerator|s_address\(3) & ((!\AddressGenerator|s_address\(5)) # (!\AddressGenerator|s_address\(2)))))) # 
-- (!\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(2) $ (\AddressGenerator|s_address\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux4~23_combout\);

-- Location: LCCOMB_X67_Y27_N12
\NoisyROM|Mux4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~20_combout\ = (\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(5) $ (((!\AddressGenerator|s_address\(3)) # (!\AddressGenerator|s_address\(2)))))) # (!\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(3) & 
-- ((\AddressGenerator|s_address\(2)) # (\AddressGenerator|s_address\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux4~20_combout\);

-- Location: LCCOMB_X67_Y27_N22
\NoisyROM|Mux4~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~21_combout\ = (\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(6) $ (((\AddressGenerator|s_address\(3) & !\AddressGenerator|s_address\(2)))))) # (!\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(6) & 
-- (\AddressGenerator|s_address\(3) $ (\AddressGenerator|s_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux4~21_combout\);

-- Location: LCCOMB_X67_Y27_N20
\NoisyROM|Mux4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~22_combout\ = (\AddressGenerator|s_address\(4) & (((\AddressGenerator|s_address\(7))))) # (!\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(7) & (!\NoisyROM|Mux4~20_combout\)) # (!\AddressGenerator|s_address\(7) & 
-- ((!\NoisyROM|Mux4~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux4~20_combout\,
	datab => \AddressGenerator|s_address\(4),
	datac => \NoisyROM|Mux4~21_combout\,
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux4~22_combout\);

-- Location: LCCOMB_X67_Y27_N24
\NoisyROM|Mux4~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~24_combout\ = (\AddressGenerator|s_address\(4) & ((\NoisyROM|Mux4~22_combout\ & ((\NoisyROM|Mux4~23_combout\))) # (!\NoisyROM|Mux4~22_combout\ & (\NoisyROM|Mux4~19_combout\)))) # (!\AddressGenerator|s_address\(4) & 
-- (((\NoisyROM|Mux4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux4~19_combout\,
	datab => \AddressGenerator|s_address\(4),
	datac => \NoisyROM|Mux4~23_combout\,
	datad => \NoisyROM|Mux4~22_combout\,
	combout => \NoisyROM|Mux4~24_combout\);

-- Location: LCCOMB_X68_Y27_N24
\NoisyROM|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~4_combout\ = (\AddressGenerator|s_address\(5) & (((!\AddressGenerator|s_address\(4))))) # (!\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(6) & (!\AddressGenerator|s_address\(2) & !\AddressGenerator|s_address\(4))) # 
-- (!\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(5),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(4),
	combout => \NoisyROM|Mux4~4_combout\);

-- Location: LCCOMB_X68_Y24_N14
\NoisyROM|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~1_combout\ = (\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(2)))) # (!\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(5) & (!\AddressGenerator|s_address\(6))) # 
-- (!\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(4),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux4~1_combout\);

-- Location: LCCOMB_X68_Y24_N20
\NoisyROM|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~2_combout\ = (\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(2) $ (((!\AddressGenerator|s_address\(6) & !\AddressGenerator|s_address\(4)))))) # (!\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(2) & 
-- (\AddressGenerator|s_address\(6))) # (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(4),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux4~2_combout\);

-- Location: LCCOMB_X68_Y24_N26
\NoisyROM|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~3_combout\ = (\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(7)) # ((!\NoisyROM|Mux4~1_combout\)))) # (!\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(7) & ((\NoisyROM|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux4~1_combout\,
	datad => \NoisyROM|Mux4~2_combout\,
	combout => \NoisyROM|Mux4~3_combout\);

-- Location: LCCOMB_X68_Y27_N26
\NoisyROM|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~0_combout\ = (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(5) $ (!\AddressGenerator|s_address\(4))) # (!\AddressGenerator|s_address\(6)))) # (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(6)) # 
-- ((\AddressGenerator|s_address\(5) & \AddressGenerator|s_address\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(5),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(4),
	combout => \NoisyROM|Mux4~0_combout\);

-- Location: LCCOMB_X68_Y24_N24
\NoisyROM|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~5_combout\ = (\AddressGenerator|s_address\(7) & ((\NoisyROM|Mux4~3_combout\ & (\NoisyROM|Mux4~4_combout\)) # (!\NoisyROM|Mux4~3_combout\ & ((!\NoisyROM|Mux4~0_combout\))))) # (!\AddressGenerator|s_address\(7) & 
-- (((\NoisyROM|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux4~4_combout\,
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux4~3_combout\,
	datad => \NoisyROM|Mux4~0_combout\,
	combout => \NoisyROM|Mux4~5_combout\);

-- Location: LCCOMB_X69_Y27_N12
\NoisyROM|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~12_combout\ = (\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(6)))) # (!\AddressGenerator|s_address\(4) & (!\AddressGenerator|s_address\(5))))) # (!\AddressGenerator|s_address\(3) & 
-- ((\AddressGenerator|s_address\(4)) # ((\AddressGenerator|s_address\(5) & !\AddressGenerator|s_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(5),
	datac => \AddressGenerator|s_address\(4),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux4~12_combout\);

-- Location: LCCOMB_X69_Y27_N14
\NoisyROM|Mux4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~16_combout\ = (\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(3)) # ((\AddressGenerator|s_address\(5) & \AddressGenerator|s_address\(4))))) # (!\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(5) & 
-- ((!\AddressGenerator|s_address\(4)) # (!\AddressGenerator|s_address\(3)))) # (!\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(5),
	datac => \AddressGenerator|s_address\(4),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux4~16_combout\);

-- Location: LCCOMB_X68_Y27_N6
\NoisyROM|Mux4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~14_combout\ = (\AddressGenerator|s_address\(4) & (((\AddressGenerator|s_address\(5)) # (\AddressGenerator|s_address\(3))) # (!\AddressGenerator|s_address\(6)))) # (!\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(6) $ 
-- ((\AddressGenerator|s_address\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(5),
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(4),
	combout => \NoisyROM|Mux4~14_combout\);

-- Location: LCCOMB_X69_Y27_N6
\NoisyROM|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~13_combout\ = (\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(4) & (!\AddressGenerator|s_address\(3))) # (!\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(6)))))) # (!\AddressGenerator|s_address\(5) & 
-- ((\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(6)))) # (!\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(3) & !\AddressGenerator|s_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(5),
	datac => \AddressGenerator|s_address\(4),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux4~13_combout\);

-- Location: LCCOMB_X69_Y27_N24
\NoisyROM|Mux4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~15_combout\ = (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(7)) # ((\NoisyROM|Mux4~13_combout\)))) # (!\AddressGenerator|s_address\(2) & (!\AddressGenerator|s_address\(7) & (!\NoisyROM|Mux4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux4~14_combout\,
	datad => \NoisyROM|Mux4~13_combout\,
	combout => \NoisyROM|Mux4~15_combout\);

-- Location: LCCOMB_X69_Y27_N28
\NoisyROM|Mux4~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~17_combout\ = (\AddressGenerator|s_address\(7) & ((\NoisyROM|Mux4~15_combout\ & ((\NoisyROM|Mux4~16_combout\))) # (!\NoisyROM|Mux4~15_combout\ & (!\NoisyROM|Mux4~12_combout\)))) # (!\AddressGenerator|s_address\(7) & 
-- (((\NoisyROM|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux4~12_combout\,
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux4~16_combout\,
	datad => \NoisyROM|Mux4~15_combout\,
	combout => \NoisyROM|Mux4~17_combout\);

-- Location: LCCOMB_X69_Y27_N30
\NoisyROM|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~7_combout\ = (\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(3) $ (\AddressGenerator|s_address\(7))) # (!\AddressGenerator|s_address\(2)))) # (!\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(3)) # 
-- ((\AddressGenerator|s_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(7),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux4~7_combout\);

-- Location: LCCOMB_X69_Y27_N20
\NoisyROM|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~8_combout\ = (\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(2)) # ((!\AddressGenerator|s_address\(3) & !\AddressGenerator|s_address\(7))))) # (!\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(3) & 
-- (\AddressGenerator|s_address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(7),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(2),
	combout => \NoisyROM|Mux4~8_combout\);

-- Location: LCCOMB_X69_Y27_N2
\NoisyROM|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~9_combout\ = (\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(5))) # (!\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(5) & (!\NoisyROM|Mux4~7_combout\)) # (!\AddressGenerator|s_address\(5) & 
-- ((!\NoisyROM|Mux4~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(5),
	datac => \NoisyROM|Mux4~7_combout\,
	datad => \NoisyROM|Mux4~8_combout\,
	combout => \NoisyROM|Mux4~9_combout\);

-- Location: LCCOMB_X69_Y27_N8
\NoisyROM|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~10_combout\ = (\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(3) $ (((\AddressGenerator|s_address\(7) & \AddressGenerator|s_address\(2)))))) # (!\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(7) $ 
-- (((\AddressGenerator|s_address\(3)) # (\AddressGenerator|s_address\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(7),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(2),
	combout => \NoisyROM|Mux4~10_combout\);

-- Location: LCCOMB_X70_Y27_N24
\NoisyROM|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~6_combout\ = (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(6)) # (\AddressGenerator|s_address\(3) $ (!\AddressGenerator|s_address\(7))))) # (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(6) & 
-- ((\AddressGenerator|s_address\(7)) # (!\AddressGenerator|s_address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux4~6_combout\);

-- Location: LCCOMB_X69_Y27_N22
\NoisyROM|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~11_combout\ = (\AddressGenerator|s_address\(4) & ((\NoisyROM|Mux4~9_combout\ & (\NoisyROM|Mux4~10_combout\)) # (!\NoisyROM|Mux4~9_combout\ & ((\NoisyROM|Mux4~6_combout\))))) # (!\AddressGenerator|s_address\(4) & (\NoisyROM|Mux4~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \NoisyROM|Mux4~9_combout\,
	datac => \NoisyROM|Mux4~10_combout\,
	datad => \NoisyROM|Mux4~6_combout\,
	combout => \NoisyROM|Mux4~11_combout\);

-- Location: LCCOMB_X69_Y27_N18
\NoisyROM|Mux4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~18_combout\ = (\AddressGenerator|s_address\(0) & (((\NoisyROM|Mux4~11_combout\) # (\AddressGenerator|s_address\(1))))) # (!\AddressGenerator|s_address\(0) & (\NoisyROM|Mux4~17_combout\ & ((!\AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \NoisyROM|Mux4~17_combout\,
	datac => \NoisyROM|Mux4~11_combout\,
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux4~18_combout\);

-- Location: LCCOMB_X69_Y27_N16
\NoisyROM|Mux4~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux4~25_combout\ = (\AddressGenerator|s_address\(1) & ((\NoisyROM|Mux4~18_combout\ & (\NoisyROM|Mux4~24_combout\)) # (!\NoisyROM|Mux4~18_combout\ & ((\NoisyROM|Mux4~5_combout\))))) # (!\AddressGenerator|s_address\(1) & 
-- (((\NoisyROM|Mux4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \NoisyROM|Mux4~24_combout\,
	datac => \NoisyROM|Mux4~5_combout\,
	datad => \NoisyROM|Mux4~18_combout\,
	combout => \NoisyROM|Mux4~25_combout\);

-- Location: LCCOMB_X69_Y27_N26
\RamManagment|outData~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outData~4_combout\ = (!\StateController|callRamReset~q\ & \NoisyROM|Mux4~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateController|callRamReset~q\,
	datad => \NoisyROM|Mux4~25_combout\,
	combout => \RamManagment|outData~4_combout\);

-- Location: FF_X69_Y27_N27
\RamManagment|outData[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outData~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outData\(3));

-- Location: LCCOMB_X69_Y27_N10
\NoisyROM|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~4_combout\ = (\AddressGenerator|s_address\(1) & ((\AddressGenerator|s_address\(5)) # (\AddressGenerator|s_address\(2) $ (!\AddressGenerator|s_address\(0))))) # (!\AddressGenerator|s_address\(1) & ((\AddressGenerator|s_address\(2)) # 
-- ((\AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(5),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux3~4_combout\);

-- Location: LCCOMB_X68_Y27_N4
\NoisyROM|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~1_combout\ = (\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(0) & ((!\AddressGenerator|s_address\(1)) # (!\AddressGenerator|s_address\(2))))) # (!\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(1) $ 
-- (((!\AddressGenerator|s_address\(2) & \AddressGenerator|s_address\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(5),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux3~1_combout\);

-- Location: LCCOMB_X68_Y27_N2
\NoisyROM|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~2_combout\ = (\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(5) $ (\AddressGenerator|s_address\(1))))) # (!\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(2) & (!\AddressGenerator|s_address\(5))) # 
-- (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(5) & \AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(5),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux3~2_combout\);

-- Location: LCCOMB_X68_Y27_N0
\NoisyROM|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~3_combout\ = (\AddressGenerator|s_address\(7) & (\AddressGenerator|s_address\(6))) # (!\AddressGenerator|s_address\(7) & ((\AddressGenerator|s_address\(6) & (!\NoisyROM|Mux3~1_combout\)) # (!\AddressGenerator|s_address\(6) & 
-- ((!\NoisyROM|Mux3~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(7),
	datab => \AddressGenerator|s_address\(6),
	datac => \NoisyROM|Mux3~1_combout\,
	datad => \NoisyROM|Mux3~2_combout\,
	combout => \NoisyROM|Mux3~3_combout\);

-- Location: LCCOMB_X69_Y27_N0
\NoisyROM|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~0_combout\ = (\AddressGenerator|s_address\(0) & (((\AddressGenerator|s_address\(5) & !\AddressGenerator|s_address\(1))))) # (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(5)) # 
-- (\AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(5),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux3~0_combout\);

-- Location: LCCOMB_X69_Y27_N4
\NoisyROM|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~5_combout\ = (\AddressGenerator|s_address\(7) & ((\NoisyROM|Mux3~3_combout\ & (\NoisyROM|Mux3~4_combout\)) # (!\NoisyROM|Mux3~3_combout\ & ((!\NoisyROM|Mux3~0_combout\))))) # (!\AddressGenerator|s_address\(7) & 
-- (((\NoisyROM|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux3~4_combout\,
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux3~3_combout\,
	datad => \NoisyROM|Mux3~0_combout\,
	combout => \NoisyROM|Mux3~5_combout\);

-- Location: LCCOMB_X69_Y26_N20
\NoisyROM|Mux3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~20_combout\ = (\AddressGenerator|s_address\(7) & ((\AddressGenerator|s_address\(2)) # (\AddressGenerator|s_address\(1) $ (!\AddressGenerator|s_address\(5))))) # (!\AddressGenerator|s_address\(7) & (\AddressGenerator|s_address\(2) $ 
-- (((!\AddressGenerator|s_address\(1) & \AddressGenerator|s_address\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(7),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(2),
	combout => \NoisyROM|Mux3~20_combout\);

-- Location: LCCOMB_X69_Y26_N18
\NoisyROM|Mux3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~21_combout\ = (\AddressGenerator|s_address\(1) & ((\AddressGenerator|s_address\(7) & (\AddressGenerator|s_address\(5) & \AddressGenerator|s_address\(2))) # (!\AddressGenerator|s_address\(7) & (!\AddressGenerator|s_address\(5))))) # 
-- (!\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(7) & ((!\AddressGenerator|s_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(7),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(2),
	combout => \NoisyROM|Mux3~21_combout\);

-- Location: LCCOMB_X69_Y26_N4
\NoisyROM|Mux3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~22_combout\ = (\AddressGenerator|s_address\(0) & (((\AddressGenerator|s_address\(6))) # (!\NoisyROM|Mux3~20_combout\))) # (!\AddressGenerator|s_address\(0) & (((!\AddressGenerator|s_address\(6) & !\NoisyROM|Mux3~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \NoisyROM|Mux3~20_combout\,
	datac => \AddressGenerator|s_address\(6),
	datad => \NoisyROM|Mux3~21_combout\,
	combout => \NoisyROM|Mux3~22_combout\);

-- Location: LCCOMB_X68_Y26_N8
\NoisyROM|Mux3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~23_combout\ = (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(5) $ (\AddressGenerator|s_address\(7)))) # (!\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(5) & 
-- \AddressGenerator|s_address\(7))))) # (!\AddressGenerator|s_address\(2) & (!\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(1) $ (\AddressGenerator|s_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(1),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux3~23_combout\);

-- Location: LCCOMB_X68_Y26_N2
\NoisyROM|Mux3~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~19_combout\ = (\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(7) $ (((\AddressGenerator|s_address\(5)) # (!\AddressGenerator|s_address\(1)))))) # (!\AddressGenerator|s_address\(2) & (!\AddressGenerator|s_address\(1) & 
-- (\AddressGenerator|s_address\(5) & \AddressGenerator|s_address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(1),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux3~19_combout\);

-- Location: LCCOMB_X68_Y26_N14
\NoisyROM|Mux3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~24_combout\ = (\NoisyROM|Mux3~22_combout\ & (((\NoisyROM|Mux3~23_combout\)) # (!\AddressGenerator|s_address\(6)))) # (!\NoisyROM|Mux3~22_combout\ & (\AddressGenerator|s_address\(6) & ((\NoisyROM|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux3~22_combout\,
	datab => \AddressGenerator|s_address\(6),
	datac => \NoisyROM|Mux3~23_combout\,
	datad => \NoisyROM|Mux3~19_combout\,
	combout => \NoisyROM|Mux3~24_combout\);

-- Location: LCCOMB_X68_Y26_N12
\NoisyROM|Mux3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~16_combout\ = (\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(7) & (\AddressGenerator|s_address\(2))) # (!\AddressGenerator|s_address\(7) & (!\AddressGenerator|s_address\(2) & !\AddressGenerator|s_address\(0))))) # 
-- (!\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(2) $ (\AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(7),
	datab => \AddressGenerator|s_address\(6),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux3~16_combout\);

-- Location: LCCOMB_X68_Y26_N20
\NoisyROM|Mux3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~12_combout\ = (\AddressGenerator|s_address\(7) & ((\AddressGenerator|s_address\(6) & (\AddressGenerator|s_address\(2) & !\AddressGenerator|s_address\(0))) # (!\AddressGenerator|s_address\(6) & (!\AddressGenerator|s_address\(2))))) # 
-- (!\AddressGenerator|s_address\(7) & (((\AddressGenerator|s_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(7),
	datab => \AddressGenerator|s_address\(6),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux3~12_combout\);

-- Location: LCCOMB_X68_Y27_N30
\NoisyROM|Mux3~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~13_combout\ = (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(7) $ (!\AddressGenerator|s_address\(6))))) # (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(0)) # ((!\AddressGenerator|s_address\(7) & 
-- \AddressGenerator|s_address\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(7),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux3~13_combout\);

-- Location: LCCOMB_X68_Y27_N28
\NoisyROM|Mux3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~14_combout\ = (\AddressGenerator|s_address\(2) & (((\AddressGenerator|s_address\(7) & \AddressGenerator|s_address\(6))))) # (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(7) & 
-- !\AddressGenerator|s_address\(6))) # (!\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(7),
	datad => \AddressGenerator|s_address\(6),
	combout => \NoisyROM|Mux3~14_combout\);

-- Location: LCCOMB_X68_Y26_N10
\NoisyROM|Mux3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~15_combout\ = (\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(1))) # (!\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(1) & (!\NoisyROM|Mux3~13_combout\)) # (!\AddressGenerator|s_address\(1) & 
-- ((\NoisyROM|Mux3~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(5),
	datab => \AddressGenerator|s_address\(1),
	datac => \NoisyROM|Mux3~13_combout\,
	datad => \NoisyROM|Mux3~14_combout\,
	combout => \NoisyROM|Mux3~15_combout\);

-- Location: LCCOMB_X68_Y26_N22
\NoisyROM|Mux3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~17_combout\ = (\AddressGenerator|s_address\(5) & ((\NoisyROM|Mux3~15_combout\ & (!\NoisyROM|Mux3~16_combout\)) # (!\NoisyROM|Mux3~15_combout\ & ((\NoisyROM|Mux3~12_combout\))))) # (!\AddressGenerator|s_address\(5) & 
-- (((\NoisyROM|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux3~16_combout\,
	datab => \NoisyROM|Mux3~12_combout\,
	datac => \AddressGenerator|s_address\(5),
	datad => \NoisyROM|Mux3~15_combout\,
	combout => \NoisyROM|Mux3~17_combout\);

-- Location: LCCOMB_X68_Y26_N6
\NoisyROM|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~7_combout\ = (\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(2) $ (((\AddressGenerator|s_address\(7)))))) # (!\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(5)) # ((\AddressGenerator|s_address\(2) & 
-- \AddressGenerator|s_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux3~7_combout\);

-- Location: LCCOMB_X68_Y26_N0
\NoisyROM|Mux3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~8_combout\ = (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(5) $ (!\AddressGenerator|s_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux3~8_combout\);

-- Location: LCCOMB_X68_Y26_N26
\NoisyROM|Mux3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~9_combout\ = (\AddressGenerator|s_address\(1) & (((\AddressGenerator|s_address\(6))) # (!\NoisyROM|Mux3~7_combout\))) # (!\AddressGenerator|s_address\(1) & (((!\AddressGenerator|s_address\(6) & \NoisyROM|Mux3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux3~7_combout\,
	datab => \AddressGenerator|s_address\(1),
	datac => \AddressGenerator|s_address\(6),
	datad => \NoisyROM|Mux3~8_combout\,
	combout => \NoisyROM|Mux3~9_combout\);

-- Location: LCCOMB_X68_Y26_N4
\NoisyROM|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~6_combout\ = (\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(2)) # (\AddressGenerator|s_address\(7)))) # (!\AddressGenerator|s_address\(5) & ((!\AddressGenerator|s_address\(7)))))) # 
-- (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(2) $ (((\AddressGenerator|s_address\(5) & !\AddressGenerator|s_address\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux3~6_combout\);

-- Location: LCCOMB_X68_Y26_N28
\NoisyROM|Mux3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~10_combout\ = (\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(0) $ (\AddressGenerator|s_address\(5) $ (!\AddressGenerator|s_address\(7))))) # (!\AddressGenerator|s_address\(2) & (!\AddressGenerator|s_address\(0) & 
-- (\AddressGenerator|s_address\(5) & !\AddressGenerator|s_address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(0),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux3~10_combout\);

-- Location: LCCOMB_X68_Y26_N18
\NoisyROM|Mux3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~11_combout\ = (\NoisyROM|Mux3~9_combout\ & (((!\NoisyROM|Mux3~10_combout\) # (!\AddressGenerator|s_address\(6))))) # (!\NoisyROM|Mux3~9_combout\ & (\NoisyROM|Mux3~6_combout\ & (\AddressGenerator|s_address\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux3~9_combout\,
	datab => \NoisyROM|Mux3~6_combout\,
	datac => \AddressGenerator|s_address\(6),
	datad => \NoisyROM|Mux3~10_combout\,
	combout => \NoisyROM|Mux3~11_combout\);

-- Location: LCCOMB_X68_Y26_N24
\NoisyROM|Mux3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~18_combout\ = (\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(4)) # ((\NoisyROM|Mux3~11_combout\)))) # (!\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(4) & (\NoisyROM|Mux3~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(4),
	datac => \NoisyROM|Mux3~17_combout\,
	datad => \NoisyROM|Mux3~11_combout\,
	combout => \NoisyROM|Mux3~18_combout\);

-- Location: LCCOMB_X68_Y26_N16
\NoisyROM|Mux3~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux3~25_combout\ = (\AddressGenerator|s_address\(4) & ((\NoisyROM|Mux3~18_combout\ & ((\NoisyROM|Mux3~24_combout\))) # (!\NoisyROM|Mux3~18_combout\ & (\NoisyROM|Mux3~5_combout\)))) # (!\AddressGenerator|s_address\(4) & 
-- (((\NoisyROM|Mux3~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux3~5_combout\,
	datab => \AddressGenerator|s_address\(4),
	datac => \NoisyROM|Mux3~24_combout\,
	datad => \NoisyROM|Mux3~18_combout\,
	combout => \NoisyROM|Mux3~25_combout\);

-- Location: LCCOMB_X68_Y26_N30
\RamManagment|outData~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outData~3_combout\ = (!\StateController|callRamReset~q\ & \NoisyROM|Mux3~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateController|callRamReset~q\,
	datad => \NoisyROM|Mux3~25_combout\,
	combout => \RamManagment|outData~3_combout\);

-- Location: FF_X68_Y26_N31
\RamManagment|outData[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outData~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outData\(4));

-- Location: LCCOMB_X69_Y24_N4
\NoisyROM|Mux2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~23_combout\ = (\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(7) & ((\AddressGenerator|s_address\(1)) # (!\AddressGenerator|s_address\(0))))) # (!\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(1) & 
-- ((\AddressGenerator|s_address\(7)))) # (!\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(7),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux2~23_combout\);

-- Location: LCCOMB_X68_Y24_N10
\NoisyROM|Mux2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~21_combout\ = (\AddressGenerator|s_address\(0) & (!\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(1) $ (\AddressGenerator|s_address\(7))))) # (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(3) $ 
-- (((\AddressGenerator|s_address\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(1),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux2~21_combout\);

-- Location: LCCOMB_X69_Y24_N26
\NoisyROM|Mux2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~20_combout\ = (\AddressGenerator|s_address\(1) & (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(3)))) # (!\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(7) & ((\AddressGenerator|s_address\(3)) # 
-- (!\AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(7),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux2~20_combout\);

-- Location: LCCOMB_X68_Y24_N4
\NoisyROM|Mux2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~22_combout\ = (\AddressGenerator|s_address\(4) & (((\AddressGenerator|s_address\(2))))) # (!\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(2) & ((\NoisyROM|Mux2~20_combout\))) # (!\AddressGenerator|s_address\(2) & 
-- (!\NoisyROM|Mux2~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux2~21_combout\,
	datab => \AddressGenerator|s_address\(4),
	datac => \AddressGenerator|s_address\(2),
	datad => \NoisyROM|Mux2~20_combout\,
	combout => \NoisyROM|Mux2~22_combout\);

-- Location: LCCOMB_X68_Y24_N28
\NoisyROM|Mux2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~19_combout\ = (\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(7) & ((\AddressGenerator|s_address\(0)) # (\AddressGenerator|s_address\(1))))) # (!\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(0) & 
-- (!\AddressGenerator|s_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(1),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux2~19_combout\);

-- Location: LCCOMB_X68_Y24_N22
\NoisyROM|Mux2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~24_combout\ = (\AddressGenerator|s_address\(4) & ((\NoisyROM|Mux2~22_combout\ & (\NoisyROM|Mux2~23_combout\)) # (!\NoisyROM|Mux2~22_combout\ & ((!\NoisyROM|Mux2~19_combout\))))) # (!\AddressGenerator|s_address\(4) & 
-- (((\NoisyROM|Mux2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux2~23_combout\,
	datab => \AddressGenerator|s_address\(4),
	datac => \NoisyROM|Mux2~22_combout\,
	datad => \NoisyROM|Mux2~19_combout\,
	combout => \NoisyROM|Mux2~24_combout\);

-- Location: LCCOMB_X68_Y24_N12
\NoisyROM|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~0_combout\ = (\AddressGenerator|s_address\(3)) # (\AddressGenerator|s_address\(7) $ (((\AddressGenerator|s_address\(0)) # (\AddressGenerator|s_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux2~0_combout\);

-- Location: LCCOMB_X69_Y24_N12
\NoisyROM|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~4_combout\ = (!\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(2) & (!\AddressGenerator|s_address\(7) & \AddressGenerator|s_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(7),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux2~4_combout\);

-- Location: LCCOMB_X68_Y24_N30
\NoisyROM|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~1_combout\ = (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(7) & ((!\AddressGenerator|s_address\(3)))) # (!\AddressGenerator|s_address\(7) & (!\AddressGenerator|s_address\(0))))) # (!\AddressGenerator|s_address\(2) & 
-- (\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(3) $ (\AddressGenerator|s_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux2~1_combout\);

-- Location: LCCOMB_X68_Y24_N0
\NoisyROM|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~2_combout\ = (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(3) $ (\AddressGenerator|s_address\(7))))) # (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(3)) # ((\AddressGenerator|s_address\(0) & 
-- \AddressGenerator|s_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux2~2_combout\);

-- Location: LCCOMB_X68_Y24_N18
\NoisyROM|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~3_combout\ = (\AddressGenerator|s_address\(1) & ((\NoisyROM|Mux2~1_combout\) # ((\AddressGenerator|s_address\(4))))) # (!\AddressGenerator|s_address\(1) & (((\NoisyROM|Mux2~2_combout\ & !\AddressGenerator|s_address\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux2~1_combout\,
	datab => \NoisyROM|Mux2~2_combout\,
	datac => \AddressGenerator|s_address\(1),
	datad => \AddressGenerator|s_address\(4),
	combout => \NoisyROM|Mux2~3_combout\);

-- Location: LCCOMB_X68_Y24_N8
\NoisyROM|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~5_combout\ = (\AddressGenerator|s_address\(4) & ((\NoisyROM|Mux2~3_combout\ & ((\NoisyROM|Mux2~4_combout\))) # (!\NoisyROM|Mux2~3_combout\ & (!\NoisyROM|Mux2~0_combout\)))) # (!\AddressGenerator|s_address\(4) & 
-- (((\NoisyROM|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux2~0_combout\,
	datab => \AddressGenerator|s_address\(4),
	datac => \NoisyROM|Mux2~4_combout\,
	datad => \NoisyROM|Mux2~3_combout\,
	combout => \NoisyROM|Mux2~5_combout\);

-- Location: LCCOMB_X69_Y24_N2
\NoisyROM|Mux2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~12_combout\ = (\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(2)))) # (!\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(4) & ((!\AddressGenerator|s_address\(1)))) # 
-- (!\AddressGenerator|s_address\(4) & (!\AddressGenerator|s_address\(2) & \AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(4),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux2~12_combout\);

-- Location: LCCOMB_X69_Y24_N22
\NoisyROM|Mux2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~16_combout\ = (\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(2)))) # (!\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(3) $ (((\AddressGenerator|s_address\(2)) # 
-- (\AddressGenerator|s_address\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100100011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(4),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux2~16_combout\);

-- Location: LCCOMB_X69_Y24_N8
\NoisyROM|Mux2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~13_combout\ = (\AddressGenerator|s_address\(3) & (((\AddressGenerator|s_address\(2))))) # (!\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(4) & ((!\AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(4),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux2~13_combout\);

-- Location: LCCOMB_X69_Y24_N18
\NoisyROM|Mux2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~14_combout\ = (\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(1)) # (!\AddressGenerator|s_address\(4))))) # (!\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(4) & 
-- (!\AddressGenerator|s_address\(2))) # (!\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(4),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux2~14_combout\);

-- Location: LCCOMB_X69_Y24_N24
\NoisyROM|Mux2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~15_combout\ = (\AddressGenerator|s_address\(0) & (((\AddressGenerator|s_address\(7))) # (!\NoisyROM|Mux2~13_combout\))) # (!\AddressGenerator|s_address\(0) & (((!\AddressGenerator|s_address\(7) & !\NoisyROM|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \NoisyROM|Mux2~13_combout\,
	datac => \AddressGenerator|s_address\(7),
	datad => \NoisyROM|Mux2~14_combout\,
	combout => \NoisyROM|Mux2~15_combout\);

-- Location: LCCOMB_X69_Y24_N20
\NoisyROM|Mux2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~17_combout\ = (\AddressGenerator|s_address\(7) & ((\NoisyROM|Mux2~15_combout\ & ((!\NoisyROM|Mux2~16_combout\))) # (!\NoisyROM|Mux2~15_combout\ & (\NoisyROM|Mux2~12_combout\)))) # (!\AddressGenerator|s_address\(7) & 
-- (((\NoisyROM|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(7),
	datab => \NoisyROM|Mux2~12_combout\,
	datac => \NoisyROM|Mux2~16_combout\,
	datad => \NoisyROM|Mux2~15_combout\,
	combout => \NoisyROM|Mux2~17_combout\);

-- Location: LCCOMB_X69_Y24_N6
\NoisyROM|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~6_combout\ = (\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(1)) # ((!\AddressGenerator|s_address\(0) & \AddressGenerator|s_address\(2))))) # (!\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(0) & 
-- (!\AddressGenerator|s_address\(2) & !\AddressGenerator|s_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(2),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux2~6_combout\);

-- Location: LCCOMB_X69_Y24_N30
\NoisyROM|Mux2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~10_combout\ = (\AddressGenerator|s_address\(1) & (((!\AddressGenerator|s_address\(3))) # (!\AddressGenerator|s_address\(2)))) # (!\AddressGenerator|s_address\(1) & ((\AddressGenerator|s_address\(2)) # ((\AddressGenerator|s_address\(0)) # 
-- (\AddressGenerator|s_address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux2~10_combout\);

-- Location: LCCOMB_X69_Y24_N14
\NoisyROM|Mux2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~8_combout\ = (\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(2) & ((!\AddressGenerator|s_address\(1)) # (!\AddressGenerator|s_address\(0)))) # (!\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(0)) # 
-- (\AddressGenerator|s_address\(1)))))) # (!\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux2~8_combout\);

-- Location: LCCOMB_X69_Y24_N0
\NoisyROM|Mux2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~7_combout\ = (\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(3))) # (!\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(3)) # (\AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux2~7_combout\);

-- Location: LCCOMB_X69_Y24_N28
\NoisyROM|Mux2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~9_combout\ = (\AddressGenerator|s_address\(7) & ((\AddressGenerator|s_address\(4)) # ((!\NoisyROM|Mux2~7_combout\)))) # (!\AddressGenerator|s_address\(7) & (!\AddressGenerator|s_address\(4) & (\NoisyROM|Mux2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(7),
	datab => \AddressGenerator|s_address\(4),
	datac => \NoisyROM|Mux2~8_combout\,
	datad => \NoisyROM|Mux2~7_combout\,
	combout => \NoisyROM|Mux2~9_combout\);

-- Location: LCCOMB_X69_Y24_N16
\NoisyROM|Mux2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~11_combout\ = (\AddressGenerator|s_address\(4) & ((\NoisyROM|Mux2~9_combout\ & ((\NoisyROM|Mux2~10_combout\))) # (!\NoisyROM|Mux2~9_combout\ & (\NoisyROM|Mux2~6_combout\)))) # (!\AddressGenerator|s_address\(4) & 
-- (((\NoisyROM|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux2~6_combout\,
	datab => \AddressGenerator|s_address\(4),
	datac => \NoisyROM|Mux2~10_combout\,
	datad => \NoisyROM|Mux2~9_combout\,
	combout => \NoisyROM|Mux2~11_combout\);

-- Location: LCCOMB_X68_Y24_N6
\NoisyROM|Mux2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~18_combout\ = (\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(5)) # ((\NoisyROM|Mux2~11_combout\)))) # (!\AddressGenerator|s_address\(6) & (!\AddressGenerator|s_address\(5) & (\NoisyROM|Mux2~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(5),
	datac => \NoisyROM|Mux2~17_combout\,
	datad => \NoisyROM|Mux2~11_combout\,
	combout => \NoisyROM|Mux2~18_combout\);

-- Location: LCCOMB_X68_Y24_N16
\NoisyROM|Mux2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux2~25_combout\ = (\AddressGenerator|s_address\(5) & ((\NoisyROM|Mux2~18_combout\ & (\NoisyROM|Mux2~24_combout\)) # (!\NoisyROM|Mux2~18_combout\ & ((\NoisyROM|Mux2~5_combout\))))) # (!\AddressGenerator|s_address\(5) & 
-- (((\NoisyROM|Mux2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux2~24_combout\,
	datab => \AddressGenerator|s_address\(5),
	datac => \NoisyROM|Mux2~5_combout\,
	datad => \NoisyROM|Mux2~18_combout\,
	combout => \NoisyROM|Mux2~25_combout\);

-- Location: LCCOMB_X68_Y24_N2
\RamManagment|outData~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outData~2_combout\ = (!\StateController|callRamReset~q\ & \NoisyROM|Mux2~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateController|callRamReset~q\,
	datad => \NoisyROM|Mux2~25_combout\,
	combout => \RamManagment|outData~2_combout\);

-- Location: FF_X68_Y24_N3
\RamManagment|outData[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outData~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outData\(5));

-- Location: LCCOMB_X68_Y25_N30
\NoisyROM|Mux1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~10_combout\ = (\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(1) & (!\AddressGenerator|s_address\(0) & !\AddressGenerator|s_address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(1),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux1~10_combout\);

-- Location: LCCOMB_X68_Y25_N20
\NoisyROM|Mux1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~9_combout\ = (\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(2) $ (!\AddressGenerator|s_address\(0))))) # (!\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(1),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux1~9_combout\);

-- Location: LCCOMB_X68_Y25_N12
\NoisyROM|Mux1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~11_combout\ = (\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(7)) # ((\NoisyROM|Mux1~9_combout\)))) # (!\AddressGenerator|s_address\(3) & (!\AddressGenerator|s_address\(7) & (\NoisyROM|Mux1~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux1~10_combout\,
	datad => \NoisyROM|Mux1~9_combout\,
	combout => \NoisyROM|Mux1~11_combout\);

-- Location: LCCOMB_X69_Y25_N0
\NoisyROM|Mux1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~12_combout\ = (!\AddressGenerator|s_address\(1) & (!\AddressGenerator|s_address\(2) & \AddressGenerator|s_address\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux1~12_combout\);

-- Location: LCCOMB_X68_Y25_N18
\NoisyROM|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~8_combout\ = (\AddressGenerator|s_address\(5)) # ((!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(1) $ (\AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(1),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux1~8_combout\);

-- Location: LCCOMB_X68_Y25_N14
\NoisyROM|Mux1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~13_combout\ = (\NoisyROM|Mux1~11_combout\ & (((!\NoisyROM|Mux1~12_combout\)) # (!\AddressGenerator|s_address\(7)))) # (!\NoisyROM|Mux1~11_combout\ & (\AddressGenerator|s_address\(7) & ((!\NoisyROM|Mux1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux1~11_combout\,
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux1~12_combout\,
	datad => \NoisyROM|Mux1~8_combout\,
	combout => \NoisyROM|Mux1~13_combout\);

-- Location: LCCOMB_X68_Y25_N6
\NoisyROM|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~6_combout\ = (\AddressGenerator|s_address\(3)) # ((\AddressGenerator|s_address\(2) & (!\AddressGenerator|s_address\(0) & !\AddressGenerator|s_address\(1))) # (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(0) & 
-- \AddressGenerator|s_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(1),
	combout => \NoisyROM|Mux1~6_combout\);

-- Location: LCCOMB_X68_Y25_N22
\NoisyROM|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~4_combout\ = (\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(3) & (\AddressGenerator|s_address\(2) $ (\AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(1),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux1~4_combout\);

-- Location: LCCOMB_X68_Y25_N8
\NoisyROM|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~3_combout\ = (\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(1)) # ((\AddressGenerator|s_address\(3))))) # (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(3) & ((\AddressGenerator|s_address\(1)) # 
-- (\AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(1),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(3),
	combout => \NoisyROM|Mux1~3_combout\);

-- Location: LCCOMB_X68_Y25_N4
\NoisyROM|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~5_combout\ = (!\AddressGenerator|s_address\(7) & ((\AddressGenerator|s_address\(5) & (!\NoisyROM|Mux1~4_combout\)) # (!\AddressGenerator|s_address\(5) & ((!\NoisyROM|Mux1~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux1~4_combout\,
	datab => \AddressGenerator|s_address\(5),
	datac => \NoisyROM|Mux1~3_combout\,
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux1~5_combout\);

-- Location: LCCOMB_X68_Y25_N0
\NoisyROM|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~7_combout\ = (\NoisyROM|Mux1~5_combout\) # ((!\NoisyROM|Mux1~6_combout\ & (\AddressGenerator|s_address\(7) & \AddressGenerator|s_address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux1~6_combout\,
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux1~5_combout\,
	datad => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux1~7_combout\);

-- Location: LCCOMB_X68_Y25_N24
\NoisyROM|Mux1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~14_combout\ = (\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(6))) # (!\AddressGenerator|s_address\(4) & ((\AddressGenerator|s_address\(6) & ((\NoisyROM|Mux1~7_combout\))) # (!\AddressGenerator|s_address\(6) & 
-- (\NoisyROM|Mux1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \AddressGenerator|s_address\(6),
	datac => \NoisyROM|Mux1~13_combout\,
	datad => \NoisyROM|Mux1~7_combout\,
	combout => \NoisyROM|Mux1~14_combout\);

-- Location: LCCOMB_X69_Y25_N30
\NoisyROM|Mux1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~15_combout\ = (!\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(1)) # ((\AddressGenerator|s_address\(2)) # (\AddressGenerator|s_address\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux1~15_combout\);

-- Location: LCCOMB_X69_Y25_N10
\NoisyROM|Mux1~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~19_combout\ = (!\AddressGenerator|s_address\(1) & (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(5) & !\AddressGenerator|s_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux1~19_combout\);

-- Location: LCCOMB_X68_Y25_N2
\NoisyROM|Mux1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~16_combout\ = (\AddressGenerator|s_address\(1) & (((!\AddressGenerator|s_address\(5))))) # (!\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(0) $ (!\AddressGenerator|s_address\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(2),
	datab => \AddressGenerator|s_address\(1),
	datac => \AddressGenerator|s_address\(0),
	datad => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux1~16_combout\);

-- Location: LCCOMB_X69_Y25_N20
\NoisyROM|Mux1~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~17_combout\ = (!\AddressGenerator|s_address\(1) & (!\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(5) & \AddressGenerator|s_address\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(5),
	datad => \AddressGenerator|s_address\(0),
	combout => \NoisyROM|Mux1~17_combout\);

-- Location: LCCOMB_X68_Y25_N16
\NoisyROM|Mux1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~18_combout\ = (\AddressGenerator|s_address\(3) & ((\NoisyROM|Mux1~16_combout\) # ((\AddressGenerator|s_address\(7))))) # (!\AddressGenerator|s_address\(3) & (((\NoisyROM|Mux1~17_combout\ & !\AddressGenerator|s_address\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datab => \NoisyROM|Mux1~16_combout\,
	datac => \NoisyROM|Mux1~17_combout\,
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux1~18_combout\);

-- Location: LCCOMB_X68_Y25_N26
\NoisyROM|Mux1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~20_combout\ = (\AddressGenerator|s_address\(7) & ((\NoisyROM|Mux1~18_combout\ & ((!\NoisyROM|Mux1~19_combout\))) # (!\NoisyROM|Mux1~18_combout\ & (\NoisyROM|Mux1~15_combout\)))) # (!\AddressGenerator|s_address\(7) & 
-- (((\NoisyROM|Mux1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux1~15_combout\,
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux1~19_combout\,
	datad => \NoisyROM|Mux1~18_combout\,
	combout => \NoisyROM|Mux1~20_combout\);

-- Location: LCCOMB_X67_Y27_N8
\NoisyROM|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~0_combout\ = (\AddressGenerator|s_address\(2)) # ((\AddressGenerator|s_address\(7)) # (\AddressGenerator|s_address\(0) $ (\AddressGenerator|s_address\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(1),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux1~0_combout\);

-- Location: LCCOMB_X67_Y27_N28
\NoisyROM|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux0~2_combout\ = (\AddressGenerator|s_address\(7)) # ((\AddressGenerator|s_address\(2) & ((\AddressGenerator|s_address\(0)) # (\AddressGenerator|s_address\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(1),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux0~2_combout\);

-- Location: LCCOMB_X67_Y27_N30
\NoisyROM|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~1_combout\ = (\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(3)) # ((\NoisyROM|Mux1~0_combout\)))) # (!\AddressGenerator|s_address\(5) & (\AddressGenerator|s_address\(3) & ((!\NoisyROM|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(5),
	datab => \AddressGenerator|s_address\(3),
	datac => \NoisyROM|Mux1~0_combout\,
	datad => \NoisyROM|Mux0~2_combout\,
	combout => \NoisyROM|Mux1~1_combout\);

-- Location: LCCOMB_X67_Y27_N2
\NoisyROM|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux0~1_combout\ = (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(2) & (\AddressGenerator|s_address\(1) & \AddressGenerator|s_address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(1),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux0~1_combout\);

-- Location: LCCOMB_X67_Y27_N0
\NoisyROM|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~2_combout\ = (\NoisyROM|Mux1~1_combout\) # ((!\NoisyROM|Mux0~1_combout\ & (!\AddressGenerator|s_address\(3) & !\AddressGenerator|s_address\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux1~1_combout\,
	datab => \NoisyROM|Mux0~1_combout\,
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(5),
	combout => \NoisyROM|Mux1~2_combout\);

-- Location: LCCOMB_X68_Y25_N28
\NoisyROM|Mux1~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux1~21_combout\ = (\AddressGenerator|s_address\(4) & ((\NoisyROM|Mux1~14_combout\ & (\NoisyROM|Mux1~20_combout\)) # (!\NoisyROM|Mux1~14_combout\ & ((\NoisyROM|Mux1~2_combout\))))) # (!\AddressGenerator|s_address\(4) & 
-- (\NoisyROM|Mux1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(4),
	datab => \NoisyROM|Mux1~14_combout\,
	datac => \NoisyROM|Mux1~20_combout\,
	datad => \NoisyROM|Mux1~2_combout\,
	combout => \NoisyROM|Mux1~21_combout\);

-- Location: LCCOMB_X68_Y25_N10
\RamManagment|outData~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outData~1_combout\ = (!\StateController|callRamReset~q\ & \NoisyROM|Mux1~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateController|callRamReset~q\,
	datad => \NoisyROM|Mux1~21_combout\,
	combout => \RamManagment|outData~1_combout\);

-- Location: FF_X68_Y25_N11
\RamManagment|outData[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outData~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outData\(6));

-- Location: LCCOMB_X67_Y27_N14
\NoisyROM|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux0~3_combout\ = (\AddressGenerator|s_address\(6) & (((\AddressGenerator|s_address\(3))))) # (!\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(3) & ((\NoisyROM|Mux0~2_combout\))) # (!\AddressGenerator|s_address\(3) & 
-- (\NoisyROM|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \NoisyROM|Mux0~1_combout\,
	datac => \AddressGenerator|s_address\(3),
	datad => \NoisyROM|Mux0~2_combout\,
	combout => \NoisyROM|Mux0~3_combout\);

-- Location: LCCOMB_X67_Y27_N16
\NoisyROM|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux0~0_combout\ = (\AddressGenerator|s_address\(1)) # ((\AddressGenerator|s_address\(0) & ((\AddressGenerator|s_address\(7)))) # (!\AddressGenerator|s_address\(0) & (\AddressGenerator|s_address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(1),
	datad => \AddressGenerator|s_address\(7),
	combout => \NoisyROM|Mux0~0_combout\);

-- Location: LCCOMB_X67_Y27_N4
\NoisyROM|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux0~4_combout\ = (\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(7) & ((\NoisyROM|Mux0~3_combout\) # (\NoisyROM|Mux0~0_combout\))) # (!\AddressGenerator|s_address\(7) & (\NoisyROM|Mux0~3_combout\ & 
-- \NoisyROM|Mux0~0_combout\)))) # (!\AddressGenerator|s_address\(6) & (((\NoisyROM|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(7),
	datac => \NoisyROM|Mux0~3_combout\,
	datad => \NoisyROM|Mux0~0_combout\,
	combout => \NoisyROM|Mux0~4_combout\);

-- Location: LCCOMB_X67_Y27_N10
\NoisyROM|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \NoisyROM|Mux0~5_combout\ = \AddressGenerator|s_address\(6) $ (((!\AddressGenerator|s_address\(5) & ((!\AddressGenerator|s_address\(4)) # (!\NoisyROM|Mux0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(6),
	datab => \AddressGenerator|s_address\(5),
	datac => \NoisyROM|Mux0~4_combout\,
	datad => \AddressGenerator|s_address\(4),
	combout => \NoisyROM|Mux0~5_combout\);

-- Location: LCCOMB_X67_Y27_N18
\RamManagment|outData~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamManagment|outData~0_combout\ = (!\StateController|callRamReset~q\ & \NoisyROM|Mux0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateController|callRamReset~q\,
	datad => \NoisyROM|Mux0~5_combout\,
	combout => \RamManagment|outData~0_combout\);

-- Location: FF_X67_Y27_N19
\RamManagment|outData[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RamManagment|outData~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RamManagment|outData\(7));

-- Location: M9K_X64_Y25_N0
\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "CleanTriangSignalRAM256x8:CleanRAM|altsyncram:s_Memory_rtl_0|altsyncram_idc1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \RamManagment|outWriteEnable~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputclkctrl_outclk\,
	clk1 => \CLOCK_50~inputclkctrl_outclk\,
	ena0 => \RamManagment|outWriteEnable~q\,
	portadatain => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X65_Y25_N31
\CleanRAM|s_Memory_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outData\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(24));

-- Location: LCCOMB_X65_Y25_N22
\CleanRAM|s_Memory_rtl_0_bypass[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory_rtl_0_bypass[7]~feeder_combout\ = \RamManagment|outAddress\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RamManagment|outAddress\(3),
	combout => \CleanRAM|s_Memory_rtl_0_bypass[7]~feeder_combout\);

-- Location: FF_X65_Y25_N23
\CleanRAM|s_Memory_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \CleanRAM|s_Memory_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(7));

-- Location: LCCOMB_X65_Y25_N8
\CleanRAM|s_Memory_rtl_0_bypass[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory_rtl_0_bypass[8]~feeder_combout\ = \RamManagment|outAddress~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RamManagment|outAddress~3_combout\,
	combout => \CleanRAM|s_Memory_rtl_0_bypass[8]~feeder_combout\);

-- Location: FF_X65_Y25_N9
\CleanRAM|s_Memory_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \CleanRAM|s_Memory_rtl_0_bypass[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(8));

-- Location: FF_X65_Y25_N1
\CleanRAM|s_Memory_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outAddress~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(6));

-- Location: LCCOMB_X65_Y25_N18
\CleanRAM|s_Memory_rtl_0_bypass[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory_rtl_0_bypass[5]~feeder_combout\ = \RamManagment|outAddress\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RamManagment|outAddress\(2),
	combout => \CleanRAM|s_Memory_rtl_0_bypass[5]~feeder_combout\);

-- Location: FF_X65_Y25_N19
\CleanRAM|s_Memory_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \CleanRAM|s_Memory_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(5));

-- Location: LCCOMB_X65_Y25_N0
\CleanRAM|s_Memory~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~18_combout\ = (\CleanRAM|s_Memory_rtl_0_bypass\(7) & (\CleanRAM|s_Memory_rtl_0_bypass\(8) & (\CleanRAM|s_Memory_rtl_0_bypass\(6) $ (!\CleanRAM|s_Memory_rtl_0_bypass\(5))))) # (!\CleanRAM|s_Memory_rtl_0_bypass\(7) & 
-- (!\CleanRAM|s_Memory_rtl_0_bypass\(8) & (\CleanRAM|s_Memory_rtl_0_bypass\(6) $ (!\CleanRAM|s_Memory_rtl_0_bypass\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory_rtl_0_bypass\(7),
	datab => \CleanRAM|s_Memory_rtl_0_bypass\(8),
	datac => \CleanRAM|s_Memory_rtl_0_bypass\(6),
	datad => \CleanRAM|s_Memory_rtl_0_bypass\(5),
	combout => \CleanRAM|s_Memory~18_combout\);

-- Location: LCCOMB_X63_Y25_N26
\CleanRAM|s_Memory_rtl_0_bypass[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory_rtl_0_bypass[9]~feeder_combout\ = \RamManagment|outAddress\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RamManagment|outAddress\(4),
	combout => \CleanRAM|s_Memory_rtl_0_bypass[9]~feeder_combout\);

-- Location: FF_X63_Y25_N27
\CleanRAM|s_Memory_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \CleanRAM|s_Memory_rtl_0_bypass[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(9));

-- Location: FF_X66_Y25_N19
\CleanRAM|s_Memory_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outAddress\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(11));

-- Location: FF_X66_Y25_N11
\CleanRAM|s_Memory_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outAddress~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(10));

-- Location: LCCOMB_X66_Y25_N16
\CleanRAM|s_Memory_rtl_0_bypass[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory_rtl_0_bypass[12]~feeder_combout\ = \RamManagment|outAddress~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RamManagment|outAddress~5_combout\,
	combout => \CleanRAM|s_Memory_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X66_Y25_N17
\CleanRAM|s_Memory_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \CleanRAM|s_Memory_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(12));

-- Location: LCCOMB_X66_Y25_N10
\CleanRAM|s_Memory~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~19_combout\ = (\CleanRAM|s_Memory_rtl_0_bypass\(9) & (\CleanRAM|s_Memory_rtl_0_bypass\(10) & (\CleanRAM|s_Memory_rtl_0_bypass\(11) $ (!\CleanRAM|s_Memory_rtl_0_bypass\(12))))) # (!\CleanRAM|s_Memory_rtl_0_bypass\(9) & 
-- (!\CleanRAM|s_Memory_rtl_0_bypass\(10) & (\CleanRAM|s_Memory_rtl_0_bypass\(11) $ (!\CleanRAM|s_Memory_rtl_0_bypass\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory_rtl_0_bypass\(9),
	datab => \CleanRAM|s_Memory_rtl_0_bypass\(11),
	datac => \CleanRAM|s_Memory_rtl_0_bypass\(10),
	datad => \CleanRAM|s_Memory_rtl_0_bypass\(12),
	combout => \CleanRAM|s_Memory~19_combout\);

-- Location: FF_X66_Y25_N1
\CleanRAM|s_Memory_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outAddress\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(13));

-- Location: FF_X66_Y25_N23
\CleanRAM|s_Memory_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outAddress~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(14));

-- Location: FF_X66_Y25_N27
\CleanRAM|s_Memory_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outAddress~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(16));

-- Location: FF_X66_Y25_N29
\CleanRAM|s_Memory_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outAddress\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(15));

-- Location: LCCOMB_X66_Y25_N26
\CleanRAM|s_Memory~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~20_combout\ = \CleanRAM|s_Memory_rtl_0_bypass\(16) $ (\CleanRAM|s_Memory_rtl_0_bypass\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CleanRAM|s_Memory_rtl_0_bypass\(16),
	datad => \CleanRAM|s_Memory_rtl_0_bypass\(15),
	combout => \CleanRAM|s_Memory~20_combout\);

-- Location: LCCOMB_X66_Y25_N22
\CleanRAM|s_Memory~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~21_combout\ = (\CleanRAM|s_Memory~19_combout\ & (!\CleanRAM|s_Memory~20_combout\ & (\CleanRAM|s_Memory_rtl_0_bypass\(13) $ (!\CleanRAM|s_Memory_rtl_0_bypass\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~19_combout\,
	datab => \CleanRAM|s_Memory_rtl_0_bypass\(13),
	datac => \CleanRAM|s_Memory_rtl_0_bypass\(14),
	datad => \CleanRAM|s_Memory~20_combout\,
	combout => \CleanRAM|s_Memory~21_combout\);

-- Location: FF_X65_Y25_N11
\CleanRAM|s_Memory_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outWriteEnable~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(0));

-- Location: FF_X67_Y25_N3
\CleanRAM|s_Memory_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outAddress~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(4));

-- Location: LCCOMB_X63_Y25_N24
\CleanRAM|s_Memory_rtl_0_bypass[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory_rtl_0_bypass[1]~feeder_combout\ = \RamManagment|outAddress\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RamManagment|outAddress\(0),
	combout => \CleanRAM|s_Memory_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X63_Y25_N25
\CleanRAM|s_Memory_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \CleanRAM|s_Memory_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(1));

-- Location: FF_X66_Y25_N25
\CleanRAM|s_Memory_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outAddress~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(2));

-- Location: FF_X67_Y25_N31
\CleanRAM|s_Memory_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outAddress\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(3));

-- Location: LCCOMB_X66_Y25_N24
\CleanRAM|s_Memory~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~17_combout\ = (\CleanRAM|s_Memory_rtl_0_bypass\(4) & (\CleanRAM|s_Memory_rtl_0_bypass\(3) & (\CleanRAM|s_Memory_rtl_0_bypass\(1) $ (!\CleanRAM|s_Memory_rtl_0_bypass\(2))))) # (!\CleanRAM|s_Memory_rtl_0_bypass\(4) & 
-- (!\CleanRAM|s_Memory_rtl_0_bypass\(3) & (\CleanRAM|s_Memory_rtl_0_bypass\(1) $ (!\CleanRAM|s_Memory_rtl_0_bypass\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory_rtl_0_bypass\(4),
	datab => \CleanRAM|s_Memory_rtl_0_bypass\(1),
	datac => \CleanRAM|s_Memory_rtl_0_bypass\(2),
	datad => \CleanRAM|s_Memory_rtl_0_bypass\(3),
	combout => \CleanRAM|s_Memory~17_combout\);

-- Location: LCCOMB_X65_Y25_N10
\CleanRAM|s_Memory~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~22_combout\ = (\CleanRAM|s_Memory~18_combout\ & (\CleanRAM|s_Memory~21_combout\ & (\CleanRAM|s_Memory_rtl_0_bypass\(0) & \CleanRAM|s_Memory~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~18_combout\,
	datab => \CleanRAM|s_Memory~21_combout\,
	datac => \CleanRAM|s_Memory_rtl_0_bypass\(0),
	datad => \CleanRAM|s_Memory~17_combout\,
	combout => \CleanRAM|s_Memory~22_combout\);

-- Location: LCCOMB_X65_Y25_N30
\CleanRAM|s_Memory~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~23_combout\ = (\CleanRAM|s_Memory~22_combout\ & ((\CleanRAM|s_Memory_rtl_0_bypass\(24)))) # (!\CleanRAM|s_Memory~22_combout\ & (\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a7\,
	datac => \CleanRAM|s_Memory_rtl_0_bypass\(24),
	datad => \CleanRAM|s_Memory~22_combout\,
	combout => \CleanRAM|s_Memory~23_combout\);

-- Location: FF_X65_Y25_N29
\CleanRAM|s_Memory_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outData\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(23));

-- Location: LCCOMB_X65_Y25_N28
\CleanRAM|s_Memory~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~24_combout\ = (\CleanRAM|s_Memory~22_combout\ & ((\CleanRAM|s_Memory_rtl_0_bypass\(23)))) # (!\CleanRAM|s_Memory~22_combout\ & (\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a6\,
	datac => \CleanRAM|s_Memory_rtl_0_bypass\(23),
	datad => \CleanRAM|s_Memory~22_combout\,
	combout => \CleanRAM|s_Memory~24_combout\);

-- Location: FF_X65_Y25_N7
\CleanRAM|s_Memory_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outData\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(22));

-- Location: LCCOMB_X65_Y25_N6
\CleanRAM|s_Memory~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~25_combout\ = (\CleanRAM|s_Memory~22_combout\ & ((\CleanRAM|s_Memory_rtl_0_bypass\(22)))) # (!\CleanRAM|s_Memory~22_combout\ & (\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a5\,
	datac => \CleanRAM|s_Memory_rtl_0_bypass\(22),
	datad => \CleanRAM|s_Memory~22_combout\,
	combout => \CleanRAM|s_Memory~25_combout\);

-- Location: FF_X65_Y25_N3
\CleanRAM|s_Memory_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outData\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(21));

-- Location: LCCOMB_X65_Y25_N12
\CleanRAM|s_Memory~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~26_combout\ = (\CleanRAM|s_Memory~22_combout\ & ((\CleanRAM|s_Memory_rtl_0_bypass\(21)))) # (!\CleanRAM|s_Memory~22_combout\ & (\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~22_combout\,
	datab => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a4\,
	datad => \CleanRAM|s_Memory_rtl_0_bypass\(21),
	combout => \CleanRAM|s_Memory~26_combout\);

-- Location: FF_X65_Y25_N15
\CleanRAM|s_Memory_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outData\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(20));

-- Location: LCCOMB_X65_Y25_N14
\CleanRAM|s_Memory~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~27_combout\ = (\CleanRAM|s_Memory~22_combout\ & ((\CleanRAM|s_Memory_rtl_0_bypass\(20)))) # (!\CleanRAM|s_Memory~22_combout\ & (\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a3\,
	datac => \CleanRAM|s_Memory_rtl_0_bypass\(20),
	datad => \CleanRAM|s_Memory~22_combout\,
	combout => \CleanRAM|s_Memory~27_combout\);

-- Location: FF_X65_Y25_N5
\CleanRAM|s_Memory_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outData\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(19));

-- Location: LCCOMB_X65_Y25_N2
\CleanRAM|s_Memory~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~28_combout\ = (\CleanRAM|s_Memory~22_combout\ & ((\CleanRAM|s_Memory_rtl_0_bypass\(19)))) # (!\CleanRAM|s_Memory~22_combout\ & (\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a2\,
	datab => \CleanRAM|s_Memory_rtl_0_bypass\(19),
	datad => \CleanRAM|s_Memory~22_combout\,
	combout => \CleanRAM|s_Memory~28_combout\);

-- Location: LCCOMB_X66_Y25_N12
\CleanRAM|s_Memory_rtl_0_bypass[18]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory_rtl_0_bypass[18]~feeder_combout\ = \RamManagment|outData\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \RamManagment|outData\(1),
	combout => \CleanRAM|s_Memory_rtl_0_bypass[18]~feeder_combout\);

-- Location: FF_X66_Y25_N13
\CleanRAM|s_Memory_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \CleanRAM|s_Memory_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(18));

-- Location: LCCOMB_X65_Y25_N4
\CleanRAM|s_Memory~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \CleanRAM|s_Memory~29_combout\ = (\CleanRAM|s_Memory~22_combout\ & (\CleanRAM|s_Memory_rtl_0_bypass\(18))) # (!\CleanRAM|s_Memory~22_combout\ & ((\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~22_combout\,
	datab => \CleanRAM|s_Memory_rtl_0_bypass\(18),
	datad => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a1\,
	combout => \CleanRAM|s_Memory~29_combout\);

-- Location: FF_X65_Y25_N27
\CleanRAM|s_Memory_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \RamManagment|outData\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CleanRAM|s_Memory_rtl_0_bypass\(17));

-- Location: LCCOMB_X65_Y25_N16
\RamDisplay|s_DataIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|s_DataIn~0_combout\ = \CleanRAM|s_Memory~23_combout\ $ (((\CleanRAM|s_Memory~22_combout\ & ((\CleanRAM|s_Memory_rtl_0_bypass\(17)))) # (!\CleanRAM|s_Memory~22_combout\ & (\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~23_combout\,
	datab => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \CleanRAM|s_Memory_rtl_0_bypass\(17),
	datad => \CleanRAM|s_Memory~22_combout\,
	combout => \RamDisplay|s_DataIn~0_combout\);

-- Location: LCCOMB_X65_Y21_N4
\RamDisplay|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Add0~0_combout\ = (\CleanRAM|s_Memory~23_combout\ & (\RamDisplay|s_DataIn~0_combout\ $ (VCC))) # (!\CleanRAM|s_Memory~23_combout\ & (\RamDisplay|s_DataIn~0_combout\ & VCC))
-- \RamDisplay|Add0~1\ = CARRY((\CleanRAM|s_Memory~23_combout\ & \RamDisplay|s_DataIn~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~23_combout\,
	datab => \RamDisplay|s_DataIn~0_combout\,
	datad => VCC,
	combout => \RamDisplay|Add0~0_combout\,
	cout => \RamDisplay|Add0~1\);

-- Location: LCCOMB_X65_Y21_N6
\RamDisplay|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Add0~2_combout\ = (\RamDisplay|Add0~1\ & (\CleanRAM|s_Memory~23_combout\ $ ((!\CleanRAM|s_Memory~29_combout\)))) # (!\RamDisplay|Add0~1\ & ((\CleanRAM|s_Memory~23_combout\ $ (\CleanRAM|s_Memory~29_combout\)) # (GND)))
-- \RamDisplay|Add0~3\ = CARRY((\CleanRAM|s_Memory~23_combout\ $ (!\CleanRAM|s_Memory~29_combout\)) # (!\RamDisplay|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~23_combout\,
	datab => \CleanRAM|s_Memory~29_combout\,
	datad => VCC,
	cin => \RamDisplay|Add0~1\,
	combout => \RamDisplay|Add0~2_combout\,
	cout => \RamDisplay|Add0~3\);

-- Location: LCCOMB_X65_Y21_N8
\RamDisplay|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Add0~4_combout\ = (\RamDisplay|Add0~3\ & ((\CleanRAM|s_Memory~23_combout\ $ (\CleanRAM|s_Memory~28_combout\)))) # (!\RamDisplay|Add0~3\ & (\CleanRAM|s_Memory~23_combout\ $ (\CleanRAM|s_Memory~28_combout\ $ (VCC))))
-- \RamDisplay|Add0~5\ = CARRY((!\RamDisplay|Add0~3\ & (\CleanRAM|s_Memory~23_combout\ $ (\CleanRAM|s_Memory~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~23_combout\,
	datab => \CleanRAM|s_Memory~28_combout\,
	datad => VCC,
	cin => \RamDisplay|Add0~3\,
	combout => \RamDisplay|Add0~4_combout\,
	cout => \RamDisplay|Add0~5\);

-- Location: LCCOMB_X65_Y21_N10
\RamDisplay|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Add0~6_combout\ = (\RamDisplay|Add0~5\ & (\CleanRAM|s_Memory~23_combout\ $ ((!\CleanRAM|s_Memory~27_combout\)))) # (!\RamDisplay|Add0~5\ & ((\CleanRAM|s_Memory~23_combout\ $ (\CleanRAM|s_Memory~27_combout\)) # (GND)))
-- \RamDisplay|Add0~7\ = CARRY((\CleanRAM|s_Memory~23_combout\ $ (!\CleanRAM|s_Memory~27_combout\)) # (!\RamDisplay|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~23_combout\,
	datab => \CleanRAM|s_Memory~27_combout\,
	datad => VCC,
	cin => \RamDisplay|Add0~5\,
	combout => \RamDisplay|Add0~6_combout\,
	cout => \RamDisplay|Add0~7\);

-- Location: LCCOMB_X65_Y21_N12
\RamDisplay|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Add0~8_combout\ = (\RamDisplay|Add0~7\ & ((\CleanRAM|s_Memory~23_combout\ $ (\CleanRAM|s_Memory~26_combout\)))) # (!\RamDisplay|Add0~7\ & (\CleanRAM|s_Memory~23_combout\ $ (\CleanRAM|s_Memory~26_combout\ $ (VCC))))
-- \RamDisplay|Add0~9\ = CARRY((!\RamDisplay|Add0~7\ & (\CleanRAM|s_Memory~23_combout\ $ (\CleanRAM|s_Memory~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~23_combout\,
	datab => \CleanRAM|s_Memory~26_combout\,
	datad => VCC,
	cin => \RamDisplay|Add0~7\,
	combout => \RamDisplay|Add0~8_combout\,
	cout => \RamDisplay|Add0~9\);

-- Location: LCCOMB_X65_Y21_N14
\RamDisplay|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Add0~10_combout\ = (\RamDisplay|Add0~9\ & (\CleanRAM|s_Memory~23_combout\ $ ((!\CleanRAM|s_Memory~25_combout\)))) # (!\RamDisplay|Add0~9\ & ((\CleanRAM|s_Memory~23_combout\ $ (\CleanRAM|s_Memory~25_combout\)) # (GND)))
-- \RamDisplay|Add0~11\ = CARRY((\CleanRAM|s_Memory~23_combout\ $ (!\CleanRAM|s_Memory~25_combout\)) # (!\RamDisplay|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~23_combout\,
	datab => \CleanRAM|s_Memory~25_combout\,
	datad => VCC,
	cin => \RamDisplay|Add0~9\,
	combout => \RamDisplay|Add0~10_combout\,
	cout => \RamDisplay|Add0~11\);

-- Location: LCCOMB_X65_Y21_N16
\RamDisplay|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Add0~12_combout\ = (\RamDisplay|Add0~11\ & ((\CleanRAM|s_Memory~23_combout\ $ (\CleanRAM|s_Memory~24_combout\)))) # (!\RamDisplay|Add0~11\ & (\CleanRAM|s_Memory~23_combout\ $ (\CleanRAM|s_Memory~24_combout\ $ (VCC))))
-- \RamDisplay|Add0~13\ = CARRY((!\RamDisplay|Add0~11\ & (\CleanRAM|s_Memory~23_combout\ $ (\CleanRAM|s_Memory~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~23_combout\,
	datab => \CleanRAM|s_Memory~24_combout\,
	datad => VCC,
	cin => \RamDisplay|Add0~11\,
	combout => \RamDisplay|Add0~12_combout\,
	cout => \RamDisplay|Add0~13\);

-- Location: LCCOMB_X65_Y21_N18
\RamDisplay|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Add0~14_combout\ = \RamDisplay|Add0~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Add0~13\,
	combout => \RamDisplay|Add0~14_combout\);

-- Location: LCCOMB_X74_Y17_N14
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \RamDisplay|Add0~6_combout\ $ (VCC)
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\RamDisplay|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Add0~6_combout\,
	datad => VCC,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X74_Y17_N16
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\RamDisplay|Add0~8_combout\ & (\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\RamDisplay|Add0~8_combout\ & 
-- (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\RamDisplay|Add0~8_combout\ & !\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~8_combout\,
	datad => VCC,
	cin => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X74_Y17_N18
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\RamDisplay|Add0~10_combout\ & ((GND) # (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\RamDisplay|Add0~10_combout\ & 
-- (\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\RamDisplay|Add0~10_combout\) # (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Add0~10_combout\,
	datad => VCC,
	cin => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X74_Y17_N20
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\RamDisplay|Add0~12_combout\ & (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\RamDisplay|Add0~12_combout\ & 
-- ((\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\RamDisplay|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Add0~12_combout\,
	datad => VCC,
	cin => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X74_Y17_N22
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\RamDisplay|Add0~14_combout\ & (\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\RamDisplay|Add0~14_combout\ & 
-- (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\RamDisplay|Add0~14_combout\ & !\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~14_combout\,
	datad => VCC,
	cin => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X74_Y17_N24
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X74_Y17_N28
\RamDisplay|Div0|auto_generated|divider|divider|StageOut[54]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ = (\RamDisplay|Add0~14_combout\ & \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Add0~14_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\);

-- Location: LCCOMB_X70_Y17_N0
\RamDisplay|Div0|auto_generated|divider|divider|StageOut[54]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ = (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\);

-- Location: LCCOMB_X74_Y17_N10
\RamDisplay|Div0|auto_generated|divider|divider|StageOut[53]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\ = (\RamDisplay|Add0~12_combout\ & \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Add0~12_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\);

-- Location: LCCOMB_X70_Y17_N2
\RamDisplay|Div0|auto_generated|divider|divider|StageOut[53]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\ = (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\);

-- Location: LCCOMB_X74_Y17_N26
\RamDisplay|Div0|auto_generated|divider|divider|StageOut[52]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ = (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\);

-- Location: LCCOMB_X74_Y17_N0
\RamDisplay|Div0|auto_generated|divider|divider|StageOut[52]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ = (\RamDisplay|Add0~10_combout\ & \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Add0~10_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\);

-- Location: LCCOMB_X74_Y17_N4
\RamDisplay|Div0|auto_generated|divider|divider|StageOut[51]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\RamDisplay|Add0~8_combout\ & \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~8_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X70_Y17_N24
\RamDisplay|Div0|auto_generated|divider|divider|StageOut[51]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\ = (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\);

-- Location: LCCOMB_X70_Y17_N6
\RamDisplay|Div0|auto_generated|divider|divider|StageOut[50]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ = (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\);

-- Location: LCCOMB_X74_Y17_N30
\RamDisplay|Div0|auto_generated|divider|divider|StageOut[50]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ = (\RamDisplay|Add0~6_combout\ & \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Add0~6_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\);

-- Location: LCCOMB_X70_Y17_N22
\RamDisplay|Div0|auto_generated|divider|divider|StageOut[49]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\ = (\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RamDisplay|Add0~4_combout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\);

-- Location: LCCOMB_X70_Y17_N28
\RamDisplay|Div0|auto_generated|divider|divider|StageOut[49]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\ = (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RamDisplay|Add0~4_combout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\);

-- Location: LCCOMB_X70_Y17_N8
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ = CARRY((\RamDisplay|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\) # (\RamDisplay|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\,
	datab => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\,
	datad => VCC,
	cout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\);

-- Location: LCCOMB_X70_Y17_N10
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ = CARRY((!\RamDisplay|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ & (!\RamDisplay|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ & 
-- !\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\,
	datab => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\,
	datad => VCC,
	cin => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\,
	cout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\);

-- Location: LCCOMB_X70_Y17_N12
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ = CARRY((\RamDisplay|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\) # ((\RamDisplay|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\) # 
-- (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datab => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\,
	datad => VCC,
	cin => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\,
	cout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\);

-- Location: LCCOMB_X70_Y17_N14
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ = CARRY(((!\RamDisplay|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ & !\RamDisplay|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\)) # 
-- (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\,
	datab => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\,
	datad => VCC,
	cin => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\,
	cout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\);

-- Location: LCCOMB_X70_Y17_N16
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ & ((\RamDisplay|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\) # 
-- (\RamDisplay|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\,
	datab => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\,
	datad => VCC,
	cin => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\,
	cout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X70_Y17_N18
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\RamDisplay|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ & (!\RamDisplay|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ & 
-- !\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\,
	datab => \RamDisplay|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\,
	datad => VCC,
	cin => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	cout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X70_Y17_N20
\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X70_Y17_N26
\RamDisplay|hundredsDisplayProc|dataOut[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|hundredsDisplayProc|dataOut[0]~0_combout\ = (\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & !\RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RamDisplay|hundredsDisplayProc|dataOut[0]~0_combout\);

-- Location: LCCOMB_X70_Y17_N4
\RamDisplay|hundredsDisplayProc|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|hundredsDisplayProc|Equal9~0_combout\ = (!\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RamDisplay|hundredsDisplayProc|Equal9~0_combout\);

-- Location: LCCOMB_X65_Y21_N24
\RamDisplay|hundredsDisplayProc|dataOut[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|hundredsDisplayProc|dataOut[4]~2_combout\ = (\CleanRAM|s_Memory~28_combout\ & ((\CleanRAM|s_Memory~26_combout\) # (\CleanRAM|s_Memory~25_combout\))) # (!\CleanRAM|s_Memory~28_combout\ & (\CleanRAM|s_Memory~26_combout\ & 
-- \CleanRAM|s_Memory~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CleanRAM|s_Memory~28_combout\,
	datac => \CleanRAM|s_Memory~26_combout\,
	datad => \CleanRAM|s_Memory~25_combout\,
	combout => \RamDisplay|hundredsDisplayProc|dataOut[4]~2_combout\);

-- Location: LCCOMB_X65_Y25_N26
\RamDisplay|hundredsDisplayProc|dataOut[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|hundredsDisplayProc|dataOut[4]~1_combout\ = (!\CleanRAM|s_Memory~29_combout\ & ((\CleanRAM|s_Memory~22_combout\ & ((!\CleanRAM|s_Memory_rtl_0_bypass\(17)))) # (!\CleanRAM|s_Memory~22_combout\ & 
-- (!\CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~29_combout\,
	datab => \CleanRAM|s_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	datac => \CleanRAM|s_Memory_rtl_0_bypass\(17),
	datad => \CleanRAM|s_Memory~22_combout\,
	combout => \RamDisplay|hundredsDisplayProc|dataOut[4]~1_combout\);

-- Location: LCCOMB_X65_Y21_N26
\RamDisplay|hundredsDisplayProc|dataOut[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|hundredsDisplayProc|dataOut[4]~3_combout\ = (\CleanRAM|s_Memory~23_combout\ & (\RamDisplay|hundredsDisplayProc|dataOut[4]~2_combout\ & (\CleanRAM|s_Memory~27_combout\ & !\RamDisplay|hundredsDisplayProc|dataOut[4]~1_combout\))) # 
-- (!\CleanRAM|s_Memory~23_combout\ & ((\RamDisplay|hundredsDisplayProc|dataOut[4]~2_combout\) # ((\CleanRAM|s_Memory~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~23_combout\,
	datab => \RamDisplay|hundredsDisplayProc|dataOut[4]~2_combout\,
	datac => \CleanRAM|s_Memory~27_combout\,
	datad => \RamDisplay|hundredsDisplayProc|dataOut[4]~1_combout\,
	combout => \RamDisplay|hundredsDisplayProc|dataOut[4]~3_combout\);

-- Location: LCCOMB_X65_Y21_N0
\RamDisplay|hundredsDisplayProc|dataOut[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|hundredsDisplayProc|dataOut[4]~4_combout\ = (\CleanRAM|s_Memory~23_combout\ & (!\CleanRAM|s_Memory~24_combout\ & (!\RamDisplay|hundredsDisplayProc|dataOut[4]~3_combout\ & !\CleanRAM|s_Memory~25_combout\))) # (!\CleanRAM|s_Memory~23_combout\ & 
-- (\CleanRAM|s_Memory~24_combout\ & (\RamDisplay|hundredsDisplayProc|dataOut[4]~3_combout\ & \CleanRAM|s_Memory~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CleanRAM|s_Memory~23_combout\,
	datab => \CleanRAM|s_Memory~24_combout\,
	datac => \RamDisplay|hundredsDisplayProc|dataOut[4]~3_combout\,
	datad => \CleanRAM|s_Memory~25_combout\,
	combout => \RamDisplay|hundredsDisplayProc|dataOut[4]~4_combout\);

-- Location: LCCOMB_X70_Y17_N30
\RamDisplay|hundredsDisplayProc|dataOut[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|hundredsDisplayProc|dataOut[2]~5_combout\ = (\RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RamDisplay|hundredsDisplayProc|dataOut[2]~5_combout\);

-- Location: LCCOMB_X74_Y14_N10
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \RamDisplay|Add0~6_combout\ $ (VCC)
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\RamDisplay|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~6_combout\,
	datad => VCC,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X74_Y14_N12
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\RamDisplay|Add0~8_combout\ & (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\RamDisplay|Add0~8_combout\ & 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\RamDisplay|Add0~8_combout\ & !\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Add0~8_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X74_Y14_N14
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\RamDisplay|Add0~10_combout\ & ((GND) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\RamDisplay|Add0~10_combout\ & 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\RamDisplay|Add0~10_combout\) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~10_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X74_Y14_N16
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\RamDisplay|Add0~12_combout\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\RamDisplay|Add0~12_combout\ & 
-- ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\RamDisplay|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~12_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X74_Y14_N18
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\RamDisplay|Add0~14_combout\ & (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\RamDisplay|Add0~14_combout\ & 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\RamDisplay|Add0~14_combout\ & !\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~14_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X74_Y14_N20
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X74_Y17_N8
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RamDisplay|Add0~14_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\);

-- Location: LCCOMB_X76_Y14_N0
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ = (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\);

-- Location: LCCOMB_X74_Y14_N24
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\ = (\RamDisplay|Add0~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~12_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\);

-- Location: LCCOMB_X74_Y14_N6
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\ = (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\);

-- Location: LCCOMB_X74_Y17_N2
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RamDisplay|Add0~10_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\);

-- Location: LCCOMB_X76_Y14_N18
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ = (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\);

-- Location: LCCOMB_X74_Y14_N0
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\ = (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\);

-- Location: LCCOMB_X74_Y17_N12
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\ = (\RamDisplay|Add0~8_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~8_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\);

-- Location: LCCOMB_X74_Y14_N8
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ = (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\);

-- Location: LCCOMB_X74_Y14_N22
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ = (\RamDisplay|Add0~6_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Add0~6_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\);

-- Location: LCCOMB_X76_Y14_N4
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\ = (\RamDisplay|Add0~4_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Add0~4_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\);

-- Location: LCCOMB_X76_Y14_N14
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\ = (\RamDisplay|Add0~4_combout\ & !\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Add0~4_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\);

-- Location: LCCOMB_X75_Y14_N10
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\)))
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\,
	datad => VCC,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X75_Y14_N12
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\)))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ & 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\)))
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ & 
-- !\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X75_Y14_N14
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\))))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # 
-- ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\) # (GND))))
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\) # 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X75_Y14_N16
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ & (((!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ & !\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\)) # 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X75_Y14_N18
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\)))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\)))))
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X75_Y14_N20
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\)))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ & 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\)))
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ & 
-- !\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X75_Y14_N22
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X75_Y11_N10
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ = (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\);

-- Location: LCCOMB_X74_Y14_N28
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\RamDisplay|Add0~12_combout\)) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~12_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\);

-- Location: LCCOMB_X74_Y14_N2
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\RamDisplay|Add0~10_combout\)) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~10_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\);

-- Location: LCCOMB_X75_Y11_N0
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\);

-- Location: LCCOMB_X75_Y11_N24
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\)))
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\,
	datad => VCC,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X75_Y11_N26
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\)))) # (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ & 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\)))
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\ & 
-- !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X74_Y14_N26
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\RamDisplay|Add0~14_combout\)) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RamDisplay|Add0~14_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\);

-- Location: LCCOMB_X75_Y11_N12
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\);

-- Location: LCCOMB_X75_Y11_N28
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\)))) # (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\)))))
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X75_Y11_N30
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X75_Y11_N8
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\) # 
-- ((!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\);

-- Location: LCCOMB_X75_Y11_N6
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[18]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\ = (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\);

-- Location: LCCOMB_X75_Y11_N16
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\);

-- Location: LCCOMB_X75_Y11_N22
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\) # 
-- ((!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\);

-- Location: LCCOMB_X76_Y11_N12
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\);

-- Location: LCCOMB_X75_Y11_N20
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\) # 
-- ((!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\);

-- Location: LCCOMB_X74_Y14_N4
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\RamDisplay|Add0~8_combout\))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RamDisplay|Add0~8_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\);

-- Location: LCCOMB_X76_Y12_N12
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\ = (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\);

-- Location: LCCOMB_X76_Y12_N28
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X76_Y12_N30
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\ = (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\);

-- Location: LCCOMB_X76_Y12_N18
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\) # 
-- ((!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\);

-- Location: LCCOMB_X76_Y11_N16
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\) # (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\)))
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\) # (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\,
	datad => VCC,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X76_Y11_N18
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\)))) # (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ & 
-- (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\)))
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ & 
-- !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X76_Y11_N20
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\)))) # (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\)))))
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X76_Y11_N22
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\ & 
-- !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y11_N24
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y11_N2
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\) # 
-- ((\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X76_Y11_N0
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[23]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\ = (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\);

-- Location: LCCOMB_X77_Y10_N12
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\ = (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\);

-- Location: LCCOMB_X76_Y11_N26
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\) # 
-- ((\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X75_Y11_N14
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ = (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\);

-- Location: LCCOMB_X76_Y12_N4
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\) # 
-- ((!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\);

-- Location: LCCOMB_X74_Y14_N30
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\RamDisplay|Add0~6_combout\))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RamDisplay|Add0~6_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\);

-- Location: LCCOMB_X73_Y13_N18
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\) # 
-- ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\);

-- Location: LCCOMB_X73_Y13_N14
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\);

-- Location: LCCOMB_X73_Y13_N12
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X73_Y13_N28
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\);

-- Location: LCCOMB_X76_Y11_N2
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\) # (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\)))
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\) # (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\,
	datad => VCC,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X76_Y11_N4
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\)))) # (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ & 
-- (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\)))
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ & 
-- !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X76_Y11_N6
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\)))) # (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\)))))
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X76_Y11_N8
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\ & 
-- !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X76_Y11_N10
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y11_N10
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X77_Y10_N0
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[28]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\);

-- Location: LCCOMB_X76_Y11_N28
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\) # 
-- ((!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\);

-- Location: LCCOMB_X77_Y11_N16
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\);

-- Location: LCCOMB_X73_Y13_N8
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\) # 
-- ((\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\);

-- Location: LCCOMB_X76_Y11_N30
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ = (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\);

-- Location: LCCOMB_X76_Y14_N6
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\RamDisplay|Add0~4_combout\)) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~4_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\);

-- Location: LCCOMB_X76_Y14_N8
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\ = (\RamDisplay|Add0~4_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Add0~4_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\);

-- Location: LCCOMB_X76_Y14_N2
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\ = (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\);

-- Location: LCCOMB_X76_Y14_N28
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X76_Y14_N24
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ = (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X77_Y11_N20
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\) # (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\)))
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\) # (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datad => VCC,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X77_Y11_N22
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\)))) # (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ & 
-- (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\)))
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ & 
-- !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X77_Y11_N24
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\)))) # (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\)))))
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X77_Y11_N26
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\ & 
-- !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y11_N28
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y11_N14
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[33]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- ((!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\);

-- Location: LCCOMB_X77_Y11_N14
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ = (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X77_Y11_N30
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[32]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\) # 
-- ((!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\);

-- Location: LCCOMB_X77_Y11_N12
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X76_Y14_N20
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[31]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\) # 
-- ((\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\);

-- Location: LCCOMB_X77_Y11_N18
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ = (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X74_Y15_N26
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\ = (\RamDisplay|Add0~2_combout\ & !\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~2_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\);

-- Location: LCCOMB_X74_Y15_N28
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\ = (\RamDisplay|Add0~2_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~2_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\);

-- Location: LCCOMB_X74_Y15_N12
\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X74_Y15_N4
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ = (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\);

-- Location: LCCOMB_X74_Y15_N18
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ = (\RamDisplay|Add0~2_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~2_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\);

-- Location: LCCOMB_X74_Y15_N30
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X74_Y15_N22
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[30]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\);

-- Location: LCCOMB_X74_Y15_N16
\RamDisplay|Div1|auto_generated|divider|divider|StageOut[30]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\RamDisplay|Add0~2_combout\)) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~2_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\);

-- Location: LCCOMB_X77_Y11_N0
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\) # (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\,
	datad => VCC,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X77_Y11_N2
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ & 
-- !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X77_Y11_N4
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\RamDisplay|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\) # 
-- (\RamDisplay|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X77_Y11_N6
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ & 
-- !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datad => VCC,
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X77_Y11_N8
\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X77_Y10_N30
\RamDisplay|dozensDisplayProc|dataOut[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[0]~2_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ $ (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))) # 
-- (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[0]~2_combout\);

-- Location: LCCOMB_X77_Y10_N8
\RamDisplay|dozensDisplayProc|dataOut[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[1]~3_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ 
-- (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[1]~3_combout\);

-- Location: LCCOMB_X77_Y10_N22
\RamDisplay|dozensDisplayProc|dataOut[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[2]~4_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\) # (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[2]~4_combout\);

-- Location: LCCOMB_X77_Y10_N28
\RamDisplay|dozensDisplayProc|dataOut[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[3]~5_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # 
-- (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))) # 
-- (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[3]~5_combout\);

-- Location: LCCOMB_X75_Y14_N26
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\) # 
-- ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\)))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\);

-- Location: LCCOMB_X75_Y14_N28
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\)))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\);

-- Location: LCCOMB_X75_Y14_N6
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\) # 
-- ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\)))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\);

-- Location: LCCOMB_X75_Y14_N0
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\)))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\);

-- Location: LCCOMB_X76_Y14_N16
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\RamDisplay|Add0~4_combout\)) # 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RamDisplay|Add0~4_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\);

-- Location: LCCOMB_X74_Y15_N8
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\RamDisplay|Add0~2_combout\)) # 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~2_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\);

-- Location: LCCOMB_X75_Y14_N24
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\)))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\);

-- Location: LCCOMB_X76_Y10_N10
\RamDisplay|dozensDisplayProc|dataOut[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~18_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\) # ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & 
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~18_combout\);

-- Location: LCCOMB_X76_Y10_N20
\RamDisplay|dozensDisplayProc|dataOut[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~19_combout\ = (\RamDisplay|dozensDisplayProc|dataOut[4]~18_combout\) # ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & 
-- ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datad => \RamDisplay|dozensDisplayProc|dataOut[4]~18_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~19_combout\);

-- Location: LCCOMB_X76_Y10_N6
\RamDisplay|dozensDisplayProc|dataOut[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~20_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ & 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & \RamDisplay|dozensDisplayProc|dataOut[4]~19_combout\))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & 
-- ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ & ((!\RamDisplay|dozensDisplayProc|dataOut[4]~19_combout\) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\))) # 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & !\RamDisplay|dozensDisplayProc|dataOut[4]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datad => \RamDisplay|dozensDisplayProc|dataOut[4]~19_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~20_combout\);

-- Location: LCCOMB_X76_Y10_N16
\RamDisplay|dozensDisplayProc|dataOut[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~7_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\))) # 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & ((!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~7_combout\);

-- Location: LCCOMB_X76_Y10_N30
\RamDisplay|dozensDisplayProc|dataOut[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~8_combout\ = (\RamDisplay|dozensDisplayProc|dataOut[4]~7_combout\) # ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & 
-- ((!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & 
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datab => \RamDisplay|dozensDisplayProc|dataOut[4]~7_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~8_combout\);

-- Location: LCCOMB_X76_Y10_N14
\RamDisplay|dozensDisplayProc|dataOut[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~16_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ $ (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ $ 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111101101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~16_combout\);

-- Location: LCCOMB_X76_Y10_N12
\RamDisplay|dozensDisplayProc|dataOut[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~13_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\))) # 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~13_combout\);

-- Location: LCCOMB_X76_Y10_N26
\RamDisplay|dozensDisplayProc|dataOut[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~14_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ $ (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\)) # 
-- (!\RamDisplay|dozensDisplayProc|dataOut[4]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datad => \RamDisplay|dozensDisplayProc|dataOut[4]~13_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~14_combout\);

-- Location: LCCOMB_X75_Y14_N8
\RamDisplay|dozensDisplayProc|dataOut[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~9_combout\ = (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\)) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~9_combout\);

-- Location: LCCOMB_X75_Y14_N4
\RamDisplay|dozensDisplayProc|dataOut[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~11_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & 
-- ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~11_combout\);

-- Location: LCCOMB_X75_Y14_N2
\RamDisplay|dozensDisplayProc|dataOut[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~10_combout\ = (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\) # 
-- ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & !\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~10_combout\);

-- Location: LCCOMB_X76_Y14_N26
\RamDisplay|dozensDisplayProc|dataOut[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~12_combout\ = (\RamDisplay|dozensDisplayProc|dataOut[4]~9_combout\) # ((\RamDisplay|dozensDisplayProc|dataOut[4]~11_combout\) # (\RamDisplay|dozensDisplayProc|dataOut[4]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|dozensDisplayProc|dataOut[4]~9_combout\,
	datac => \RamDisplay|dozensDisplayProc|dataOut[4]~11_combout\,
	datad => \RamDisplay|dozensDisplayProc|dataOut[4]~10_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~12_combout\);

-- Location: LCCOMB_X76_Y10_N28
\RamDisplay|dozensDisplayProc|dataOut[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~15_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ & (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\) # 
-- (\RamDisplay|dozensDisplayProc|dataOut[4]~12_combout\)))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ & (\RamDisplay|dozensDisplayProc|dataOut[4]~14_combout\ & 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|dozensDisplayProc|dataOut[4]~14_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datad => \RamDisplay|dozensDisplayProc|dataOut[4]~12_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~15_combout\);

-- Location: LCCOMB_X76_Y10_N8
\RamDisplay|dozensDisplayProc|dataOut[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~17_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & ((\RamDisplay|dozensDisplayProc|dataOut[4]~15_combout\ & ((\RamDisplay|dozensDisplayProc|dataOut[4]~16_combout\))) # 
-- (!\RamDisplay|dozensDisplayProc|dataOut[4]~15_combout\ & (\RamDisplay|dozensDisplayProc|dataOut[4]~8_combout\)))) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & (((\RamDisplay|dozensDisplayProc|dataOut[4]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|dozensDisplayProc|dataOut[4]~8_combout\,
	datab => \RamDisplay|dozensDisplayProc|dataOut[4]~16_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datad => \RamDisplay|dozensDisplayProc|dataOut[4]~15_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~17_combout\);

-- Location: LCCOMB_X77_Y10_N26
\RamDisplay|dozensDisplayProc|dataOut[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~6_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~6_combout\);

-- Location: LCCOMB_X76_Y10_N4
\RamDisplay|dozensDisplayProc|dataOut[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[4]~21_combout\ = (\RamDisplay|dozensDisplayProc|dataOut[4]~20_combout\ & ((\RamDisplay|dozensDisplayProc|dataOut[4]~6_combout\))) # (!\RamDisplay|dozensDisplayProc|dataOut[4]~20_combout\ & 
-- (\RamDisplay|dozensDisplayProc|dataOut[4]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|dozensDisplayProc|dataOut[4]~20_combout\,
	datac => \RamDisplay|dozensDisplayProc|dataOut[4]~17_combout\,
	datad => \RamDisplay|dozensDisplayProc|dataOut[4]~6_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[4]~21_combout\);

-- Location: LCCOMB_X77_Y10_N20
\RamDisplay|dozensDisplayProc|dataOut[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[5]~22_combout\ = (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (((\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # 
-- (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (\RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[5]~22_combout\);

-- Location: LCCOMB_X76_Y10_N2
\RamDisplay|dozensDisplayProc|dataOut[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[6]~28_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ & (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\)))) # 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\))) # 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[6]~28_combout\);

-- Location: LCCOMB_X76_Y10_N22
\RamDisplay|dozensDisplayProc|dataOut[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[6]~23_combout\ = (\RamDisplay|dozensDisplayProc|dataOut[6]~28_combout\) # ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & !\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\)) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & 
-- ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datab => \RamDisplay|dozensDisplayProc|dataOut[6]~28_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[6]~23_combout\);

-- Location: LCCOMB_X76_Y10_N0
\RamDisplay|dozensDisplayProc|dataOut[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[6]~24_combout\ = (\RamDisplay|dozensDisplayProc|dataOut[6]~28_combout\) # ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\)) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datab => \RamDisplay|dozensDisplayProc|dataOut[6]~28_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[6]~24_combout\);

-- Location: LCCOMB_X76_Y10_N18
\RamDisplay|dozensDisplayProc|dataOut[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[6]~25_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & 
-- !\RamDisplay|dozensDisplayProc|dataOut[6]~24_combout\)) # (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & ((\RamDisplay|dozensDisplayProc|dataOut[6]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datad => \RamDisplay|dozensDisplayProc|dataOut[6]~24_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[6]~25_combout\);

-- Location: LCCOMB_X76_Y10_N24
\RamDisplay|dozensDisplayProc|dataOut[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[6]~26_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ & ((\RamDisplay|dozensDisplayProc|dataOut[6]~25_combout\ & 
-- ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\))) # (!\RamDisplay|dozensDisplayProc|dataOut[6]~25_combout\ & (!\RamDisplay|dozensDisplayProc|dataOut[6]~23_combout\)))) # 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ & (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ $ (((!\RamDisplay|dozensDisplayProc|dataOut[6]~25_combout\) # 
-- (!\RamDisplay|dozensDisplayProc|dataOut[6]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000101000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|dozensDisplayProc|dataOut[6]~23_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datad => \RamDisplay|dozensDisplayProc|dataOut[6]~25_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[6]~26_combout\);

-- Location: LCCOMB_X77_Y10_N2
\RamDisplay|dozensDisplayProc|dataOut[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|dozensDisplayProc|dataOut[6]~27_combout\ = (\RamDisplay|dozensDisplayProc|dataOut[4]~20_combout\ & (((!\RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)) # 
-- (!\RamDisplay|dozensDisplayProc|dataOut[4]~6_combout\))) # (!\RamDisplay|dozensDisplayProc|dataOut[4]~20_combout\ & (((\RamDisplay|dozensDisplayProc|dataOut[6]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|dozensDisplayProc|dataOut[4]~6_combout\,
	datab => \RamDisplay|dozensDisplayProc|dataOut[6]~26_combout\,
	datac => \RamDisplay|dozensDisplayProc|dataOut[4]~20_combout\,
	datad => \RamDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \RamDisplay|dozensDisplayProc|dataOut[6]~27_combout\);

-- Location: LCCOMB_X75_Y12_N0
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\,
	datad => VCC,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X75_Y12_N2
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\ & 
-- (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\ & (!\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ & 
-- !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X75_Y12_N4
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\)))))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\) # 
-- (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X75_Y12_N6
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X75_Y12_N16
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\);

-- Location: LCCOMB_X75_Y11_N4
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\) # 
-- ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & !\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\);

-- Location: LCCOMB_X75_Y12_N30
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\) # 
-- ((!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\);

-- Location: LCCOMB_X75_Y12_N14
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\);

-- Location: LCCOMB_X75_Y12_N12
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\);

-- Location: LCCOMB_X75_Y11_N18
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\) # 
-- ((!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\);

-- Location: LCCOMB_X76_Y12_N22
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X76_Y12_N20
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59_combout\);

-- Location: LCCOMB_X76_Y12_N10
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\) # 
-- ((!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\);

-- Location: LCCOMB_X75_Y12_N18
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59_combout\) # (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59_combout\) # (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\,
	datad => VCC,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X75_Y12_N20
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ & 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\ & 
-- !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X75_Y12_N22
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\)))))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X75_Y12_N24
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\ & 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\ & 
-- !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X75_Y12_N26
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y12_N8
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\) # 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\);

-- Location: LCCOMB_X76_Y13_N0
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\);

-- Location: LCCOMB_X75_Y12_N28
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\) # 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\);

-- Location: LCCOMB_X76_Y13_N2
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\ = (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\);

-- Location: LCCOMB_X75_Y12_N10
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\) # 
-- ((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\);

-- Location: LCCOMB_X76_Y13_N16
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\);

-- Location: LCCOMB_X76_Y13_N6
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X76_Y12_N0
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\) # 
-- ((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\);

-- Location: LCCOMB_X73_Y13_N30
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X73_Y13_N22
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64_combout\ = (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64_combout\);

-- Location: LCCOMB_X73_Y13_N10
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\) # 
-- ((!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\);

-- Location: LCCOMB_X76_Y13_N20
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64_combout\) # (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64_combout\) # (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\,
	datad => VCC,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X76_Y13_N22
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\ & 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\ & 
-- !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X76_Y13_N24
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\)))))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X76_Y13_N26
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\ & 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\ & 
-- !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X76_Y13_N28
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\))))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\) # 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\) # (GND))))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\) # ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\) # 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X76_Y13_N30
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X75_Y13_N22
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\ = (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\);

-- Location: LCCOMB_X76_Y13_N14
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\) # 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\);

-- Location: LCCOMB_X75_Y13_N20
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\ = (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\);

-- Location: LCCOMB_X76_Y13_N12
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\) # 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\);

-- Location: LCCOMB_X75_Y13_N26
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\ = (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\);

-- Location: LCCOMB_X76_Y13_N10
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\) # 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\);

-- Location: LCCOMB_X76_Y13_N4
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\);

-- Location: LCCOMB_X76_Y13_N8
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\) # 
-- ((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\);

-- Location: LCCOMB_X73_Y13_N20
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\) # 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\);

-- Location: LCCOMB_X75_Y13_N16
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\);

-- Location: LCCOMB_X76_Y14_N12
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\RamDisplay|Add0~4_combout\)) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~4_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\);

-- Location: LCCOMB_X76_Y14_N22
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X76_Y14_N30
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70_combout\);

-- Location: LCCOMB_X75_Y13_N0
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\) # (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\) # (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70_combout\,
	datad => VCC,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X75_Y13_N2
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\ & 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\ & 
-- !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X75_Y13_N4
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\)))))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X75_Y13_N6
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\ & 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\ & 
-- !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X75_Y13_N8
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\))))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\) # 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\) # (GND))))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\) # ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\) # 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X75_Y13_N10
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\ & 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\ & 
-- !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X75_Y13_N12
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X74_Y13_N0
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~74_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~74_combout\);

-- Location: LCCOMB_X75_Y13_N14
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~98_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\) # 
-- ((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~98_combout\);

-- Location: LCCOMB_X74_Y15_N14
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~75_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~75_combout\);

-- Location: LCCOMB_X76_Y13_N18
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~99_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\) # 
-- ((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~99_combout\);

-- Location: LCCOMB_X74_Y13_N6
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~76_combout\ = (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~76_combout\);

-- Location: LCCOMB_X75_Y13_N28
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~100_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\) # 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~100_combout\);

-- Location: LCCOMB_X74_Y13_N12
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\ = (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\);

-- Location: LCCOMB_X75_Y13_N18
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\) # 
-- ((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout\);

-- Location: LCCOMB_X75_Y13_N30
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\);

-- Location: LCCOMB_X75_Y13_N24
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\) # 
-- ((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\);

-- Location: LCCOMB_X74_Y13_N8
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\);

-- Location: LCCOMB_X75_Y14_N30
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\) # 
-- ((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\);

-- Location: LCCOMB_X74_Y15_N20
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X74_Y13_N10
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\ = (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\);

-- Location: LCCOMB_X74_Y15_N10
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\RamDisplay|Add0~2_combout\)) # (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~2_combout\,
	datab => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\);

-- Location: LCCOMB_X74_Y13_N14
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\) # (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\) # (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\,
	datad => VCC,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X74_Y13_N16
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\ & 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\)))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\ & 
-- !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X74_Y13_N18
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\)))))
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\) # 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X74_Y13_N20
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout\ & 
-- !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y13_N22
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~76_combout\) # ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~100_combout\) # 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~76_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~100_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X74_Y13_N24
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~75_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~99_combout\ & 
-- !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~75_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~99_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X74_Y13_N26
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~74_combout\) # ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~98_combout\) # 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~74_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~98_combout\,
	datad => VCC,
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X74_Y13_N28
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X74_Y13_N4
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\) # 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\);

-- Location: LCCOMB_X74_Y13_N2
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\) # 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\);

-- Location: LCCOMB_X73_Y13_N26
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~71_combout\ = (!\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RamDisplay|Add0~0_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~71_combout\);

-- Location: LCCOMB_X73_Y13_N16
\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RamDisplay|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RamDisplay|Add0~0_combout\,
	combout => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\);

-- Location: LCCOMB_X73_Y13_N24
\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~71_combout\) # (\RamDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~71_combout\,
	datad => \RamDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X73_Y13_N4
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\RamDisplay|Add0~0_combout\)) # 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Add0~0_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\);

-- Location: LCCOMB_X74_Y13_N30
\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\) # 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\,
	combout => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\);

-- Location: LCCOMB_X80_Y4_N4
\RamDisplay|unitsDisplayProc|dataOut[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|unitsDisplayProc|dataOut[0]~0_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ $ (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	combout => \RamDisplay|unitsDisplayProc|dataOut[0]~0_combout\);

-- Location: LCCOMB_X80_Y4_N6
\RamDisplay|unitsDisplayProc|dataOut[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|unitsDisplayProc|dataOut[1]~1_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ $ (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	combout => \RamDisplay|unitsDisplayProc|dataOut[1]~1_combout\);

-- Location: LCCOMB_X80_Y4_N28
\RamDisplay|unitsDisplayProc|dataOut[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|unitsDisplayProc|dataOut[2]~2_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\) # (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	combout => \RamDisplay|unitsDisplayProc|dataOut[2]~2_combout\);

-- Location: LCCOMB_X80_Y4_N22
\RamDisplay|unitsDisplayProc|dataOut[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|unitsDisplayProc|dataOut[3]~3_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\)) # (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\))))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ $ (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	combout => \RamDisplay|unitsDisplayProc|dataOut[3]~3_combout\);

-- Location: LCCOMB_X80_Y4_N24
\RamDisplay|unitsDisplayProc|dataOut[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|unitsDisplayProc|dataOut[4]~4_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\)) # (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\))))) # 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & ((!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\))) # 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	combout => \RamDisplay|unitsDisplayProc|dataOut[4]~4_combout\);

-- Location: LCCOMB_X80_Y4_N10
\RamDisplay|unitsDisplayProc|dataOut[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|unitsDisplayProc|dataOut[5]~5_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & (((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ & 
-- !\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\)) # (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & 
-- (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ & !\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	combout => \RamDisplay|unitsDisplayProc|dataOut[5]~5_combout\);

-- Location: LCCOMB_X80_Y4_N12
\RamDisplay|unitsDisplayProc|dataOut[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RamDisplay|unitsDisplayProc|dataOut[6]~6_combout\ = (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & 
-- ((\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\) # (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ & \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\)))) # (!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & 
-- (\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ $ (((!\RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datab => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	datac => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RamDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	combout => \RamDisplay|unitsDisplayProc|dataOut[6]~6_combout\);

-- Location: LCCOMB_X88_Y31_N8
\RomDisplay|s_DataIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|s_DataIn~0_combout\ = \NoisyROM|Mux7~25_combout\ $ (\NoisyROM|Mux0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoisyROM|Mux7~25_combout\,
	datad => \NoisyROM|Mux0~5_combout\,
	combout => \RomDisplay|s_DataIn~0_combout\);

-- Location: LCCOMB_X88_Y31_N16
\RomDisplay|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Add0~0_combout\ = (\NoisyROM|Mux0~5_combout\ & (\RomDisplay|s_DataIn~0_combout\ $ (VCC))) # (!\NoisyROM|Mux0~5_combout\ & (\RomDisplay|s_DataIn~0_combout\ & VCC))
-- \RomDisplay|Add0~1\ = CARRY((\NoisyROM|Mux0~5_combout\ & \RomDisplay|s_DataIn~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux0~5_combout\,
	datab => \RomDisplay|s_DataIn~0_combout\,
	datad => VCC,
	combout => \RomDisplay|Add0~0_combout\,
	cout => \RomDisplay|Add0~1\);

-- Location: LCCOMB_X88_Y31_N18
\RomDisplay|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Add0~2_combout\ = (\RomDisplay|Add0~1\ & (\NoisyROM|Mux0~5_combout\ $ ((!\NoisyROM|Mux6~25_combout\)))) # (!\RomDisplay|Add0~1\ & ((\NoisyROM|Mux0~5_combout\ $ (\NoisyROM|Mux6~25_combout\)) # (GND)))
-- \RomDisplay|Add0~3\ = CARRY((\NoisyROM|Mux0~5_combout\ $ (!\NoisyROM|Mux6~25_combout\)) # (!\RomDisplay|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux0~5_combout\,
	datab => \NoisyROM|Mux6~25_combout\,
	datad => VCC,
	cin => \RomDisplay|Add0~1\,
	combout => \RomDisplay|Add0~2_combout\,
	cout => \RomDisplay|Add0~3\);

-- Location: LCCOMB_X88_Y31_N20
\RomDisplay|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Add0~4_combout\ = (\RomDisplay|Add0~3\ & ((\NoisyROM|Mux0~5_combout\ $ (\NoisyROM|Mux5~25_combout\)))) # (!\RomDisplay|Add0~3\ & (\NoisyROM|Mux0~5_combout\ $ (\NoisyROM|Mux5~25_combout\ $ (VCC))))
-- \RomDisplay|Add0~5\ = CARRY((!\RomDisplay|Add0~3\ & (\NoisyROM|Mux0~5_combout\ $ (\NoisyROM|Mux5~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux0~5_combout\,
	datab => \NoisyROM|Mux5~25_combout\,
	datad => VCC,
	cin => \RomDisplay|Add0~3\,
	combout => \RomDisplay|Add0~4_combout\,
	cout => \RomDisplay|Add0~5\);

-- Location: LCCOMB_X88_Y31_N22
\RomDisplay|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Add0~6_combout\ = (\RomDisplay|Add0~5\ & (\NoisyROM|Mux0~5_combout\ $ ((!\NoisyROM|Mux4~25_combout\)))) # (!\RomDisplay|Add0~5\ & ((\NoisyROM|Mux0~5_combout\ $ (\NoisyROM|Mux4~25_combout\)) # (GND)))
-- \RomDisplay|Add0~7\ = CARRY((\NoisyROM|Mux0~5_combout\ $ (!\NoisyROM|Mux4~25_combout\)) # (!\RomDisplay|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux0~5_combout\,
	datab => \NoisyROM|Mux4~25_combout\,
	datad => VCC,
	cin => \RomDisplay|Add0~5\,
	combout => \RomDisplay|Add0~6_combout\,
	cout => \RomDisplay|Add0~7\);

-- Location: LCCOMB_X88_Y31_N24
\RomDisplay|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Add0~8_combout\ = (\RomDisplay|Add0~7\ & ((\NoisyROM|Mux0~5_combout\ $ (\NoisyROM|Mux3~25_combout\)))) # (!\RomDisplay|Add0~7\ & (\NoisyROM|Mux0~5_combout\ $ (\NoisyROM|Mux3~25_combout\ $ (VCC))))
-- \RomDisplay|Add0~9\ = CARRY((!\RomDisplay|Add0~7\ & (\NoisyROM|Mux0~5_combout\ $ (\NoisyROM|Mux3~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux0~5_combout\,
	datab => \NoisyROM|Mux3~25_combout\,
	datad => VCC,
	cin => \RomDisplay|Add0~7\,
	combout => \RomDisplay|Add0~8_combout\,
	cout => \RomDisplay|Add0~9\);

-- Location: LCCOMB_X88_Y31_N26
\RomDisplay|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Add0~10_combout\ = (\RomDisplay|Add0~9\ & (\NoisyROM|Mux0~5_combout\ $ ((!\NoisyROM|Mux2~25_combout\)))) # (!\RomDisplay|Add0~9\ & ((\NoisyROM|Mux0~5_combout\ $ (\NoisyROM|Mux2~25_combout\)) # (GND)))
-- \RomDisplay|Add0~11\ = CARRY((\NoisyROM|Mux0~5_combout\ $ (!\NoisyROM|Mux2~25_combout\)) # (!\RomDisplay|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux0~5_combout\,
	datab => \NoisyROM|Mux2~25_combout\,
	datad => VCC,
	cin => \RomDisplay|Add0~9\,
	combout => \RomDisplay|Add0~10_combout\,
	cout => \RomDisplay|Add0~11\);

-- Location: LCCOMB_X88_Y31_N28
\RomDisplay|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Add0~12_combout\ = (\RomDisplay|Add0~11\ & ((\NoisyROM|Mux0~5_combout\ $ (\NoisyROM|Mux1~21_combout\)))) # (!\RomDisplay|Add0~11\ & (\NoisyROM|Mux0~5_combout\ $ (\NoisyROM|Mux1~21_combout\ $ (VCC))))
-- \RomDisplay|Add0~13\ = CARRY((!\RomDisplay|Add0~11\ & (\NoisyROM|Mux0~5_combout\ $ (\NoisyROM|Mux1~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoisyROM|Mux0~5_combout\,
	datab => \NoisyROM|Mux1~21_combout\,
	datad => VCC,
	cin => \RomDisplay|Add0~11\,
	combout => \RomDisplay|Add0~12_combout\,
	cout => \RomDisplay|Add0~13\);

-- Location: LCCOMB_X88_Y31_N30
\RomDisplay|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Add0~14_combout\ = \RomDisplay|Add0~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Add0~13\,
	combout => \RomDisplay|Add0~14_combout\);

-- Location: LCCOMB_X90_Y31_N6
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \RomDisplay|Add0~6_combout\ $ (VCC)
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\RomDisplay|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Add0~6_combout\,
	datad => VCC,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X90_Y31_N8
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\RomDisplay|Add0~8_combout\ & (\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\RomDisplay|Add0~8_combout\ & 
-- (!\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\RomDisplay|Add0~8_combout\ & !\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Add0~8_combout\,
	datad => VCC,
	cin => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X90_Y31_N10
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\RomDisplay|Add0~10_combout\ & ((GND) # (!\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\RomDisplay|Add0~10_combout\ & 
-- (\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\RomDisplay|Add0~10_combout\) # (!\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Add0~10_combout\,
	datad => VCC,
	cin => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X90_Y31_N12
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\RomDisplay|Add0~12_combout\ & (!\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\RomDisplay|Add0~12_combout\ & 
-- ((\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\RomDisplay|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Add0~12_combout\,
	datad => VCC,
	cin => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X90_Y31_N14
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\RomDisplay|Add0~14_combout\ & (\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\RomDisplay|Add0~14_combout\ & 
-- (!\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\RomDisplay|Add0~14_combout\ & !\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Add0~14_combout\,
	datad => VCC,
	cin => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X90_Y31_N16
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X89_Y31_N30
\RomDisplay|Div0|auto_generated|divider|divider|StageOut[54]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ = (\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\);

-- Location: LCCOMB_X89_Y31_N24
\RomDisplay|Div0|auto_generated|divider|divider|StageOut[54]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ = (\RomDisplay|Add0~14_combout\ & \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Add0~14_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\);

-- Location: LCCOMB_X89_Y31_N0
\RomDisplay|Div0|auto_generated|divider|divider|StageOut[53]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\ = (\RomDisplay|Add0~12_combout\ & \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Add0~12_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\);

-- Location: LCCOMB_X90_Y31_N24
\RomDisplay|Div0|auto_generated|divider|divider|StageOut[53]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\ = (\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\);

-- Location: LCCOMB_X89_Y31_N8
\RomDisplay|Div0|auto_generated|divider|divider|StageOut[52]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ = (\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\);

-- Location: LCCOMB_X89_Y31_N2
\RomDisplay|Div0|auto_generated|divider|divider|StageOut[52]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\ = (\RomDisplay|Add0~10_combout\ & \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Add0~10_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\);

-- Location: LCCOMB_X89_Y31_N6
\RomDisplay|Div0|auto_generated|divider|divider|StageOut[51]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\ = (\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\);

-- Location: LCCOMB_X89_Y31_N4
\RomDisplay|Div0|auto_generated|divider|divider|StageOut[51]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\ = (\RomDisplay|Add0~8_combout\ & \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Add0~8_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\);

-- Location: LCCOMB_X89_Y31_N26
\RomDisplay|Div0|auto_generated|divider|divider|StageOut[50]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ = (!\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\);

-- Location: LCCOMB_X89_Y31_N28
\RomDisplay|Div0|auto_generated|divider|divider|StageOut[50]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ = (\RomDisplay|Add0~6_combout\ & \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Add0~6_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\);

-- Location: LCCOMB_X90_Y31_N4
\RomDisplay|Div0|auto_generated|divider|divider|StageOut[49]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\ = (\RomDisplay|Add0~4_combout\ & !\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Add0~4_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\);

-- Location: LCCOMB_X90_Y31_N22
\RomDisplay|Div0|auto_generated|divider|divider|StageOut[49]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\ = (\RomDisplay|Add0~4_combout\ & \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Add0~4_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\);

-- Location: LCCOMB_X89_Y31_N10
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\ = CARRY((\RomDisplay|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\) # (\RomDisplay|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[49]~11_combout\,
	datab => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[49]~10_combout\,
	datad => VCC,
	cout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\);

-- Location: LCCOMB_X89_Y31_N12
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\ = CARRY((!\RomDisplay|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\ & (!\RomDisplay|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\ & 
-- !\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[50]~9_combout\,
	datab => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[50]~8_combout\,
	datad => VCC,
	cin => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout\,
	cout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\);

-- Location: LCCOMB_X89_Y31_N14
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\ = CARRY((\RomDisplay|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\) # ((\RomDisplay|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\) # 
-- (!\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[51]~7_combout\,
	datab => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[51]~6_combout\,
	datad => VCC,
	cin => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout\,
	cout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\);

-- Location: LCCOMB_X89_Y31_N16
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ = CARRY(((!\RomDisplay|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\ & !\RomDisplay|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\)) # 
-- (!\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[52]~5_combout\,
	datab => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[52]~4_combout\,
	datad => VCC,
	cin => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout\,
	cout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\);

-- Location: LCCOMB_X89_Y31_N18
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\ = CARRY((!\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\ & ((\RomDisplay|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\) # 
-- (\RomDisplay|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[53]~2_combout\,
	datab => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[53]~3_combout\,
	datad => VCC,
	cin => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout\,
	cout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\);

-- Location: LCCOMB_X89_Y31_N20
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\RomDisplay|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\ & (!\RomDisplay|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\ & 
-- !\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[54]~1_combout\,
	datab => \RomDisplay|Div0|auto_generated|divider|divider|StageOut[54]~0_combout\,
	datad => VCC,
	cin => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout\,
	cout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X89_Y31_N22
\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X90_Y31_N30
\RomDisplay|hundredsDisplayProc|dataOut[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|hundredsDisplayProc|dataOut[0]~0_combout\ = (!\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|hundredsDisplayProc|dataOut[0]~0_combout\);

-- Location: LCCOMB_X90_Y31_N0
\RomDisplay|hundredsDisplayProc|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|hundredsDisplayProc|Equal9~0_combout\ = (\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & !\RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|hundredsDisplayProc|Equal9~0_combout\);

-- Location: LCCOMB_X69_Y26_N22
\RomDisplay|hundredsDisplayProc|dataOut[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|hundredsDisplayProc|dataOut[4]~1_combout\ = (\AddressGenerator|s_address\(6) & ((\AddressGenerator|s_address\(0) $ (\AddressGenerator|s_address\(2))) # (!\AddressGenerator|s_address\(4)))) # (!\AddressGenerator|s_address\(6) & 
-- ((\AddressGenerator|s_address\(0)) # ((\AddressGenerator|s_address\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(0),
	datab => \AddressGenerator|s_address\(2),
	datac => \AddressGenerator|s_address\(6),
	datad => \AddressGenerator|s_address\(4),
	combout => \RomDisplay|hundredsDisplayProc|dataOut[4]~1_combout\);

-- Location: LCCOMB_X69_Y26_N28
\RomDisplay|hundredsDisplayProc|dataOut[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|hundredsDisplayProc|dataOut[4]~4_combout\ = (\AddressGenerator|s_address\(5) & ((\AddressGenerator|s_address\(1) & (\AddressGenerator|s_address\(3) & !\AddressGenerator|s_address\(4))) # (!\AddressGenerator|s_address\(1) & 
-- (!\AddressGenerator|s_address\(3) & \AddressGenerator|s_address\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(5),
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(4),
	combout => \RomDisplay|hundredsDisplayProc|dataOut[4]~4_combout\);

-- Location: LCCOMB_X69_Y26_N26
\RomDisplay|hundredsDisplayProc|dataOut[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|hundredsDisplayProc|dataOut[4]~3_combout\ = (\AddressGenerator|s_address\(1) & (!\AddressGenerator|s_address\(4) & (\AddressGenerator|s_address\(5) $ (!\AddressGenerator|s_address\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(1),
	datab => \AddressGenerator|s_address\(5),
	datac => \AddressGenerator|s_address\(3),
	datad => \AddressGenerator|s_address\(4),
	combout => \RomDisplay|hundredsDisplayProc|dataOut[4]~3_combout\);

-- Location: LCCOMB_X69_Y26_N12
\RomDisplay|hundredsDisplayProc|dataOut[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|hundredsDisplayProc|dataOut[4]~2_combout\ = (\AddressGenerator|s_address\(7) & ((\NoisyROM|Mux7~10_combout\) # (!\AddressGenerator|s_address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddressGenerator|s_address\(3),
	datac => \AddressGenerator|s_address\(7),
	datad => \NoisyROM|Mux7~10_combout\,
	combout => \RomDisplay|hundredsDisplayProc|dataOut[4]~2_combout\);

-- Location: LCCOMB_X69_Y26_N6
\RomDisplay|hundredsDisplayProc|dataOut[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|hundredsDisplayProc|dataOut[4]~5_combout\ = (\RomDisplay|hundredsDisplayProc|dataOut[4]~1_combout\ & (\RomDisplay|hundredsDisplayProc|dataOut[4]~4_combout\ & ((\RomDisplay|hundredsDisplayProc|dataOut[4]~2_combout\)))) # 
-- (!\RomDisplay|hundredsDisplayProc|dataOut[4]~1_combout\ & (\RomDisplay|hundredsDisplayProc|dataOut[4]~3_combout\ & (\RomDisplay|hundredsDisplayProc|dataOut[4]~4_combout\ $ (!\RomDisplay|hundredsDisplayProc|dataOut[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|hundredsDisplayProc|dataOut[4]~1_combout\,
	datab => \RomDisplay|hundredsDisplayProc|dataOut[4]~4_combout\,
	datac => \RomDisplay|hundredsDisplayProc|dataOut[4]~3_combout\,
	datad => \RomDisplay|hundredsDisplayProc|dataOut[4]~2_combout\,
	combout => \RomDisplay|hundredsDisplayProc|dataOut[4]~5_combout\);

-- Location: LCCOMB_X90_Y31_N18
\RomDisplay|hundredsDisplayProc|dataOut[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|hundredsDisplayProc|dataOut[5]~6_combout\ = (\RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|hundredsDisplayProc|dataOut[5]~6_combout\);

-- Location: LCCOMB_X90_Y32_N14
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \RomDisplay|Add0~6_combout\ $ (VCC)
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\RomDisplay|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Add0~6_combout\,
	datad => VCC,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X90_Y32_N16
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\RomDisplay|Add0~8_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\RomDisplay|Add0~8_combout\ & 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\RomDisplay|Add0~8_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Add0~8_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X90_Y32_N18
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\RomDisplay|Add0~10_combout\ & ((GND) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\RomDisplay|Add0~10_combout\ & 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\RomDisplay|Add0~10_combout\) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Add0~10_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X90_Y32_N20
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\RomDisplay|Add0~12_combout\ & (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\RomDisplay|Add0~12_combout\ & 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\RomDisplay|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Add0~12_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X90_Y32_N22
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\RomDisplay|Add0~14_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\RomDisplay|Add0~14_combout\ & 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\RomDisplay|Add0~14_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Add0~14_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X90_Y32_N24
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X90_Y32_N26
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\);

-- Location: LCCOMB_X90_Y32_N4
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ = (\RomDisplay|Add0~14_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Add0~14_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\);

-- Location: LCCOMB_X90_Y32_N12
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\ = (\RomDisplay|Add0~12_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Add0~12_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\);

-- Location: LCCOMB_X90_Y32_N10
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\ = (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\);

-- Location: LCCOMB_X91_Y32_N14
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RomDisplay|Add0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RomDisplay|Add0~10_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\);

-- Location: LCCOMB_X90_Y32_N8
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ = (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\);

-- Location: LCCOMB_X91_Y32_N30
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\ = (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\);

-- Location: LCCOMB_X91_Y32_N28
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RomDisplay|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RomDisplay|Add0~8_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\);

-- Location: LCCOMB_X91_Y32_N2
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ = (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\);

-- Location: LCCOMB_X91_Y32_N24
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RomDisplay|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RomDisplay|Add0~6_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\);

-- Location: LCCOMB_X91_Y32_N16
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\ = (\RomDisplay|Add0~4_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Add0~4_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\);

-- Location: LCCOMB_X91_Y32_N22
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\ = (\RomDisplay|Add0~4_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Add0~4_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\);

-- Location: LCCOMB_X92_Y32_N18
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\)))
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~50_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[49]~51_combout\,
	datad => VCC,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X92_Y32_N20
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\)))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ & 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\)))
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\ & (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\ & 
-- !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X92_Y32_N22
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\))))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\) # (GND))))
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X92_Y32_N24
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ & (((!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ & (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\)) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X92_Y32_N26
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\)))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\)))))
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X92_Y32_N28
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\)))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ & 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\)))
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\ & (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\ & 
-- !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X92_Y32_N30
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X91_Y32_N10
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\RomDisplay|Add0~8_combout\))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \RomDisplay|Add0~8_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\);

-- Location: LCCOMB_X89_Y32_N4
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\RomDisplay|Add0~14_combout\)) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RomDisplay|Add0~14_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\);

-- Location: LCCOMB_X89_Y32_N8
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\ = (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\);

-- Location: LCCOMB_X89_Y32_N10
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\RomDisplay|Add0~12_combout\))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Add0~12_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\);

-- Location: LCCOMB_X89_Y32_N2
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ = (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\);

-- Location: LCCOMB_X89_Y32_N12
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\);

-- Location: LCCOMB_X89_Y32_N0
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\RomDisplay|Add0~10_combout\)) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Add0~10_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\);

-- Location: LCCOMB_X89_Y32_N14
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\)))
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\,
	datad => VCC,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X89_Y32_N16
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\)))) # (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\ & 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\)))
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\ & (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ & 
-- !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X89_Y32_N18
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\)))) # (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\)))))
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X89_Y32_N20
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X90_Y33_N30
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\) # 
-- ((!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\);

-- Location: LCCOMB_X91_Y32_N8
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\ = (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\);

-- Location: LCCOMB_X91_Y32_N0
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X89_Y33_N28
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\ = (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\);

-- Location: LCCOMB_X89_Y33_N12
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\) # (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\)))
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\) # (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~47_combout\,
	datad => VCC,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X89_Y32_N22
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[18]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\);

-- Location: LCCOMB_X90_Y33_N28
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[18]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\) # 
-- ((!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\);

-- Location: LCCOMB_X90_Y33_N6
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\) # 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\);

-- Location: LCCOMB_X89_Y33_N24
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\ = (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\);

-- Location: LCCOMB_X89_Y33_N10
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\);

-- Location: LCCOMB_X90_Y33_N24
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\) # 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\);

-- Location: LCCOMB_X89_Y33_N14
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\)))) # (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ & 
-- (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\)))
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\ & (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\ & 
-- !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~46_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X89_Y33_N16
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\)))) # (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\)))))
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~45_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X89_Y33_N18
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\ & (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\ & 
-- !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[18]~44_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[18]~60_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X89_Y33_N20
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X89_Y33_N30
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\) # 
-- ((!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[15]~63_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\);

-- Location: LCCOMB_X89_Y33_N6
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[23]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\) # 
-- ((!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[17]~61_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\);

-- Location: LCCOMB_X97_Y33_N8
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[23]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\ = (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\);

-- Location: LCCOMB_X89_Y33_N8
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\) # 
-- ((\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[16]~62_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\);

-- Location: LCCOMB_X97_Y33_N14
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\);

-- Location: LCCOMB_X97_Y33_N12
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ = (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\);

-- Location: LCCOMB_X91_Y32_N20
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\RomDisplay|Add0~6_combout\)) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Add0~6_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\);

-- Location: LCCOMB_X94_Y33_N20
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\ = (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\);

-- Location: LCCOMB_X94_Y33_N4
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X97_Y33_N6
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\);

-- Location: LCCOMB_X94_Y33_N16
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\) # 
-- ((!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\);

-- Location: LCCOMB_X97_Y33_N16
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\) # (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\)))
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\) # (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~51_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\,
	datad => VCC,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X97_Y33_N18
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\)))) # (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ & 
-- (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\)))
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\ & (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\ & 
-- !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~50_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X97_Y33_N20
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\)))) # (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\)))))
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~49_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X97_Y33_N22
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\ & (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\ & 
-- !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[23]~64_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[23]~48_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X97_Y33_N24
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X97_Y33_N30
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\) # 
-- ((\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[21]~66_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\);

-- Location: LCCOMB_X97_Y33_N4
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X97_Y33_N0
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[28]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\) # 
-- ((\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[22]~65_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\);

-- Location: LCCOMB_X96_Y33_N2
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\);

-- Location: LCCOMB_X97_Y33_N2
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\) # 
-- ((\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[20]~67_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\);

-- Location: LCCOMB_X97_Y33_N10
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\);

-- Location: LCCOMB_X96_Y33_N18
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\ = (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\);

-- Location: LCCOMB_X96_Y33_N24
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RomDisplay|Add0~4_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\);

-- Location: LCCOMB_X96_Y33_N0
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X96_Y33_N30
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\);

-- Location: LCCOMB_X96_Y33_N28
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\RomDisplay|Add0~4_combout\))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \RomDisplay|Add0~4_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\);

-- Location: LCCOMB_X96_Y33_N8
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\)))
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\) # (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~55_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\,
	datad => VCC,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X96_Y33_N10
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\)))) # (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ & 
-- (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\)))
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\ & (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\ & 
-- !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~54_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X96_Y33_N12
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\)))) # (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\)))))
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~53_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X96_Y33_N14
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\ & (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\ & 
-- !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[28]~68_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X96_Y33_N16
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X96_Y33_N20
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[33]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\) # 
-- ((\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[27]~69_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\);

-- Location: LCCOMB_X95_Y33_N2
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[33]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\);

-- Location: LCCOMB_X96_Y33_N4
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[32]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\);

-- Location: LCCOMB_X97_Y33_N28
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[32]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\) # 
-- ((\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[26]~70_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\);

-- Location: LCCOMB_X96_Y33_N6
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ = (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\);

-- Location: LCCOMB_X96_Y33_N22
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[31]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\) # 
-- ((\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[25]~74_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\);

-- Location: LCCOMB_X91_Y32_N4
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\ = (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RomDisplay|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RomDisplay|Add0~2_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\);

-- Location: LCCOMB_X91_Y32_N18
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \RomDisplay|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \RomDisplay|Add0~2_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\);

-- Location: LCCOMB_X91_Y32_N26
\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~61_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[48]~60_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X95_Y33_N12
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[30]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\RomDisplay|Add0~2_combout\))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datab => \RomDisplay|Add0~2_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\);

-- Location: LCCOMB_X95_Y33_N30
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\);

-- Location: LCCOMB_X95_Y33_N28
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RomDisplay|Add0~2_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\);

-- Location: LCCOMB_X95_Y33_N8
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X95_Y33_N0
\RomDisplay|Div1|auto_generated|divider|divider|StageOut[30]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\);

-- Location: LCCOMB_X95_Y33_N14
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\ = CARRY((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\) # (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[30]~75_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[30]~59_combout\,
	datad => VCC,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\);

-- Location: LCCOMB_X95_Y33_N16
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\ & (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\ & 
-- !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[31]~58_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[31]~73_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\);

-- Location: LCCOMB_X95_Y33_N18
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\) # 
-- (\RomDisplay|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[32]~57_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[32]~72_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\);

-- Location: LCCOMB_X95_Y33_N20
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\ & (!\RomDisplay|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\ & 
-- !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[33]~71_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|StageOut[33]~56_combout\,
	datad => VCC,
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout\,
	cout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X95_Y33_N22
\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X108_Y29_N8
\RomDisplay|dozensDisplayProc|dataOut[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[0]~2_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))) # 
-- (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (((!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[0]~2_combout\);

-- Location: LCCOMB_X108_Y29_N6
\RomDisplay|dozensDisplayProc|dataOut[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[1]~3_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))) # 
-- (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (((!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[1]~3_combout\);

-- Location: LCCOMB_X108_Y29_N24
\RomDisplay|dozensDisplayProc|dataOut[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[2]~4_combout\ = (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\) # (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[2]~4_combout\);

-- Location: LCCOMB_X108_Y29_N10
\RomDisplay|dozensDisplayProc|dataOut[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[3]~5_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ $ (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))) # 
-- (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # 
-- (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[3]~5_combout\);

-- Location: LCCOMB_X95_Y33_N4
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Add0~2_combout\))) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datab => \RomDisplay|Add0~2_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\);

-- Location: LCCOMB_X92_Y32_N0
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\) # 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\)))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~41_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[54]~40_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\);

-- Location: LCCOMB_X92_Y32_N4
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\) # 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\)))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~49_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[50]~48_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\);

-- Location: LCCOMB_X92_Y32_N2
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\) # 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\)))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~44_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[52]~45_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\);

-- Location: LCCOMB_X92_Y32_N6
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\) # 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\)))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~43_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[53]~42_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\);

-- Location: LCCOMB_X92_Y32_N12
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\) # 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\)))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~47_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[51]~46_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\);

-- Location: LCCOMB_X96_Y32_N28
\RomDisplay|dozensDisplayProc|dataOut[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~7_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\)) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & ((!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\) # (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~7_combout\);

-- Location: LCCOMB_X96_Y32_N18
\RomDisplay|dozensDisplayProc|dataOut[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~8_combout\ = (\RomDisplay|dozensDisplayProc|dataOut[4]~7_combout\) # ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ & 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\)) # (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ & 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datad => \RomDisplay|dozensDisplayProc|dataOut[4]~7_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~8_combout\);

-- Location: LCCOMB_X92_Y32_N10
\RomDisplay|dozensDisplayProc|dataOut[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~9_combout\ = (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\)) # (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~9_combout\);

-- Location: LCCOMB_X92_Y32_N8
\RomDisplay|dozensDisplayProc|dataOut[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~11_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\) # (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~11_combout\);

-- Location: LCCOMB_X96_Y32_N24
\RomDisplay|dozensDisplayProc|dataOut[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~10_combout\ = (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\) # 
-- ((!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~10_combout\);

-- Location: LCCOMB_X92_Y32_N14
\RomDisplay|dozensDisplayProc|dataOut[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~12_combout\ = (\RomDisplay|dozensDisplayProc|dataOut[4]~9_combout\) # ((\RomDisplay|dozensDisplayProc|dataOut[4]~11_combout\) # (\RomDisplay|dozensDisplayProc|dataOut[4]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|dozensDisplayProc|dataOut[4]~9_combout\,
	datac => \RomDisplay|dozensDisplayProc|dataOut[4]~11_combout\,
	datad => \RomDisplay|dozensDisplayProc|dataOut[4]~10_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~12_combout\);

-- Location: LCCOMB_X92_Y32_N16
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\RomDisplay|Add0~4_combout\)) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Add0~4_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\);

-- Location: LCCOMB_X96_Y32_N22
\RomDisplay|dozensDisplayProc|dataOut[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~13_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\))) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~13_combout\);

-- Location: LCCOMB_X96_Y32_N20
\RomDisplay|dozensDisplayProc|dataOut[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~14_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ $ (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\)) # 
-- (!\RomDisplay|dozensDisplayProc|dataOut[4]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datac => \RomDisplay|dozensDisplayProc|dataOut[4]~13_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~14_combout\);

-- Location: LCCOMB_X96_Y32_N30
\RomDisplay|dozensDisplayProc|dataOut[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~15_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & (((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\)))) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ & (\RomDisplay|dozensDisplayProc|dataOut[4]~12_combout\)) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ & ((\RomDisplay|dozensDisplayProc|dataOut[4]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datab => \RomDisplay|dozensDisplayProc|dataOut[4]~12_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \RomDisplay|dozensDisplayProc|dataOut[4]~14_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~15_combout\);

-- Location: LCCOMB_X96_Y32_N12
\RomDisplay|dozensDisplayProc|dataOut[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~16_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ $ (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ $ 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~16_combout\);

-- Location: LCCOMB_X96_Y32_N6
\RomDisplay|dozensDisplayProc|dataOut[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~17_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & ((\RomDisplay|dozensDisplayProc|dataOut[4]~15_combout\ & ((\RomDisplay|dozensDisplayProc|dataOut[4]~16_combout\))) # 
-- (!\RomDisplay|dozensDisplayProc|dataOut[4]~15_combout\ & (\RomDisplay|dozensDisplayProc|dataOut[4]~8_combout\)))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & (((\RomDisplay|dozensDisplayProc|dataOut[4]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datab => \RomDisplay|dozensDisplayProc|dataOut[4]~8_combout\,
	datac => \RomDisplay|dozensDisplayProc|dataOut[4]~15_combout\,
	datad => \RomDisplay|dozensDisplayProc|dataOut[4]~16_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~17_combout\);

-- Location: LCCOMB_X96_Y32_N16
\RomDisplay|dozensDisplayProc|dataOut[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~18_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\) # ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & 
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~18_combout\);

-- Location: LCCOMB_X96_Y32_N14
\RomDisplay|dozensDisplayProc|dataOut[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~19_combout\ = (\RomDisplay|dozensDisplayProc|dataOut[4]~18_combout\) # ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \RomDisplay|dozensDisplayProc|dataOut[4]~18_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~19_combout\);

-- Location: LCCOMB_X96_Y32_N4
\RomDisplay|dozensDisplayProc|dataOut[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~20_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ & (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & 
-- ((!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\) # (!\RomDisplay|dozensDisplayProc|dataOut[4]~19_combout\)))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ & 
-- ((\RomDisplay|dozensDisplayProc|dataOut[4]~19_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\)) # 
-- (!\RomDisplay|dozensDisplayProc|dataOut[4]~19_combout\ & (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	datab => \RomDisplay|dozensDisplayProc|dataOut[4]~19_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~20_combout\);

-- Location: LCCOMB_X108_Y29_N12
\RomDisplay|dozensDisplayProc|dataOut[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~6_combout\ = (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~6_combout\);

-- Location: LCCOMB_X108_Y29_N30
\RomDisplay|dozensDisplayProc|dataOut[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[4]~21_combout\ = (\RomDisplay|dozensDisplayProc|dataOut[4]~20_combout\ & ((\RomDisplay|dozensDisplayProc|dataOut[4]~6_combout\))) # (!\RomDisplay|dozensDisplayProc|dataOut[4]~20_combout\ & 
-- (\RomDisplay|dozensDisplayProc|dataOut[4]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|dozensDisplayProc|dataOut[4]~17_combout\,
	datac => \RomDisplay|dozensDisplayProc|dataOut[4]~20_combout\,
	datad => \RomDisplay|dozensDisplayProc|dataOut[4]~6_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[4]~21_combout\);

-- Location: LCCOMB_X108_Y29_N28
\RomDisplay|dozensDisplayProc|dataOut[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[5]~22_combout\ = (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- (\RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # 
-- (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\) # 
-- ((!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[5]~22_combout\);

-- Location: LCCOMB_X96_Y32_N10
\RomDisplay|dozensDisplayProc|dataOut[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[6]~28_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & (((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\)))) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\))) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~65_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[6]~28_combout\);

-- Location: LCCOMB_X96_Y32_N26
\RomDisplay|dozensDisplayProc|dataOut[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[6]~23_combout\ = (\RomDisplay|dozensDisplayProc|dataOut[6]~28_combout\) # ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\)) # (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\ & 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \RomDisplay|dozensDisplayProc|dataOut[6]~28_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[6]~23_combout\);

-- Location: LCCOMB_X96_Y32_N0
\RomDisplay|dozensDisplayProc|dataOut[6]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[6]~24_combout\ = (\RomDisplay|dozensDisplayProc|dataOut[6]~28_combout\) # ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\)) # (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~68_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~63_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~69_combout\,
	datad => \RomDisplay|dozensDisplayProc|dataOut[6]~28_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[6]~24_combout\);

-- Location: LCCOMB_X96_Y32_N2
\RomDisplay|dozensDisplayProc|dataOut[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[6]~25_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\ & 
-- !\RomDisplay|dozensDisplayProc|dataOut[6]~24_combout\)) # (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ & ((\RomDisplay|dozensDisplayProc|dataOut[6]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~64_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datad => \RomDisplay|dozensDisplayProc|dataOut[6]~24_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[6]~25_combout\);

-- Location: LCCOMB_X96_Y32_N8
\RomDisplay|dozensDisplayProc|dataOut[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[6]~26_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ & ((\RomDisplay|dozensDisplayProc|dataOut[6]~25_combout\ & 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\)) # (!\RomDisplay|dozensDisplayProc|dataOut[6]~25_combout\ & ((!\RomDisplay|dozensDisplayProc|dataOut[6]~23_combout\))))) # 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\ $ (((!\RomDisplay|dozensDisplayProc|dataOut[6]~25_combout\) # 
-- (!\RomDisplay|dozensDisplayProc|dataOut[6]~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~67_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~66_combout\,
	datac => \RomDisplay|dozensDisplayProc|dataOut[6]~23_combout\,
	datad => \RomDisplay|dozensDisplayProc|dataOut[6]~25_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[6]~26_combout\);

-- Location: LCCOMB_X108_Y29_N22
\RomDisplay|dozensDisplayProc|dataOut[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|dozensDisplayProc|dataOut[6]~27_combout\ = (\RomDisplay|dozensDisplayProc|dataOut[4]~20_combout\ & (((!\RomDisplay|dozensDisplayProc|dataOut[4]~6_combout\) # 
-- (!\RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)))) # (!\RomDisplay|dozensDisplayProc|dataOut[4]~20_combout\ & (\RomDisplay|dozensDisplayProc|dataOut[6]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|dozensDisplayProc|dataOut[6]~26_combout\,
	datab => \RomDisplay|dozensDisplayProc|dataOut[4]~20_combout\,
	datac => \RomDisplay|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \RomDisplay|dozensDisplayProc|dataOut[4]~6_combout\,
	combout => \RomDisplay|dozensDisplayProc|dataOut[6]~27_combout\);

-- Location: LCCOMB_X89_Y32_N24
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~54_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\,
	datad => VCC,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X89_Y32_N26
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\ & 
-- (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\ & (!\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\ & 
-- !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~53_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X89_Y32_N28
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & (((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\)))))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\) # 
-- (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~52_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X89_Y32_N30
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X90_Y33_N0
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\) # 
-- ((!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[63]~72_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\);

-- Location: LCCOMB_X90_Y33_N20
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\ = (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\);

-- Location: LCCOMB_X90_Y33_N2
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\ = (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\);

-- Location: LCCOMB_X90_Y33_N18
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\) # 
-- ((!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[62]~73_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\);

-- Location: LCCOMB_X90_Y33_N12
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\) # 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[61]~74_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\);

-- Location: LCCOMB_X90_Y33_N4
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\);

-- Location: LCCOMB_X91_Y32_N12
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~55_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X90_Y33_N10
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59_combout\ = (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59_combout\);

-- Location: LCCOMB_X90_Y33_N22
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\) # 
-- ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[60]~75_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\);

-- Location: LCCOMB_X91_Y33_N20
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59_combout\) # (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59_combout\) # (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~59_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\,
	datad => VCC,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X91_Y33_N22
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\ & 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\ & 
-- !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~58_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X91_Y33_N24
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\)))))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~57_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X91_Y33_N26
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\ & 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\ & 
-- !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~56_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X91_Y33_N28
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X90_Y33_N8
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\) # 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[27]~82_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\);

-- Location: LCCOMB_X91_Y33_N0
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\);

-- Location: LCCOMB_X90_Y33_N14
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\) # 
-- ((!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[26]~83_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\);

-- Location: LCCOMB_X94_Y33_N26
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\ = (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\);

-- Location: LCCOMB_X90_Y33_N16
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\) # 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[25]~84_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\);

-- Location: LCCOMB_X94_Y33_N24
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\ = (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\);

-- Location: LCCOMB_X90_Y33_N26
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\) # 
-- ((!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[24]~85_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\);

-- Location: LCCOMB_X94_Y33_N22
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\ = (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\);

-- Location: LCCOMB_X94_Y33_N10
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\) # 
-- ((!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\);

-- Location: LCCOMB_X94_Y33_N30
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[59]~56_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X94_Y33_N12
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64_combout\);

-- Location: LCCOMB_X91_Y33_N4
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\) # (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\) # (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~64_combout\,
	datad => VCC,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X91_Y33_N6
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\ & 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\ & 
-- !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~63_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X91_Y33_N8
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\)))))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~62_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X91_Y33_N10
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\ & 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\ & 
-- !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~61_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X91_Y33_N12
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\))))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\) # 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\) # (GND))))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\) # ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\) # 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X91_Y33_N14
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X91_Y33_N2
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\) # 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[36]~86_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\);

-- Location: LCCOMB_X92_Y33_N24
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\);

-- Location: LCCOMB_X91_Y33_N16
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\) # 
-- ((!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[35]~87_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\);

-- Location: LCCOMB_X92_Y33_N18
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\);

-- Location: LCCOMB_X92_Y33_N30
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\);

-- Location: LCCOMB_X91_Y33_N30
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\) # 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[34]~88_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\);

-- Location: LCCOMB_X92_Y33_N0
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\);

-- Location: LCCOMB_X91_Y33_N18
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\) # 
-- ((!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[33]~89_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\);

-- Location: LCCOMB_X92_Y34_N8
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\);

-- Location: LCCOMB_X94_Y33_N0
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\) # 
-- ((!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[32]~90_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\);

-- Location: LCCOMB_X96_Y33_N26
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\RomDisplay|Add0~4_combout\)) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \RomDisplay|Add0~4_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\);

-- Location: LCCOMB_X95_Y33_N26
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~58_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[58]~57_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\);

-- Location: LCCOMB_X94_Y33_N18
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70_combout\ = (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70_combout\);

-- Location: LCCOMB_X92_Y33_N4
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\) # (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\) # (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~70_combout\,
	datad => VCC,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X92_Y33_N6
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\ & 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\ & 
-- !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~69_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X92_Y33_N8
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\)))))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~68_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X92_Y33_N10
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\ & 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\ & 
-- !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~67_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X92_Y33_N12
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\))))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\) # 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\) # (GND))))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\) # ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\) # 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~66_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X92_Y33_N14
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\ & 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\ & 
-- !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~65_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X92_Y33_N16
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X92_Y34_N2
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\) # 
-- ((!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[41]~95_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\);

-- Location: LCCOMB_X92_Y37_N24
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\);

-- Location: LCCOMB_X94_Y33_N6
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\) # 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[0]~12_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[40]~102_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\);

-- Location: LCCOMB_X92_Y33_N2
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\);

-- Location: LCCOMB_X95_Y33_N6
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\RomDisplay|Add0~2_combout\))) # (!\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datab => \RomDisplay|Add0~2_combout\,
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\);

-- Location: LCCOMB_X95_Y33_N24
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~62_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[57]~59_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X95_Y33_N10
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\ = (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\);

-- Location: LCCOMB_X92_Y37_N8
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\) # (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\) # (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\,
	datad => VCC,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X92_Y37_N10
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\ & 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\)))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\ & 
-- !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X92_Y37_N12
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\)))))
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X92_Y33_N28
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~98_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\) # 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[45]~91_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~98_combout\);

-- Location: LCCOMB_X92_Y37_N2
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~74_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~74_combout\);

-- Location: LCCOMB_X92_Y33_N22
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~99_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\) # 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[44]~92_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~99_combout\);

-- Location: LCCOMB_X92_Y37_N4
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~75_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~75_combout\);

-- Location: LCCOMB_X92_Y37_N6
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~76_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~76_combout\);

-- Location: LCCOMB_X92_Y33_N20
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~100_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\) # 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[43]~93_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~100_combout\);

-- Location: LCCOMB_X92_Y33_N26
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\) # 
-- ((!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[42]~94_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout\);

-- Location: LCCOMB_X92_Y37_N28
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\);

-- Location: LCCOMB_X92_Y37_N14
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\ & 
-- !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~101_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[51]~77_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X92_Y37_N16
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~76_combout\) # ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~100_combout\) # 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~76_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[52]~100_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X92_Y37_N18
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\ = CARRY((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~99_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~75_combout\ & 
-- !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~99_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[53]~75_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\);

-- Location: LCCOMB_X92_Y37_N20
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\ = CARRY((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~98_combout\) # ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~74_combout\) # 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~98_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[54]~74_combout\,
	datad => VCC,
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout\,
	cout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\);

-- Location: LCCOMB_X92_Y37_N22
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X92_Y37_N26
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~96_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[50]~71_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\);

-- Location: LCCOMB_X92_Y37_N0
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\) # 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (((\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~103_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[48]~73_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\);

-- Location: LCCOMB_X95_Y35_N28
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~71_combout\ = (\RomDisplay|Add0~0_combout\ & !\RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Add0~0_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~71_combout\);

-- Location: LCCOMB_X95_Y35_N18
\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\ = (\RomDisplay|Add0~0_combout\ & \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RomDisplay|Add0~0_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\);

-- Location: LCCOMB_X95_Y35_N12
\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~71_combout\) # (\RomDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~71_combout\,
	datad => \RomDisplay|Mod0|auto_generated|divider|divider|StageOut[56]~70_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X95_Y35_N22
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\RomDisplay|Add0~0_combout\)) # 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \RomDisplay|Add0~0_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\);

-- Location: LCCOMB_X92_Y37_N30
\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\) # 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~72_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[49]~97_combout\,
	combout => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\);

-- Location: LCCOMB_X99_Y54_N4
\RomDisplay|unitsDisplayProc|dataOut[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|unitsDisplayProc|dataOut[0]~0_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & 
-- ((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ $ (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	combout => \RomDisplay|unitsDisplayProc|dataOut[0]~0_combout\);

-- Location: LCCOMB_X99_Y54_N30
\RomDisplay|unitsDisplayProc|dataOut[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|unitsDisplayProc|dataOut[1]~1_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & 
-- ((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ $ (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	combout => \RomDisplay|unitsDisplayProc|dataOut[1]~1_combout\);

-- Location: LCCOMB_X99_Y54_N12
\RomDisplay|unitsDisplayProc|dataOut[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|unitsDisplayProc|dataOut[2]~2_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\) # (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	combout => \RomDisplay|unitsDisplayProc|dataOut[2]~2_combout\);

-- Location: LCCOMB_X99_Y54_N26
\RomDisplay|unitsDisplayProc|dataOut[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|unitsDisplayProc|dataOut[3]~3_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & 
-- ((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\)) # (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & 
-- (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ $ (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	combout => \RomDisplay|unitsDisplayProc|dataOut[3]~3_combout\);

-- Location: LCCOMB_X99_Y54_N16
\RomDisplay|unitsDisplayProc|dataOut[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|unitsDisplayProc|dataOut[4]~4_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\ & 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\) # (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\) # ((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	combout => \RomDisplay|unitsDisplayProc|dataOut[4]~4_combout\);

-- Location: LCCOMB_X99_Y54_N10
\RomDisplay|unitsDisplayProc|dataOut[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|unitsDisplayProc|dataOut[5]~5_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & (((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & 
-- \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\)) # (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ & !\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	combout => \RomDisplay|unitsDisplayProc|dataOut[5]~5_combout\);

-- Location: LCCOMB_X99_Y54_N8
\RomDisplay|unitsDisplayProc|dataOut[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \RomDisplay|unitsDisplayProc|dataOut[6]~6_combout\ = (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\) # 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\)))) # (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\ & 
-- ((\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & (\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\ & \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\)) # 
-- (!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\ & ((!\RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[59]~78_combout\,
	datab => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[57]~79_combout\,
	datac => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[56]~80_combout\,
	datad => \RomDisplay|Mod2|auto_generated|divider|divider|StageOut[58]~81_combout\,
	combout => \RomDisplay|unitsDisplayProc|dataOut[6]~6_combout\);

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDG(5) <= \LEDG[5]~output_o\;

ww_LEDG(6) <= \LEDG[6]~output_o\;

ww_LEDG(7) <= \LEDG[7]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;
END structure;


