inputs c0 8 c1 8 c2 8 c3 8 c4 8 c5 8 c6 8 c7 8 c8 8 c9 8 c10 8 c11 8 c12 8 c13 8 c14 8 c15 8 c16 8 c17 8 c18 8 c19 8 c20 8 c21 8 c22 8 c23 8 c24 8 c25 8 c26 8 c27 8 c28 8 c29 8 c30 8 c31 8 c32 8 c33 8 c34 8 c35 8 c36 8 c37 8 c38 8 c39 8 
outputs o0 8 o1 8 o2 8 o3 8 o4 8 o5 8 o6 8 o7 8 o8 8 o9 8 o10 8 o11 8 o12 8 o13 8 o14 8 o15 8 
regs r0 8 r1 8 r2 8 r3 8 r4 8 r5 8 r6 8 r7 8 r8 8 
T0 TASK3 8 c0 c1 r1
T1 TASK4 8 c2 c3 r2
T2 TASK3 8 c4 c5 r0
T3 TASK3 8 c6 c7 o0
T4 TASK4 8 r0 r1 o1
T5 TASK2 8 c8 c9 r8
T6 TASK1 8 c10 r2 r6
T7 TASK3 8 c11 c12 o2
T8 TASK3 8 c13 c14 o3
T9 TASK3 8 c15 c16 o4
T10 TASK1 8 c17 c18 r3
T11 TASK2 8 r3 c19 r4
T12 TASK3 8 c20 r4 r5
T13 TASK4 8 c21 c22 o5
T14 TASK3 8 c23 r4 r7
T15 TASK3 8 c24 c25 o6
T16 TASK3 8 c26 c27 o7
T17 TASK3 8 c28 c29 o8
T18 TASK1 8 r5 r6 o9
T19 TASK1 8 c30 c31 o10
T20 TASK3 8 r7 c32 o11
T21 TASK3 8 r8 c33 o12
T22 TASK4 8 c34 c35 o13
T23 TASK4 8 c36 c37 o14
T24 TASK2 8 c38 c39 o15
end
