

================================================================
== Vitis HLS Report for 'last_step_scan_1'
================================================================
* Date:           Sat Oct  4 15:13:01 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6146|     6146|  61.460 us|  61.460 us|  6146|  6146|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- last_1_last_2  |     6144|     6144|         6|          6|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 6, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.34>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%radixID = alloca i32 1"   --->   Operation 10 'alloca' 'radixID' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sum_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bucket_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln34 = store i11 0, i11 %indvar_flatten" [sort.c:34]   --->   Operation 16 'store' 'store_ln34' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%store_ln34 = store i8 0, i8 %radixID" [sort.c:34]   --->   Operation 17 'store' 'store_ln34' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 18 [1/1] (0.84ns)   --->   "%store_ln34 = store i5 0, i5 %i" [sort.c:34]   --->   Operation 18 'store' 'store_ln34' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc" [sort.c:34]   --->   Operation 19 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [sort.c:34]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.98ns)   --->   "%icmp_ln34 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [sort.c:34]   --->   Operation 21 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.33ns)   --->   "%add_ln34 = add i11 %indvar_flatten_load, i11 1" [sort.c:34]   --->   Operation 22 'add' 'add_ln34' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc9, void %for.end11" [sort.c:34]   --->   Operation 23 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [sort.c:34]   --->   Operation 24 'load' 'i_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%radixID_load = load i8 %radixID" [sort.c:34]   --->   Operation 25 'load' 'radixID_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_load, i32 4" [sort.c:35]   --->   Operation 26 'bitselect' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.62ns)   --->   "%select_ln34 = select i1 %tmp, i5 0, i5 %i_load" [sort.c:34]   --->   Operation 27 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "%add_ln34_1 = add i8 %radixID_load, i8 1" [sort.c:34]   --->   Operation 28 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.37ns)   --->   "%select_ln34_1 = select i1 %tmp, i8 %add_ln34_1, i8 %radixID_load" [sort.c:34]   --->   Operation 29 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i8 %select_ln34_1" [sort.c:34]   --->   Operation 30 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i5 %select_ln34" [sort.c:35]   --->   Operation 31 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln34" [sort.c:35]   --->   Operation 32 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_24 = trunc i8 %select_ln34_1" [sort.c:34]   --->   Operation 33 'trunc' 'empty_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_24, i4 0" [sort.c:34]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln34_1, i32 6" [sort.c:34]   --->   Operation 35 'bitselect' 'tmp_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln34_1, i32 5" [sort.c:34]   --->   Operation 36 'bitselect' 'tmp_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_26, i5 0" [sort.c:34]   --->   Operation 37 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %trunc_ln34" [sort.c:37]   --->   Operation 38 'zext' 'zext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sum_0_addr = getelementptr i64 %sum_0, i64 0, i64 %zext_ln37" [sort.c:37]   --->   Operation 39 'getelementptr' 'sum_0_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.26ns)   --->   "%sum_0_load = load i5 %sum_0_addr" [sort.c:37]   --->   Operation 40 'load' 'sum_0_load' <Predicate = (!icmp_ln34)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sum_1_addr = getelementptr i64 %sum_1, i64 0, i64 %zext_ln37" [sort.c:37]   --->   Operation 41 'getelementptr' 'sum_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.26ns)   --->   "%sum_1_load = load i5 %sum_1_addr" [sort.c:37]   --->   Operation 42 'load' 'sum_1_load' <Predicate = (!icmp_ln34)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i8 %select_ln34_1" [sort.c:36]   --->   Operation 43 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln36, i4 0" [sort.c:36]   --->   Operation 44 'bitconcatenate' 'trunc_ln5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln34, i4 0" [sort.c:36]   --->   Operation 45 'bitconcatenate' 'trunc_ln36_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %select_ln34" [sort.c:36]   --->   Operation 46 'zext' 'zext_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %select_ln34" [sort.c:36]   --->   Operation 47 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.33ns)   --->   "%add_ln36 = add i11 %zext_ln35, i11 %tmp_s" [sort.c:36]   --->   Operation 48 'add' 'add_ln36' <Predicate = (!icmp_ln34)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.35ns)   --->   "%add_ln37_2 = add i9 %zext_ln36_1, i9 %trunc_ln36_1" [sort.c:37]   --->   Operation 49 'add' 'add_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.34ns)   --->   "%add_ln37_3 = add i10 %zext_ln36, i10 %trunc_ln5" [sort.c:37]   --->   Operation 50 'add' 'add_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln36, i32 10" [sort.c:37]   --->   Operation 51 'bitselect' 'tmp_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln37_3, i32 9" [sort.c:37]   --->   Operation 52 'bitselect' 'tmp_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_29, i5 0" [sort.c:37]   --->   Operation 53 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i9 %add_ln37_2" [sort.c:37]   --->   Operation 54 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%bucket_0_addr = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln37_1" [sort.c:37]   --->   Operation 55 'getelementptr' 'bucket_0_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:37]   --->   Operation 56 'load' 'bucket_0_load' <Predicate = (!icmp_ln34)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bucket_1_addr = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln37_1" [sort.c:37]   --->   Operation 57 'getelementptr' 'bucket_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:37]   --->   Operation 58 'load' 'bucket_1_load' <Predicate = (!icmp_ln34)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i6 %and_ln" [sort.c:37]   --->   Operation 59 'zext' 'zext_ln37_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37)   --->   "%shl_ln37 = shl i64 4294967295, i64 %zext_ln37_7" [sort.c:37]   --->   Operation 60 'shl' 'shl_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.93ns) (out node of the LUT)   --->   "%xor_ln37 = xor i64 %shl_ln37, i64 18446744073709551615" [sort.c:37]   --->   Operation 61 'xor' 'xor_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln37_12 = zext i6 %tmp_15" [sort.c:37]   --->   Operation 62 'zext' 'zext_ln37_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln37_1)   --->   "%shl_ln37_3 = shl i64 4294967295, i64 %zext_ln37_12" [sort.c:37]   --->   Operation 63 'shl' 'shl_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.93ns) (out node of the LUT)   --->   "%xor_ln37_1 = xor i64 %shl_ln37_3, i64 18446744073709551615" [sort.c:37]   --->   Operation 64 'xor' 'xor_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [sort.c:40]   --->   Operation 137 'ret' 'ret_ln40' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.46>
ST_2 : Operation 65 [1/2] (2.26ns)   --->   "%sum_0_load = load i5 %sum_0_addr" [sort.c:37]   --->   Operation 65 'load' 'sum_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 66 [1/2] (2.26ns)   --->   "%sum_1_load = load i5 %sum_1_addr" [sort.c:37]   --->   Operation 66 'load' 'sum_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 67 [1/2] (2.26ns)   --->   "%bucket_0_load = load i9 %bucket_0_addr" [sort.c:37]   --->   Operation 67 'load' 'bucket_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i6 %and_ln" [sort.c:37]   --->   Operation 68 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.35ns)   --->   "%lshr_ln37 = lshr i64 %bucket_0_load, i64 %zext_ln37_2" [sort.c:37]   --->   Operation 69 'lshr' 'lshr_ln37' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i64 %lshr_ln37" [sort.c:37]   --->   Operation 70 'trunc' 'trunc_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/2] (2.26ns)   --->   "%bucket_1_load = load i9 %bucket_1_addr" [sort.c:37]   --->   Operation 71 'load' 'bucket_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i6 %and_ln" [sort.c:37]   --->   Operation 72 'zext' 'zext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.35ns)   --->   "%lshr_ln37_1 = lshr i64 %bucket_1_load, i64 %zext_ln37_4" [sort.c:37]   --->   Operation 73 'lshr' 'lshr_ln37_1' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = trunc i64 %lshr_ln37_1" [sort.c:37]   --->   Operation 74 'trunc' 'trunc_ln37_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.84ns)   --->   "%tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln37, i32 %trunc_ln37_1, i1 %tmp_28" [sort.c:37]   --->   Operation 75 'mux' 'tmp_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i6 %tmp_15" [sort.c:37]   --->   Operation 76 'zext' 'zext_ln37_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (2.35ns)   --->   "%lshr_ln37_2 = lshr i64 %sum_0_load, i64 %zext_ln37_5" [sort.c:37]   --->   Operation 77 'lshr' 'lshr_ln37_2' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln37_2 = trunc i64 %lshr_ln37_2" [sort.c:37]   --->   Operation 78 'trunc' 'trunc_ln37_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i6 %tmp_15" [sort.c:37]   --->   Operation 79 'zext' 'zext_ln37_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.35ns)   --->   "%lshr_ln37_3 = lshr i64 %sum_1_load, i64 %zext_ln37_6" [sort.c:37]   --->   Operation 80 'lshr' 'lshr_ln37_3' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln37_3 = trunc i64 %lshr_ln37_3" [sort.c:37]   --->   Operation 81 'trunc' 'trunc_ln37_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.84ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln37_2, i32 %trunc_ln37_3, i1 %tmp_25" [sort.c:37]   --->   Operation 82 'mux' 'tmp_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.67>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @last_1_last_2_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%and_ln37_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %tmp_25" [sort.c:37]   --->   Operation 85 'bitconcatenate' 'and_ln37_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_0" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/sort/radix/dir_test.tcl:16]   --->   Operation 86 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sort.c:33]   --->   Operation 87 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.51ns)   --->   "%add_ln37 = add i32 %tmp_17, i32 %tmp_16" [sort.c:37]   --->   Operation 88 'add' 'add_ln37' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %tmp_28, void %arrayidx2.case.0, void %arrayidx2.case.1" [sort.c:37]   --->   Operation 89 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_2)   --->   "%and_ln37_2 = and i64 %bucket_0_load, i64 %xor_ln37" [sort.c:37]   --->   Operation 90 'and' 'and_ln37_2' <Predicate = (!tmp_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_2)   --->   "%zext_ln37_9 = zext i32 %add_ln37" [sort.c:37]   --->   Operation 91 'zext' 'zext_ln37_9' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_2)   --->   "%shl_ln37_2 = shl i64 %zext_ln37_9, i64 %zext_ln37_7" [sort.c:37]   --->   Operation 92 'shl' 'shl_ln37_2' <Predicate = (!tmp_28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln37_2 = or i64 %and_ln37_2, i64 %shl_ln37_2" [sort.c:37]   --->   Operation 93 'or' 'or_ln37_2' <Predicate = (!tmp_28)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (2.26ns)   --->   "%store_ln37 = store i64 %or_ln37_2, i9 %bucket_0_addr" [sort.c:37]   --->   Operation 94 'store' 'store_ln37' <Predicate = (!tmp_28)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx2.exit" [sort.c:37]   --->   Operation 95 'br' 'br_ln37' <Predicate = (!tmp_28)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_1)   --->   "%and_ln37 = and i64 %bucket_1_load, i64 %xor_ln37" [sort.c:37]   --->   Operation 96 'and' 'and_ln37' <Predicate = (tmp_28)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_1)   --->   "%zext_ln37_8 = zext i32 %add_ln37" [sort.c:37]   --->   Operation 97 'zext' 'zext_ln37_8' <Predicate = (tmp_28)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_1)   --->   "%shl_ln37_1 = shl i64 %zext_ln37_8, i64 %zext_ln37_7" [sort.c:37]   --->   Operation 98 'shl' 'shl_ln37_1' <Predicate = (tmp_28)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln37_1 = or i64 %and_ln37, i64 %shl_ln37_1" [sort.c:37]   --->   Operation 99 'or' 'or_ln37_1' <Predicate = (tmp_28)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (2.26ns)   --->   "%store_ln37 = store i64 %or_ln37_1, i9 %bucket_1_addr" [sort.c:37]   --->   Operation 100 'store' 'store_ln37' <Predicate = (tmp_28)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx2.exit" [sort.c:37]   --->   Operation 101 'br' 'br_ln37' <Predicate = (tmp_28)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln37 = or i4 %trunc_ln35, i4 1" [sort.c:37]   --->   Operation 102 'or' 'or_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%add_ln36_1_cast6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln34, i4 %or_ln37" [sort.c:37]   --->   Operation 103 'bitconcatenate' 'add_ln36_1_cast6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i9 %add_ln36_1_cast6" [sort.c:37]   --->   Operation 104 'zext' 'zext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%bucket_0_addr_3 = getelementptr i64 %bucket_0, i64 0, i64 %zext_ln37_3" [sort.c:37]   --->   Operation 105 'getelementptr' 'bucket_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (2.26ns)   --->   "%bucket_0_load_3 = load i9 %bucket_0_addr_3" [sort.c:37]   --->   Operation 106 'load' 'bucket_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%bucket_1_addr_3 = getelementptr i64 %bucket_1, i64 0, i64 %zext_ln37_3" [sort.c:37]   --->   Operation 107 'getelementptr' 'bucket_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (2.26ns)   --->   "%bucket_1_load_3 = load i9 %bucket_1_addr_3" [sort.c:37]   --->   Operation 108 'load' 'bucket_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 109 [1/2] (2.26ns)   --->   "%bucket_0_load_3 = load i9 %bucket_0_addr_3" [sort.c:37]   --->   Operation 109 'load' 'bucket_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln37_10 = zext i6 %tmp_15" [sort.c:37]   --->   Operation 110 'zext' 'zext_ln37_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (2.35ns)   --->   "%lshr_ln37_4 = lshr i64 %bucket_0_load_3, i64 %zext_ln37_10" [sort.c:37]   --->   Operation 111 'lshr' 'lshr_ln37_4' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln37_4 = trunc i64 %lshr_ln37_4" [sort.c:37]   --->   Operation 112 'trunc' 'trunc_ln37_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/2] (2.26ns)   --->   "%bucket_1_load_3 = load i9 %bucket_1_addr_3" [sort.c:37]   --->   Operation 113 'load' 'bucket_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln37_11 = zext i6 %tmp_15" [sort.c:37]   --->   Operation 114 'zext' 'zext_ln37_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (2.35ns)   --->   "%lshr_ln37_5 = lshr i64 %bucket_1_load_3, i64 %zext_ln37_11" [sort.c:37]   --->   Operation 115 'lshr' 'lshr_ln37_5' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln37_5 = trunc i64 %lshr_ln37_5" [sort.c:37]   --->   Operation 116 'trunc' 'trunc_ln37_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.84ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln37_4, i32 %trunc_ln37_5, i2 %and_ln37_1" [sort.c:37]   --->   Operation 117 'mux' 'tmp_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.51ns)   --->   "%add_ln37_1 = add i32 %tmp_18, i32 %tmp_17" [sort.c:37]   --->   Operation 118 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %tmp_25, void %arrayidx.13.case.0, void %arrayidx.13.case.1" [sort.c:37]   --->   Operation 119 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.15>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_4)   --->   "%and_ln37_4 = and i64 %bucket_0_load_3, i64 %xor_ln37_1" [sort.c:37]   --->   Operation 120 'and' 'and_ln37_4' <Predicate = (!icmp_ln34 & !tmp_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_4)   --->   "%zext_ln37_14 = zext i32 %add_ln37_1" [sort.c:37]   --->   Operation 121 'zext' 'zext_ln37_14' <Predicate = (!icmp_ln34 & !tmp_25)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_4)   --->   "%shl_ln37_5 = shl i64 %zext_ln37_14, i64 %zext_ln37_12" [sort.c:37]   --->   Operation 122 'shl' 'shl_ln37_5' <Predicate = (!icmp_ln34 & !tmp_25)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln37_4 = or i64 %and_ln37_4, i64 %shl_ln37_5" [sort.c:37]   --->   Operation 123 'or' 'or_ln37_4' <Predicate = (!icmp_ln34 & !tmp_25)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (2.26ns)   --->   "%store_ln37 = store i64 %or_ln37_4, i9 %bucket_0_addr_3" [sort.c:37]   --->   Operation 124 'store' 'store_ln37' <Predicate = (!icmp_ln34 & !tmp_25)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx.13.exit" [sort.c:37]   --->   Operation 125 'br' 'br_ln37' <Predicate = (!icmp_ln34 & !tmp_25)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_3)   --->   "%and_ln37_3 = and i64 %bucket_1_load_3, i64 %xor_ln37_1" [sort.c:37]   --->   Operation 126 'and' 'and_ln37_3' <Predicate = (!icmp_ln34 & tmp_25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_3)   --->   "%zext_ln37_13 = zext i32 %add_ln37_1" [sort.c:37]   --->   Operation 127 'zext' 'zext_ln37_13' <Predicate = (!icmp_ln34 & tmp_25)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln37_3)   --->   "%shl_ln37_4 = shl i64 %zext_ln37_13, i64 %zext_ln37_12" [sort.c:37]   --->   Operation 128 'shl' 'shl_ln37_4' <Predicate = (!icmp_ln34 & tmp_25)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.89ns) (out node of the LUT)   --->   "%or_ln37_3 = or i64 %and_ln37_3, i64 %shl_ln37_4" [sort.c:37]   --->   Operation 129 'or' 'or_ln37_3' <Predicate = (!icmp_ln34 & tmp_25)> <Delay = 1.89> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (2.26ns)   --->   "%store_ln37 = store i64 %or_ln37_3, i9 %bucket_1_addr_3" [sort.c:37]   --->   Operation 130 'store' 'store_ln37' <Predicate = (!icmp_ln34 & tmp_25)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx.13.exit" [sort.c:37]   --->   Operation 131 'br' 'br_ln37' <Predicate = (!icmp_ln34 & tmp_25)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.09ns)   --->   "%add_ln35 = add i5 %select_ln34, i5 2" [sort.c:35]   --->   Operation 132 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.84ns)   --->   "%store_ln35 = store i11 %add_ln34, i11 %indvar_flatten" [sort.c:35]   --->   Operation 133 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.84>
ST_6 : Operation 134 [1/1] (0.84ns)   --->   "%store_ln35 = store i8 %select_ln34_1, i8 %radixID" [sort.c:35]   --->   Operation 134 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.84>
ST_6 : Operation 135 [1/1] (0.84ns)   --->   "%store_ln35 = store i5 %add_ln35, i5 %i" [sort.c:35]   --->   Operation 135 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.84>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc" [sort.c:35]   --->   Operation 136 'br' 'br_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.35ns
The critical path consists of the following:
	'alloca' operation ('radixID') [6]  (0 ns)
	'load' operation ('radixID_load', sort.c:34) on local variable 'radixID' [23]  (0 ns)
	'add' operation ('add_ln34_1', sort.c:34) [28]  (1.36 ns)
	'select' operation ('select_ln34_1', sort.c:34) [29]  (0.372 ns)
	'add' operation ('add_ln37_2', sort.c:37) [52]  (1.35 ns)
	'getelementptr' operation ('bucket_0_addr', sort.c:37) [58]  (0 ns)
	'load' operation ('bucket_0_load', sort.c:37) on array 'bucket_0' [59]  (2.27 ns)

 <State 2>: 5.46ns
The critical path consists of the following:
	'load' operation ('bucket_0_load', sort.c:37) on array 'bucket_0' [59]  (2.27 ns)
	'lshr' operation ('lshr_ln37', sort.c:37) [61]  (2.35 ns)
	'mux' operation ('tmp_16', sort.c:37) [68]  (0.844 ns)

 <State 3>: 5.67ns
The critical path consists of the following:
	'add' operation ('add_ln37', sort.c:37) [76]  (1.51 ns)
	'shl' operation ('shl_ln37_2', sort.c:37) [84]  (0 ns)
	'or' operation ('or_ln37_2', sort.c:37) [85]  (1.89 ns)
	'store' operation ('store_ln37', sort.c:37) of variable 'or_ln37_2', sort.c:37 on array 'bucket_0' [86]  (2.27 ns)

 <State 4>: 2.27ns
The critical path consists of the following:
	'or' operation ('or_ln37', sort.c:37) [96]  (0 ns)
	'getelementptr' operation ('bucket_0_addr_3', sort.c:37) [99]  (0 ns)
	'load' operation ('bucket_0_load_3', sort.c:37) on array 'bucket_0' [100]  (2.27 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'load' operation ('bucket_0_load_3', sort.c:37) on array 'bucket_0' [100]  (2.27 ns)
	'lshr' operation ('lshr_ln37_4', sort.c:37) [102]  (2.35 ns)
	'mux' operation ('tmp_18', sort.c:37) [109]  (0.844 ns)
	'add' operation ('add_ln37_1', sort.c:37) [110]  (1.51 ns)

 <State 6>: 4.16ns
The critical path consists of the following:
	'and' operation ('and_ln37_4', sort.c:37) [116]  (0 ns)
	'or' operation ('or_ln37_4', sort.c:37) [119]  (1.89 ns)
	'store' operation ('store_ln37', sort.c:37) of variable 'or_ln37_4', sort.c:37 on array 'bucket_0' [120]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
