OpenROAD v2.0-8236-g9a713f0e8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/instruction_coder/runs/instruction_coder_flow/tmp/routing/20-fill.odb'…
define_corners Typical
read_liberty -corner Typical /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   instruction_coder
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3595
Number of terminals:      102
Number of snets:          2
Number of nets:           200

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 39.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 20780.
[INFO DRT-0033] mcon shape region query size = 49752.
[INFO DRT-0033] met1 shape region query size = 7355.
[INFO DRT-0033] via shape region query size = 495.
[INFO DRT-0033] met2 shape region query size = 349.
[INFO DRT-0033] via2 shape region query size = 396.
[INFO DRT-0033] met3 shape region query size = 345.
[INFO DRT-0033] via3 shape region query size = 396.
[INFO DRT-0033] met4 shape region query size = 105.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 42 pins.
[INFO DRT-0081]   Complete 21 unique inst patterns.
[INFO DRT-0084]   Complete 152 groups.
#scanned instances     = 3595
#unique  instances     = 39
#stdCellGenAp          = 378
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 257
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 336
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 124.67 (MB), peak = 124.67 (MB)

Number of guides:     1161

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 317.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 292.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 196.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 48.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 513 vertical wires in 1 frboxes and 340 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 18 vertical wires in 1 frboxes and 33 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.67 (MB), peak = 135.08 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 127.67 (MB), peak = 135.08 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 147.70 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 163.21 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 163.73 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 165.02 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 165.02 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 167.54 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 165.98 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 167.52 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 169.21 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:00, memory = 169.21 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met2
Metal Spacing        0      1
Recheck              3      0
Short                4      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 468.86 (MB), peak = 510.72 (MB)
Total wire length = 8320 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3537 um.
Total wire length on LAYER met2 = 4584 um.
Total wire length on LAYER met3 = 198 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 702.
Up-via summary (total 702):.

----------------------
 FR_MASTERSLICE      0
            li1    336
           met1    318
           met2     48
           met3      0
           met4      0
----------------------
                   702


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 468.86 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 469.11 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 469.11 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 469.11 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 470.66 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 470.66 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 470.66 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 470.66 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 470.66 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 470.66 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 512.73 (MB), peak = 512.73 (MB)
Total wire length = 8285 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3522 um.
Total wire length on LAYER met2 = 4576 um.
Total wire length on LAYER met3 = 186 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 699.
Up-via summary (total 699):.

----------------------
 FR_MASTERSLICE      0
            li1    336
           met1    315
           met2     48
           met3      0
           met4      0
----------------------
                   699


[INFO DRT-0198] Complete detail routing.
Total wire length = 8285 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3522 um.
Total wire length on LAYER met2 = 4576 um.
Total wire length on LAYER met3 = 186 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 699.
Up-via summary (total 699):.

----------------------
 FR_MASTERSLICE      0
            li1    336
           met1    315
           met2     48
           met3      0
           met4      0
----------------------
                   699


[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 512.73 (MB), peak = 512.73 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/instruction_coder/runs/instruction_coder_flow/results/routing/instruction_coder.odb'…
Writing netlist to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/instruction_coder/runs/instruction_coder_flow/results/routing/instruction_coder.nl.v'…
Writing powered netlist to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/instruction_coder/runs/instruction_coder_flow/results/routing/instruction_coder.pnl.v'…
Writing layout to '/headless/Desktop/FINAL_PROJECT/OPENLANE_digital_flow/instruction_coder/runs/instruction_coder_flow/results/routing/instruction_coder.def'…
