5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (static1.vcd) 2 -o (static1.cdd) 2 -v (static1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 static1.v 1 17 1 
2 1 6 6 6 200023 1 0 41004 0 0 1 16 0 0
2 2 6 6 6 19001c 1 0 61004 0 0 1 16 0 0
2 3 6 6 6 120015 1 0 a1004 0 0 1 16 0 0
2 4 6 6 6 b000e 1 0 21004 0 0 1 16 0 0
2 5 6 6 6 b0015 1 6 1044 3 4 1 18 0 1 1 0 0 0
2 6 6 6 6 b001c 1 6 1044 2 5 1 18 0 1 1 0 0 0
2 7 6 6 6 b0023 1 6 1044 1 6 1 18 0 1 1 0 0 0
2 8 6 6 6 70007 0 1 1410 0 0 1 1 a
2 9 6 6 6 70023 2 35 6 7 8
1 a 1 3 60009 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 4 70009 1 0 0 0 1 17 0 1 0 0 0 0
4 9 f 9 9 9
3 1 main.u$0 "main.u$0" 0 static1.v 8 15 1 
