$date
	Sun Feb 16 18:02:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SR_TB $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module uut $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var reg 1 " Q $end
$var reg 1 ! Qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
x"
x!
$end
#10
0#
0$
#20
1!
0"
1#
#30
0!
1"
0#
1$
#40
0$
#50
