<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>All Refereed Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_><a href='http://dl.acm.org/citation.cfm?id=2003706' target=_blank>ACM TODAES</a></span></td><td align='justify'><span class=mars2_>Michael B. Healy, <b>Fayez Mohamood</b>, Hsien-Hsin S. Lee, and Sung Kyu Lim. "Integrated Microarchitectural Floorplanning and Runtime Controller for Inductive Noise Mitigation." ACM Transactions on Design Automation of Electronic Systems, Vol.16, Issue 4, October, 2011.<br>[<a href='/pub/todaes11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://ees.elsevier.com/jsa/' target=_blank>JSA</a></span></td><td align='justify'><span class=mars2_><b>Fayez Mohamood</b>, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "DLL-Conscious Instruction Fetch Optimization for SMT Processors." In <i>Journal of Systems Architecture</i>, 54, pp.1089-1100, 2008.</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.aspdac.com/aspdac2008/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars2_>Michael Healy, <b>Fayez Mohamood</b>, Hsien-Hsin S. Lee, and Sung Kyu Lim. "A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design." In Proceedings of <i>the 13th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.611-616, Seoul, Korea, January, 2008.<br>[<a href='/pub/aspdac08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.aspdac.com/aspdac2007/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars2_><b>Fayez Mohamood</b>, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling." In Proceedings of <i>the 12th Asia and South Pacific Design Automation Conference</i>, pp.786-791, Yokohama, Japan, January, 2007.<br>[<a href='/pub/asp-dac07.pdf'>pdf</a>] [<a href='/present/asp-dac07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.microarch.org/micro39/' target=_blank>MICRO-39</a></span></td><td align='justify'><span class=mars2_><b>Fayez Mohamood</b>, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design." In Proceedings of <i>the ACM/IEEE International Symposium on Microarchitecture</i>, pp.3-14, Orlando, Florida, December, 2006.<br>[<a href='/pub/micro39-1.pdf'>pdf</a>] [<a href='/present/micro39-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.prog2005.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars2_><b>Fayez Mohamood</b>, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "DLL-Conscious Instruction Fetch Optimization for SMT Processors." In Proceedings of <i>the 2nd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, pp.143-152, Yorktown Heights, NY, September, 2005. (<font color=red>Best Paper Selected by TPC</font>)<br> [<a href='/present/pac2-05.pps'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>M.S. Thesis<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_></span></td><td align='justify'><span class=mars2_><b>Fayez Mohamood</b>. "DLL-Conscious Instruction Fetch Optimization for SMT Processors." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006.<br>[<a href='/pub/mohamood.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
