// Mem file initialization records.
//
// Release 14.1 - Data2MEM P.28xd, build 2.8 Mar 16, 2012
// Copyright (c) 1995-2014 Xilinx, Inc.  All rights reserved.
//
// Command: data2mem -bm system_sim.bmm -bd C:\fpga\XPS\IP1_VideoIn\bootloops\microblaze_0.elf tag microblaze_0 -bx C:\fpga\XPS\IP1_VideoIn\simulation\behavioral -u -p "xc6slx45csg324-3"
//
// Created on Monday February 17, 2014 - 02:50:52 pm, from:
//
//     Map file     - system_sim.bmm
//     Data file(s) - C:\fpga\XPS\IP1_VideoIn\bootloops\microblaze_0.elf
//
// Address space 'microblaze_0.microblaze_0_bram_block_combined', bit lane [21:20].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    0
