{
  "name": "core_arch::x86::avx512f::_mm512_maskz_ternarylogic_epi64",
  "safe": false,
  "callees": {
    "core_arch::x86::__m512i::as_i64x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x8": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vpternlogq": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::simd::i64x8": [
      "Plain"
    ]
  },
  "path": 9125,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:6886:1: 6900:2",
  "src": "pub fn _mm512_maskz_ternarylogic_epi64<const IMM8: i32>(\n    k: __mmask8,\n    a: __m512i,\n    b: __m512i,\n    c: __m512i,\n) -> __m512i {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        let a = a.as_i64x8();\n        let b = b.as_i64x8();\n        let c = c.as_i64x8();\n        let r = vpternlogq(a, b, c, IMM8);\n        transmute(simd_select_bitmask(k, r, i64x8::ZERO))\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_maskz_ternarylogic_epi64(_1: u8, _2: core_arch::x86::__m512i, _3: core_arch::x86::__m512i, _4: core_arch::x86::__m512i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let  _5: core_arch::simd::i64x8;\n    let  _6: core_arch::simd::i64x8;\n    let  _7: core_arch::simd::i64x8;\n    let  _8: core_arch::simd::i64x8;\n    let mut _9: core_arch::simd::i64x8;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug c => _4;\n    debug a => _5;\n    debug b => _6;\n    debug c => _7;\n    debug r => _8;\n    bb0: {\n        _5 = core_arch::x86::__m512i::as_i64x8(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _6 = core_arch::x86::__m512i::as_i64x8(_3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _7 = core_arch::x86::__m512i::as_i64x8(_4) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _8 = core_arch::x86::avx512f::vpternlogq(_5, _6, _7, IMM8) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageLive(_9);\n        _9 = intrinsics::simd::simd_select_bitmask::<u8, core_arch::simd::i64x8>(_1, _8, core_arch::simd::i64x8::ZERO) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _0 = move _9 as core_arch::x86::__m512i;\n        StorageDead(_9);\n        return;\n    }\n}\n",
  "doc": " Bitwise ternary logic that provides the capability to implement any three-operand binary function; the specific binary function is specified by value in imm8. For each bit in each packed 64-bit integer, the corresponding bit from a, b, and c are used to form a 3 bit index into imm8, and the value at that bit in imm8 is written to the corresponding bit in dst using zeromask k at 64-bit granularity (64-bit elements are zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_maskz_ternarylogic_epi64&expand=5875)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}