digraph "CFG for '_Z4dualPfS_S_S_j' function" {
	label="CFG for '_Z4dualPfS_S_S_j' function";

	Node0x47dd6c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !6\l  %15 = mul i32 %6, %11\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %17 = add i32 %15, %16\l  %18 = udiv i32 %14, %11\l  %19 = mul i32 %18, %11\l  %20 = icmp ugt i32 %14, %19\l  %21 = zext i1 %20 to i32\l  %22 = add i32 %18, %21\l  %23 = mul i32 %22, %11\l  %24 = zext i32 %17 to i64\l  %25 = getelementptr inbounds float, float addrspace(1)* %0, i64 %24\l  store float 0.000000e+00, float addrspace(1)* %25, align 4, !tbaa !16\l  %26 = icmp ult i32 %17, %4\l  br i1 %26, label %28, label %27\l|{<s0>T|<s1>F}}"];
	Node0x47dd6c0:s0 -> Node0x47e0960;
	Node0x47dd6c0:s1 -> Node0x47e09f0;
	Node0x47e09f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%27:\l27:                                               \l  ret void\l}"];
	Node0x47e0960 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%28:\l28:                                               \l  %29 = phi i32 [ %42, %28 ], [ %17, %5 ]\l  %30 = zext i32 %29 to i64\l  %31 = getelementptr inbounds float, float addrspace(1)* %2, i64 %30\l  %32 = load float, float addrspace(1)* %31, align 4, !tbaa !16\l  %33 = getelementptr inbounds float, float addrspace(1)* %3, i64 %30\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !16\l  %35 = fsub contract float %32, %34\l  %36 = getelementptr inbounds float, float addrspace(1)* %1, i64 %30\l  %37 = load float, float addrspace(1)* %36, align 4, !tbaa !16\l  %38 = fadd contract float %37, %35\l  store float %38, float addrspace(1)* %36, align 4, !tbaa !16\l  %39 = fmul contract float %35, %35\l  %40 = load float, float addrspace(1)* %25, align 4, !tbaa !16\l  %41 = fadd contract float %39, %40\l  store float %41, float addrspace(1)* %25, align 4, !tbaa !16\l  %42 = add i32 %29, %23\l  %43 = icmp ult i32 %42, %4\l  br i1 %43, label %28, label %27, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x47e0960:s0 -> Node0x47e0960;
	Node0x47e0960:s1 -> Node0x47e09f0;
}
