/*****************************************************************************
* 2k Video Color / Extended features RAM at E0
* Not write protected / Not initialized
******************************************************************************/

   // RAMB16_S9_S9: Virtex-II/II-Pro, Spartan-3/3E 2k x 8 + 1 Parity bit Dual-Port RAM
   // Xilinx HDL Language Template version 7.1i
	// E000-E7FF
RAMB16_S9_S9 #(
      .INIT_A(9'h000),  // Value of output RAM registers on Port A at startup
      .INIT_B(9'h000),  // Value of output RAM registers on Port B at startup
      .SRVAL_A(9'h000), // Port A ouput value upon SSR assertion
      .SRVAL_B(9'h000), // Port B ouput value upon SSR assertion
      .WRITE_MODE_A("READ_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
      .WRITE_MODE_B("READ_FIRST"), // WRITE_FIRST, READ_FIRST or NO_CHANGE
      .SIM_COLLISION_CHECK("ALL"), // "NONE", "WARNING_ONLY", "GENERATE_X_ONLY", "ALL" 

      // The following INIT_xx declarations specify the initial contents of the RAM
      .INIT_00(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_01(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_02(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_03(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_04(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_05(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_06(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_07(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_08(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_09(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_0A(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_0B(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_0C(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_0D(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_0E(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_0F(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_10(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_11(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_12(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_13(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_14(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_15(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_16(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_17(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_18(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_19(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_1A(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_1B(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_1C(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_1D(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_1E(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_1F(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_20(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_21(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_22(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_23(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_24(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_25(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_26(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_27(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_28(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_29(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_2A(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_2B(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_2C(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_2D(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_2E(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_2F(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_30(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_31(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_32(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_33(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_34(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_35(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_36(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_37(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_38(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_39(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_3A(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_3B(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_3C(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_3D(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_3E(256'h0404040404040404040404040404040404040404040404040404040404040404),
      .INIT_3F(256'h0404040404040404040404040404040404040404040404040404040404040404),

      // The next set of INITP_xx are for the parity bits
      .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
      .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000)
   ) RAMB16_S9_S9_E0 (
      .DOA(DOA_E0),     		// Port A 8-bit Data Output
      .DOB(VRAM_DATA1),   	 	// Port B 8-bit Data Output
      .DOPA(DOPA_E0),  			// Port A 1-bit Parity Output
      .DOPB(DOPB_E0),  			// Port B 1-bit Parity Output
      .ADDRA(ADDRESS[10:0]), 	// Port A 11-bit Address Input
      .ADDRB(VRAM_ADDRESS),	// Port B 11-bit Address Input
      .CLKA(PH_2),    			// Port A Clock
      .CLKB(CLK[0]),   			// Port B Clock
      .DIA(DATA_OUT),      	// Port A 8-bit Data Input
      .DIB(8'h00),     			// Port B 8-bit Data Input
      .DIPA(1'b0),    			// Port A 1-bit parity Input
      .DIPB(1'b0),    			// Port-B 1-bit parity Input
      .ENA(ENA_E0),     		// Port A RAM Enable Input
      .ENB(1'b1),      			// PortB RAM Enable Input
      .SSRA(1'b0),    			// Port A Synchronous Set/Reset Input
      .SSRB(1'b0),    			// Port B Synchronous Set/Reset Input
      .WEA(~RW_N),      			// Port A Write Enable Input
      .WEB(1'b0)       			// Port B Write Enable Input
   );

   // End of RAMB16_S9_S9_inst instantiation
