<def f='llvm/llvm/include/llvm/Support/MathExtras.h' l='349' ll='351' type='uint32_t llvm::Hi_32(uint64_t Value)'/>
<doc f='llvm/llvm/include/llvm/Support/MathExtras.h' l='344'>// NOTE: The following support functions use the _32/_64 extensions instead of
// type overloading so that signed and unsigned integers can be used without
// ambiguity.

/// Return the high 32 bits of a 64 bit value.</doc>
<use f='llvm/clang/lib/CodeGen/CGBuiltin.cpp' l='12030' u='c' c='_ZN5clang7CodeGen15CodeGenFunction18EmitX86CpuSupportsEm'/>
<use f='llvm/llvm/lib/Support/APInt.cpp' l='1410' u='c' c='_ZL8KnuthDivPjS_S_S_jj'/>
<use f='llvm/llvm/lib/Support/APInt.cpp' l='1410' u='c' c='_ZL8KnuthDivPjS_S_S_jj'/>
<use f='llvm/llvm/lib/Support/APInt.cpp' l='1517' u='c' c='_ZN4llvm5APInt6divideEPKmjS2_jPmS3_'/>
<use f='llvm/llvm/lib/Support/APInt.cpp' l='1526' u='c' c='_ZN4llvm5APInt6divideEPKmjS2_jPmS3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1751' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel16SelectFlatOffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3942' u='c' c='_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3952' u='c' c='_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3959' u='c' c='_ZL15buildAddr64RSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3968' u='c' c='_ZL14buildOffsetSrcRN4llvm16MachineIRBuilderERNS_19MachineRegisterInfoERKNS_11SIInstrInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8781' u='c' c='_ZNK4llvm16SITargetLowering24splitBinaryBitConstantOpERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEPKNS_14ConstantSDNodeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp' l='1574' u='c' c='_ZN12_GLOBAL__N_116HexagonAsmParser18processInstructionERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_del8416119'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1431' u='c' c='_ZN12_GLOBAL__N_115ConstGeneration11genTfrConstEPKN4llvm19TargetRegisterClassElRNS1_17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12Machine12924585'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='681' u='c' c='_ZNK12_GLOBAL__N_116HexagonGenInsert15isSmallConstantEj'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3343' u='c' c='_ZL21convertIntToDoubleImmm'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3447' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser24expandLoadDoubleImmToGPRERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3514' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser24expandLoadDoubleImmToFPRERN4llvm6MCInstEbNS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3514' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser24expandLoadDoubleImmToFPRERN4llvm6MCInstEbNS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3525' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser24expandLoadDoubleImmToFPRERN4llvm6MCInstEbNS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='804' u='c' c='_ZL26findContiguousZerosAtLeastmj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='818' u='c' c='_ZL18selectI64ImmDirectPN4llvm12SelectionDAGERKNS_5SDLocEmRj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='9176' u='c' c='_ZL21LowerBUILD_VECTORvXi1N4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
