{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726498160651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726498160652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 09:49:20 2024 " "Processing started: Mon Sep 16 09:49:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726498160652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726498160652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchitop " "Command: quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchitop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726498160652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726498161058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726498161058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726498171487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726498171487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.v 0 0 " "Found 0 design units, including 0 entities, in source file procesador.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726498171491 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tamagotchitop.v(48) " "Verilog HDL Module Instantiation warning at tamagotchitop.v(48): ignored dangling comma in List of Port Connections" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1726498171558 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tamagotchitop.v 1 1 " "Using design file tamagotchitop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchitop " "Found entity 1: tamagotchitop" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726498171560 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726498171560 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led tamagotchitop.v(63) " "Verilog HDL Implicit Net warning at tamagotchitop.v(63): created implicit net for \"led\"" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726498171560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tamagotchitop " "Elaborating entity \"tamagotchitop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726498171562 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bancoregistro.v(67) " "Verilog HDL information at bancoregistro.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726498171593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE bancoregistro.v(26) " "Verilog HDL Declaration information at bancoregistro.v(26): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726498171594 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bancoregistro.v 1 1 " "Using design file bancoregistro.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726498171595 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726498171595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistro BancoRegistro:registros " "Elaborating entity \"BancoRegistro\" for hierarchy \"BancoRegistro:registros\"" {  } { { "tamagotchitop.v" "registros" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726498171598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bancoregistro.v(124) " "Verilog HDL assignment warning at bancoregistro.v(124): truncated value with size 32 to match size of target (6)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171603 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bancoregistro.v(142) " "Verilog HDL assignment warning at bancoregistro.v(142): truncated value with size 32 to match size of target (4)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171603 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bancoregistro.v(146) " "Verilog HDL assignment warning at bancoregistro.v(146): truncated value with size 32 to match size of target (4)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171603 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(155) " "Verilog HDL assignment warning at bancoregistro.v(155): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171603 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(156) " "Verilog HDL assignment warning at bancoregistro.v(156): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171603 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(157) " "Verilog HDL assignment warning at bancoregistro.v(157): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171603 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(158) " "Verilog HDL assignment warning at bancoregistro.v(158): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171603 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bancoregistro.v(160) " "Verilog HDL assignment warning at bancoregistro.v(160): truncated value with size 32 to match size of target (6)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171603 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bancoregistro.v(161) " "Verilog HDL assignment warning at bancoregistro.v(161): truncated value with size 4 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171603 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bancoregistro.v(162) " "Verilog HDL assignment warning at bancoregistro.v(162): truncated value with size 4 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171603 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bancoregistro.v(163) " "Verilog HDL assignment warning at bancoregistro.v(163): truncated value with size 4 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171604 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bancoregistro.v(164) " "Verilog HDL assignment warning at bancoregistro.v(164): truncated value with size 4 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171604 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bancoregistro.v(167) " "Verilog HDL assignment warning at bancoregistro.v(167): truncated value with size 32 to match size of target (4)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171604 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(180) " "Verilog HDL assignment warning at bancoregistro.v(180): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171604 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(181) " "Verilog HDL assignment warning at bancoregistro.v(181): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171604 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(182) " "Verilog HDL assignment warning at bancoregistro.v(182): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171604 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bancoregistro.v(183) " "Verilog HDL assignment warning at bancoregistro.v(183): truncated value with size 32 to match size of target (3)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171604 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 bancoregistro.v(184) " "Verilog HDL assignment warning at bancoregistro.v(184): truncated value with size 32 to match size of target (6)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171604 "|tamagotchitop|BancoRegistro:registros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bancoregistro.v(185) " "Verilog HDL assignment warning at bancoregistro.v(185): truncated value with size 32 to match size of target (4)" {  } { { "bancoregistro.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171604 "|tamagotchitop|BancoRegistro:registros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor BancoRegistro:registros\|divisor:div1 " "Elaborating entity \"divisor\" for hierarchy \"BancoRegistro:registros\|divisor:div1\"" {  } { { "bancoregistro.v" "div1" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bancoregistro.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726498171605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 divisor.v(23) " "Verilog HDL assignment warning at divisor.v(23): truncated value with size 32 to match size of target (23)" {  } { { "divisor.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/divisor.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171606 "|tamagotchitop|BancoRegistro:registros|divisor:div1"}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726498171620 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726498171620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayh " "Elaborating entity \"display\" for hierarchy \"display:displayh\"" {  } { { "tamagotchitop.v" "displayh" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726498171621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 display.v(41) " "Verilog HDL assignment warning at display.v(41): truncated value with size 32 to match size of target (27)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171622 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(53) " "Verilog HDL assignment warning at display.v(53): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171623 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display.v(57) " "Verilog HDL assignment warning at display.v(57): truncated value with size 32 to match size of target (3)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171623 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(58) " "Verilog HDL assignment warning at display.v(58): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171623 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(62) " "Verilog HDL assignment warning at display.v(62): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171623 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(62) " "Verilog HDL assignment warning at display.v(62): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171623 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(63) " "Verilog HDL assignment warning at display.v(63): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171623 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(63) " "Verilog HDL assignment warning at display.v(63): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171623 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(64) " "Verilog HDL assignment warning at display.v(64): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171623 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(66) " "Verilog HDL assignment warning at display.v(66): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171623 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(67) " "Verilog HDL assignment warning at display.v(67): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171623 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(68) " "Verilog HDL assignment warning at display.v(68): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171623 "|tamagotchitop|display:displayh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 display.v(69) " "Verilog HDL assignment warning at display.v(69): truncated value with size 9 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726498171623 "|tamagotchitop|display:displayh"}
{ "Warning" "WSGN_SEARCH_FILE" "bcdtosseg.v 1 1 " "Using design file bcdtosseg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "bcdtosseg.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/bcdtosseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726498171639 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726498171639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg display:displayh\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"display:displayh\|BCDtoSSeg:bcdtosseg\"" {  } { { "display.v" "bcdtosseg" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726498171640 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:displayh\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:displayh\|Div0\"" {  } { { "display.v" "Div0" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726498172212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:displayh\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:displayh\|Mod1\"" {  } { { "display.v" "Mod1" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726498172212 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:displayh\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:displayh\|Mod0\"" {  } { { "display.v" "Mod0" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726498172212 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726498172212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:displayh\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:displayh\|lpm_divide:Div0\"" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726498172307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:displayh\|lpm_divide:Div0 " "Instantiated megafunction \"display:displayh\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726498172308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726498172308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726498172308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726498172308 ""}  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726498172308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726498172393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726498172393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726498172410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726498172410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726498172429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726498172429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726498172498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726498172498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726498172560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726498172560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:displayh\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display:displayh\|lpm_divide:Mod1\"" {  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726498172579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:displayh\|lpm_divide:Mod1 " "Instantiated megafunction \"display:displayh\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726498172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726498172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726498172579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726498172579 ""}  } { { "display.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/display.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726498172579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726498172641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726498172641 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726498172890 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "an\[2\] VCC " "Pin \"an\[2\]\" is stuck at VCC" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726498173191 "|tamagotchitop|an[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726498173191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726498173288 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726498174064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/output_files/tamagotchitop.map.smsg " "Generated suppressed messages file C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/output_files/tamagotchitop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726498174109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726498174248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726498174248 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "test " "No output dependent on input pin \"test\"" {  } { { "tamagotchitop.v" "" { Text "C:/Users/nicol/Documents/Github/entrega-1-proyecto-grupo21-2024-1/Tamagotchi/tamagotchitop.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726498174355 "|tamagotchitop|test"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726498174355 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "354 " "Implemented 354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726498174355 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726498174355 ""} { "Info" "ICUT_CUT_TM_LCELLS" "329 " "Implemented 329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726498174355 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726498174355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726498174375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 09:49:34 2024 " "Processing ended: Mon Sep 16 09:49:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726498174375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726498174375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726498174375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726498174375 ""}
