````markdown
# ‚ö° QuestaSim Demo ‚Äì Simple MUX in SystemVerilog

This repo demonstrates how to set up, compile, and run a **SystemVerilog simulation** in QuestaSim using a simple MUX example.  

---

## üöÄ Quick Start  

```bash
# 1Ô∏è‚É£ Clone the repository
git clone https://github.com/your-username/questasim-mux-demo.git
cd questasim-mux-demo

# 2Ô∏è‚É£ Create a library directory (required by QuestaSim)
vlib work

# 3Ô∏è‚É£ Compile SystemVerilog files with error source info
vlog -source stimulus.sv ripple_carry_counter.sv

# 4Ô∏è‚É£ (Optional) Run static lint check to catch warnings/unused signals
vlog -lint ripple_carry_counter.sv

# 5Ô∏è‚É£ Compile all SystemVerilog files in the directory
vlog *.sv

# 6Ô∏è‚É£ Run simulation in CLI mode (no GUI)
vsim -c stimulus
````

---

## üñ•Ô∏è At the `vsim` Prompt

```tcl
# Add all signals from the stimulus module to the waveform viewer
add wave sim:/stimulus/*

# Run simulation until it finishes ($finish or $stop)
run -all
```

---

## üé® One-Liner with GUI + Waveforms

```bash
# Launch GUI, load all signals, and run the simulation to completion
vsim -debugDB stimulus -do "add wave sim:/stimulus/* ; run -all"
```

---
