#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Feb 08 23:58:29 2016
# Process ID: 10556
# Current directory: F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/impl_1
# Command line: vivado.exe -log cmpy_complex_top.vdi -applog -messageDb vivado.pb -mode batch -source cmpy_complex_top.tcl -notrace
# Log file: F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/impl_1/cmpy_complex_top.vdi
# Journal file: F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source cmpy_complex_top.tcl -notrace
