// Seed: 3485655161
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wand id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_7 = id_5 - 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  output logic [7:0] id_8;
  inout wire id_7;
  input wire id_6;
  input wire _id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_1,
      id_7,
      id_4,
      id_2,
      id_2
  );
endmodule
