{"vcs1":{"timestamp_begin":1731694846.875566280, "rt":1.79, "ut":0.35, "st":0.26}}
{"vcselab":{"timestamp_begin":1731694848.743632947, "rt":1.38, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1731694850.190194966, "rt":0.35, "ut":0.17, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731694846.296424039}
{"VCS_COMP_START_TIME": 1731694846.296424039}
{"VCS_COMP_END_TIME": 1731694852.637798944}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333608}}
{"stitch_vcselab": {"peak_mem": 231564}}
