Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 13 16:11:23 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_stopwatch_control_sets_placed.rpt
| Design       : top_stopwatch
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |             129 |           41 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              69 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------------------------------+------------------+------------------+----------------+--------------+
|            Clock Signal           |                     Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+-------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_fnd_controller/U_clk_div/CLK   |                                                       | reset_IBUF       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                    |                                                       |                  |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG                    | U_stopwatch_control_unit/FSM_onehot_state_reg[2]_3[0] | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                    | U_clock_datapath/U_clock_counter_min/E[0]             | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                    | U_stopwatch_control_unit/FSM_onehot_state_reg[2]_2[0] | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                    | U_stopwatch_control_unit/FSM_onehot_state_reg[2]_1[0] | reset_IBUF       |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                    | U_button1_detector/E[0]                               | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                    | U_clock_datapath/U_clock_counter_msec/E[0]            | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                    | U_stopwatch_control_unit/FSM_onehot_state_reg[2]_0[0] | reset_IBUF       |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                    | U_clock_datapath/U_clock_clk_div/E[0]                 | reset_IBUF       |                3 |              7 |         2.33 |
|  U_button0_detector/r_clk         |                                                       | reset_IBUF       |                2 |              8 |         4.00 |
|  U_button1_detector/r_clk_reg_n_0 |                                                       | reset_IBUF       |                3 |              8 |         2.67 |
|  U_button2_detector/r_clk_reg_n_0 |                                                       | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                    | U_stopwatch_control_unit/E[0]                         | reset_IBUF       |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG                    |                                                       | reset_IBUF       |               32 |            102 |         3.19 |
+-----------------------------------+-------------------------------------------------------+------------------+------------------+----------------+--------------+


