Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_MCU_behav xil_defaultlib.OTTER_MCU xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'immed_gen' on this module [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:117]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [/media/danny/exSSD/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:242]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
