{
    "buf/buf_indexed_port/no_arch": {
        "test_name": "buf/buf_indexed_port/no_arch",
        "verilog": "buf_indexed_port.vh",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 35.2,
        "elaboration_time(ms)": 34.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.8,
        "Pi": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "buf/buf_wire/no_arch": {
        "test_name": "buf/buf_wire/no_arch",
        "verilog": "buf_wire.vh",
        "max_rss(MiB)": 4.9,
        "exec_time(ms)": 35.2,
        "elaboration_time(ms)": 34.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 34.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "buf/range_buf_int_wide/no_arch": {
        "test_name": "buf/range_buf_int_wide/no_arch",
        "verilog": "range_buf_int_wide.vh",
        "max_rss(MiB)": 5.1,
        "exec_time(ms)": 40.5,
        "elaboration_time(ms)": 39.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.9,
        "Pi": 32,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "buf/range_buf_ultra_wide/no_arch": {
        "test_name": "buf/range_buf_ultra_wide/no_arch",
        "verilog": "range_buf_ultra_wide.vh",
        "max_rss(MiB)": 5.8,
        "exec_time(ms)": 45.7,
        "elaboration_time(ms)": 44.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 44.9,
        "Pi": 256,
        "Po": 256,
        "Longest Path": 2,
        "Average Path": 2
    },
    "buf/range_buf_wide/no_arch": {
        "test_name": "buf/range_buf_wide/no_arch",
        "verilog": "range_buf_wide.vh",
        "max_rss(MiB)": 5,
        "exec_time(ms)": 34.1,
        "elaboration_time(ms)": 33.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.7,
        "Pi": 3,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "buf/replicate_buf_int_wide/no_arch": {
        "test_name": "buf/replicate_buf_int_wide/no_arch",
        "verilog": "replicate_buf_int_wide.vh",
        "exit": 134,
        "errors": [
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "buf/replicate_buf_ultra_wide/no_arch": {
        "test_name": "buf/replicate_buf_ultra_wide/no_arch",
        "verilog": "replicate_buf_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "buf/replicate_buf_wide/no_arch": {
        "test_name": "buf/replicate_buf_wide/no_arch",
        "verilog": "replicate_buf_wide.vh",
        "exit": 134,
        "errors": [
            "[PARSE_ARGS] Yosys failed to perform elaboration"
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
