
*** Running vivado
    with args -log controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source controller.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source controller.tcl -notrace
Command: synth_design -top controller -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 430.449 ; gain = 97.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'controller' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:24]
INFO: [Synth 8-3491] module 'OLED_init' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_init.vhd:10' bound to instance 'OLEDInit' of component 'OLED_init' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:130]
INFO: [Synth 8-638] synthesizing module 'OLED_init' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_init.vhd:23]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/spi_ctrl.vhd:11' bound to instance 'spi_com' of component 'spi_ctrl' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_init.vhd:84]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/spi_ctrl.vhd:21]
WARNING: [Synth 8-614] signal 'clk_dived_delay' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/spi_ctrl.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (1#1) [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/spi_ctrl.vhd:21]
INFO: [Synth 8-3491] module 'delay' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/delay.vhd:9' bound to instance 'delay_com' of component 'delay' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_init.vhd:91]
INFO: [Synth 8-638] synthesizing module 'delay' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/delay.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'delay' (2#1) [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/delay.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'OLED_init' (3#1) [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_init.vhd:23]
INFO: [Synth 8-3491] module 'OLED_show' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:10' bound to instance 'OLEDDisplay' of component 'OLED_show' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:140]
INFO: [Synth 8-638] synthesizing module 'OLED_show' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:26]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/spi_ctrl.vhd:11' bound to instance 'spi_com' of component 'spi_ctrl' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:218]
INFO: [Synth 8-3491] module 'delay' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/delay.vhd:9' bound to instance 'delay_com' of component 'delay' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:225]
INFO: [Synth 8-3491] module 'ascii_memory' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/ascii_memory.vhd:10' bound to instance 'char_com' of component 'ascii_memory' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:230]
INFO: [Synth 8-638] synthesizing module 'ascii_memory' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/ascii_memory.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ascii_memory' (4#1) [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/ascii_memory.vhd:16]
INFO: [Synth 8-226] default block is never used [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:144]
INFO: [Synth 8-226] default block is never used [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:144]
INFO: [Synth 8-226] default block is never used [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'OLED_show' (5#1) [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:26]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/debounce.vhd:9' bound to instance 'GetBtnU' of component 'debounce' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:149]
INFO: [Synth 8-638] synthesizing module 'debounce' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/debounce.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'debounce' (6#1) [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/debounce.vhd:15]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/debounce.vhd:9' bound to instance 'GetBtnD' of component 'debounce' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:154]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/debounce.vhd:9' bound to instance 'GetBtnL' of component 'debounce' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:159]
INFO: [Synth 8-3491] module 'debounce' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/debounce.vhd:9' bound to instance 'GetBtnR' of component 'debounce' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:164]
INFO: [Synth 8-3491] module 'min_secmin_A' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/min_secmin_A.vhd:9' bound to instance 'CalMinSec' of component 'min_secmin_A' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:169]
INFO: [Synth 8-638] synthesizing module 'min_secmin_A' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/min_secmin_A.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'min_secmin_A' (7#1) [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/min_secmin_A.vhd:20]
INFO: [Synth 8-3491] module 'sort_A' declared at 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/sort_A.vhd:9' bound to instance 'CalSort' of component 'sort_A' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:174]
INFO: [Synth 8-638] synthesizing module 'sort_A' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/sort_A.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sort_A' (8#1) [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/sort_A.vhd:24]
WARNING: [Synth 8-614] signal 'input' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'data1' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'data2' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'data3' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'data4' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'data5' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'data0' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'min' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'second_min' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'sorted0' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'sorted1' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'sorted2' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'sorted3' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'sorted4' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
WARNING: [Synth 8-614] signal 'sorted5' is read in the process but is not in the sensitivity list [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'controller' (9#1) [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:24]
WARNING: [Synth 8-3331] design ascii_memory has unconnected port addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 493.051 ; gain = 160.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 493.051 ; gain = 160.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 493.051 ; gain = 160.246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/constrs_1/new/constraints.xdc:39]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/constrs_1/new/constraints.xdc:40]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/constrs_1/new/constraints.xdc:41]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/constrs_1/new/constraints.xdc:42]
Finished Parsing XDC File [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 865.926 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 865.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 865.926 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 865.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 865.926 ; gain = 533.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 865.926 ; gain = 533.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 865.926 ; gain = 533.121
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'spi_ctrl'
INFO: [Synth 8-5544] ROM "finish" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clk_dived_delay" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'delay'
INFO: [Synth 8-5544] ROM "ms_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "temp_delay_ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'present_screen_reg[0,1][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[0,2][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[0,3][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[0,4][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[0,11][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[0,12][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[0,13][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[0,14][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[0,15][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[1,7][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[1,8][7:0]' into 'present_screen_reg[1,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[1,9][7:0]' into 'present_screen_reg[1,1][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[1,10][7:0]' into 'present_screen_reg[1,2][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[1,15][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[2,0][7:0]' into 'present_screen_reg[1,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[2,1][7:0]' into 'present_screen_reg[1,1][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[2,2][7:0]' into 'present_screen_reg[1,2][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[2,4][7:0]' into 'present_screen_reg[1,12][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[2,7][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[2,8][7:0]' into 'present_screen_reg[1,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[2,9][7:0]' into 'present_screen_reg[1,1][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[2,10][7:0]' into 'present_screen_reg[1,2][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[2,12][7:0]' into 'present_screen_reg[1,12][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[2,15][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[3,0][7:0]' into 'present_screen_reg[1,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[3,7][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[3,12][7:0]' into 'present_screen_reg[1,12][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-4471] merging register 'present_screen_reg[3,15][7:0]' into 'present_screen_reg[0,0][7:0]' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/OLED_show.vhd:251]
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "present_screen_reg[0,0]0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_ms0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "init_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leds" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 sending |                              010 |                               01
                    done |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'one-hot' in module 'spi_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                delaying |                               01 |                               01
                    done |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                    init |                             0001 |                             0001
                  input0 |                             0010 |                             0010
                  input1 |                             0011 |                             0011
                  input2 |                             0100 |                             0100
                  input3 |                             0101 |                             0101
                  input4 |                             0110 |                             0110
                  input5 |                             0111 |                             0111
               confirmed |                             1000 |                             1010
                showsort |                             1001 |                             1001
              showminsec |                             1010 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'controller'
WARNING: [Synth 8-327] inferring latch for variable 'data0_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:170]
WARNING: [Synth 8-327] inferring latch for variable 'data1_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:170]
WARNING: [Synth 8-327] inferring latch for variable 'data2_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:170]
WARNING: [Synth 8-327] inferring latch for variable 'data3_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:171]
WARNING: [Synth 8-327] inferring latch for variable 'data4_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:171]
WARNING: [Synth 8-327] inferring latch for variable 'data5_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:171]
WARNING: [Synth 8-327] inferring latch for variable 'leds_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:195]
WARNING: [Synth 8-327] inferring latch for variable 'num0_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:142]
WARNING: [Synth 8-327] inferring latch for variable 'num1_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:142]
WARNING: [Synth 8-327] inferring latch for variable 'num2_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:142]
WARNING: [Synth 8-327] inferring latch for variable 'num3_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'num4_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'num5_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:143]
WARNING: [Synth 8-327] inferring latch for variable 'index_reg' [D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.srcs/sources_1/new/controller.vhd:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 865.926 ; gain = 533.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 12    
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	  26 Input     11 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	  26 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 68    
	   8 Input      8 Bit        Muxes := 16    
	  11 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 14    
	   3 Input      6 Bit        Muxes := 6     
	  11 Input      6 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 20    
	  11 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	  26 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 15    
	  28 Input      1 Bit        Muxes := 10    
	  26 Input      1 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      8 Bit        Muxes := 6     
	  11 Input      6 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 19    
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 9     
Module spi_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module delay 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module OLED_init 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 10    
Module ascii_memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module OLED_show 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  26 Input     11 Bit        Muxes := 1     
	  26 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 20    
	   8 Input      8 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 14    
	   3 Input      6 Bit        Muxes := 6     
	  26 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 3     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module min_secmin_A 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
Module sort_A 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "temp_delay_ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6040] Register temp_addr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,11][0]' (FDE) to 'OLEDDisplay/present_screen_reg[3,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[2,11][0]' (FDE) to 'OLEDDisplay/present_screen_reg[2,11][1]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,10][0]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,9][0]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,9][0]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,8][0]' (FDE) to 'OLEDDisplay/present_screen_reg[3,8][5]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,7][0]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,6][0]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,5][0]' (FDE) to 'OLEDDisplay/present_screen_reg[0,5][6]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,4][0]' (FDE) to 'OLEDDisplay/present_screen_reg[3,4][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,4][0]' (FDE) to 'OLEDDisplay/present_screen_reg[1,4][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,12][0]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,3][0]' (FDE) to 'OLEDDisplay/present_screen_reg[3,3][1]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,3][0]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[2,3][0]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,2][0]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,2][0]' (FDE) to 'OLEDDisplay/present_screen_reg[1,2][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,1][0]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,1][0]' (FDE) to 'OLEDDisplay/present_screen_reg[1,1][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,0][0]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,0][0]' (FDRE) to 'OLEDDisplay/after_update_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,0][7]' (FDRE) to 'OLEDDisplay/after_update_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,11][1]' (FDE) to 'OLEDDisplay/present_screen_reg[3,11][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,11][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[2,11][1]' (FDE) to 'OLEDDisplay/present_screen_reg[2,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,10][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,9][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,9][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,8][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,7][1]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,6][1]' (FDE) to 'OLEDDisplay/present_screen_reg[0,6][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,5][1]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,4][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,4][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,4][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,12][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,12][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,3][1]' (FDE) to 'OLEDDisplay/present_screen_reg[3,3][6]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,3][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[2,3][1]' (FDE) to 'OLEDDisplay/present_screen_reg[2,3][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,2][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,2][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,1][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,0][1]' (FDE) to 'OLEDDisplay/present_screen_reg[1,0][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,0][1]' (FDRE) to 'OLEDDisplay/after_update_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,11][2]' (FDE) to 'OLEDDisplay/present_screen_reg[2,11][2]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[2,11][2]' (FDE) to 'OLEDDisplay/present_screen_reg[2,11][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,10][2]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][6]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,10][2]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,9][2]' (FDE) to 'OLEDDisplay/present_screen_reg[0,9][6]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,9][2]' (FDE) to 'OLEDDisplay/present_screen_reg[3,9][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,8][2]' (FDE) to 'OLEDDisplay/present_screen_reg[0,8][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,8][2]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,7][2]' (FDE) to 'OLEDDisplay/present_screen_reg[2,11][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,6][2]' (FDE) to 'OLEDDisplay/present_screen_reg[0,6][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,5][2]' (FDE) to 'OLEDDisplay/present_screen_reg[2,11][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,4][2]' (FDE) to 'OLEDDisplay/present_screen_reg[3,4][6]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,4][2]' (FDE) to 'OLEDDisplay/present_screen_reg[1,4][6]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,12][2]' (FDE) to 'OLEDDisplay/present_screen_reg[2,11][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,3][2]' (FDE) to 'OLEDDisplay/present_screen_reg[3,3][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,3][2]' (FDE) to 'OLEDDisplay/present_screen_reg[2,11][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[2,3][2]' (FDE) to 'OLEDDisplay/present_screen_reg[2,11][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,2][2]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,2][2]' (FDE) to 'OLEDDisplay/present_screen_reg[1,2][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,1][2]' (FDE) to 'OLEDDisplay/present_screen_reg[1,1][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,0][2]' (FDE) to 'OLEDDisplay/present_screen_reg[1,0][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,0][2]' (FDRE) to 'OLEDDisplay/after_update_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[2,11][3]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,10][3]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,10][3]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,9][3]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,8][3]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,8][3]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,7][3]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,6][3]' (FDE) to 'OLEDDisplay/present_screen_reg[0,6][6]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,4][3]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,4][3]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,12][3]' (FDE) to 'OLEDDisplay/present_screen_reg[1,12][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,3][3]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,3][3]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[2,3][3]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,2][3]' (FDE) to 'OLEDDisplay/present_screen_reg[1,2][6]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,1][3]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,1][3]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,0][3]' (FDE) to 'OLEDDisplay/present_screen_reg[1,0][6]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,0][3]' (FDRE) to 'OLEDDisplay/after_update_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,11][4]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,11][4]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][5]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,10][4]' (FDE) to 'OLEDDisplay/present_screen_reg[3,10][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,10][4]' (FDE) to 'OLEDDisplay/present_screen_reg[3,8][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,8][4]' (FDE) to 'OLEDDisplay/present_screen_reg[0,8][6]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,8][4]' (FDE) to 'OLEDDisplay/present_screen_reg[0,6][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,7][4]' (FDE) to 'OLEDDisplay/present_screen_reg[0,7][6]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,6][4]' (FDE) to 'OLEDDisplay/present_screen_reg[1,2][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,5][4]' (FDE) to 'OLEDDisplay/present_screen_reg[0,10][6]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,2][4]' (FDE) to 'OLEDDisplay/present_screen_reg[1,2][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,2][4]' (FDE) to 'OLEDDisplay/present_screen_reg[1,0][4]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,1][4]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][5]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,1][4]' (FDE) to 'OLEDDisplay/present_screen_reg[1,1][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OLEDDisplay/present_screen_reg[1,0][4] )
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[0,0][4]' (FDRE) to 'OLEDDisplay/after_update_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[3,11][5]' (FDE) to 'OLEDDisplay/present_screen_reg[1,11][5]'
INFO: [Synth 8-3886] merging instance 'OLEDDisplay/present_screen_reg[1,11][5]' (FDE) to 'OLEDDisplay/present_screen_reg[2,11][5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\OLEDDisplay/present_screen_reg[3,1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OLEDDisplay/after_update_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\OLEDDisplay/after_update_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\OLEDDisplay/after_char_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\OLEDDisplay/temp_delay_ms_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OLEDDisplay/temp_delay_ms_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\OLEDDisplay/after_page_state_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1021.379 ; gain = 688.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|OLED_init   | after_state       | 32x1          | LUT            | 
|OLED_init   | after_state       | 32x5          | LUT            | 
|OLED_init   | temp_sdata        | 32x1          | LUT            | 
|OLED_init   | temp_sdata        | 32x8          | LUT            | 
|OLED_show   | after_state       | 32x1          | LUT            | 
|OLED_show   | temp_addr         | 32x1          | LUT            | 
|OLED_init   | after_state       | 32x5          | LUT            | 
|OLED_init   | temp_sdata        | 32x8          | LUT            | 
|OLED_init   | after_state       | 32x1          | LUT            | 
|OLED_init   | temp_sdata        | 32x1          | LUT            | 
|OLED_show   | after_state       | 32x1          | LUT            | 
|OLED_show   | temp_addr         | 32x1          | LUT            | 
|OLED_show   | char_com/dout_reg | 1024x8        | Block RAM      | 
+------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_5/OLEDDisplay/char_com/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1021.379 ; gain = 688.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1279.406 ; gain = 946.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance OLEDDisplay/char_com/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1279.406 ; gain = 946.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1279.406 ; gain = 946.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1279.406 ; gain = 946.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1279.406 ; gain = 946.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1279.406 ; gain = 946.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1279.406 ; gain = 946.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1279.406 ; gain = 946.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    70|
|3     |LUT1     |    14|
|4     |LUT2     |    32|
|5     |LUT3     |   167|
|6     |LUT4     |   213|
|7     |LUT5     |   225|
|8     |LUT6     |   341|
|9     |MUXF7    |    16|
|10    |MUXF8    |     2|
|11    |RAMB18E1 |     1|
|12    |FDCE     |    16|
|13    |FDPE     |     4|
|14    |FDRE     |   340|
|15    |FDSE     |    13|
|16    |LD       |   105|
|17    |IBUF     |    14|
|18    |OBUF     |    12|
+------+---------+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |  1587|
|2     |  CalMinSec   |min_secmin_A |   197|
|3     |  CalSort     |sort_A       |   375|
|4     |  GetBtnD     |debounce     |    45|
|5     |  GetBtnL     |debounce_0   |    40|
|6     |  GetBtnR     |debounce_1   |    39|
|7     |  GetBtnU     |debounce_2   |    43|
|8     |  OLEDDisplay |OLED_show    |   482|
|9     |    char_com  |ascii_memory |     5|
|10    |    delay_com |delay_3      |    57|
|11    |    spi_com   |spi_ctrl_4   |    48|
|12    |  OLEDInit    |OLED_init    |   166|
|13    |    delay_com |delay        |    57|
|14    |    spi_com   |spi_ctrl     |    51|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1279.406 ; gain = 946.602
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1279.406 ; gain = 573.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1279.406 ; gain = 946.602
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 194 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1279.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 105 instances were transformed.
  LD => LDCE: 105 instances

INFO: [Common 17-83] Releasing license: Synthesis
227 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1279.406 ; gain = 959.750
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1279.406 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/program/vivadoProjects/VHDLCourseDesign/VHDLCourseDesign.runs/synth_1/controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file controller_utilization_synth.rpt -pb controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 25 16:53:28 2021...
