{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704166983302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704166983322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 01 20:43:03 2024 " "Processing started: Mon Jan 01 20:43:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704166983322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704166983322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR_filter -c FIR_filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR_filter -c FIR_filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704166983322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704166984124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704166984124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_symmetric.sv 2 2 " "Found 2 design units, including 2 entities, in source file fir_symmetric.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_symmetric " "Found entity 1: FIR_symmetric" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704166995388 ""} { "Info" "ISGN_ENTITY_NAME" "2 tap " "Found entity 2: tap" {  } { { "FIR_symmetric.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704166995388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704166995388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_filter_DirectForm " "Found entity 1: FIR_filter_DirectForm" {  } { { "FIR_direct.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_direct.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704166995401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704166995401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_adderTree " "Found entity 1: FIR_adderTree" {  } { { "FIR_parallel.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704166995408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704166995408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FIR_directForm " "Found entity 1: tb_FIR_directForm" {  } { { "FIR_tb.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_tb.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704166995408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704166995408 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "clkSync.sv " "Can't analyze file -- file clkSync.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1704166995418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_top " "Found entity 1: FIR_top" {  } { { "fir_top.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/fir_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704166995427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704166995427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR_top " "Elaborating entity \"FIR_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704166995477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_signalReg fir_top.sv(9) " "Verilog HDL or VHDL warning at fir_top.sv(9): object \"output_signalReg\" assigned a value but never read" {  } { { "fir_top.sv" "" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/fir_top.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704166995478 "|FIR_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_symmetric FIR_symmetric:filter " "Elaborating entity \"FIR_symmetric\" for hierarchy \"FIR_symmetric:filter\"" {  } { { "fir_top.sv" "filter" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/fir_top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[0\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[0\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[0\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[1\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[1\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[1\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[2\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[2\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[2\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[3\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[3\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[3\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[4\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[4\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[4\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[5\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[5\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[5\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[6\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[6\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[6\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[7\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[7\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[7\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[8\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[8\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[8\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[9\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[9\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[9\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[10\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[10\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[10\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[11\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[11\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[11\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[12\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[12\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[12\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[13\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[13\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[13\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166995997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[14\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[14\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[14\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166996016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[15\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[15\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[15\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166996033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[16\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[16\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[16\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166996048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[17\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[17\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[17\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166996067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[18\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[18\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[18\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166996082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[19\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[19\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[19\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166996098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[20\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[20\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[20\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166996120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[21\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[21\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[21\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166996139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[22\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[22\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[22\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166996151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[23\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[23\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[23\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166996171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[24\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[24\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[24\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166996186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tap FIR_symmetric:filter\|tap:generate_FIR_taps\[25\].U0 " "Elaborating entity \"tap\" for hierarchy \"FIR_symmetric:filter\|tap:generate_FIR_taps\[25\].U0\"" {  } { { "FIR_symmetric.sv" "generate_FIR_taps\[25\].U0" { Text "C:/Users/flipa/OneDrive - UBC/Projects/Parallel-FIR-filter-verilog/FIR_symmetric.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166996201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704166997930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704166999412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704166999412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3131 " "Implemented 3131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704166999878 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704166999878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3014 " "Implemented 3014 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704166999878 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "52 " "Implemented 52 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704166999878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704166999878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704166999919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 01 20:43:19 2024 " "Processing ended: Mon Jan 01 20:43:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704166999919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704166999919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704166999919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704166999919 ""}
