
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jielei' on host 'UTS-HP-WS' (Linux_x86_64 version 6.8.0-47-generic) on Mon Feb 24 19:55:00 AEDT 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% 
PROJ=run_hls
INFO: [HLS 200-1510] Running: open_project -reset proj_pulseDetector 
INFO: [HLS 200-10] Opening and resetting project '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector'.
INFO: [HLS 200-1510] Running: set_top pulseDetector 
INFO: [HLS 200-1510] Running: add_files pulseDetector.cpp 
INFO: [HLS 200-10] Adding design file 'pulseDetector.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb pulseDetector_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'pulseDetector_tb.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb RxSignal_in.txt 
INFO: [HLS 200-10] Adding test bench file 'RxSignal_in.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb CorrFilter_in.txt 
INFO: [HLS 200-10] Adding test bench file 'CorrFilter_in.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb peak_out.txt 
INFO: [HLS 200-10] Adding test bench file 'peak_out.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb location_out.txt 
INFO: [HLS 200-10] Adding test bench file 'location_out.txt' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z035-fbg676-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z035-fbg676-1'
INFO: [HLS 200-1510] Running: create_clock -period 300MHz 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.417ns.
INFO: [HLS 200-1510] Running: config_rtl -reset control 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../pulseDetector_tb.cpp in debug mode
   Compiling ../../../../pulseDetector.cpp in debug mode
   Generating csim.exe
Hardware Peak: 0.0499725, Location: 3682
Reference Peak: 0.0501709, Location: 3683
Test passed!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 5000
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.5 seconds. CPU system time: 0.53 seconds. Elapsed time: 6.2 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 256.984 MB.
INFO: [HLS 200-10] Analyzing design file 'pulseDetector.cpp' ... 
WARNING: [HLS 207-5516] the 'dim' option to 'Stream' pragma is not supported and will be ignored (pulseDetector.cpp:60:52)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.08 seconds. CPU system time: 0.67 seconds. Elapsed time: 6.07 seconds; current allocated memory: 259.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,557 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 486 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,180 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,836 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,838 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,858 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,566 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 895 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,558 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,558 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,558 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,571 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,584 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-366] Duplicating function 'std::complex<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::imag() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (pulseDetector.cpp:34:69)
WARNING: [HLS 214-366] Duplicating function 'std::complex<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::imag() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design.
WARNING: [HLS 214-366] Duplicating function 'std::complex<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::real() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (pulseDetector.cpp:34:43)
WARNING: [HLS 214-366] Duplicating function 'std::complex<ap_fixed<18, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::real() const' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design.
INFO: [HLS 214-248] Applying array_partition to 'dataBuff._M_real': Complete partitioning on dimension 1. (pulseDetector.cpp:6:25)
INFO: [HLS 214-248] Applying array_partition to 'dataBuff._M_imag': Complete partitioning on dimension 1. (pulseDetector.cpp:6:25)
INFO: [HLS 214-248] Applying array_partition to 'corrFilterBuff._M_real': Complete partitioning on dimension 1. (pulseDetector.cpp:13:25)
INFO: [HLS 214-248] Applying array_partition to 'corrFilterBuff._M_imag': Complete partitioning on dimension 1. (pulseDetector.cpp:13:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'CorrFilter' with compact=bit mode in 36-bits (pulseDetector.cpp:57:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'RxSignal' with compact=bit mode in 36-bits (pulseDetector.cpp:57:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_15_2> at pulseDetector.cpp:15:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_19_3> at pulseDetector.cpp:19:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_23_4' is marked as complete unroll implied by the pipeline pragma (pulseDetector.cpp:23:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_5' is marked as complete unroll implied by the pipeline pragma (pulseDetector.cpp:30:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_4' (pulseDetector.cpp:23:26) in function 'matchFilter' completely with a factor of 63 (pulseDetector.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_5' (pulseDetector.cpp:30:26) in function 'matchFilter' completely with a factor of 64 (pulseDetector.cpp:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.73 seconds. CPU system time: 0.52 seconds. Elapsed time: 7.72 seconds; current allocated memory: 261.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 261.242 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 269.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-120] pulseDetector.cpp:34: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 271.617 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'pulseDetector' (pulseDetector.cpp:57:1), detected/extracted 2 process function(s): 
	 'matchFilter'
	 'peakFinder'.
INFO: [XFORM 203-11] Balancing expressions in function 'matchFilter' (pulseDetector.cpp:5:32)...126 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 298.281 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 336.062 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pulseDetector' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matchFilter_Pipeline_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_15_2'
WARNING: [HLS 200-871] Estimated clock period (3.498 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.417 ns, effective delay budget: 2.916 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'matchFilter_Pipeline_VITIS_LOOP_15_2' consists of the following:
	'store' operation 0 bit ('i_write_ln15', pulseDetector.cpp:15) of constant 0 on local variable 'i', pulseDetector.cpp:15 [260]  (1.588 ns)
	'load' operation 7 bit ('i', pulseDetector.cpp:15) on local variable 'i', pulseDetector.cpp:15 [263]  (0.000 ns)
	blocking operation 1.91028 ns on control path)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 342.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 342.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matchFilter_Pipeline_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sub_ln389) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 21, loop 'VITIS_LOOP_19_3'
WARNING: [HLS 200-871] Estimated clock period (3.268 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.417 ns, effective delay budget: 2.916 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'matchFilter_Pipeline_VITIS_LOOP_19_3' consists of the following:
	'store' operation 0 bit ('i_write_ln19', pulseDetector.cpp:19) of constant 0 on local variable 'i', pulseDetector.cpp:19 [642]  (1.588 ns)
	'load' operation 13 bit ('i', pulseDetector.cpp:19) on local variable 'i', pulseDetector.cpp:19 [645]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln19', pulseDetector.cpp:19) [708]  (1.679 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 356.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 356.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matchFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.458 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.417 ns, effective delay budget: 2.916 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'matchFilter' consists of the following:
	'call' operation 0 bit ('_ln0') to 'matchFilter_Pipeline_VITIS_LOOP_15_2' [136]  (3.458 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 356.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 356.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'peakFinder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_43_1'
WARNING: [HLS 200-871] Estimated clock period (4.856 ns) exceeds the target (target clock period: 3.333 ns, clock uncertainty: 0.417 ns, effective delay budget: 2.916 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'peakFinder' consists of the following:
	'store' operation 0 bit ('n_write_ln43', pulseDetector.cpp:43) of constant 0 on local variable 'n', pulseDetector.cpp:43 [8]  (1.588 ns)
	'load' operation 13 bit ('n', pulseDetector.cpp:43) on local variable 'n', pulseDetector.cpp:43 [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln43', pulseDetector.cpp:43) [14]  (1.679 ns)
	'store' operation 0 bit ('n_write_ln43', pulseDetector.cpp:43) of variable 'n', pulseDetector.cpp:43 on local variable 'n', pulseDetector.cpp:43 [28]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 356.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 356.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pulseDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 356.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 356.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matchFilter_Pipeline_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matchFilter_Pipeline_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_15_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matchFilter_Pipeline_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 358.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matchFilter_Pipeline_VITIS_LOOP_19_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matchFilter_Pipeline_VITIS_LOOP_19_3' pipeline 'VITIS_LOOP_19_3' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_19_3' in module 'matchFilter_Pipeline_VITIS_LOOP_19_3', because the estimated Stream Port Number is 25, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1553.html
INFO: [RTGEN 206-104] Estimated max fanout for 'matchFilter_Pipeline_VITIS_LOOP_19_3' is 11471 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18s_18s_34s_34_4_1': 65 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_18s_18s_34s_34_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_18s_34_4_1': 129 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matchFilter_Pipeline_VITIS_LOOP_19_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 382.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matchFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'matchFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.68 seconds; current allocated memory: 414.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'peakFinder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'peakFinder' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'peakFinder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 414.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pulseDetector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'pulseDetector/RxSignal' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pulseDetector/CorrFilter' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pulseDetector/peak' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pulseDetector/location' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pulseDetector' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pulseDetector'.
INFO: [RTMG 210-285] Implementing FIFO 'FilterOut_U(pulseDetector_fifo_w18_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_peakFinder_U0_U(pulseDetector_start_for_peakFinder_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 416.215 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 417.074 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 429.266 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pulseDetector.
INFO: [VLOG 209-307] Generating Verilog RTL for pulseDetector.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.95 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14.7 seconds. CPU system time: 1.47 seconds. Elapsed time: 19.99 seconds; current allocated memory: 172.859 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_pulseDetector.cpp
   Compiling apatb_pulseDetector_util.cpp
   Compiling pulseDetector.cpp_pre.cpp.tb.cpp
   Compiling pulseDetector_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_pulseDetector_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Hardware Peak: 0.0499725, Location: 3682
Reference Peak: 0.0501709, Location: 3683
Test passed!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 5000
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_pulseDetector_top glbl -Oenable_linking_all_libraries -prj pulseDetector.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s pulseDetector 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_peakFinder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_peakFinder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_start_for_peakFinder_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_start_for_peakFinder_U0
INFO: [VRFC 10-311] analyzing module pulseDetector_start_for_peakFinder_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_fifo_w18_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_fifo_w18_d4_S
INFO: [VRFC 10-311] analyzing module pulseDetector_fifo_w18_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_matchFilter_Pipeline_VITIS_LOOP_15_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_matchFilter_Pipeline_VITIS_LOOP_15_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_matchFilter_Pipeline_VITIS_LOOP_19_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_matchFilter_Pipeline_VITIS_LOOP_19_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_matchFilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_matchFilter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_mac_mulsub_18s_18s_34s_34_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_mac_mulsub_18s_18s_34s_34_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module pulseDetector_mac_mulsub_18s_18s_34s_34_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_pulseDetector_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/AESL_autofifo_RxSignal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_RxSignal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_mac_muladd_18s_18s_34s_34_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_mac_muladd_18s_18s_34s_34_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module pulseDetector_mac_muladd_18s_18s_34s_34_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/AESL_autofifo_CorrFilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_CorrFilter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_mul_18s_18s_34_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulseDetector_mul_18s_18s_34_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_fifo_w18_d4_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector_start_for_peakFinder_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.pulseDetector_flow_control_loop_...
Compiling module xil_defaultlib.pulseDetector_matchFilter_Pipeli...
Compiling module xil_defaultlib.pulseDetector_mul_18s_18s_34_4_1...
Compiling module xil_defaultlib.pulseDetector_mac_mulsub_18s_18s...
Compiling module xil_defaultlib.pulseDetector_mac_mulsub_18s_18s...
Compiling module xil_defaultlib.pulseDetector_mac_muladd_18s_18s...
Compiling module xil_defaultlib.pulseDetector_mac_muladd_18s_18s...
Compiling module xil_defaultlib.pulseDetector_matchFilter_Pipeli...
Compiling module xil_defaultlib.pulseDetector_matchFilter
Compiling module xil_defaultlib.pulseDetector_flow_control_loop_...
Compiling module xil_defaultlib.pulseDetector_peakFinder
Compiling module xil_defaultlib.pulseDetector_fifo_w18_d4_S_Shif...
Compiling module xil_defaultlib.pulseDetector_fifo_w18_d4_S
Compiling module xil_defaultlib.pulseDetector_start_for_peakFind...
Compiling module xil_defaultlib.pulseDetector_start_for_peakFind...
Compiling module xil_defaultlib.pulseDetector
Compiling module xil_defaultlib.AESL_autofifo_RxSignal
Compiling module xil_defaultlib.AESL_autofifo_CorrFilter
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_pulseDetector_top
Compiling module work.glbl
Built simulation snapshot pulseDetector

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/pulseDetector/xsim_script.tcl
# xsim {pulseDetector} -autoloadwcfg -tclbatch {pulseDetector.tcl}
Time resolution is 1 ps
source pulseDetector.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "109000"
// RTL Simulation : 1 / 1 [100.00%] @ "17112000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 17132530 ps : File "/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/sim/verilog/pulseDetector.autotb.v" Line 394
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb 24 19:55:58 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Hardware Peak: 0.0499725, Location: 3682
Reference Peak: 0.0501709, Location: 3683
Test passed!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 5000
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 33.94 seconds. CPU system time: 2.92 seconds. Elapsed time: 31.22 seconds; current allocated memory: 10.324 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1371.117 ; gain = 0.023 ; free physical = 2833 ; free virtual = 38911
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 19:56:11 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module pulseDetector
## set language verilog
## set family zynq
## set device xc7z035
## set package -fbg676
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "3.333"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:pulseDetector:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project proj_pulseDetector
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {pulseDetector_flow_control_loop_pipe_sequential_init pulseDetector_mul_18s_18s_34_4_1 pulseDetector_mac_mulsub_18s_18s_34s_34_4_1 pulseDetector_mac_muladd_18s_18s_34s_34_4_1 pulseDetector_flow_control_loop_pipe pulseDetector_fifo_w18_d4_S pulseDetector_start_for_peakFinder_U0}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.734 ; gain = 34.836 ; free physical = 3339 ; free virtual = 39413
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1716.168 ; gain = 64.031 ; free physical = 3061 ; free virtual = 39135
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-02-24 19:56:34 AEDT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Feb 24 19:56:34 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Feb 24 19:56:34 2025] Launched synth_1...
Run output will be captured here: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/runme.log
[Mon Feb 24 19:56:34 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.027 ; gain = 37.836 ; free physical = 2558 ; free virtual = 38669
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z035fbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-1686] The version limit for your license is '2025.02' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xc7z035fbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3890769
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.137 ; gain = 402.746 ; free physical = 1396 ; free virtual = 37494
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-3890511-UTS-HP-WS/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-3890511-UTS-HP-WS/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2260.105 ; gain = 490.715 ; free physical = 1292 ; free virtual = 37391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.949 ; gain = 505.559 ; free physical = 1292 ; free virtual = 37390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.949 ; gain = 505.559 ; free physical = 1292 ; free virtual = 37390
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2274.949 ; gain = 0.000 ; free physical = 1291 ; free virtual = 37390
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.879 ; gain = 0.000 ; free physical = 1290 ; free virtual = 37388
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2331.914 ; gain = 0.000 ; free physical = 1290 ; free virtual = 37388
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1289 ; free virtual = 37386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035fbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1289 ; free virtual = 37386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1289 ; free virtual = 37386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1287 ; free virtual = 37385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1286 ; free virtual = 37384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1286 ; free virtual = 37384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1286 ; free virtual = 37384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1289 ; free virtual = 37387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1290 ; free virtual = 37389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1290 ; free virtual = 37389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1290 ; free virtual = 37389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1290 ; free virtual = 37389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1290 ; free virtual = 37389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1290 ; free virtual = 37389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1290 ; free virtual = 37389
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2331.914 ; gain = 505.559 ; free physical = 1290 ; free virtual = 37389
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2331.914 ; gain = 562.523 ; free physical = 1290 ; free virtual = 37389
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.914 ; gain = 0.000 ; free physical = 1290 ; free virtual = 37389
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.914 ; gain = 0.000 ; free physical = 1566 ; free virtual = 37668
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 329942fd
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2331.914 ; gain = 983.980 ; free physical = 1565 ; free virtual = 37666
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1868.925; main = 1543.470; forked = 355.721
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3306.086; main = 2315.875; forked = 990.211
INFO: [Common 17-1381] The checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 19:58:29 2025...
[Mon Feb 24 19:58:32 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:58 ; elapsed = 00:01:59 . Memory (MB): peak = 1716.168 ; gain = 0.000 ; free physical = 2922 ; free virtual = 39028
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-02-24 19:58:32 AEDT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z035fbg676-1
INFO: [Device 21-403] Loading part xc7z035fbg676-1
INFO: [Project 1-454] Reading design checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1930.645 ; gain = 0.000 ; free physical = 2741 ; free virtual = 38841
INFO: [Netlist 29-17] Analyzing 897 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2058.055 ; gain = 0.000 ; free physical = 2592 ; free virtual = 38699
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2058.090 ; gain = 341.922 ; free physical = 2598 ; free virtual = 38706
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-02-24 19:58:39 AEDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/pulseDetector_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/pulseDetector_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/pulseDetector_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2687.918 ; gain = 629.828 ; free physical = 2109 ; free virtual = 38202
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/pulseDetector_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/pulseDetector_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/pulseDetector_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z035fbg676-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.48%  | OK     |
#  | FD                                                        | 50%       | 3.08%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.03%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 28.67% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 28.67% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 3223      | 75     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.34   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/report/pulseDetector_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 5 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-02-24 19:58:55 AEDT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-02-24 19:58:55 AEDT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-02-24 19:58:55 AEDT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-02-24 19:58:56 AEDT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-02-24 19:58:56 AEDT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-02-24 19:58:56 AEDT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-02-24 19:58:56 AEDT
HLS EXTRACTION: synth area_totals:  0 171900 343800 900 1000 0 0
HLS EXTRACTION: synth area_current: 0 2547 10586 258 0 0 19 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 171900 LUT 2547 AVAIL_FF 343800 FF 10586 AVAIL_DSP 900 DSP 258 AVAIL_BRAM 1000 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 19 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/report/verilog/pulseDetector_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             proj_pulseDetector
Solution:            solution1
Device target:       xc7z035-fbg676-1
Report date:         Mon Feb 24 19:58:56 AEDT 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2547
FF:           10586
DSP:            258
BRAM:             0
URAM:             0
LATCH:            0
SRL:             19
CLB:              0

#=== Final timing ===
CP required:                     3.333
CP achieved post-synthesis:      3.062
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-02-24 19:58:56 AEDT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-02-24 19:58:56 AEDT
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 19:58:56 2025...
INFO: [HLS 200-802] Generated output file proj_pulseDetector/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 184.17 seconds. CPU system time: 9.18 seconds. Elapsed time: 182.58 seconds; current allocated memory: 9.965 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format syn_dcp 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1371.680 ; gain = 0.023 ; free physical = 3361 ; free virtual = 39457
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 19:59:13 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module pulseDetector
## set language verilog
## set family zynq
## set device xc7z035
## set package -fbg676
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "3.333"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:pulseDetector:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp "./report/${top_module}.dcp"
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project proj_pulseDetector
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {pulseDetector_flow_control_loop_pipe_sequential_init pulseDetector_mul_18s_18s_34_4_1 pulseDetector_mac_mulsub_18s_18s_34s_34_4_1 pulseDetector_mac_muladd_18s_18s_34s_34_4_1 pulseDetector_flow_control_loop_pipe pulseDetector_fifo_w18_d4_S pulseDetector_start_for_peakFinder_U0}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.043 ; gain = 36.836 ; free physical = 3441 ; free virtual = 39502
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1724.480 ; gain = 72.035 ; free physical = 3136 ; free virtual = 39198
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-02-24 19:59:36 AEDT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Feb 24 19:59:36 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Feb 24 19:59:36 2025] Launched synth_1...
Run output will be captured here: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/runme.log
[Mon Feb 24 19:59:36 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1345.727 ; gain = 0.023 ; free physical = 2685 ; free virtual = 38782
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z035fbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-1686] The version limit for your license is '2025.02' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xc7z035fbg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3893342
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2171.836 ; gain = 401.746 ; free physical = 1540 ; free virtual = 37639
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-3893088-UTS-HP-WS/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-3893088-UTS-HP-WS/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2259.805 ; gain = 489.715 ; free physical = 1436 ; free virtual = 37536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.648 ; gain = 504.559 ; free physical = 1436 ; free virtual = 37536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2274.648 ; gain = 504.559 ; free physical = 1436 ; free virtual = 37536
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2274.648 ; gain = 0.000 ; free physical = 1436 ; free virtual = 37536
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.578 ; gain = 0.000 ; free physical = 1437 ; free virtual = 37536
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2331.613 ; gain = 0.000 ; free physical = 1436 ; free virtual = 37536
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1436 ; free virtual = 37541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035fbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1436 ; free virtual = 37541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1436 ; free virtual = 37541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1434 ; free virtual = 37540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1431 ; free virtual = 37537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1429 ; free virtual = 37535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1429 ; free virtual = 37535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1427 ; free virtual = 37534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1423 ; free virtual = 37524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1423 ; free virtual = 37524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1423 ; free virtual = 37524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1424 ; free virtual = 37525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1424 ; free virtual = 37525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1424 ; free virtual = 37525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1424 ; free virtual = 37525
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2331.613 ; gain = 504.559 ; free physical = 1423 ; free virtual = 37524
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.613 ; gain = 561.523 ; free physical = 1423 ; free virtual = 37524
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.613 ; gain = 0.000 ; free physical = 1423 ; free virtual = 37524
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2331.613 ; gain = 0.000 ; free physical = 1723 ; free virtual = 37824
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 329942fd
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2331.613 ; gain = 979.949 ; free physical = 1723 ; free virtual = 37824
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1866.751; main = 1540.894; forked = 355.889
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3305.785; main = 2315.574; forked = 990.211
INFO: [Common 17-1381] The checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 20:01:29 2025...
[Mon Feb 24 20:01:33 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:57 ; elapsed = 00:01:57 . Memory (MB): peak = 1724.480 ; gain = 0.000 ; free physical = 3103 ; free virtual = 39202
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-02-24 20:01:33 AEDT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z035fbg676-1
INFO: [Device 21-403] Loading part xc7z035fbg676-1
INFO: [Project 1-454] Reading design checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1930.008 ; gain = 0.000 ; free physical = 2892 ; free virtual = 38992
INFO: [Netlist 29-17] Analyzing 897 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
Finished Parsing XDC File [/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/pulseDetector.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2058.418 ; gain = 0.000 ; free physical = 2807 ; free virtual = 38905
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2058.453 ; gain = 333.973 ; free physical = 2806 ; free virtual = 38904
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-02-24 20:01:39 AEDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/pulseDetector_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/pulseDetector_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/pulseDetector_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2688.312 ; gain = 629.859 ; free physical = 2275 ; free virtual = 38378
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/pulseDetector_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/pulseDetector_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/pulseDetector_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z035fbg676-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.48%  | OK     |
#  | FD                                                        | 50%       | 3.08%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.03%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 28.67% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 28.67% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 3223      | 75     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.34   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/report/pulseDetector_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 6 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-02-24 20:01:56 AEDT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-02-24 20:01:56 AEDT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-02-24 20:01:56 AEDT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-02-24 20:01:56 AEDT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-02-24 20:01:57 AEDT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-02-24 20:01:57 AEDT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-02-24 20:01:57 AEDT
HLS EXTRACTION: synth area_totals:  0 171900 343800 900 1000 0 0
HLS EXTRACTION: synth area_current: 0 2547 10586 258 0 0 19 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 171900 LUT 2547 AVAIL_FF 343800 FF 10586 AVAIL_DSP 900 DSP 258 AVAIL_BRAM 1000 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 19 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/report/verilog/pulseDetector_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             proj_pulseDetector
Solution:            solution1
Device target:       xc7z035-fbg676-1
Report date:         Mon Feb 24 20:01:57 AEDT 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2547
FF:           10586
DSP:            258
BRAM:             0
URAM:             0
LATCH:            0
SRL:             19
CLB:              0

#=== Final timing ===
CP required:                     3.333
CP achieved post-synthesis:      3.062
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-02-24 20:01:57 AEDT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2983.781 ; gain = 0.000 ; free physical = 2038 ; free virtual = 38147
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon Feb 24 20:01:58 2025] Launched impl_1...
Run output will be captured here: /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/runme.log
[Mon Feb 24 20:01:58 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z035fbg676-1
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1768.672 ; gain = 0.000 ; free physical = 1071 ; free virtual = 37055
INFO: [Netlist 29-17] Analyzing 897 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1867.266 ; gain = 2.000 ; free physical = 1066 ; free virtual = 36962
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.891 ; gain = 0.000 ; free physical = 1106 ; free virtual = 36400
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2509.926 ; gain = 1209.520 ; free physical = 1106 ; free virtual = 36400
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-1686] The version limit for your license is '2025.02' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2619.387 ; gain = 91.586 ; free physical = 1062 ; free virtual = 36356

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1345a5ee9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2619.387 ; gain = 0.000 ; free physical = 1062 ; free virtual = 36356

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1345a5ee9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1012 ; free virtual = 36085

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1345a5ee9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1023 ; free virtual = 36086
Phase 1 Initialization | Checksum: 1345a5ee9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1025 ; free virtual = 36086

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1345a5ee9

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1022 ; free virtual = 36084

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1345a5ee9

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1022 ; free virtual = 36084
Phase 2 Timer Update And Timing Data Collection | Checksum: 1345a5ee9

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1022 ; free virtual = 36084

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1345a5ee9

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1041 ; free virtual = 36102
Retarget | Checksum: 1345a5ee9
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1345a5ee9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1042 ; free virtual = 36103
Constant propagation | Checksum: 1345a5ee9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 159376340

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1042 ; free virtual = 36103
Sweep | Checksum: 159376340
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 159376340

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1041 ; free virtual = 36103
BUFG optimization | Checksum: 159376340
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from bd_0_i/hls_inst/inst/FilterOut_U/U_pulseDetector_fifo_w18_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 due to none static srl address bits
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 159376340

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1041 ; free virtual = 36103
Shift Register Optimization | Checksum: 159376340
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 159376340

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1041 ; free virtual = 36102
Post Processing Netlist | Checksum: 159376340
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: c6af3685

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1051 ; free virtual = 36109

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1051 ; free virtual = 36109
Phase 9.2 Verifying Netlist Connectivity | Checksum: c6af3685

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1051 ; free virtual = 36109
Phase 9 Finalization | Checksum: c6af3685

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1051 ; free virtual = 36109
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c6af3685

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1051 ; free virtual = 36109
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1051 ; free virtual = 36109

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c6af3685

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1051 ; free virtual = 36109

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c6af3685

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1051 ; free virtual = 36109

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1051 ; free virtual = 36109
Ending Netlist Obfuscation Task | Checksum: c6af3685

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2868.277 ; gain = 0.000 ; free physical = 1051 ; free virtual = 36109
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2884.285 ; gain = 0.000 ; free physical = 1037 ; free virtual = 36088
INFO: [Common 17-1381] The checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-1686] The version limit for your license is '2025.02' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.211 ; gain = 0.000 ; free physical = 1220 ; free virtual = 36036
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5c3a50e5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2934.211 ; gain = 0.000 ; free physical = 1220 ; free virtual = 36036
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.211 ; gain = 0.000 ; free physical = 1220 ; free virtual = 36036

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 596ea643

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2934.211 ; gain = 0.000 ; free physical = 1250 ; free virtual = 36065

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c2cc829c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.230 ; gain = 5.020 ; free physical = 1256 ; free virtual = 36069

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c2cc829c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.230 ; gain = 5.020 ; free physical = 1256 ; free virtual = 36069
Phase 1 Placer Initialization | Checksum: c2cc829c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2939.230 ; gain = 5.020 ; free physical = 1256 ; free virtual = 36069

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 812c02ec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2942.902 ; gain = 8.691 ; free physical = 1245 ; free virtual = 36058

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b3f3a4ca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2942.902 ; gain = 8.691 ; free physical = 1253 ; free virtual = 36066

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b3f3a4ca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2942.902 ; gain = 8.691 ; free physical = 1253 ; free virtual = 36066

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1451cbd46

Time (s): cpu = 00:00:39 ; elapsed = 00:00:15 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1217 ; free virtual = 36034

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 88 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 37 nets or LUTs. Breaked 0 LUT, combined 37 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell bd_0_i/hls_inst/inst/matchFilter_U0/grp_matchFilter_Pipeline_VITIS_LOOP_19_3_fu_670/mac_muladd_18s_18s_34s_34_4_1_U352/pulseDetector_mac_muladd_18s_18s_34s_34_4_1_DSP48_1_U/p_reg_reg__0. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2985.715 ; gain = 0.000 ; free physical = 1217 ; free virtual = 36034
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 1 candidate cell for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2985.715 ; gain = 0.000 ; free physical = 1217 ; free virtual = 36034
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2985.715 ; gain = 0.000 ; free physical = 1216 ; free virtual = 36032

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             37  |                    37  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |             37  |                    38  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 246433a86

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1222 ; free virtual = 36038
Phase 2.4 Global Placement Core | Checksum: 29d06836c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1219 ; free virtual = 36035
Phase 2 Global Placement | Checksum: 29d06836c

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1219 ; free virtual = 36035

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23d1ea771

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1219 ; free virtual = 36035

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bf2dc0e7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1226 ; free virtual = 36043

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d9731639

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1227 ; free virtual = 36044

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a8411ae5

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1228 ; free virtual = 36044

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1cc9aa08b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1228 ; free virtual = 36041

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2408d5367

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1211 ; free virtual = 36027

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bcf794f8

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1211 ; free virtual = 36028

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 247a2c2ff

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1211 ; free virtual = 36028

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 189f573c5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:29 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1205 ; free virtual = 36021
Phase 3 Detail Placement | Checksum: 189f573c5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:29 . Memory (MB): peak = 2985.715 ; gain = 51.504 ; free physical = 1205 ; free virtual = 36021

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18f3a0c13

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.479 | TNS=-179.328 |
Phase 1 Physical Synthesis Initialization | Checksum: 111b4e4ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3035.520 ; gain = 0.000 ; free physical = 1192 ; free virtual = 36005
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 111b4e4ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3035.520 ; gain = 0.000 ; free physical = 1192 ; free virtual = 36005
Phase 4.1.1.1 BUFG Insertion | Checksum: 18f3a0c13

Time (s): cpu = 00:01:13 ; elapsed = 00:00:33 . Memory (MB): peak = 3035.520 ; gain = 101.309 ; free physical = 1193 ; free virtual = 36006

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.237. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 247551366

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 3035.520 ; gain = 101.309 ; free physical = 1178 ; free virtual = 35992

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 3035.520 ; gain = 101.309 ; free physical = 1178 ; free virtual = 35992
Phase 4.1 Post Commit Optimization | Checksum: 247551366

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 3035.520 ; gain = 101.309 ; free physical = 1178 ; free virtual = 35991

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 247551366

Time (s): cpu = 00:02:11 ; elapsed = 00:01:28 . Memory (MB): peak = 3035.520 ; gain = 101.309 ; free physical = 1184 ; free virtual = 35998

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                1x1|
|___________|___________________|___________________|
|       West|                8x8|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 247551366

Time (s): cpu = 00:02:11 ; elapsed = 00:01:29 . Memory (MB): peak = 3035.520 ; gain = 101.309 ; free physical = 1184 ; free virtual = 35997
Phase 4.3 Placer Reporting | Checksum: 247551366

Time (s): cpu = 00:02:11 ; elapsed = 00:01:29 . Memory (MB): peak = 3035.520 ; gain = 101.309 ; free physical = 1184 ; free virtual = 35998

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.520 ; gain = 0.000 ; free physical = 1184 ; free virtual = 35998

Time (s): cpu = 00:02:11 ; elapsed = 00:01:29 . Memory (MB): peak = 3035.520 ; gain = 101.309 ; free physical = 1184 ; free virtual = 35998
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b7478f5e

Time (s): cpu = 00:02:12 ; elapsed = 00:01:29 . Memory (MB): peak = 3035.520 ; gain = 101.309 ; free physical = 1184 ; free virtual = 35998
Ending Placer Task | Checksum: 1d46c703d

Time (s): cpu = 00:02:12 ; elapsed = 00:01:29 . Memory (MB): peak = 3035.520 ; gain = 101.309 ; free physical = 1184 ; free virtual = 35998
79 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:13 ; elapsed = 00:01:29 . Memory (MB): peak = 3035.520 ; gain = 151.234 ; free physical = 1184 ; free virtual = 35998
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3035.520 ; gain = 0.000 ; free physical = 1175 ; free virtual = 35989
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3035.520 ; gain = 0.000 ; free physical = 1166 ; free virtual = 35979
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3035.520 ; gain = 0.000 ; free physical = 1164 ; free virtual = 35978
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3035.520 ; gain = 0.000 ; free physical = 1170 ; free virtual = 36001
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3035.520 ; gain = 0.000 ; free physical = 1170 ; free virtual = 36001
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3035.520 ; gain = 0.000 ; free physical = 1170 ; free virtual = 36002
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3035.520 ; gain = 0.000 ; free physical = 1170 ; free virtual = 36003
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3035.520 ; gain = 0.000 ; free physical = 1170 ; free virtual = 36004
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3035.520 ; gain = 0.000 ; free physical = 1170 ; free virtual = 36004
INFO: [Common 17-1381] The checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-1686] The version limit for your license is '2025.02' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1175 ; free virtual = 35994
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.78s |  WALL: 1.53s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1175 ; free virtual = 35994

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.237 | TNS=-29.680 |
Phase 1 Physical Synthesis Initialization | Checksum: 168c7c3ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1182 ; free virtual = 36001
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.237 | TNS=-29.680 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/matchFilter_U0/grp_matchFilter_Pipeline_VITIS_LOOP_19_3_fu_670/mac_mulsub_18s_18s_34s_34_4_1_U295/pulseDetector_mac_mulsub_18s_18s_34s_34_4_1_DSP48_0_U/p_reg_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/matchFilter_U0/grp_matchFilter_Pipeline_VITIS_LOOP_19_3_fu_670/mac_mulsub_18s_18s_34s_34_4_1_U297/pulseDetector_mac_mulsub_18s_18s_34s_34_4_1_DSP48_0_U/p_reg_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/matchFilter_U0/grp_matchFilter_Pipeline_VITIS_LOOP_19_3_fu_670/mul_18s_18s_34_4_1_U166/buff1_reg. 34 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 3 nets or cells. Created 70 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.237 | TNS=-28.668 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1193 ; free virtual = 36012
Phase 2 DSP Register Optimization | Checksum: 14b365320

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1194 ; free virtual = 36013

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.237 | TNS=-28.668 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/matchFilter_U0/grp_matchFilter_Pipeline_VITIS_LOOP_19_3_fu_670/mul_18s_18s_34_4_1_U166/dataBuff_M_real_17_fu_600_reg[17]_psdsp_psdsp_n_32_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/matchFilter_U0/grp_matchFilter_Pipeline_VITIS_LOOP_19_3_fu_670/ap_enable_reg_pp0_iter20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/matchFilter_U0/grp_matchFilter_Pipeline_VITIS_LOOP_19_3_fu_670/mac_muladd_18s_18s_34s_34_4_1_U386/pulseDetector_mac_muladd_18s_18s_34s_34_4_1_DSP48_1_U/ap_enable_reg_pp0_iter20_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/matchFilter_U0/grp_matchFilter_Pipeline_VITIS_LOOP_19_3_fu_670/mul_18s_18s_34_4_1_U166/dataBuff_M_real_17_fu_600_reg[17]_psdsp_psdsp_n_32_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/matchFilter_U0/grp_matchFilter_Pipeline_VITIS_LOOP_19_3_fu_670/ap_enable_reg_pp0_iter20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/matchFilter_U0/grp_matchFilter_Pipeline_VITIS_LOOP_19_3_fu_670/mac_muladd_18s_18s_34s_34_4_1_U386/pulseDetector_mac_muladd_18s_18s_34s_34_4_1_DSP48_1_U/ap_enable_reg_pp0_iter20_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.237 | TNS=-28.668 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1173 ; free virtual = 35998
Phase 3 Critical Path Optimization | Checksum: 14b365320

Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1173 ; free virtual = 35998
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1173 ; free virtual = 35998
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.237 | TNS=-28.668 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          1.012  |           70  |              0  |                     3  |           0  |           1  |  00:00:02  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:18  |
|  Total          |          0.000  |          1.012  |           70  |              0  |                     3  |           0  |           2  |  00:00:20  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1173 ; free virtual = 35998
Ending Physical Synthesis Task | Checksum: 220e44aac

Time (s): cpu = 00:01:00 ; elapsed = 00:00:22 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1173 ; free virtual = 35998
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:23 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1173 ; free virtual = 35997
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1173 ; free virtual = 35997
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1167 ; free virtual = 36008
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1167 ; free virtual = 36008
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1166 ; free virtual = 36008
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1165 ; free virtual = 36008
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1163 ; free virtual = 36006
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 3115.559 ; gain = 0.000 ; free physical = 1162 ; free virtual = 36006
INFO: [Common 17-1381] The checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-1686] The version limit for your license is '2025.02' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b665181d ConstDB: 0 ShapeSum: e69d9edb RouteDB: 0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_rd_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_rd_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "CorrFilter_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "CorrFilter_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_empty_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_empty_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "RxSignal_rd_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "RxSignal_rd_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: ae5b96dc | NumContArr: 542264f7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 287cff10d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 3322.020 ; gain = 206.461 ; free physical = 1156 ; free virtual = 35794

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 287cff10d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 3322.020 ; gain = 206.461 ; free physical = 1155 ; free virtual = 35793

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 287cff10d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:58 . Memory (MB): peak = 3322.020 ; gain = 206.461 ; free physical = 1155 ; free virtual = 35793
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2a6aca69a

Time (s): cpu = 00:01:16 ; elapsed = 00:01:00 . Memory (MB): peak = 3404.559 ; gain = 289.000 ; free physical = 1081 ; free virtual = 35715
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.086 | TNS=-2.585 | WHS=0.077  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18027
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18027
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ec36452c

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1065 ; free virtual = 35700

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ec36452c

Time (s): cpu = 00:01:21 ; elapsed = 00:01:01 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1065 ; free virtual = 35700

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 28b81cba0

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1051 ; free virtual = 35686
Phase 3 Initial Routing | Checksum: 28b81cba0

Time (s): cpu = 00:01:29 ; elapsed = 00:01:05 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1051 ; free virtual = 35686

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.166 | TNS=-31.456| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2221ec541

Time (s): cpu = 00:01:50 ; elapsed = 00:01:16 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1054 ; free virtual = 35689

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.263 | TNS=-58.956| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1efd4a715

Time (s): cpu = 00:01:54 ; elapsed = 00:01:20 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1048 ; free virtual = 35683
Phase 4 Rip-up And Reroute | Checksum: 1efd4a715

Time (s): cpu = 00:01:54 ; elapsed = 00:01:20 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1048 ; free virtual = 35683

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1efd4a715

Time (s): cpu = 00:01:56 ; elapsed = 00:01:21 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1056 ; free virtual = 35691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.166 | TNS=-31.456| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2fb9e25f0

Time (s): cpu = 00:01:57 ; elapsed = 00:01:21 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1056 ; free virtual = 35690

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2fb9e25f0

Time (s): cpu = 00:01:57 ; elapsed = 00:01:21 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1056 ; free virtual = 35690
Phase 5 Delay and Skew Optimization | Checksum: 2fb9e25f0

Time (s): cpu = 00:01:57 ; elapsed = 00:01:21 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1056 ; free virtual = 35690

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24e56e39d

Time (s): cpu = 00:01:59 ; elapsed = 00:01:22 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1063 ; free virtual = 35697
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.166 | TNS=-26.717| WHS=0.091  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24e56e39d

Time (s): cpu = 00:01:59 ; elapsed = 00:01:22 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1062 ; free virtual = 35697
Phase 6 Post Hold Fix | Checksum: 24e56e39d

Time (s): cpu = 00:01:59 ; elapsed = 00:01:22 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1062 ; free virtual = 35697

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.37131 %
  Global Horizontal Routing Utilization  = 5.29016 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 90.991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y63 -> INT_L_X40Y63
   INT_L_X38Y59 -> INT_L_X38Y59
   INT_L_X38Y56 -> INT_L_X38Y56
   INT_R_X41Y56 -> INT_R_X41Y56
   INT_R_X39Y55 -> INT_R_X39Y55
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y69 -> INT_L_X38Y69
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X46Y68 -> INT_L_X46Y68
   INT_L_X46Y67 -> INT_L_X46Y67
   INT_L_X46Y66 -> INT_L_X46Y66
   INT_R_X47Y66 -> INT_R_X47Y66
   INT_L_X50Y65 -> INT_L_X50Y65
West Dir 4x4 Area, Max Cong = 87.7757%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y62 -> INT_R_X39Y65
   INT_L_X36Y58 -> INT_R_X39Y61

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.6 Sparse Ratio: 0.5625
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.428571 Sparse Ratio: 1.125

Phase 7 Route finalize | Checksum: 24e56e39d

Time (s): cpu = 00:01:59 ; elapsed = 00:01:22 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1062 ; free virtual = 35697

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24e56e39d

Time (s): cpu = 00:01:59 ; elapsed = 00:01:22 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1061 ; free virtual = 35696

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e98fbdf5

Time (s): cpu = 00:02:00 ; elapsed = 00:01:22 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1062 ; free virtual = 35697

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.166 | TNS=-26.717| WHS=0.091  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e98fbdf5

Time (s): cpu = 00:02:02 ; elapsed = 00:01:23 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1062 ; free virtual = 35697
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1a1ebfc42

Time (s): cpu = 00:02:03 ; elapsed = 00:01:23 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1054 ; free virtual = 35689
Ending Routing Task | Checksum: 1a1ebfc42

Time (s): cpu = 00:02:03 ; elapsed = 00:01:24 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1054 ; free virtual = 35689

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:05 ; elapsed = 00:01:25 . Memory (MB): peak = 3414.980 ; gain = 299.422 ; free physical = 1054 ; free virtual = 35688
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
135 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3487.016 ; gain = 0.000 ; free physical = 1183 ; free virtual = 35630
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3487.016 ; gain = 0.000 ; free physical = 1179 ; free virtual = 35644
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3487.016 ; gain = 0.000 ; free physical = 1179 ; free virtual = 35644
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3487.016 ; gain = 0.000 ; free physical = 1175 ; free virtual = 35643
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3487.016 ; gain = 0.000 ; free physical = 1167 ; free virtual = 35637
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3487.016 ; gain = 0.000 ; free physical = 1167 ; free virtual = 35638
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3487.016 ; gain = 0.000 ; free physical = 1167 ; free virtual = 35638
INFO: [Common 17-1381] The checkpoint '/home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 20:06:05 2025...
[Mon Feb 24 20:06:10 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:04:12 . Memory (MB): peak = 2983.781 ; gain = 0.000 ; free physical = 3522 ; free virtual = 37976
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-02-24 20:06:10 AEDT
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2983.781 ; gain = 0.000 ; free physical = 3522 ; free virtual = 37976
INFO: [Netlist 29-17] Analyzing 897 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2983.781 ; gain = 0.000 ; free physical = 3526 ; free virtual = 37981
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3125.695 ; gain = 0.000 ; free physical = 3419 ; free virtual = 37874
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3125.695 ; gain = 0.000 ; free physical = 3419 ; free virtual = 37874
Read PlaceDB: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3131.367 ; gain = 5.672 ; free physical = 3416 ; free virtual = 37871
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3131.367 ; gain = 0.000 ; free physical = 3416 ; free virtual = 37870
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3136.367 ; gain = 5.000 ; free physical = 3406 ; free virtual = 37861
Read Physdb Files: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3136.367 ; gain = 10.672 ; free physical = 3406 ; free virtual = 37861
Restored from archive | CPU: 0.880000 secs | Memory: 22.203995 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3136.367 ; gain = 10.672 ; free physical = 3406 ; free virtual = 37861
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3136.367 ; gain = 0.000 ; free physical = 3406 ; free virtual = 37861
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-02-24 20:06:13 AEDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/pulseDetector_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/pulseDetector_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/pulseDetector_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/pulseDetector_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/pulseDetector_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/pulseDetector_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/pulseDetector_failfast_routed.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z035fbg676-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 1.46%  | OK     |
#  | FD                                                        | 50%       | 3.10%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.02%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 28.67% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 28.67% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 3223      | 75     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.34   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/report/pulseDetector_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 7 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-02-24 20:06:25 AEDT
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-02-24 20:06:25 AEDT
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-02-24 20:06:25 AEDT
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-02-24 20:06:26 AEDT
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-02-24 20:06:26 AEDT
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-02-24 20:06:26 AEDT
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-02-24 20:06:26 AEDT
HLS EXTRACTION: impl area_totals:  54650 171900 343800 900 1000 0 0
HLS EXTRACTION: impl area_current: 2501 2502 10657 258 0 0 11 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 54650 SLICE 2501 AVAIL_LUT 171900 LUT 2502 AVAIL_FF 343800 FF 10657 AVAIL_DSP 900 DSP 258 AVAIL_BRAM 1000 BRAM 0 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 11 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /home/jielei/Projects/UTS/RX_AP_UE/pulseDetector/HLS/origin/proj_pulseDetector/solution1/impl/report/verilog/pulseDetector_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             proj_pulseDetector
Solution:            solution1
Device target:       xc7z035-fbg676-1
Report date:         Mon Feb 24 20:06:26 AEDT 2025

#=== Post-Implementation Resource usage ===
SLICE:         2501
LUT:           2502
FF:           10657
DSP:            258
BRAM:             0
URAM:             0
LATCH:            0
SRL:             11
CLB:              0

#=== Final timing ===
CP required:                     3.333
CP achieved post-synthesis:      3.062
CP achieved post-implementation: 3.499
Timing not met

TIMESTAMP: HLS-REPORT: implementation end: 2025-02-24 20:06:26 AEDT
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=-0.166224, worst hold slack (WHS)=0.091293, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.166224) is less than 0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-02-24 20:06:26 AEDT
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 20:06:26 2025...
INFO: [HLS 200-802] Generated output file proj_pulseDetector/solution1/impl/export.dcp
INFO: [HLS 200-802] Generated output file proj_pulseDetector/solution1/impl/export.veo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 214.3 seconds. CPU system time: 11.66 seconds. Elapsed time: 453.05 seconds; current allocated memory: 8.227 MB.
INFO: [HLS 200-112] Total CPU user time: 454.42 seconds. Total CPU system time: 26.1 seconds. Total elapsed time: 694.93 seconds; peak allocated memory: 457.977 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Feb 24 20:06:34 2025...
