<html><body><samp><pre>
<!@TC:1565097506>
#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: ELNO-OLBE2

# Tue Aug  6 15:18:26 2019

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1565097510> | Running in 64-bit mode 

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1565097510> | Running in 64-bit mode 
@N: : <a href="C:\RISC-V\mi-v\component\work\top\top.vhd:17:7:17:10:@N::@XP_MSG">top.vhd(17)</a><!@TM:1565097510> | Top entity is set to top.
<font color=#A52A2A>@W:<a href="@W:CD642:@XP_HELP">CD642</a> : <a href="C:\RISC-V\mi-v\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.vhd:15:25:15:26:@W:CD642:@XP_MSG">COREJTAGDEBUG_C0.vhd(15)</a><!@TM:1565097510> | Ignoring use clause - library corejtagdebug_lib not found ...</font>
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1565097510> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)


Process completed successfully.
# Tue Aug  6 15:18:27 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1565097510> | Running in 64-bit mode 
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_state_machine.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xbar.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xing.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_amoalu.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_arbiter_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_arbiter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_alu.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rvcexpander.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ibuf.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_plusarg_reader.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_tile.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_identity_module.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_18.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfilter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system.v:837:9:837:35:@W:CG1337:@XP_MSG">miv_rv32ima_l1_ahb_rocket_system.v(837)</a><!@TM:1565097510> | Net debug_1_io_ctrl_pb_haltreq is not declared.</font>
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 96MB)


Process completed successfully.
# Tue Aug  6 15:18:28 2019

###########################################################]
@N: : <a href="C:\RISC-V\mi-v\component\work\top\top.vhd:17:7:17:10:@N::@XP_MSG">top.vhd(17)</a><!@TM:1565097510> | Top entity is set to top.
File C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\misc.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\usram_128to9216x8.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBLSRAM\2.2.104\rtl\vhdl\core\coreahblsram_pkg.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\ahbtoapb3_pkg.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\components.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_defaultslavesm.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_addrdec.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_pkg.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\components.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\components.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3_iaddr_reg.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3_muxptob3.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\components.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio_pkg.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\components.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio_pkg.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\components.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\CoreAHBLSRAM.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\COREAHBTOAPB3_C1\COREAHBTOAPB3_C1.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1.vhd changed - recompiling
File C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\FCCC_C0\FCCC_C0.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\OSC_C0\OSC_C0.vhd changed - recompiling
File C:\RISC-V\mi-v\component\work\top\top.vhd changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CD645:@XP_HELP">CD645</a> : <a href="C:\RISC-V\mi-v\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.vhd:14:8:14:25:@W:CD645:@XP_MSG">COREJTAGDEBUG_C0.vhd(14)</a><!@TM:1565097510> | Ignoring undefined library corejtagdebug_lib</font>
<font color=#A52A2A>@W:<a href="@W:CD642:@XP_HELP">CD642</a> : <a href="C:\RISC-V\mi-v\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.vhd:15:25:15:26:@W:CD642:@XP_MSG">COREJTAGDEBUG_C0.vhd(15)</a><!@TM:1565097510> | Ignoring use clause - library corejtagdebug_lib not found ...</font>
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1565097510> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\top\top.vhd:17:7:17:10:@N:CD630:@XP_MSG">top.vhd(17)</a><!@TM:1565097510> | Synthesizing work.top.rtl.
Running optimization stage 1 on SYSRESET .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\OSC_C0\OSC_C0.vhd:17:7:17:13:@N:CD630:@XP_MSG">OSC_C0.vhd(17)</a><!@TM:1565097510> | Synthesizing work.osc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:8:7:8:26:@N:CD630:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(8)</a><!@TM:1565097510> | Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1565097510> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Running optimization stage 1 on RCOSC_25_50MHZ .......
Post processing for work.osc_c0_osc_c0_0_osc.def_arch
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\RISC-V\mi-v\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(16)</a><!@TM:1565097510> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\RISC-V\mi-v\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(15)</a><!@TM:1565097510> | Signal XTLOSC_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\RISC-V\mi-v\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(14)</a><!@TM:1565097510> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\RISC-V\mi-v\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(13)</a><!@TM:1565097510> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\RISC-V\mi-v\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd:12:10:12:28:@W:CL240:@XP_MSG">OSC_C0_OSC_C0_0_OSC.vhd(12)</a><!@TM:1565097510> | Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.</font>
Post processing for work.osc_c0.rtl
Running optimization stage 1 on OSC_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0.vhd:17:7:17:28:@N:CD630:@XP_MSG">MIV_RV32IMA_L1_AHB_C0.vhd(17)</a><!@TM:1565097510> | Synthesizing work.miv_rv32ima_l1_ahb_c0.rtl.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB .......
Post processing for work.miv_rv32ima_l1_ahb_c0.rtl
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\FCCC_C0\FCCC_C0.vhd:17:7:17:14:@N:CD630:@XP_MSG">FCCC_C0.vhd(17)</a><!@TM:1565097510> | Synthesizing work.fccc_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd:8:7:8:29:@N:CD630:@XP_MSG">FCCC_C0_FCCC_C0_0_FCCC.vhd(8)</a><!@TM:1565097510> | Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.
Running optimization stage 1 on CCC .......
Running optimization stage 1 on CLKINT .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Post processing for work.fccc_c0_fccc_c0_0_fccc.def_arch
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Post processing for work.fccc_c0.rtl
Running optimization stage 1 on FCCC_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.vhd:19:7:19:23:@N:CD630:@XP_MSG">COREJTAGDEBUG_C0.vhd(19)</a><!@TM:1565097510> | Synthesizing work.corejtagdebug_c0.rtl.
Running optimization stage 1 on COREJTAGDEBUG .......
Post processing for work.corejtagdebug_c0.rtl
Running optimization stage 1 on COREJTAGDEBUG_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT.vhd:20:7:20:19:@N:CD630:@XP_MSG">CoreGPIO_OUT.vhd(20)</a><!@TM:1565097510> | Synthesizing work.coregpio_out.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:29:7:29:43:@N:CD630:@XP_MSG">coregpio.vhd(29)</a><!@TM:1565097510> | Synthesizing coregpio_lib.coregpio_out_coregpio_out_0_coregpio.rtl.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:668:18:668:27:@N:CD364:@XP_MSG">coregpio.vhd(668)</a><!@TM:1565097510> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:671:14:671:23:@N:CD364:@XP_MSG">coregpio.vhd(671)</a><!@TM:1565097510> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:668:18:668:27:@N:CD364:@XP_MSG">coregpio.vhd(668)</a><!@TM:1565097510> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:671:14:671:23:@N:CD364:@XP_MSG">coregpio.vhd(671)</a><!@TM:1565097510> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:668:18:668:27:@N:CD364:@XP_MSG">coregpio.vhd(668)</a><!@TM:1565097510> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:671:14:671:23:@N:CD364:@XP_MSG">coregpio.vhd(671)</a><!@TM:1565097510> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:668:18:668:27:@N:CD364:@XP_MSG">coregpio.vhd(668)</a><!@TM:1565097510> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:671:14:671:23:@N:CD364:@XP_MSG">coregpio.vhd(671)</a><!@TM:1565097510> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:969:23:969:28:@W:CD434:@XP_MSG">coregpio.vhd(969)</a><!@TM:1565097510> | Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:373:9:373:20:@W:CD638:@XP_MSG">coregpio.vhd(373)</a><!@TM:1565097510> | Signal io_num_comp is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for coregpio_lib.coregpio_out_coregpio_out_0_coregpio.rtl
Running optimization stage 1 on CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:608:10:608:22:@W:CL169:@XP_MSG">coregpio.vhd(608)</a><!@TM:1565097510> | Pruning unused register edge_both_18(3). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:581:10:581:21:@W:CL169:@XP_MSG">coregpio.vhd(581)</a><!@TM:1565097510> | Pruning unused register edge_neg_18(3). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:554:10:554:21:@W:CL169:@XP_MSG">coregpio.vhd(554)</a><!@TM:1565097510> | Pruning unused register edge_pos_18(3). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:442:8:442:10:@W:CL169:@XP_MSG">coregpio.vhd(442)</a><!@TM:1565097510> | Pruning unused register gpin3_26(3). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:424:8:424:16:@W:CL169:@XP_MSG">coregpio.vhd(424)</a><!@TM:1565097510> | Pruning unused register gpin2_26(3). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:427:8:427:10:@W:CL169:@XP_MSG">coregpio.vhd(427)</a><!@TM:1565097510> | Pruning unused register gpin1_26(3). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:608:10:608:22:@W:CL169:@XP_MSG">coregpio.vhd(608)</a><!@TM:1565097510> | Pruning unused register edge_both_13(2). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:581:10:581:21:@W:CL169:@XP_MSG">coregpio.vhd(581)</a><!@TM:1565097510> | Pruning unused register edge_neg_13(2). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:554:10:554:21:@W:CL169:@XP_MSG">coregpio.vhd(554)</a><!@TM:1565097510> | Pruning unused register edge_pos_13(2). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:442:8:442:10:@W:CL169:@XP_MSG">coregpio.vhd(442)</a><!@TM:1565097510> | Pruning unused register gpin3_19(2). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:424:8:424:16:@W:CL169:@XP_MSG">coregpio.vhd(424)</a><!@TM:1565097510> | Pruning unused register gpin2_19(2). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:427:8:427:10:@W:CL169:@XP_MSG">coregpio.vhd(427)</a><!@TM:1565097510> | Pruning unused register gpin1_19(2). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:608:10:608:22:@W:CL169:@XP_MSG">coregpio.vhd(608)</a><!@TM:1565097510> | Pruning unused register edge_both_8(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:581:10:581:21:@W:CL169:@XP_MSG">coregpio.vhd(581)</a><!@TM:1565097510> | Pruning unused register edge_neg_8(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:554:10:554:21:@W:CL169:@XP_MSG">coregpio.vhd(554)</a><!@TM:1565097510> | Pruning unused register edge_pos_8(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:442:8:442:10:@W:CL169:@XP_MSG">coregpio.vhd(442)</a><!@TM:1565097510> | Pruning unused register gpin3_12(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:424:8:424:16:@W:CL169:@XP_MSG">coregpio.vhd(424)</a><!@TM:1565097510> | Pruning unused register gpin2_12(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:427:8:427:10:@W:CL169:@XP_MSG">coregpio.vhd(427)</a><!@TM:1565097510> | Pruning unused register gpin1_12(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:608:10:608:22:@W:CL169:@XP_MSG">coregpio.vhd(608)</a><!@TM:1565097510> | Pruning unused register edge_both_3(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:581:10:581:21:@W:CL169:@XP_MSG">coregpio.vhd(581)</a><!@TM:1565097510> | Pruning unused register edge_neg_3(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:554:10:554:21:@W:CL169:@XP_MSG">coregpio.vhd(554)</a><!@TM:1565097510> | Pruning unused register edge_pos_3(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:442:8:442:10:@W:CL169:@XP_MSG">coregpio.vhd(442)</a><!@TM:1565097510> | Pruning unused register gpin3_5(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:424:8:424:16:@W:CL169:@XP_MSG">coregpio.vhd(424)</a><!@TM:1565097510> | Pruning unused register gpin2_5(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:427:8:427:10:@W:CL169:@XP_MSG">coregpio.vhd(427)</a><!@TM:1565097510> | Pruning unused register gpin1_5(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:637:10:637:12:@W:CL190:@XP_MSG">coregpio.vhd(637)</a><!@TM:1565097510> | Optimizing register bit INTR_reg(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:637:10:637:12:@W:CL190:@XP_MSG">coregpio.vhd(637)</a><!@TM:1565097510> | Optimizing register bit INTR_reg(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:637:10:637:12:@W:CL190:@XP_MSG">coregpio.vhd(637)</a><!@TM:1565097510> | Optimizing register bit INTR_reg(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:637:10:637:12:@W:CL190:@XP_MSG">coregpio.vhd(637)</a><!@TM:1565097510> | Optimizing register bit INTR_reg(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:637:10:637:12:@W:CL169:@XP_MSG">coregpio.vhd(637)</a><!@TM:1565097510> | Pruning unused register INTR_reg(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:637:10:637:12:@W:CL169:@XP_MSG">coregpio.vhd(637)</a><!@TM:1565097510> | Pruning unused register INTR_reg(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:637:10:637:12:@W:CL169:@XP_MSG">coregpio.vhd(637)</a><!@TM:1565097510> | Pruning unused register INTR_reg(2). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:637:10:637:12:@W:CL169:@XP_MSG">coregpio.vhd(637)</a><!@TM:1565097510> | Pruning unused register INTR_reg(3). Make sure that there are no unused intermediate registers.</font>
Post processing for work.coregpio_out.rtl
Running optimization stage 1 on CoreGPIO_OUT .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0.vhd:20:7:20:18:@N:CD630:@XP_MSG">CoreGPIO_C0.vhd(20)</a><!@TM:1565097510> | Synthesizing work.coregpio_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:29:7:29:41:@N:CD630:@XP_MSG">coregpio.vhd(29)</a><!@TM:1565097510> | Synthesizing coregpio_lib.coregpio_c0_coregpio_c0_0_coregpio.rtl.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:668:18:668:27:@N:CD364:@XP_MSG">coregpio.vhd(668)</a><!@TM:1565097510> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:671:14:671:23:@N:CD364:@XP_MSG">coregpio.vhd(671)</a><!@TM:1565097510> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:668:18:668:27:@N:CD364:@XP_MSG">coregpio.vhd(668)</a><!@TM:1565097510> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:671:14:671:23:@N:CD364:@XP_MSG">coregpio.vhd(671)</a><!@TM:1565097510> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:969:23:969:28:@W:CD434:@XP_MSG">coregpio.vhd(969)</a><!@TM:1565097510> | Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:373:9:373:20:@W:CD638:@XP_MSG">coregpio.vhd(373)</a><!@TM:1565097510> | Signal io_num_comp is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for coregpio_lib.coregpio_c0_coregpio_c0_0_coregpio.rtl
Running optimization stage 1 on CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:608:10:608:22:@W:CL169:@XP_MSG">coregpio.vhd(608)</a><!@TM:1565097510> | Pruning unused register edge_both_8(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:581:10:581:21:@W:CL169:@XP_MSG">coregpio.vhd(581)</a><!@TM:1565097510> | Pruning unused register edge_neg_8(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:554:10:554:21:@W:CL169:@XP_MSG">coregpio.vhd(554)</a><!@TM:1565097510> | Pruning unused register edge_pos_8(1). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:608:10:608:22:@W:CL169:@XP_MSG">coregpio.vhd(608)</a><!@TM:1565097510> | Pruning unused register edge_both_3(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:581:10:581:21:@W:CL169:@XP_MSG">coregpio.vhd(581)</a><!@TM:1565097510> | Pruning unused register edge_neg_3(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:554:10:554:21:@W:CL169:@XP_MSG">coregpio.vhd(554)</a><!@TM:1565097510> | Pruning unused register edge_pos_3(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:637:10:637:12:@W:CL190:@XP_MSG">coregpio.vhd(637)</a><!@TM:1565097510> | Optimizing register bit INTR_reg(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:637:10:637:12:@W:CL190:@XP_MSG">coregpio.vhd(637)</a><!@TM:1565097510> | Optimizing register bit INTR_reg(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:637:10:637:12:@W:CL169:@XP_MSG">coregpio.vhd(637)</a><!@TM:1565097510> | Pruning unused register INTR_reg(0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:637:10:637:12:@W:CL169:@XP_MSG">coregpio.vhd(637)</a><!@TM:1565097510> | Pruning unused register INTR_reg(1). Make sure that there are no unused intermediate registers.</font>
Post processing for work.coregpio_c0.rtl
Running optimization stage 1 on CoreGPIO_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd:20:7:20:18:@N:CD630:@XP_MSG">CoreAPB3_C0.vhd(20)</a><!@TM:1565097510> | Synthesizing work.coreapb3_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd:14:7:14:15:@N:CD630:@XP_MSG">coreapb3.vhd(14)</a><!@TM:1565097510> | Synthesizing coreapb3_lib.coreapb3.capb3lli.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd:456:0:456:14:@N:CD604:@XP_MSG">coreapb3.vhd(456)</a><!@TM:1565097510> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd:1923:9:1923:18:@W:CD434:@XP_MSG">coreapb3.vhd(1923)</a><!@TM:1565097510> | Signal capb3i1il in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd:380:7:380:16:@W:CD638:@XP_MSG">coreapb3.vhd(380)</a><!@TM:1565097510> | Signal capb3liil is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3_muxptob3.vhd:14:7:14:14:@N:CD630:@XP_MSG">coreapb3_muxptob3.vhd(14)</a><!@TM:1565097510> | Synthesizing coreapb3_lib.capb3li.capb3i0.
Post processing for coreapb3_lib.capb3li.capb3i0
Running optimization stage 1 on CAPB3li .......
Post processing for coreapb3_lib.coreapb3.capb3lli
Running optimization stage 1 on coreaPB3 .......
Post processing for work.coreapb3_c0.rtl
Running optimization stage 1 on CoreAPB3_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBTOAPB3_C1\COREAHBTOAPB3_C1.vhd:20:7:20:23:@N:CD630:@XP_MSG">COREAHBTOAPB3_C1.vhd(20)</a><!@TM:1565097510> | Synthesizing work.coreahbtoapb3_c1.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd:29:7:29:20:@N:CD630:@XP_MSG">coreahbtoapb3.vhd(29)</a><!@TM:1565097510> | Synthesizing coreahbtoapb3_lib.coreahbtoapb3.trans.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:29:7:29:32:@N:CD630:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(29)</a><!@TM:1565097510> | Synthesizing coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans.
Post processing for coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans
Running optimization stage 1 on CoreAHBtoAPB3_ApbAddrData .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd:28:7:28:37:@N:CD630:@XP_MSG">coreahbtoapb3_penablescheduler.vhd(28)</a><!@TM:1565097510> | Synthesizing coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans.
Post processing for coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans
Running optimization stage 1 on CoreAHBtoAPB3_PenableScheduler .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd:28:7:28:31:@N:CD630:@XP_MSG">coreahbtoapb3_ahbtoapbsm.vhd(28)</a><!@TM:1565097510> | Synthesizing coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd:342:15:342:29:@N:CD604:@XP_MSG">coreahbtoapb3_ahbtoapbsm.vhd(342)</a><!@TM:1565097510> | OTHERS clause is not synthesized.
Post processing for coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans
Running optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM .......
Post processing for coreahbtoapb3_lib.coreahbtoapb3.trans
Running optimization stage 1 on COREAHBTOAPB3 .......
Post processing for work.coreahbtoapb3_c1.rtl
Running optimization stage 1 on COREAHBTOAPB3_C1 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0.vhd:19:7:19:22:@N:CD630:@XP_MSG">COREAHBLSRAM_C0.vhd(19)</a><!@TM:1565097510> | Synthesizing work.coreahblsram_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\CoreAHBLSRAM.vhd:24:7:24:53:@N:CD630:@XP_MSG">CoreAHBLSRAM.vhd(24)</a><!@TM:1565097510> | Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_coreahblsram.translated.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:23:7:23:51:@N:CD630:@XP_MSG">SramCtrlIf.vhd(23)</a><!@TM:1565097510> | Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_sramctrlif.translated.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:380:13:380:32:@N:CD364:@XP_MSG">SramCtrlIf.vhd(380)</a><!@TM:1565097510> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:128:10:128:29:@W:CD638:@XP_MSG">SramCtrlIf.vhd(128)</a><!@TM:1565097510> | Signal ahbsram_wdata_upd_r is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:129:10:129:31:@W:CD638:@XP_MSG">SramCtrlIf.vhd(129)</a><!@TM:1565097510> | Signal u_ahbsram_wdata_upd_r is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:131:10:131:22:@W:CD638:@XP_MSG">SramCtrlIf.vhd(131)</a><!@TM:1565097510> | Signal u_busy_all_0 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:132:10:132:22:@W:CD638:@XP_MSG">SramCtrlIf.vhd(132)</a><!@TM:1565097510> | Signal u_busy_all_1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:133:10:133:22:@W:CD638:@XP_MSG">SramCtrlIf.vhd(133)</a><!@TM:1565097510> | Signal u_busy_all_2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:134:10:134:22:@W:CD638:@XP_MSG">SramCtrlIf.vhd(134)</a><!@TM:1565097510> | Signal u_busy_all_3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:136:10:136:22:@W:CD638:@XP_MSG">SramCtrlIf.vhd(136)</a><!@TM:1565097510> | Signal l_busy_all_1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:137:10:137:22:@W:CD638:@XP_MSG">SramCtrlIf.vhd(137)</a><!@TM:1565097510> | Signal l_busy_all_2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:138:10:138:22:@W:CD638:@XP_MSG">SramCtrlIf.vhd(138)</a><!@TM:1565097510> | Signal l_busy_all_3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:143:10:143:16:@W:CD638:@XP_MSG">SramCtrlIf.vhd(143)</a><!@TM:1565097510> | Signal xhdl_7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:144:10:144:16:@W:CD638:@XP_MSG">SramCtrlIf.vhd(144)</a><!@TM:1565097510> | Signal xhdl_8 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:145:10:145:17:@W:CD638:@XP_MSG">SramCtrlIf.vhd(145)</a><!@TM:1565097510> | Signal xhdl_10 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:146:10:146:17:@W:CD638:@XP_MSG">SramCtrlIf.vhd(146)</a><!@TM:1565097510> | Signal xhdl_12 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24:7:24:61:@N:CD630:@XP_MSG">lsram_2048to139264x8.vhd(24)</a><!@TM:1565097510> | Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_lsram_2048to139264x8.translated.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:26:944:36:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata20 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:38:944:48:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata21 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:50:944:60:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata22 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:62:944:72:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata23 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:74:944:84:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata24 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:86:944:96:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata25 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:98:944:108:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata26 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:110:944:120:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata27 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:123:944:133:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata28 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:135:944:145:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata29 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:147:944:157:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata30 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:159:944:169:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata31 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:171:944:181:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata32 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:183:944:193:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata33 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:195:944:205:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata34 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:207:944:217:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata35 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:219:944:229:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata36 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:231:944:241:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata37 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:243:944:253:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata38 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:255:944:265:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata39 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:267:944:277:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata40 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:279:944:289:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata41 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:291:944:301:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata42 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:303:944:313:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata43 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:315:944:325:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata44 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:327:944:337:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata45 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:339:944:349:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata46 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:351:944:361:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata47 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:363:944:373:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata48 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:375:944:385:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata49 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:398:944:408:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata50 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:421:944:431:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata51 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:444:944:454:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata52 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:467:944:477:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata53 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:490:944:500:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata54 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:524:944:534:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata55 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:547:944:557:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata56 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:570:944:580:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata57 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:593:944:603:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata58 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:605:944:615:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata59 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:629:944:639:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata60 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:641:944:651:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata61 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:653:944:663:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata62 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:665:944:675:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata63 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:677:944:687:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata64 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:689:944:699:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata65 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:700:944:710:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata66 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:712:944:722:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata67 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:724:944:734:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata68 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:736:944:745:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal writedata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:757:944:767:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:769:944:779:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:781:944:791:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:793:944:803:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:805:944:815:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:817:944:827:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:829:944:839:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:841:944:851:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata17 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:853:944:863:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata18 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:944:865:944:875:@W:CD434:@XP_MSG">lsram_2048to139264x8.vhd(944)</a><!@TM:1565097510> | Signal readdata19 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Running optimization stage 1 on RAM1K18 .......
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:220:10:220:22:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(220)</a><!@TM:1565097510> | Signal wen_b68_xhdl is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:359:10:359:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(359)</a><!@TM:1565097510> | Signal writeaddr0 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:360:10:360:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(360)</a><!@TM:1565097510> | Signal writeaddr1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:361:10:361:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(361)</a><!@TM:1565097510> | Signal writeaddr2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:362:10:362:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(362)</a><!@TM:1565097510> | Signal writeaddr3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:363:10:363:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(363)</a><!@TM:1565097510> | Signal writeaddr4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:364:10:364:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(364)</a><!@TM:1565097510> | Signal writeaddr5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:365:10:365:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(365)</a><!@TM:1565097510> | Signal writeaddr6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:366:10:366:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(366)</a><!@TM:1565097510> | Signal writeaddr7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:367:10:367:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(367)</a><!@TM:1565097510> | Signal writeaddr8 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:368:10:368:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(368)</a><!@TM:1565097510> | Signal writeaddr9 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:369:10:369:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(369)</a><!@TM:1565097510> | Signal writeaddr10 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:370:10:370:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(370)</a><!@TM:1565097510> | Signal writeaddr11 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:371:10:371:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(371)</a><!@TM:1565097510> | Signal writeaddr12 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:372:10:372:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(372)</a><!@TM:1565097510> | Signal writeaddr13 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:373:10:373:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(373)</a><!@TM:1565097510> | Signal writeaddr14 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:374:10:374:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(374)</a><!@TM:1565097510> | Signal writeaddr15 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:375:10:375:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(375)</a><!@TM:1565097510> | Signal writeaddr16 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:376:10:376:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(376)</a><!@TM:1565097510> | Signal writeaddr17 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:377:10:377:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(377)</a><!@TM:1565097510> | Signal writeaddr18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:378:10:378:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(378)</a><!@TM:1565097510> | Signal writeaddr19 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:379:10:379:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(379)</a><!@TM:1565097510> | Signal writeaddr20 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:380:10:380:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(380)</a><!@TM:1565097510> | Signal writeaddr21 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:381:10:381:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(381)</a><!@TM:1565097510> | Signal writeaddr22 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:382:10:382:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(382)</a><!@TM:1565097510> | Signal writeaddr23 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:383:10:383:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(383)</a><!@TM:1565097510> | Signal writeaddr24 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:384:10:384:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(384)</a><!@TM:1565097510> | Signal writeaddr25 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:385:10:385:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(385)</a><!@TM:1565097510> | Signal writeaddr26 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:386:10:386:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(386)</a><!@TM:1565097510> | Signal writeaddr27 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:387:10:387:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(387)</a><!@TM:1565097510> | Signal writeaddr28 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:388:10:388:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(388)</a><!@TM:1565097510> | Signal writeaddr29 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:389:10:389:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(389)</a><!@TM:1565097510> | Signal writeaddr30 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:390:10:390:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(390)</a><!@TM:1565097510> | Signal writeaddr31 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:391:10:391:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(391)</a><!@TM:1565097510> | Signal writeaddr32 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:392:10:392:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(392)</a><!@TM:1565097510> | Signal writeaddr33 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:393:10:393:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(393)</a><!@TM:1565097510> | Signal writeaddr34 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:394:10:394:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(394)</a><!@TM:1565097510> | Signal writeaddr35 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:395:10:395:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(395)</a><!@TM:1565097510> | Signal writeaddr36 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:396:10:396:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(396)</a><!@TM:1565097510> | Signal writeaddr37 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:397:10:397:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(397)</a><!@TM:1565097510> | Signal writeaddr38 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:398:10:398:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(398)</a><!@TM:1565097510> | Signal writeaddr39 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:399:10:399:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(399)</a><!@TM:1565097510> | Signal writeaddr40 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:400:10:400:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(400)</a><!@TM:1565097510> | Signal writeaddr41 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:401:10:401:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(401)</a><!@TM:1565097510> | Signal writeaddr42 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:402:10:402:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(402)</a><!@TM:1565097510> | Signal writeaddr43 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:403:10:403:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(403)</a><!@TM:1565097510> | Signal writeaddr44 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:404:10:404:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(404)</a><!@TM:1565097510> | Signal writeaddr45 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:405:10:405:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(405)</a><!@TM:1565097510> | Signal writeaddr46 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:406:10:406:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(406)</a><!@TM:1565097510> | Signal writeaddr47 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:407:10:407:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(407)</a><!@TM:1565097510> | Signal writeaddr48 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:408:10:408:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(408)</a><!@TM:1565097510> | Signal writeaddr49 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:409:10:409:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(409)</a><!@TM:1565097510> | Signal writeaddr50 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:410:10:410:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(410)</a><!@TM:1565097510> | Signal writeaddr51 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:411:10:411:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(411)</a><!@TM:1565097510> | Signal writeaddr52 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:412:10:412:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(412)</a><!@TM:1565097510> | Signal writeaddr53 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:413:10:413:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(413)</a><!@TM:1565097510> | Signal writeaddr54 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:414:10:414:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(414)</a><!@TM:1565097510> | Signal writeaddr55 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:415:10:415:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(415)</a><!@TM:1565097510> | Signal writeaddr56 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:416:10:416:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(416)</a><!@TM:1565097510> | Signal writeaddr57 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:417:10:417:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(417)</a><!@TM:1565097510> | Signal writeaddr58 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:418:10:418:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(418)</a><!@TM:1565097510> | Signal writeaddr59 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:419:10:419:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(419)</a><!@TM:1565097510> | Signal writeaddr60 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:420:10:420:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(420)</a><!@TM:1565097510> | Signal writeaddr61 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:421:10:421:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(421)</a><!@TM:1565097510> | Signal writeaddr62 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:422:10:422:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(422)</a><!@TM:1565097510> | Signal writeaddr63 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:423:10:423:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(423)</a><!@TM:1565097510> | Signal writeaddr64 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:424:10:424:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(424)</a><!@TM:1565097510> | Signal writeaddr65 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:425:10:425:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(425)</a><!@TM:1565097510> | Signal writeaddr66 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:426:10:426:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(426)</a><!@TM:1565097510> | Signal writeaddr67 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:427:10:427:21:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(427)</a><!@TM:1565097510> | Signal writeaddr68 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:428:10:428:19:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(428)</a><!@TM:1565097510> | Signal readaddr0 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:429:10:429:19:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(429)</a><!@TM:1565097510> | Signal readaddr1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:430:10:430:19:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(430)</a><!@TM:1565097510> | Signal readaddr2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:431:10:431:19:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(431)</a><!@TM:1565097510> | Signal readaddr3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:432:10:432:19:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(432)</a><!@TM:1565097510> | Signal readaddr4 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:433:10:433:19:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(433)</a><!@TM:1565097510> | Signal readaddr5 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:434:10:434:19:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(434)</a><!@TM:1565097510> | Signal readaddr6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:435:10:435:19:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(435)</a><!@TM:1565097510> | Signal readaddr7 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:436:10:436:19:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(436)</a><!@TM:1565097510> | Signal readaddr8 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:437:10:437:19:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(437)</a><!@TM:1565097510> | Signal readaddr9 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:438:10:438:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(438)</a><!@TM:1565097510> | Signal readaddr10 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:439:10:439:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(439)</a><!@TM:1565097510> | Signal readaddr11 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:440:10:440:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(440)</a><!@TM:1565097510> | Signal readaddr12 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:441:10:441:20:@W:CD638:@XP_MSG">lsram_2048to139264x8.vhd(441)</a><!@TM:1565097510> | Signal readaddr13 is undriven. Either assign the signal a value or remove the signal declaration.</font>

Only the first 100 messages of id 'CD638' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_compiler.srr -id CD638' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CD638} -count unlimited' in the Tcl shell.
Post processing for coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_lsram_2048to139264x8.translated
Running optimization stage 1 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:220:10:220:22:@W:CL252:@XP_MSG">lsram_2048to139264x8.vhd(220)</a><!@TM:1565097510> | Bit 0 of signal wen_b68_xhdl is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:220:10:220:22:@W:CL252:@XP_MSG">lsram_2048to139264x8.vhd(220)</a><!@TM:1565097510> | Bit 1 of signal wen_b68_xhdl is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:932:6:932:8:@W:CL169:@XP_MSG">lsram_2048to139264x8.vhd(932)</a><!@TM:1565097510> | Pruning unused register ckRdAddr_4(15 downto 9). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:23823:3:23823:10:@W:CL245:@XP_MSG">lsram_2048to139264x8.vhd(23823)</a><!@TM:1565097510> | Bit 0 of input b_wen of instance block68 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:23823:3:23823:10:@W:CL245:@XP_MSG">lsram_2048to139264x8.vhd(23823)</a><!@TM:1565097510> | Bit 1 of input b_wen of instance block68 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Post processing for coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_sramctrlif.translated
Running optimization stage 1 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:138:10:138:22:@W:CL240:@XP_MSG">SramCtrlIf.vhd(138)</a><!@TM:1565097510> | Signal l_BUSY_all_3 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:137:10:137:22:@W:CL240:@XP_MSG">SramCtrlIf.vhd(137)</a><!@TM:1565097510> | Signal l_BUSY_all_2 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:136:10:136:22:@W:CL240:@XP_MSG">SramCtrlIf.vhd(136)</a><!@TM:1565097510> | Signal l_BUSY_all_1 is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:23:7:23:51:@N:CD630:@XP_MSG">AHBLSramIf.vhd(23)</a><!@TM:1565097510> | Synthesizing coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_ahblsramif.translated.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:128:12:128:16:@W:CD434:@XP_MSG">AHBLSramIf.vhd(128)</a><!@TM:1565097510> | Signal hsel in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:128:26:128:32:@W:CD434:@XP_MSG">AHBLSramIf.vhd(128)</a><!@TM:1565097510> | Signal htrans in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:128:33:128:41:@W:CD434:@XP_MSG">AHBLSramIf.vhd(128)</a><!@TM:1565097510> | Signal hreadyin in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:183:55:183:61:@W:CD434:@XP_MSG">AHBLSramIf.vhd(183)</a><!@TM:1565097510> | Signal hburst in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:183:73:183:88:@W:CD434:@XP_MSG">AHBLSramIf.vhd(183)</a><!@TM:1565097510> | Signal hreadyout_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:183:90:183:100:@W:CD434:@XP_MSG">AHBLSramIf.vhd(183)</a><!@TM:1565097510> | Signal hwdata_cal in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:183:117:183:122:@W:CD434:@XP_MSG">AHBLSramIf.vhd(183)</a><!@TM:1565097510> | Signal hsize in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:183:124:183:128:@W:CD434:@XP_MSG">AHBLSramIf.vhd(183)</a><!@TM:1565097510> | Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:183:161:183:166:@W:CD434:@XP_MSG">AHBLSramIf.vhd(183)</a><!@TM:1565097510> | Signal haddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:276:17:276:22:@N:CD364:@XP_MSG">AHBLSramIf.vhd(276)</a><!@TM:1565097510> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:12:308:19:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal hsize_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:21:308:36:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal ahbsram_req_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:38:308:45:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal sresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:47:308:54:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal aresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:76:308:93:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal ahbsram_req_xhdl4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:95:308:99:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:124:308:138:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal ahbsram_req_d1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:140:308:155:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal burst_count_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:157:308:168:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal burst_count in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:190:308:195:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal count in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:197:308:204:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal haddr_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:227:308:233:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal hwdata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:308:235:308:243:@W:CD434:@XP_MSG">AHBLSramIf.vhd(308)</a><!@TM:1565097510> | Signal hwrite_d in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:356:29:356:54:@W:CD434:@XP_MSG">AHBLSramIf.vhd(356)</a><!@TM:1565097510> | Signal ahbsram_wdata_usram_xhdl6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:356:56:356:63:@W:CD434:@XP_MSG">AHBLSramIf.vhd(356)</a><!@TM:1565097510> | Signal sresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:356:65:356:72:@W:CD434:@XP_MSG">AHBLSramIf.vhd(356)</a><!@TM:1565097510> | Signal aresetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:356:89:356:93:@W:CD434:@XP_MSG">AHBLSramIf.vhd(356)</a><!@TM:1565097510> | Signal hclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Post processing for coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_ahblsramif.translated
Running optimization stage 1 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:135:6:135:8:@W:CL169:@XP_MSG">AHBLSramIf.vhd(135)</a><!@TM:1565097510> | Pruning unused register HREADYIN_d_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:135:6:135:8:@W:CL169:@XP_MSG">AHBLSramIf.vhd(135)</a><!@TM:1565097510> | Pruning unused register HSEL_d_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:135:6:135:8:@W:CL169:@XP_MSG">AHBLSramIf.vhd(135)</a><!@TM:1565097510> | Pruning unused register HBURST_d_4(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:135:6:135:8:@W:CL169:@XP_MSG">AHBLSramIf.vhd(135)</a><!@TM:1565097510> | Pruning unused register HTRANS_d_4(1 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:135:6:135:8:@W:CL169:@XP_MSG">AHBLSramIf.vhd(135)</a><!@TM:1565097510> | Pruning unused register HWDATA_d_5(31 downto 0). Make sure that there are no unused intermediate registers.</font>
Post processing for coreahblsram_lib.coreahblsram_c0_coreahblsram_c0_0_coreahblsram.translated
Running optimization stage 1 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM .......
Post processing for work.coreahblsram_c0.rtl
Running optimization stage 1 on COREAHBLSRAM_C0 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1.vhd:20:7:20:21:@N:CD630:@XP_MSG">CoreAHBLite_C1.vhd(20)</a><!@TM:1565097510> | Synthesizing work.coreahblite_c1.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:27:7:27:50:@N:CD630:@XP_MSG">coreahblite.vhd(27)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_c1_coreahblite_c1_0_coreahblite.coreahblite_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:25:7:25:29:@N:CD630:@XP_MSG">coreahblite_matrix4x16.vhd(25)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd:24:7:24:29:@N:CD630:@XP_MSG">coreahblite_slavestage.vhd(24)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_slavestage.trans.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd:22:7:22:31:@N:CD630:@XP_MSG">coreahblite_slavearbiter.vhd(22)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd:391:12:391:26:@N:CD604:@XP_MSG">coreahblite_slavearbiter.vhd(391)</a><!@TM:1565097510> | OTHERS clause is not synthesized.
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER .......
Post processing for coreahblite_lib.coreahblite_slavestage.trans
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:24:7:24:30:@N:CD630:@XP_MSG">coreahblite_masterstage.vhd(24)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:349:8:349:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1565097510> | Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:350:8:350:14:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1565097510> | Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:351:8:351:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1565097510> | Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:351:20:351:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1565097510> | Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:352:8:352:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1565097510> | Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:352:20:352:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1565097510> | Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:353:8:353:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1565097510> | Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:353:20:353:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1565097510> | Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:354:8:354:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1565097510> | Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:354:20:354:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1565097510> | Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:355:8:355:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1565097510> | Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>

Only the first 100 messages of id 'CD434' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_compiler.srr -id CD434' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CD434} -count unlimited' in the Tcl shell.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:650:12:650:26:@N:CD604:@XP_MSG">coreahblite_masterstage.vhd(650)</a><!@TM:1565097510> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_defaultslavesm.vhd:22:7:22:33:@N:CD630:@XP_MSG">coreahblite_defaultslavesm.vhd(22)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_defaultslavesm.vhd:63:12:63:26:@N:CD604:@XP_MSG">coreahblite_defaultslavesm.vhd(63)</a><!@TM:1565097510> | OTHERS clause is not synthesized.
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_addrdec.vhd:50:7:50:26:@N:CD630:@XP_MSG">coreahblite_addrdec.vhd(50)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Running optimization stage 1 on COREAHBLITE_ADDRDEC .......
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:657:8:657:10:@W:CL177:@XP_MSG">coreahblite_masterstage.vhd(657)</a><!@TM:1565097510> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:24:7:24:30:@N:CD630:@XP_MSG">coreahblite_masterstage.vhd(24)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:650:12:650:26:@N:CD604:@XP_MSG">coreahblite_masterstage.vhd(650)</a><!@TM:1565097510> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_addrdec.vhd:50:7:50:26:@N:CD630:@XP_MSG">coreahblite_addrdec.vhd(50)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Running optimization stage 1 on COREAHBLITE_ADDRDEC .......
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:657:8:657:10:@W:CL177:@XP_MSG">coreahblite_masterstage.vhd(657)</a><!@TM:1565097510> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Running optimization stage 1 on COREAHBLITE_MATRIX4X16 .......
Post processing for coreahblite_lib.coreahblite_c1_coreahblite_c1_0_coreahblite.coreahblite_arch
Running optimization stage 1 on CoreAHBLite_C1_CoreAHBLite_C1_0_CoreAHBLite .......
Post processing for work.coreahblite_c1.rtl
Running optimization stage 1 on CoreAHBLite_C1 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0.vhd:20:7:20:21:@N:CD630:@XP_MSG">CoreAHBLite_C0.vhd(20)</a><!@TM:1565097510> | Synthesizing work.coreahblite_c0.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:27:7:27:50:@N:CD630:@XP_MSG">coreahblite.vhd(27)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_c0_coreahblite_c0_0_coreahblite.coreahblite_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:25:7:25:29:@N:CD630:@XP_MSG">coreahblite_matrix4x16.vhd(25)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:24:7:24:30:@N:CD630:@XP_MSG">coreahblite_masterstage.vhd(24)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:650:12:650:26:@N:CD604:@XP_MSG">coreahblite_masterstage.vhd(650)</a><!@TM:1565097510> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_addrdec.vhd:50:7:50:26:@N:CD630:@XP_MSG">coreahblite_addrdec.vhd(50)</a><!@TM:1565097510> | Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Running optimization stage 1 on COREAHBLITE_ADDRDEC .......
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:657:8:657:10:@W:CL177:@XP_MSG">coreahblite_masterstage.vhd(657)</a><!@TM:1565097510> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Running optimization stage 1 on COREAHBLITE_MATRIX4X16 .......
Post processing for coreahblite_lib.coreahblite_c0_coreahblite_c0_0_coreahblite.coreahblite_arch
Running optimization stage 1 on CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite .......
Post processing for work.coreahblite_c0.rtl
Running optimization stage 1 on CoreAHBLite_C0 .......
Running optimization stage 1 on AND2 .......
Post processing for work.top.rtl
Running optimization stage 1 on top .......
Running optimization stage 2 on AND2 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_1_1_256_0 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:46:8:46:18:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(46)</a><!@TM:1565097510> | Input port bits 16 to 9 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:46:8:46:18:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(46)</a><!@TM:1565097510> | Input port bits 7 to 0 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:47:8:47:14:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(47)</a><!@TM:1565097510> | Input port bits 16 to 9 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:47:8:47:14:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(47)</a><!@TM:1565097510> | Input port bits 7 to 0 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:57:8:57:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(57)</a><!@TM:1565097510> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:58:8:58:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(58)</a><!@TM:1565097510> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:59:8:59:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(59)</a><!@TM:1565097510> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:60:8:60:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(60)</a><!@TM:1565097510> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:61:8:61:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(61)</a><!@TM:1565097510> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:62:8:62:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(62)</a><!@TM:1565097510> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:63:8:63:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(63)</a><!@TM:1565097510> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:64:8:64:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(64)</a><!@TM:1565097510> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:65:8:65:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(65)</a><!@TM:1565097510> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:66:8:66:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(66)</a><!@TM:1565097510> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:67:8:67:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(67)</a><!@TM:1565097510> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:68:8:68:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(68)</a><!@TM:1565097510> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:69:8:69:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(69)</a><!@TM:1565097510> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:70:8:70:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(70)</a><!@TM:1565097510> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:71:8:71:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(71)</a><!@TM:1565097510> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:72:8:72:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(72)</a><!@TM:1565097510> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:75:8:75:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(75)</a><!@TM:1565097510> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:76:8:76:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(76)</a><!@TM:1565097510> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:77:8:77:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(77)</a><!@TM:1565097510> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:78:8:78:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(78)</a><!@TM:1565097510> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:79:8:79:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(79)</a><!@TM:1565097510> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:80:8:80:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(80)</a><!@TM:1565097510> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:81:8:81:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(81)</a><!@TM:1565097510> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:82:8:82:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(82)</a><!@TM:1565097510> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:83:8:83:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(83)</a><!@TM:1565097510> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:84:8:84:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(84)</a><!@TM:1565097510> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:85:8:85:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(85)</a><!@TM:1565097510> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:86:8:86:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(86)</a><!@TM:1565097510> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:87:8:87:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(87)</a><!@TM:1565097510> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:88:8:88:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(88)</a><!@TM:1565097510> | Input HREADYOUT_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:89:8:89:18:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(89)</a><!@TM:1565097510> | Input HRDATA_S16 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:90:8:90:21:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(90)</a><!@TM:1565097510> | Input HREADYOUT_S16 is unused.
Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:56:8:56:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(56)</a><!@TM:1565097510> | Input HWDATA_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:66:8:66:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(66)</a><!@TM:1565097510> | Input HWDATA_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:76:8:76:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(76)</a><!@TM:1565097510> | Input HWDATA_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:80:8:80:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(80)</a><!@TM:1565097510> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:81:8:81:20:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(81)</a><!@TM:1565097510> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:82:8:82:16:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(82)</a><!@TM:1565097510> | Input HRESP_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:92:8:92:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(92)</a><!@TM:1565097510> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:93:8:93:20:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(93)</a><!@TM:1565097510> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:94:8:94:16:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(94)</a><!@TM:1565097510> | Input HRESP_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:104:8:104:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(104)</a><!@TM:1565097510> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:105:8:105:20:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(105)</a><!@TM:1565097510> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:106:8:106:16:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(106)</a><!@TM:1565097510> | Input HRESP_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:116:8:116:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(116)</a><!@TM:1565097510> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:117:8:117:20:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(117)</a><!@TM:1565097510> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:118:8:118:16:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(118)</a><!@TM:1565097510> | Input HRESP_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:128:8:128:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(128)</a><!@TM:1565097510> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:129:8:129:20:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(129)</a><!@TM:1565097510> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:130:8:130:16:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(130)</a><!@TM:1565097510> | Input HRESP_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:140:8:140:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(140)</a><!@TM:1565097510> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:141:8:141:20:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(141)</a><!@TM:1565097510> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:142:8:142:16:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(142)</a><!@TM:1565097510> | Input HRESP_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:152:8:152:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(152)</a><!@TM:1565097510> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:153:8:153:20:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(153)</a><!@TM:1565097510> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:154:8:154:16:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(154)</a><!@TM:1565097510> | Input HRESP_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:164:8:164:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(164)</a><!@TM:1565097510> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:165:8:165:20:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(165)</a><!@TM:1565097510> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:166:8:166:16:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(166)</a><!@TM:1565097510> | Input HRESP_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:188:8:188:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(188)</a><!@TM:1565097510> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:189:8:189:20:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(189)</a><!@TM:1565097510> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:190:8:190:16:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(190)</a><!@TM:1565097510> | Input HRESP_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:200:8:200:18:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(200)</a><!@TM:1565097510> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:201:8:201:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(201)</a><!@TM:1565097510> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:202:8:202:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(202)</a><!@TM:1565097510> | Input HRESP_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:212:8:212:18:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(212)</a><!@TM:1565097510> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:213:8:213:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(213)</a><!@TM:1565097510> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:214:8:214:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(214)</a><!@TM:1565097510> | Input HRESP_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:224:8:224:18:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(224)</a><!@TM:1565097510> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:225:8:225:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(225)</a><!@TM:1565097510> | Input HREADYOUT_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:226:8:226:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(226)</a><!@TM:1565097510> | Input HRESP_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:236:8:236:18:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(236)</a><!@TM:1565097510> | Input HRDATA_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:237:8:237:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(237)</a><!@TM:1565097510> | Input HREADYOUT_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:238:8:238:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(238)</a><!@TM:1565097510> | Input HRESP_S13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:248:8:248:18:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(248)</a><!@TM:1565097510> | Input HRDATA_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:249:8:249:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(249)</a><!@TM:1565097510> | Input HREADYOUT_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:250:8:250:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(250)</a><!@TM:1565097510> | Input HRESP_S14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:260:8:260:18:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(260)</a><!@TM:1565097510> | Input HRDATA_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:261:8:261:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(261)</a><!@TM:1565097510> | Input HREADYOUT_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:262:8:262:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(262)</a><!@TM:1565097510> | Input HRESP_S15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:272:8:272:18:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(272)</a><!@TM:1565097510> | Input HRDATA_S16 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:273:8:273:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(273)</a><!@TM:1565097510> | Input HREADYOUT_S16 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:274:8:274:17:@N:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(274)</a><!@TM:1565097510> | Input HRESP_S16 is unused.
Running optimization stage 2 on CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite_work_top_rtl_0layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:188:0:188:8:@W:CL247:@XP_MSG">coreahblite.vhd(188)</a><!@TM:1565097510> | Input port bit 1 of hresp_s0(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:201:0:201:8:@W:CL247:@XP_MSG">coreahblite.vhd(201)</a><!@TM:1565097510> | Input port bit 1 of hresp_s1(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:214:0:214:8:@W:CL247:@XP_MSG">coreahblite.vhd(214)</a><!@TM:1565097510> | Input port bit 1 of hresp_s2(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:227:0:227:8:@W:CL247:@XP_MSG">coreahblite.vhd(227)</a><!@TM:1565097510> | Input port bit 1 of hresp_s3(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:240:0:240:8:@W:CL247:@XP_MSG">coreahblite.vhd(240)</a><!@TM:1565097510> | Input port bit 1 of hresp_s4(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:253:0:253:8:@W:CL247:@XP_MSG">coreahblite.vhd(253)</a><!@TM:1565097510> | Input port bit 1 of hresp_s5(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:266:0:266:8:@W:CL247:@XP_MSG">coreahblite.vhd(266)</a><!@TM:1565097510> | Input port bit 1 of hresp_s6(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:279:0:279:8:@W:CL247:@XP_MSG">coreahblite.vhd(279)</a><!@TM:1565097510> | Input port bit 1 of hresp_s7(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:292:0:292:8:@W:CL247:@XP_MSG">coreahblite.vhd(292)</a><!@TM:1565097510> | Input port bit 1 of hresp_s8(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:305:0:305:8:@W:CL247:@XP_MSG">coreahblite.vhd(305)</a><!@TM:1565097510> | Input port bit 1 of hresp_s9(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:318:0:318:9:@W:CL247:@XP_MSG">coreahblite.vhd(318)</a><!@TM:1565097510> | Input port bit 1 of hresp_s10(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:331:0:331:9:@W:CL247:@XP_MSG">coreahblite.vhd(331)</a><!@TM:1565097510> | Input port bit 1 of hresp_s11(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:344:0:344:9:@W:CL247:@XP_MSG">coreahblite.vhd(344)</a><!@TM:1565097510> | Input port bit 1 of hresp_s12(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:357:0:357:9:@W:CL247:@XP_MSG">coreahblite.vhd(357)</a><!@TM:1565097510> | Input port bit 1 of hresp_s13(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:370:0:370:9:@W:CL247:@XP_MSG">coreahblite.vhd(370)</a><!@TM:1565097510> | Input port bit 1 of hresp_s14(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:383:0:383:9:@W:CL247:@XP_MSG">coreahblite.vhd(383)</a><!@TM:1565097510> | Input port bit 1 of hresp_s15(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:396:0:396:9:@W:CL247:@XP_MSG">coreahblite.vhd(396)</a><!@TM:1565097510> | Input port bit 1 of hresp_s16(1 downto 0) is unused </font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:149:0:149:8:@N:CL159:@XP_MSG">coreahblite.vhd(149)</a><!@TM:1565097510> | Input HPROT_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:160:0:160:8:@N:CL159:@XP_MSG">coreahblite.vhd(160)</a><!@TM:1565097510> | Input HPROT_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:171:0:171:8:@N:CL159:@XP_MSG">coreahblite.vhd(171)</a><!@TM:1565097510> | Input HPROT_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C0\CoreAHBLite_C0_0\rtl\vhdl\core\coreahblite.vhd:182:0:182:8:@N:CL159:@XP_MSG">coreahblite.vhd(182)</a><!@TM:1565097510> | Input HPROT_M3 is unused.
Running optimization stage 2 on CoreAHBLite_C0 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_1_1_128_0 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:46:8:46:18:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(46)</a><!@TM:1565097510> | Input port bits 16 to 8 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:46:8:46:18:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(46)</a><!@TM:1565097510> | Input port bits 6 to 0 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:47:8:47:14:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(47)</a><!@TM:1565097510> | Input port bits 16 to 8 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:47:8:47:14:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(47)</a><!@TM:1565097510> | Input port bits 6 to 0 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:57:8:57:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(57)</a><!@TM:1565097510> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:58:8:58:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(58)</a><!@TM:1565097510> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:59:8:59:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(59)</a><!@TM:1565097510> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:60:8:60:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(60)</a><!@TM:1565097510> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:61:8:61:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(61)</a><!@TM:1565097510> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:62:8:62:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(62)</a><!@TM:1565097510> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:63:8:63:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(63)</a><!@TM:1565097510> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:64:8:64:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(64)</a><!@TM:1565097510> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:65:8:65:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(65)</a><!@TM:1565097510> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:66:8:66:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(66)</a><!@TM:1565097510> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:67:8:67:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(67)</a><!@TM:1565097510> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:68:8:68:20:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(68)</a><!@TM:1565097510> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:69:8:69:17:@N:CL159:@XP_MSG">coreahblite_masterstage.vhd(69)</a><!@TM:1565097510> | Input HRDATA_S6 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on COREAHBLITE_ADDRDEC_1_1_0_0 .......
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0 .......
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:CL201:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1565097510> | Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0 .......
Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0 .......
Running optimization stage 2 on CoreAHBLite_C1_CoreAHBLite_C1_0_CoreAHBLite_work_top_rtl_0layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:188:0:188:8:@W:CL247:@XP_MSG">coreahblite.vhd(188)</a><!@TM:1565097510> | Input port bit 1 of hresp_s0(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:201:0:201:8:@W:CL247:@XP_MSG">coreahblite.vhd(201)</a><!@TM:1565097510> | Input port bit 1 of hresp_s1(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:214:0:214:8:@W:CL247:@XP_MSG">coreahblite.vhd(214)</a><!@TM:1565097510> | Input port bit 1 of hresp_s2(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:227:0:227:8:@W:CL247:@XP_MSG">coreahblite.vhd(227)</a><!@TM:1565097510> | Input port bit 1 of hresp_s3(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:240:0:240:8:@W:CL247:@XP_MSG">coreahblite.vhd(240)</a><!@TM:1565097510> | Input port bit 1 of hresp_s4(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:253:0:253:8:@W:CL247:@XP_MSG">coreahblite.vhd(253)</a><!@TM:1565097510> | Input port bit 1 of hresp_s5(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:266:0:266:8:@W:CL247:@XP_MSG">coreahblite.vhd(266)</a><!@TM:1565097510> | Input port bit 1 of hresp_s6(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:279:0:279:8:@W:CL247:@XP_MSG">coreahblite.vhd(279)</a><!@TM:1565097510> | Input port bit 1 of hresp_s7(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:292:0:292:8:@W:CL247:@XP_MSG">coreahblite.vhd(292)</a><!@TM:1565097510> | Input port bit 1 of hresp_s8(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:305:0:305:8:@W:CL247:@XP_MSG">coreahblite.vhd(305)</a><!@TM:1565097510> | Input port bit 1 of hresp_s9(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:318:0:318:9:@W:CL247:@XP_MSG">coreahblite.vhd(318)</a><!@TM:1565097510> | Input port bit 1 of hresp_s10(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:331:0:331:9:@W:CL247:@XP_MSG">coreahblite.vhd(331)</a><!@TM:1565097510> | Input port bit 1 of hresp_s11(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:344:0:344:9:@W:CL247:@XP_MSG">coreahblite.vhd(344)</a><!@TM:1565097510> | Input port bit 1 of hresp_s12(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:357:0:357:9:@W:CL247:@XP_MSG">coreahblite.vhd(357)</a><!@TM:1565097510> | Input port bit 1 of hresp_s13(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:370:0:370:9:@W:CL247:@XP_MSG">coreahblite.vhd(370)</a><!@TM:1565097510> | Input port bit 1 of hresp_s14(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:383:0:383:9:@W:CL247:@XP_MSG">coreahblite.vhd(383)</a><!@TM:1565097510> | Input port bit 1 of hresp_s15(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\CoreAHBLite_C1\CoreAHBLite_C1_0\rtl\vhdl\core\coreahblite.vhd:396:0:396:9:@W:CL247:@XP_MSG">coreahblite.vhd(396)</a><!@TM:1565097510> | Input port bit 1 of hresp_s16(1 downto 0) is unused </font>
Running optimization stage 2 on CoreAHBLite_C1 .......
Running optimization stage 2 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\AHBLSramIf.vhd:172:6:172:8:@N:CL201:@XP_MSG">AHBLSramIf.vhd(172)</a><!@TM:1565097510> | Trying to extract state machine for register ahbcurr_state.
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on RAM1K18 .......
Running optimization stage 2 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:34:6:34:15:@W:CL246:@XP_MSG">lsram_2048to139264x8.vhd(34)</a><!@TM:1565097510> | Input port bits 15 to 13 of writeaddr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:35:6:35:14:@W:CL246:@XP_MSG">lsram_2048to139264x8.vhd(35)</a><!@TM:1565097510> | Input port bits 15 to 13 of readaddr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:35:6:35:14:@W:CL246:@XP_MSG">lsram_2048to139264x8.vhd(35)</a><!@TM:1565097510> | Input port bits 8 to 0 of readaddr(15 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf_work_top_rtl_0layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:179:6:179:8:@N:CL201:@XP_MSG">SramCtrlIf.vhd(179)</a><!@TM:1565097510> | Trying to extract state machine for register sramcurr_state.
Extracted state machine for register sramcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\SramCtrlIf.vhd:40:6:40:18:@W:CL246:@XP_MSG">SramCtrlIf.vhd(40)</a><!@TM:1565097510> | Input port bits 19 to 18 of ahbsram_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_COREAHBLSRAM_19_32_32_20480_128_0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\COREAHBLSRAM_C0\COREAHBLSRAM_C0_0\rtl\vhdl\core\CoreAHBLSRAM.vhd:42:6:42:11:@W:CL246:@XP_MSG">CoreAHBLSRAM.vhd(42)</a><!@TM:1565097510> | Input port bits 31 to 20 of haddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on COREAHBLSRAM_C0 .......
Running optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_work_top_rtl_0layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd:257:6:257:8:@N:CL201:@XP_MSG">coreahbtoapb3_ahbtoapbsm.vhd(257)</a><!@TM:1565097510> | Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_work_top_rtl_0layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd:130:6:130:8:@N:CL201:@XP_MSG">coreahbtoapb3_penablescheduler.vhd(130)</a><!@TM:1565097510> | Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0 .......
Running optimization stage 2 on COREAHBTOAPB3_19 .......
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd:46:6:46:12:@W:CL247:@XP_MSG">coreahbtoapb3.vhd(46)</a><!@TM:1565097510> | Input port bit 0 of htrans(1 downto 0) is unused </font>
Running optimization stage 2 on COREAHBTOAPB3_C1 .......
Running optimization stage 2 on CAPB3li .......
Running optimization stage 2 on coreaPB3_32_0_0_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_16_7_19 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd:54:0:54:5:@W:CL246:@XP_MSG">coreapb3.vhd(54)</a><!@TM:1565097510> | Input port bits 31 to 16 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on CoreAPB3_C0 .......
Running optimization stage 2 on CoreGPIO_C0_CoreGPIO_C0_0_CoreGPIO_work_top_rtl_0layer0 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:442:8:442:10:@N:CL135:@XP_MSG">coregpio.vhd(442)</a><!@TM:1565097510> | Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:442:8:442:10:@N:CL135:@XP_MSG">coregpio.vhd(442)</a><!@TM:1565097510> | Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vhdl\core\coregpio.vhd:174:4:174:10:@W:CL246:@XP_MSG">coregpio.vhd(174)</a><!@TM:1565097510> | Input port bits 31 to 2 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on CoreGPIO_C0 .......
Running optimization stage 2 on CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO_work_top_rtl_0layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vhdl\core\coregpio.vhd:174:4:174:10:@W:CL246:@XP_MSG">coregpio.vhd(174)</a><!@TM:1565097510> | Input port bits 31 to 4 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on CoreGPIO_OUT .......
Running optimization stage 2 on COREJTAGDEBUG .......
Running optimization stage 2 on COREJTAGDEBUG_C0 .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0 .......
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on top .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\RISC-V\mi-v\synthesis\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 114MB)


Process completed successfully.
# Tue Aug  6 15:18:28 2019

###########################################################]
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w4_i15.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_state_machine.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w2_i0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xbar.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xing.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_amoalu.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_arbiter_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_arbiter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_alu.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rvcexpander.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ibuf.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_plusarg_reader.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_tile.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_identity_module.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_18.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfilter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v" (library work)
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system.v:837:9:837:35:@W:CG1337:@XP_MSG">miv_rv32ima_l1_ahb_rocket_system.v(837)</a><!@TM:1565097510> | Net debug_1_io_ctrl_pb_haltreq is not declared.</font>
@I::"C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:22:7:22:20:@N:CG364:@XP_MSG">corejtagdebug.v(22)</a><!@TM:1565097510> | Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000010011
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000001
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000001
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000001
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000001
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000001
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000001
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000001
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000001
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000001
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000001
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000001
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000001
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000001
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000001
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000001
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000001
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b1111111111111111
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000001
   Generated name = COREJTAGDEBUG_Z1_layer1
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v:689:7:689:12:@N:CG364:@XP_MSG">smartfusion2.v(689)</a><!@TM:1565097510> | Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_ujtag_wrapper.v:39:7:39:34:@N:CG364:@XP_MSG">corejtagdebug_ujtag_wrapper.v(39)</a><!@TM:1565097510> | Synthesizing module COREJTAGDEBUG_UJTAG_WRAPPER in library COREJTAGDEBUG_LIB.
Running optimization stage 1 on COREJTAGDEBUG_UJTAG_WRAPPER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug_uj_jtag.v:47:7:47:28:@N:CG364:@XP_MSG">corejtagdebug_uj_jtag.v(47)</a><!@TM:1565097510> | Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_85_0_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v:362:7:362:13:@N:CG364:@XP_MSG">smartfusion2.v(362)</a><!@TM:1565097510> | Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:147:8:147:53:@W:CG360:@XP_MSG">corejtagdebug.v(147)</a><!@TM:1565097510> | Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:154:8:154:53:@W:CG360:@XP_MSG">corejtagdebug.v(154)</a><!@TM:1565097510> | Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:161:8:161:53:@W:CG360:@XP_MSG">corejtagdebug.v(161)</a><!@TM:1565097510> | Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:168:8:168:53:@W:CG360:@XP_MSG">corejtagdebug.v(168)</a><!@TM:1565097510> | Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:219:28:219:36:@W:CG360:@XP_MSG">corejtagdebug.v(219)</a><!@TM:1565097510> | Removing wire URSTBInt, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:220:28:220:39:@W:CG360:@XP_MSG">corejtagdebug.v(220)</a><!@TM:1565097510> | Removing wire URSTBInvInt, as there is no assignment to it.</font>
Running optimization stage 1 on COREJTAGDEBUG_Z1_layer1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xbar.v:64:7:64:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_xbar.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_identity_module.v:64:7:64:87:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_identity_module.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:64:7:64:89:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:718:13:718:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:718:13:718:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(718)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:714:13:714:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:714:13:714:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(714)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:710:13:710:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:710:13:710:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(710)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:706:13:706:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:706:13:706:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(706)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:702:13:702:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:702:13:702:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(702)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:698:13:698:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:698:13:698:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(698)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:693:2:693:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(693)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:161:13:161:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(161)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:163:13:163:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(163)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:165:13:165:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(165)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:167:13:167:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(167)</a><!@TM:1565097510> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:169:13:169:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(169)</a><!@TM:1565097510> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:171:13:171:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(171)</a><!@TM:1565097510> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:692:10:692:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(692)</a><!@TM:1565097510> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:64:7:64:77:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:281:13:281:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(281)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:281:13:281:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(281)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:277:13:277:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(277)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:277:13:277:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(277)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:273:13:273:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(273)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:273:13:273:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(273)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:267:13:267:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:267:13:267:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:262:13:262:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(262)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:262:13:262:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(262)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:257:13:257:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(257)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:257:13:257:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(257)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:252:13:252:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(252)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:252:13:252:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(252)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:247:13:247:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(247)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:247:13:247:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(247)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:242:13:242:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(242)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:242:13:242:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(242)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:237:13:237:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(237)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:237:13:237:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(237)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(233)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(87)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(95)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(103)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(111)</a><!@TM:1565097510> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(119)</a><!@TM:1565097510> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:127:13:127:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(127)</a><!@TM:1565097510> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(135)</a><!@TM:1565097510> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:143:13:143:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(143)</a><!@TM:1565097510> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:145:13:145:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(145)</a><!@TM:1565097510> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:147:13:147:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(147)</a><!@TM:1565097510> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:232:10:232:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(232)</a><!@TM:1565097510> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097510> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097510> | Found RAM ram_mask, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097510> | Found RAM ram_address, depth=2, width=31
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097510> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097510> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097510> | Found RAM ram_param, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097510> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:64:7:64:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:281:13:281:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(281)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:281:13:281:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(281)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:277:13:277:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(277)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:277:13:277:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(277)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:273:13:273:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(273)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:273:13:273:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(273)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:267:13:267:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(267)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:267:13:267:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(267)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:262:13:262:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(262)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:262:13:262:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(262)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:257:13:257:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(257)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:257:13:257:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(257)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:252:13:252:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(252)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:252:13:252:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(252)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:247:13:247:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(247)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:247:13:247:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(247)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:242:13:242:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(242)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:242:13:242:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(242)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:237:13:237:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(237)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:237:13:237:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(237)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(233)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(87)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(95)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(103)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(111)</a><!@TM:1565097510> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(119)</a><!@TM:1565097510> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:127:13:127:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(127)</a><!@TM:1565097510> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(135)</a><!@TM:1565097510> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:143:13:143:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(143)</a><!@TM:1565097510> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:145:13:145:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(145)</a><!@TM:1565097510> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:147:13:147:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(147)</a><!@TM:1565097510> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:232:10:232:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(232)</a><!@TM:1565097510> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097510> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097510> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097510> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097510> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097510> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097510> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097510> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:64:7:64:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:193:13:193:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(193)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:193:13:193:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(193)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:189:13:189:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(189)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:189:13:189:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(189)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:185:13:185:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(185)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:185:13:185:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(185)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:179:13:179:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(179)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:179:13:179:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(179)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:174:13:174:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(174)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:174:13:174:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(174)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:169:13:169:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(169)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:169:13:169:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(169)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:165:2:165:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(165)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:79:13:79:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(79)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(87)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(95)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(103)</a><!@TM:1565097510> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:105:13:105:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(105)</a><!@TM:1565097510> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:107:13:107:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(107)</a><!@TM:1565097510> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:164:10:164:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(164)</a><!@TM:1565097510> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:198:2:198:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(198)</a><!@TM:1565097510> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:198:2:198:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(198)</a><!@TM:1565097510> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_4.v:198:2:198:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(198)</a><!@TM:1565097510> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:64:7:64:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:259:13:259:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(259)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:259:13:259:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(259)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:255:13:255:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(255)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:255:13:255:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(255)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(251)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(251)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:245:13:245:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(245)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:245:13:245:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(245)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:240:13:240:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(240)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:240:13:240:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(240)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:235:13:235:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(235)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:235:13:235:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(235)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:230:13:230:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(230)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:230:13:230:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(230)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:225:13:225:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(225)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:225:13:225:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(225)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:220:13:220:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(220)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:220:13:220:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(220)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:216:2:216:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(216)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:85:13:85:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(85)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:93:13:93:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(93)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:101:13:101:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(101)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:109:13:109:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(109)</a><!@TM:1565097510> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:117:13:117:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(117)</a><!@TM:1565097510> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:125:13:125:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(125)</a><!@TM:1565097510> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:133:13:133:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(133)</a><!@TM:1565097510> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(135)</a><!@TM:1565097510> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:137:13:137:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(137)</a><!@TM:1565097510> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:215:10:215:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(215)</a><!@TM:1565097510> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1565097510> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1565097510> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1565097510> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1565097510> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1565097510> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1565097510> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v:64:7:64:106:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlbuffer_system_bus_slave_tlbuffer.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v:64:7:64:118:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlwidth_widget_system_bus_slave_tlwidth_widget.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v:64:7:64:111:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlsplitter_system_bus_master_tlsplitter.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:64:7:64:111:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:299:13:299:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:299:13:299:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(299)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:295:13:295:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:295:13:295:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(295)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:291:13:291:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:291:13:291:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(291)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:287:13:287:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:287:13:287:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(287)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:283:13:283:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:283:13:283:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(283)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:278:2:278:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(278)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:105:13:105:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(105)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:107:13:107:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(107)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:109:13:109:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(109)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(111)</a><!@TM:1565097510> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:113:13:113:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(113)</a><!@TM:1565097510> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:277:10:277:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(277)</a><!@TM:1565097510> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:64:7:64:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 in library work.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:281:13:281:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(281)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:281:13:281:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(281)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:277:13:277:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(277)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:277:13:277:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(277)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:273:13:273:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(273)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:273:13:273:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(273)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:267:13:267:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(267)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:267:13:267:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(267)</a><!@TM:1565097510> | Repeat multiplier in concatenation evaluates to 1</font>

Only the first 100 messages of id 'CG390' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_compiler.srr -id CG390' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG390} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(233)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(87)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(95)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(103)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(111)</a><!@TM:1565097510> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:119:13:119:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(119)</a><!@TM:1565097510> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:127:13:127:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(127)</a><!@TM:1565097510> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(135)</a><!@TM:1565097510> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:143:13:143:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(143)</a><!@TM:1565097510> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:145:13:145:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(145)</a><!@TM:1565097510> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:147:13:147:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(147)</a><!@TM:1565097510> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:232:10:232:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(232)</a><!@TM:1565097510> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097510> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097510> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097510> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097510> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097510> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097510> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097510> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:64:7:64:95:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:747:2:747:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(747)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(111)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:113:13:113:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(113)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:115:13:115:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(115)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:157:13:157:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(157)</a><!@TM:1565097510> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:159:13:159:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(159)</a><!@TM:1565097510> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:161:13:161:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(161)</a><!@TM:1565097510> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:163:13:163:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(163)</a><!@TM:1565097510> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v:746:10:746:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlcache_cork_system_bus.v(746)</a><!@TM:1565097510> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:64:7:64:94:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:303:2:303:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(303)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:103:13:103:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(103)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:105:13:105:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(105)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:107:13:107:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(107)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:109:13:109:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(109)</a><!@TM:1565097510> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:111:13:111:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(111)</a><!@TM:1565097510> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:302:10:302:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(302)</a><!@TM:1565097510> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v:64:7:64:111:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_simple_lazy_module_system_bus_from_tile.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_system_bus_sbus.v:64:7:64:87:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_system_bus_sbus.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:64:7:64:92:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:513:2:513:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(513)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:131:13:131:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(131)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:133:13:133:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(133)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:135:13:135:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(135)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:137:13:137:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(137)</a><!@TM:1565097510> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:139:13:139:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(139)</a><!@TM:1565097510> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:512:10:512:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(512)</a><!@TM:1565097510> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v:64:7:64:109:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlbuffer.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v:64:7:64:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(146)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v:85:13:85:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(85)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(87)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v:89:13:89:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(89)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v:91:13:91:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(91)</a><!@TM:1565097510> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v:93:13:93:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(93)</a><!@TM:1565097510> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(95)</a><!@TM:1565097510> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater.v:145:10:145:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(145)</a><!@TM:1565097510> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:64:7:64:82:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(146)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:85:13:85:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(85)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:87:13:87:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(87)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:89:13:89:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(89)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:91:13:91:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(91)</a><!@TM:1565097510> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:93:13:93:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(93)</a><!@TM:1565097510> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:95:13:95:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(95)</a><!@TM:1565097510> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:145:10:145:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(145)</a><!@TM:1565097510> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:64:7:64:117:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1012:2:1012:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1012)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:156:13:156:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(156)</a><!@TM:1565097510> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:158:13:158:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(158)</a><!@TM:1565097510> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:160:13:160:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(160)</a><!@TM:1565097510> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1565097510> | Register bit _T_688 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1565097510> | Register bit _T_912 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1565097510> | Register bit _T_1136 is always 0.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:64:7:64:122:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1126:2:1126:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1126)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1196:2:1196:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196)</a><!@TM:1565097510> | Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1196:2:1196:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196)</a><!@TM:1565097510> | Register bit _T_232_0_lut[0] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1196:2:1196:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196)</a><!@TM:1565097510> | Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v:64:7:64:113:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlbuffer_periphery_bus_slave_tlfragmenter.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_periphery_bus_pbus.v:64:7:64:90:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_periphery_bus_pbus.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlwidth_widget.v:64:7:64:86:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlwidth_widget.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v:64:7:64:89:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_memory_bus.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v:64:7:64:94:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_memory_bus_mem_buses_0.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlfilter.v:64:7:64:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlfilter.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:64:7:64:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:87:2:87:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(87)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v:64:7:64:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_10.v:175:2:175:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(175)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:64:7:64:83:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4030:2:4030:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4030)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2014:81:2014:113:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2014)</a><!@TM:1565097510> | Removing instance MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:64:7:64:104:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:545:2:545:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(545)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v:64:7:64:87:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_dmito_tl_dmi2tl.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:64:7:64:87:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:401:2:401:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(401)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:64:7:64:87:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v:64:7:64:98:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg_vec_w32_i0.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v:64:7:64:97:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg_vec_w1_i0.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v:64:7:64:101:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_source.v:64:7:64:96:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_sync_crossing_source.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v:64:7:64:115:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d3_i0.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v:64:7:64:115:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d4_i0.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync.v:64:7:64:88:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v:64:7:64:115:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_synchronizer_shift_reg_w1_d1_i0.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v:64:7:64:90:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_1.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v:64:7:64:90:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_2.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:64:7:64:90:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:246:2:246:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(246)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:64:7:64:101:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:74:2:74:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(74)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v:64:7:64:90:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_3.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v:64:7:64:90:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_4.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v:64:7:64:90:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_valid_sync_5.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v:64:7:64:88:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v:206:93:206:137:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(206)</a><!@TM:1565097510> | Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v:64:7:64:104:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlasync_crossing_source_dm_inner.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:64:7:64:92:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:221:2:221:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(221)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v:64:7:64:107:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_async_dm_outer.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:64:7:64:101:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7047:2:7047:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7047)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved2 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_progbufsize[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_progbufsize[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_progbufsize[2] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_progbufsize[3] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_progbufsize[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_0[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[4] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Register bit abstractGeneratedMem_1[31] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:64:7:64:101:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:74:2:74:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(74)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:64:7:64:90:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:206:93:206:137:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(206)</a><!@TM:1565097510> | Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:64:7:64:92:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:246:2:246:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(246)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v:64:7:64:102:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlasync_crossing_sink_dmi_xing.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v:64:7:64:101:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v:74:2:74:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w12_d1.v(74)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:64:7:64:90:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:184:93:184:137:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(184)</a><!@TM:1565097510> | Removing instance MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v:64:7:64:95:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_reset_catch_and_sync_d3.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v:64:7:64:107:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_async_dm_inner.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v:64:7:64:92:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_debug.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_debug.v:138:8:138:31:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_debug.v(138)</a><!@TM:1565097510> | Removing wire dmOuter_io_ctrl_haltreq, as there is no assignment to it.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v:64:7:64:93:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v:440:2:440:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(440)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v:64:7:64:89:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_xbar_int_xbar.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_arbiter.v:64:7:64:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_arbiter.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v:64:7:64:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_ext.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v:78:4:78:11:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_ext.v(78)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v:86:2:86:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_ext.v(86)</a><!@TM:1565097510> | Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v:106:21:106:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_ext.v(106)</a><!@TM:1565097510> | Found RAM ram, depth=128, width=21
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array.v:64:7:64:81:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tag_array.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:64:7:64:89:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:79:4:79:11:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(79)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:87:2:87:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(87)</a><!@TM:1565097510> | Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:110:21:110:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110)</a><!@TM:1565097510> | Found RAM ram, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:110:21:110:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110)</a><!@TM:1565097510> | Found RAM ram, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:110:21:110:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110)</a><!@TM:1565097510> | Found RAM ram, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:110:21:110:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(110)</a><!@TM:1565097510> | Found RAM ram, depth=2048, width=8
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0.v:64:7:64:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v:64:7:64:89:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_dcache_data_array.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_arbiter_1.v:64:7:64:81:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_arbiter_1.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER_1 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v:64:7:64:75:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v:549:2:549:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(549)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_amoalu.v:64:7:64:78:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_amoalu.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_AMOALU in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_AMOALU .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:64:7:64:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2559:2:2559:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2559)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097510> | Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097510> | Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097510> | Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097510> | Register bit s2_waw_hazard is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097510> | Register bit _T_948 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097510> | Register bit s2_meta_correctable_errors is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097510> | Register bit s2_meta_uncorrectable_errors is always 0.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v:64:7:64:87:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_0_ext.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v:79:4:79:11:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_0_ext.v(79)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v:87:2:87:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_0_ext.v(87)</a><!@TM:1565097510> | Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v:107:21:107:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_0_ext.v(107)</a><!@TM:1565097510> | Found RAM ram, depth=128, width=20
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tag_array_0.v:64:7:64:83:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_0.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v:64:7:64:91:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v:79:4:79:11:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(79)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v:87:2:87:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(87)</a><!@TM:1565097510> | Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v:107:21:107:39:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(107)</a><!@TM:1565097510> | Found RAM ram, depth=2048, width=32
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0.v:64:7:64:87:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_0.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v:64:7:64:85:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v:342:2:342:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(342)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v:396:2:396:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(396)</a><!@TM:1565097510> | Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v:64:7:64:77:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB_1 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v:302:2:302:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(302)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:64:7:64:83:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:397:2:397:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(397)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:64:7:64:89:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:353:2:353:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(353)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:407:2:407:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(407)</a><!@TM:1565097510> | Register bit s2_tlb_resp_miss is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:407:2:407:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(407)</a><!@TM:1565097510> | Register bit s1_pc[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:407:2:407:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(407)</a><!@TM:1565097510> | Register bit s1_pc[1] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:407:2:407:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(407)</a><!@TM:1565097510> | Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v:64:7:64:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_11 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v:233:2:233:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(233)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_11 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1565097510> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1565097510> | Found RAM ram_mask, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1565097510> | Found RAM ram_address, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1565097510> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1565097510> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1565097510> | Found RAM ram_param, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1565097510> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v:64:7:64:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v:159:2:159:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(159)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v:64:7:64:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_14 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v:199:2:199:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(199)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_14 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1565097510> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1565097510> | Found RAM ram_address, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1565097510> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1565097510> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1565097510> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v:64:7:64:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v:111:2:111:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(111)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v:64:7:64:91:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v:64:7:64:100:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 in library work.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v:78:2:78:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(78)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink.v:64:7:64:94:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_sync_crossing_sink.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v:64:7:64:96:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_sync_crossing_sink_1.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v:64:7:64:91:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_hella_cache_arbiter.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rvcexpander.v:64:7:64:83:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_rvcexpander.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ibuf.v:64:7:64:76:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_ibuf.v(64)</a><!@TM:1565097510> | Synthesizing module MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF in library work.
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1398:2:1398:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1398)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097510> | Register bit reg_mstatus_spp is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097510> | Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097510> | Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097510> | Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097510> | Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097510> | Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097510> | Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097510> | Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097510> | Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097510> | Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT .......
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ALU .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v:367:2:367:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(367)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV .......

	FORMAT=144'b011011010110000101111000001011010110001101101111011100100110010100101101011000110111100101100011011011000110010101110011001111010010010101100100
	DEFAULT=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v:2498:2:2498:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2498)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET .......
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v:1488:128:1488:161:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(1488)</a><!@TM:1565097510> | Removing instance MIV_RV32IMA_L1_AHB_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097510> | Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097510> | Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097510> | Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097510> | Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:CL265:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097510> | Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097510> | Found RAM _T_1151, depth=31, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097510> | Found RAM _T_1151, depth=31, width=32
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097510> | Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE .......
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v:78:2:78:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(78)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v:253:2:253:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(253)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_16 .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097510> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097510> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097510> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097510> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097510> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097510> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097510> | Found RAM ram_opcode, depth=2, width=3
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v:460:2:460:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb_converter.v(460)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v:459:2:459:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb.v(459)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_18.v:141:2:141:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(141)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_18 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v:131:2:131:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(131)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_19 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v:375:2:375:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlerror_error.v(375)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v:493:2:493:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(493)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:611:2:611:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(611)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v:357:2:357:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(357)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v:74:2:74:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch.v(74)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH .......
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(146)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v:77:2:77:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch_2.v(77)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:102:2:102:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(102)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:467:2:467:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(467)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG .......
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_rocket_system.v:1835:2:1835:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_rocket_system.v(1835)</a><!@TM:1565097510> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM .......

	RESET_VECTOR_ADDR_1=32'b00000000000000000110000000000000
	RESET_VECTOR_ADDR_0=32'b00000000000000000000000000000000
	EXT_HALT=32'b00000000000000000000000000000000
	ECC_EN=32'b00000000000000000000000000000000
   Generated name = MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v:57:18:57:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(57)</a><!@TM:1565097510> | Removing wire ICACHE_SEC, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v:58:18:58:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(58)</a><!@TM:1565097510> | Removing wire ICACHE_DED, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v:59:18:59:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(59)</a><!@TM:1565097510> | Removing wire DCACHE_SEC, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v:60:18:60:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(60)</a><!@TM:1565097510> | Removing wire DCACHE_DED, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v:103:34:103:41:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(103)</a><!@TM:1565097510> | Removing wire DRV_TDO, as there is no assignment to it.</font>
Running optimization stage 1 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v:57:18:57:28:@W:CL318:@XP_MSG">miv_rv32ima_l1_ahb.v(57)</a><!@TM:1565097510> | *Output ICACHE_SEC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v:58:18:58:28:@W:CL318:@XP_MSG">miv_rv32ima_l1_ahb.v(58)</a><!@TM:1565097510> | *Output ICACHE_DED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v:59:18:59:28:@W:CL318:@XP_MSG">miv_rv32ima_l1_ahb.v(59)</a><!@TM:1565097510> | *Output DCACHE_SEC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v:60:18:60:28:@W:CL318:@XP_MSG">miv_rv32ima_l1_ahb.v(60)</a><!@TM:1565097510> | *Output DCACHE_DED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb.v:103:34:103:41:@W:CL318:@XP_MSG">miv_rv32ima_l1_ahb.v(103)</a><!@TM:1565097510> | *Output DRV_TDO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:66:10:66:15:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(66)</a><!@TM:1565097510> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:70:10:70:27:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(70)</a><!@TM:1565097510> | Input io_chainIn_update is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:66:15:66:20:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(66)</a><!@TM:1565097510> | Input reset is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(491)</a><!@TM:1565097510> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(491)</a><!@TM:1565097510> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(491)</a><!@TM:1565097510> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(491)</a><!@TM:1565097510> | Found sequential shift regs with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v:491:2:491:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(491)</a><!@TM:1565097510> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v:66:16:66:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(66)</a><!@TM:1565097510> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_chain.v:70:16:70:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(70)</a><!@TM:1565097510> | Input io_chainIn_update is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:66:16:66:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(66)</a><!@TM:1565097510> | Input reset is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v:627:2:627:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(627)</a><!@TM:1565097510> | Found sequential shift regs with address depth of 16 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v:627:2:627:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(627)</a><!@TM:1565097510> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v:627:2:627:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(627)</a><!@TM:1565097510> | Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_capture_update_chain.v:66:15:66:20:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(66)</a><!@TM:1565097510> | Input reset is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_19 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v:65:15:65:20:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(65)</a><!@TM:1565097510> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v:66:15:66:20:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(66)</a><!@TM:1565097510> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_19.v:67:15:67:27:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(67)</a><!@TM:1565097510> | Input io_deq_ready is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_18 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v:537:2:537:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb.v(537)</a><!@TM:1565097510> | Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v:69:16:69:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb.v(69)</a><!@TM:1565097510> | Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v:538:2:538:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb_converter.v(538)</a><!@TM:1565097510> | Pruning register bit 2 of _T_167_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlto_ahb_converter.v:70:16:70:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb_converter.v(70)</a><!@TM:1565097510> | Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_16 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v:96:2:96:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w31_d3.v(96)</a><!@TM:1565097510> | Found sequential shift sync with address depth of 3 words and data bit width of 31.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE_2 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PLUSARG_READER_max-core-cycles=%d_0s .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_mul_div.v:405:2:405:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(405)</a><!@TM:1565097510> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ALU .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097510> | Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IBUF .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_ibuf.v:65:16:65:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_ibuf.v(65)</a><!@TM:1565097510> | Input clock is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RVCEXPANDER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_HELLA_CACHE_ARBITER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v:96:2:96:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w1_d3.v(96)</a><!@TM:1565097510> | Found sequential shift sync with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15 .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_15.v:129:2:129:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(129)</a><!@TM:1565097510> | Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_14 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v:65:16:65:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(65)</a><!@TM:1565097510> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v:66:16:66:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(66)</a><!@TM:1565097510> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_queue_13.v:67:16:67:28:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(67)</a><!@TM:1565097510> | Input io_deq_ready is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_11 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND .......
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:407:2:407:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(407)</a><!@TM:1565097510> | Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:75:16:75:31:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(75)</a><!@TM:1565097510> | Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_frontend_frontend.v:77:16:77:34:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(77)</a><!@TM:1565097510> | Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1565097510> | Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1565097510> | Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB_1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb_1.v:65:16:65:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(65)</a><!@TM:1565097510> | Input clock is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v:396:2:396:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(396)</a><!@TM:1565097510> | Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v:71:16:71:45:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(71)</a><!@TM:1565097510> | Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v:77:16:77:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(77)</a><!@TM:1565097510> | Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v:77:16:77:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(77)</a><!@TM:1565097510> | Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_icache_icache.v:78:16:78:27:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(78)</a><!@TM:1565097510> | Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097510> | Trying to extract state machine for register release_state.
Extracted state machine for register release_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_AMOALU .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLB .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v:65:16:65:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(65)</a><!@TM:1565097510> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlb.v:66:16:66:28:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(66)</a><!@TM:1565097510> | Input io_req_valid is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER_1 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DATA_ARRAY .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_dcache_data_array.v:67:16:67:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_dcache_data_array.v(67)</a><!@TM:1565097510> | Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ARBITER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR_INT_XBAR .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_TL_MASTER_XBAR .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v:462:2:462:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_tl_master_xbar.v(462)</a><!@TM:1565097510> | Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_DEBUG .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_D3 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SINK_DMI_XING .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2 .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(280)</a><!@TM:1565097510> | Removing register 'mem_0_error' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(280)</a><!@TM:1565097510> | Removing register 'mem_0_param' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(280)</a><!@TM:1565097510> | Removing register 'mem_0_sink' because it is only assigned 0 or its original value.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Trying to extract state machine for register ctrlStateReg.
Extracted state machine for register ctrlStateReg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097510> | Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:72:16:72:41:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(72)</a><!@TM:1565097510> | Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:86:16:86:42:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(86)</a><!@TM:1565097510> | Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLASYNC_CROSSING_SOURCE_DM_INNER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE .......
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1565097510> | Removing register 'mem_0_param' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1565097510> | Removing register 'mem_0_source' because it is only assigned 0 or its original value.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SOURCE .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v:70:16:70:42:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70)</a><!@TM:1565097510> | Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v:70:16:70:42:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(70)</a><!@TM:1565097510> | Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v:72:16:72:39:@W:CL247:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72)</a><!@TM:1565097510> | Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v:72:16:72:39:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72)</a><!@TM:1565097510> | Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v:72:16:72:39:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_outer_dm_outer.v(72)</a><!@TM:1565097510> | Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W32_I0 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_DMI_XBAR .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:423:2:423:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423)</a><!@TM:1565097510> | Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:423:2:423:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423)</a><!@TM:1565097510> | Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:423:2:423:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423)</a><!@TM:1565097510> | Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:85:16:85:40:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(85)</a><!@TM:1565097510> | Input auto_out_1_d_bits_opcode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:95:16:95:40:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(95)</a><!@TM:1565097510> | Input auto_out_0_d_bits_opcode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:96:16:96:39:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(96)</a><!@TM:1565097510> | Input auto_out_0_d_bits_param is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:97:16:97:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(97)</a><!@TM:1565097510> | Input auto_out_0_d_bits_size is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:99:16:99:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(99)</a><!@TM:1565097510> | Input auto_out_0_d_bits_sink is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DMITO_TL_DMI2TL .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:74:16:74:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74)</a><!@TM:1565097510> | Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:74:16:74:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(74)</a><!@TM:1565097510> | Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:104:16:104:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(104)</a><!@TM:1565097510> | Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:104:16:104:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(104)</a><!@TM:1565097510> | Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_10 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFILTER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MEMORY_BUS_MEM_BUSES_0 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_MEMORY_BUS .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v:65:16:65:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_memory_bus.v(65)</a><!@TM:1565097510> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_memory_bus.v:66:16:66:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_memory_bus.v(66)</a><!@TM:1565097510> | Input reset is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_PERIPHERY_BUS .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:539:2:539:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539)</a><!@TM:1565097510> | Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYSTEM_BUS_SBUS .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILE .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_5 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_4 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_1 .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLXBAR_SYSTEM_BUS .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:723:2:723:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723)</a><!@TM:1565097510> | Pruning register bit 3 of _T_2155[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:97:16:97:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(97)</a><!@TM:1565097510> | Input auto_out_3_d_bits_sink is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:128:16:128:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(128)</a><!@TM:1565097510> | Input auto_out_1_d_bits_sink is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\work\MIV_RV32IMA_L1_AHB_C0\MIV_RV32IMA_L1_AHB_C0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:146:16:146:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(146)</a><!@TM:1565097510> | Input auto_out_0_d_bits_sink is unused.
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_IDENTITY_MODULE .......
Running optimization stage 2 on MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_85_0_0 .......
Running optimization stage 2 on COREJTAGDEBUG_UJTAG_WRAPPER .......
Running optimization stage 2 on UJTAG .......
Running optimization stage 2 on COREJTAGDEBUG_Z1_layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:42:8:42:17:@N:CL159:@XP_MSG">corejtagdebug.v(42)</a><!@TM:1565097510> | Input TGT_TDO_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:49:8:49:17:@N:CL159:@XP_MSG">corejtagdebug.v(49)</a><!@TM:1565097510> | Input TGT_TDO_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:56:8:56:17:@N:CL159:@XP_MSG">corejtagdebug.v(56)</a><!@TM:1565097510> | Input TGT_TDO_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:63:8:63:17:@N:CL159:@XP_MSG">corejtagdebug.v(63)</a><!@TM:1565097510> | Input TGT_TDO_4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:70:8:70:17:@N:CL159:@XP_MSG">corejtagdebug.v(70)</a><!@TM:1565097510> | Input TGT_TDO_5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:77:8:77:17:@N:CL159:@XP_MSG">corejtagdebug.v(77)</a><!@TM:1565097510> | Input TGT_TDO_6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:84:8:84:17:@N:CL159:@XP_MSG">corejtagdebug.v(84)</a><!@TM:1565097510> | Input TGT_TDO_7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:91:8:91:17:@N:CL159:@XP_MSG">corejtagdebug.v(91)</a><!@TM:1565097510> | Input TGT_TDO_8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:98:8:98:17:@N:CL159:@XP_MSG">corejtagdebug.v(98)</a><!@TM:1565097510> | Input TGT_TDO_9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:105:8:105:18:@N:CL159:@XP_MSG">corejtagdebug.v(105)</a><!@TM:1565097510> | Input TGT_TDO_10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:112:8:112:18:@N:CL159:@XP_MSG">corejtagdebug.v(112)</a><!@TM:1565097510> | Input TGT_TDO_11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:119:8:119:18:@N:CL159:@XP_MSG">corejtagdebug.v(119)</a><!@TM:1565097510> | Input TGT_TDO_12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:126:8:126:18:@N:CL159:@XP_MSG">corejtagdebug.v(126)</a><!@TM:1565097510> | Input TGT_TDO_13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:133:8:133:18:@N:CL159:@XP_MSG">corejtagdebug.v(133)</a><!@TM:1565097510> | Input TGT_TDO_14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:140:8:140:18:@N:CL159:@XP_MSG">corejtagdebug.v(140)</a><!@TM:1565097510> | Input TGT_TDO_15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:142:8:142:53:@N:CL159:@XP_MSG">corejtagdebug.v(142)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TCK_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:143:8:143:53:@N:CL159:@XP_MSG">corejtagdebug.v(143)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TMS_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:144:8:144:53:@N:CL159:@XP_MSG">corejtagdebug.v(144)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TDI_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:145:8:145:55:@N:CL159:@XP_MSG">corejtagdebug.v(145)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TRSTB_0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:149:8:149:53:@N:CL159:@XP_MSG">corejtagdebug.v(149)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TCK_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:150:8:150:53:@N:CL159:@XP_MSG">corejtagdebug.v(150)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TMS_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:151:8:151:53:@N:CL159:@XP_MSG">corejtagdebug.v(151)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TDI_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:152:8:152:55:@N:CL159:@XP_MSG">corejtagdebug.v(152)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TRSTB_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:156:8:156:53:@N:CL159:@XP_MSG">corejtagdebug.v(156)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TCK_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:157:8:157:53:@N:CL159:@XP_MSG">corejtagdebug.v(157)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TMS_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:158:8:158:53:@N:CL159:@XP_MSG">corejtagdebug.v(158)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TDI_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:159:8:159:55:@N:CL159:@XP_MSG">corejtagdebug.v(159)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TRSTB_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:163:8:163:53:@N:CL159:@XP_MSG">corejtagdebug.v(163)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TCK_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:164:8:164:53:@N:CL159:@XP_MSG">corejtagdebug.v(164)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TMS_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:165:8:165:53:@N:CL159:@XP_MSG">corejtagdebug.v(165)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TDI_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\RISC-V\mi-v\component\Actel\DirectCore\COREJTAGDEBUG\3.0.100\core\corejtagdebug.v:166:8:166:55:@N:CL159:@XP_MSG">corejtagdebug.v(166)</a><!@TM:1565097510> | Input UJTAG_BYPASS_TRSTB_3 is unused.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="C:\RISC-V\mi-v\synthesis\synwork\layer1.rt.csv:@XP_FILE">layer1.rt.csv</a>


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 96MB)


Process completed successfully.
# Tue Aug  6 15:18:29 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38</a>

@N: : <!@TM:1565097510> | Running in 64-bit mode 

Linker output is up to date. No re-linking necessary


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug  6 15:18:30 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Tue Aug  6 15:18:30 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1565097506>

@A: : <!@TM:1565097510> | multi_srs_gen output is up to date. No run necessary. 
To force a re-synthesis, select [Resynthesize All] in menu [Run].
Click link to view previous log file.
Multi-srs Generator Report
<a name=compilerReport5_head></a>Linked File:  <a href="C:\RISC-V\mi-v\synthesis\synlog\top_multi_srs_gen.srr:@XP_FILE">top_multi_srs_gen.srr</a>

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1565097506>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1565097506>
# Tue Aug  6 15:18:30 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis
<a name=mapperReport6></a>Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\RISC-V\mi-v\designer\top\synthesis.fdc
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1565097515> | Setting synthesis effort to medium for the design 
Linked File:  <a href="C:\RISC-V\mi-v\synthesis\top_scck.rpt:@XP_FILE">top_scck.rpt</a>
Printing clock  summary report in "C:\RISC-V\mi-v\synthesis\top_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1565097515> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1565097515> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1565097515> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 170MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 170MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 174MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1565097515> | Setting synthesis effort to medium for the design 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5713:4:5713:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5713)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5654:4:5654:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5654)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5595:4:5595:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5595)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5536:4:5536:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5536)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5477:4:5477:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5477)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5418:4:5418:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5418)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5300:4:5300:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5300)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5182:4:5182:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5182)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_7 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5123:4:5123:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5123)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_6 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5064:4:5064:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5064)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5005:4:5005:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5005)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4946:4:4946:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4946)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_3 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4887:4:4887:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4887)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_2 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5359:4:5359:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5359)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_10 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4828:4:4828:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4828)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_1 because it is equivalent to instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5713:4:5713:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5713)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_16 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5654:4:5654:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5654)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_15 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5595:4:5595:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5595)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_14 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5536:4:5536:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5536)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_13 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5477:4:5477:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5477)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_12 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5418:4:5418:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5418)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_11 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5300:4:5300:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5300)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_9 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5241:4:5241:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5241)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_8 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5123:4:5123:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5123)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_6 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5064:4:5064:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5064)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_5 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5005:4:5005:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5005)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_4 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4946:4:4946:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4946)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_3 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4887:4:4887:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4887)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_2 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5359:4:5359:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5359)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_10 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4828:4:4828:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4828)</a><!@TM:1565097515> | Removing user instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_1 because it is equivalent to instance CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:23823:3:23823:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(23823)</a><!@TM:1565097515> | Removing instance block68 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:23863:3:23863:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(23863)</a><!@TM:1565097515> | Removing instance block67 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:23903:3:23903:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(23903)</a><!@TM:1565097515> | Removing instance block66 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:23943:3:23943:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(23943)</a><!@TM:1565097515> | Removing instance block65 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:23983:3:23983:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(23983)</a><!@TM:1565097515> | Removing instance block64 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24023:3:24023:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24023)</a><!@TM:1565097515> | Removing instance block63 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24063:3:24063:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24063)</a><!@TM:1565097515> | Removing instance block62 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24103:3:24103:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24103)</a><!@TM:1565097515> | Removing instance block61 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24143:3:24143:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24143)</a><!@TM:1565097515> | Removing instance block60 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24183:3:24183:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24183)</a><!@TM:1565097515> | Removing instance block59 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24223:3:24223:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24223)</a><!@TM:1565097515> | Removing instance block58 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24263:3:24263:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24263)</a><!@TM:1565097515> | Removing instance block57 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24303:3:24303:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24303)</a><!@TM:1565097515> | Removing instance block56 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24343:3:24343:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24343)</a><!@TM:1565097515> | Removing instance block55 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24383:3:24383:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24383)</a><!@TM:1565097515> | Removing instance block54 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24423:3:24423:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24423)</a><!@TM:1565097515> | Removing instance block53 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24463:3:24463:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24463)</a><!@TM:1565097515> | Removing instance block52 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24503:3:24503:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24503)</a><!@TM:1565097515> | Removing instance block51 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24543:3:24543:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24543)</a><!@TM:1565097515> | Removing instance block50 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24583:3:24583:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24583)</a><!@TM:1565097515> | Removing instance block49 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24623:3:24623:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24623)</a><!@TM:1565097515> | Removing instance block48 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24663:3:24663:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24663)</a><!@TM:1565097515> | Removing instance block47 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24703:3:24703:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24703)</a><!@TM:1565097515> | Removing instance block46 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24743:3:24743:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24743)</a><!@TM:1565097515> | Removing instance block45 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24783:3:24783:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24783)</a><!@TM:1565097515> | Removing instance block44 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24823:3:24823:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24823)</a><!@TM:1565097515> | Removing instance block43 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24863:3:24863:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24863)</a><!@TM:1565097515> | Removing instance block42 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24903:3:24903:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24903)</a><!@TM:1565097515> | Removing instance block41 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24943:3:24943:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24943)</a><!@TM:1565097515> | Removing instance block40 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:24983:3:24983:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(24983)</a><!@TM:1565097515> | Removing instance block39 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25023:3:25023:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25023)</a><!@TM:1565097515> | Removing instance block38 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25063:3:25063:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25063)</a><!@TM:1565097515> | Removing instance block37 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25103:3:25103:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25103)</a><!@TM:1565097515> | Removing instance block36 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25143:3:25143:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25143)</a><!@TM:1565097515> | Removing instance block35 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25183:3:25183:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25183)</a><!@TM:1565097515> | Removing instance block34 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25223:3:25223:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25223)</a><!@TM:1565097515> | Removing instance block33 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25263:3:25263:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25263)</a><!@TM:1565097515> | Removing instance block32 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25303:3:25303:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25303)</a><!@TM:1565097515> | Removing instance block31 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25343:3:25343:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25343)</a><!@TM:1565097515> | Removing instance block30 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25383:3:25383:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25383)</a><!@TM:1565097515> | Removing instance block29 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25423:3:25423:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25423)</a><!@TM:1565097515> | Removing instance block28 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25463:3:25463:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25463)</a><!@TM:1565097515> | Removing instance block27 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25503:3:25503:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25503)</a><!@TM:1565097515> | Removing instance block26 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25543:3:25543:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25543)</a><!@TM:1565097515> | Removing instance block25 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25583:3:25583:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25583)</a><!@TM:1565097515> | Removing instance block24 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25623:3:25623:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25623)</a><!@TM:1565097515> | Removing instance block23 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25663:3:25663:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25663)</a><!@TM:1565097515> | Removing instance block22 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25703:3:25703:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25703)</a><!@TM:1565097515> | Removing instance block21 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25743:3:25743:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25743)</a><!@TM:1565097515> | Removing instance block20 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25783:3:25783:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25783)</a><!@TM:1565097515> | Removing instance block19 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25823:3:25823:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25823)</a><!@TM:1565097515> | Removing instance block18 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25863:3:25863:10:@W:BN114:@XP_MSG">lsram_2048to139264x8.vhd(25863)</a><!@TM:1565097515> | Removing instance block17 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of black box view:smartfusion2.RAM1K18(syn_black_box) because it does not drive other instances.</font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v:723:2:723:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_system_bus.v(723)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus._T_2155[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_4.v:198:2:198:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(198)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:304:2:304:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v:304:2:304:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v(304)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:329:2:329:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:329:2:329:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v:539:2:539:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v(539)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:176:2:176:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(176)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v:1090:2:1090:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v(1090)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v:1196:2:1196:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v(1196)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_10.v:210:2:210:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(210)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4292:2:4292:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4292)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:563:2:563:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v:423:2:423:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v(423)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:168:93:168:102:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(168)</a><!@TM:1565097515> | Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v:183:93:183:102:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(183)</a><!@TM:1565097515> | Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:151:93:151:102:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(151)</a><!@TM:1565097515> | Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_17[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_16[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v:7373:2:7373:8:@N:FX1171:@XP_MSG">miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v(7373)</a><!@TM:1565097515> | Found instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_15[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Only the first 100 messages of id 'FX1171' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_premap.srr -id FX1171' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1171} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:183:93:183:102:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(183)</a><!@TM:1565097515> | Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:168:93:168:102:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(168)</a><!@TM:1565097515> | Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:161:93:161:102:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(161)</a><!@TM:1565097515> | Removing user instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1565097515> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1565097515> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:147:8:147:53:@N:MO111:@XP_MSG">corejtagdebug.v(147)</a><!@TM:1565097515> | Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:154:8:154:53:@N:MO111:@XP_MSG">corejtagdebug.v(154)</a><!@TM:1565097515> | Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:161:8:161:53:@N:MO111:@XP_MSG">corejtagdebug.v(161)</a><!@TM:1565097515> | Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:168:8:168:53:@N:MO111:@XP_MSG">corejtagdebug.v(168)</a><!@TM:1565097515> | Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v:60:18:60:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(60)</a><!@TM:1565097515> | Tristate driver DCACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DCACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v:59:18:59:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(59)</a><!@TM:1565097515> | Tristate driver DCACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v:103:34:103:41:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(103)</a><!@TM:1565097515> | Tristate driver DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v:58:18:58:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(58)</a><!@TM:1565097515> | Tristate driver ICACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net ICACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v:57:18:57:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(57)</a><!@TM:1565097515> | Tristate driver ICACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:287:4:287:18:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(287)</a><!@TM:1565097515> | Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_1(coreahblite_addrdec_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:671:4:671:20:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(671)</a><!@TM:1565097515> | Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_2_0(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:287:4:287:18:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(287)</a><!@TM:1565097515> | Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_2(coreahblite_addrdec_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:671:4:671:20:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(671)</a><!@TM:1565097515> | Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_2_1(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:287:4:287:18:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(287)</a><!@TM:1565097515> | Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_3(coreahblite_addrdec_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:671:4:671:20:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(671)</a><!@TM:1565097515> | Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_2_2(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4543:4:4543:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4543)</a><!@TM:1565097515> | Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4618:4:4618:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4618)</a><!@TM:1565097515> | Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4693:4:4693:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4693)</a><!@TM:1565097515> | Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:287:4:287:18:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(287)</a><!@TM:1565097515> | Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_6(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_4(coreahblite_addrdec_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:671:4:671:20:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(671)</a><!@TM:1565097515> | Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_6(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_1(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:287:4:287:18:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(287)</a><!@TM:1565097515> | Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_5(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_5(coreahblite_addrdec_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:671:4:671:20:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(671)</a><!@TM:1565097515> | Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_5(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_2_4(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:287:4:287:18:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(287)</a><!@TM:1565097515> | Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_4(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_6(coreahblite_addrdec_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:671:4:671:20:@N:BN115:@XP_MSG">coreahblite_masterstage.vhd(671)</a><!@TM:1565097515> | Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_4(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_2_5(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4543:4:4543:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4543)</a><!@TM:1565097515> | Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_6(coreahblite_masterstage_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4618:4:4618:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4618)</a><!@TM:1565097515> | Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_5(coreahblite_masterstage_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4693:4:4693:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4693)</a><!@TM:1565097515> | Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_4(coreahblite_masterstage_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2022:81:2022:95:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2022)</a><!@TM:1565097515> | Removing instance LevelGateway_1 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2030:81:2030:95:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2030)</a><!@TM:1565097515> | Removing instance LevelGateway_2 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2038:81:2038:95:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2038)</a><!@TM:1565097515> | Removing instance LevelGateway_3 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2046:81:2046:95:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2046)</a><!@TM:1565097515> | Removing instance LevelGateway_4 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2054:81:2054:95:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2054)</a><!@TM:1565097515> | Removing instance LevelGateway_5 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2062:81:2062:95:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2062)</a><!@TM:1565097515> | Removing instance LevelGateway_6 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2070:81:2070:95:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2070)</a><!@TM:1565097515> | Removing instance LevelGateway_7 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2078:81:2078:95:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2078)</a><!@TM:1565097515> | Removing instance LevelGateway_8 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2086:81:2086:95:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2086)</a><!@TM:1565097515> | Removing instance LevelGateway_9 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2094:81:2094:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2094)</a><!@TM:1565097515> | Removing instance LevelGateway_10 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2102:81:2102:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2102)</a><!@TM:1565097515> | Removing instance LevelGateway_11 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2110:81:2110:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2110)</a><!@TM:1565097515> | Removing instance LevelGateway_12 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2118:81:2118:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2118)</a><!@TM:1565097515> | Removing instance LevelGateway_13 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2126:81:2126:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2126)</a><!@TM:1565097515> | Removing instance LevelGateway_14 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2134:81:2134:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2134)</a><!@TM:1565097515> | Removing instance LevelGateway_15 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2142:81:2142:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2142)</a><!@TM:1565097515> | Removing instance LevelGateway_16 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2150:81:2150:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2150)</a><!@TM:1565097515> | Removing instance LevelGateway_17 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2158:81:2158:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2158)</a><!@TM:1565097515> | Removing instance LevelGateway_18 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2166:81:2166:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2166)</a><!@TM:1565097515> | Removing instance LevelGateway_19 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2174:81:2174:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2174)</a><!@TM:1565097515> | Removing instance LevelGateway_20 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2182:81:2182:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2182)</a><!@TM:1565097515> | Removing instance LevelGateway_21 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2190:81:2190:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2190)</a><!@TM:1565097515> | Removing instance LevelGateway_22 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2198:81:2198:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2198)</a><!@TM:1565097515> | Removing instance LevelGateway_23 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2206:81:2206:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2206)</a><!@TM:1565097515> | Removing instance LevelGateway_24 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2214:81:2214:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2214)</a><!@TM:1565097515> | Removing instance LevelGateway_25 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2222:81:2222:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2222)</a><!@TM:1565097515> | Removing instance LevelGateway_26 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2230:81:2230:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2230)</a><!@TM:1565097515> | Removing instance LevelGateway_27 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2238:81:2238:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2238)</a><!@TM:1565097515> | Removing instance LevelGateway_28 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2246:81:2246:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2246)</a><!@TM:1565097515> | Removing instance LevelGateway_29 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2254:81:2254:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2254)</a><!@TM:1565097515> | Removing instance LevelGateway_30 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2262:81:2262:96:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2262)</a><!@TM:1565097515> | Removing instance LevelGateway_31 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v:298:76:298:102:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(298)</a><!@TM:1565097515> | Removing instance MIV_RV32IMA_L1_AHB_QUEUE_4 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v:270:76:270:83:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlbuffer_system_bus.v(270)</a><!@TM:1565097515> | Removing instance Queue_2 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_13(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_int_xing.v:194:97:194:145:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(194)</a><!@TM:1565097515> | Removing instance MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v:235:76:235:77:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlerror_error.v(235)</a><!@TM:1565097515> | Removing instance c (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_19(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_system.v:1663:77:1663:81:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_rocket_system.v(1663)</a><!@TM:1565097515> | Removing instance xing (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XING(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_system.v:1190:76:1190:80:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_rocket_system.v(1190)</a><!@TM:1565097515> | Removing instance xbar (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_INT_XBAR(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097515> | Removing sequential instance ram_param[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097515> | Removing sequential instance ram_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097515> | Removing sequential instance ram_param[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_level_gateway.v:97:2:97:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(97)</a><!@TM:1565097515> | Removing sequential instance inFlight (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4769:4:4769:16:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4769)</a><!@TM:1565097515> | Removing instance slavestage_0 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_1(trans) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4769:4:4769:16:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4769)</a><!@TM:1565097515> | Removing instance slavestage_0 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_3(trans) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25903:3:25903:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(25903)</a><!@TM:1565097515> | Removing sequential instance block16 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25943:3:25943:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(25943)</a><!@TM:1565097515> | Removing sequential instance block15 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:25983:3:25983:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(25983)</a><!@TM:1565097515> | Removing sequential instance block14 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:26023:3:26023:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(26023)</a><!@TM:1565097515> | Removing sequential instance block13 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:26063:3:26063:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(26063)</a><!@TM:1565097515> | Removing sequential instance block12 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:26103:3:26103:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(26103)</a><!@TM:1565097515> | Removing sequential instance block11 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\lsram_2048to139264x8.vhd:26143:3:26143:10:@N:BN362:@XP_MSG">lsram_2048to139264x8.vhd(26143)</a><!@TM:1565097515> | Removing sequential instance block10 (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_lsram_2048to139264x8_20480_0(translated)) of type view:ACG4.RAM1K18(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1565097515> | Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1565097515> | Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(176)</a><!@TM:1565097515> | Removing sequential instance saved_mask[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_REPEATER_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_15.v:129:2:129:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(129)</a><!@TM:1565097515> | Removing sequential instance value_1 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v:123:87:123:94:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_jtag_tap_controller.v(123)</a><!@TM:1565097515> | Removing instance tdoeReg (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch.v(84)</a><!@TM:1565097515> | Removing sequential instance reg\$(in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd:127:8:127:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(127)</a><!@TM:1565097515> | Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_1(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd:127:8:127:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(127)</a><!@TM:1565097515> | Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_3(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd:142:4:142:17:@N:BN115:@XP_MSG">coreahblite_slavestage.vhd(142)</a><!@TM:1565097515> | Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_1(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd:142:4:142:17:@N:BN115:@XP_MSG">coreahblite_slavestage.vhd(142)</a><!@TM:1565097515> | Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_3(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_2(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:240:8:240:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(240)</a><!@TM:1565097515> | Removing sequential instance regHSIZE[2:0] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_128_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:240:8:240:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(240)</a><!@TM:1565097515> | Removing sequential instance regHBURST[2:0] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_128_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1565097515> | Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1565097515> | Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_2(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097515> | Removing sequential instance ram_sink (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097515> | Removing sequential instance grantInProgress (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v:537:2:537:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb.v(537)</a><!@TM:1565097515> | Removing sequential instance _T_167_hsize[1:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=31,dsps=34  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 210MB peak: 214MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start                                                Requested     Requested     Clock                                                          Clock                   Clock
Level     Clock                                                Frequency     Period        Type                                                           Group                   Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT            50.0 MHz      20.000        declared                                                       default_clkgroup        0    
1 .         FCCC_C0_0/FCCC_C0_0/GL0                            50.0 MHz      20.000        generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        5023 
                                                                                                                                                                                       
0 -       System                                               100.0 MHz     10.000        system                                                         system_clkgroup         0    
                                                                                                                                                                                       
0 -       COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     100.0 MHz     10.000        inferred                                                       Inferred_clkgroup_1     363  
=======================================================================================================================================================================================



Clock Load Summary
***********************

                                                     Clock     Source                                                                                                  Clock Pin                                                                                                                                                    Non-clock Pin     Non-clock Pin                                                                                                        
Clock                                                Load      Pin                                                                                                     Seq Example                                                                                                                                                  Seq Example       Comb Example                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT            0         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                                               -                                                                                                                                                            -                 -                                                                                                                    
FCCC_C0_0/FCCC_C0_0/GL0                              5023      FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                                                                   MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.value[6:0].C                                                                                      -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)                                                                                 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
System                                               0         -                                                                                                       -                                                                                                                                                            -                 -                                                                                                                    
                                                                                                                                                                                                                                                                                                                                                                                                                                                                           
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     363       COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst.UDRCK(UJTAG)     MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q.C     -                 MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER._T_22.I[0](inv)
===========================================================================================================================================================================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug_uj_jtag.v:195:0:195:6:@W:MT530:@XP_MSG">corejtagdebug_uj_jtag.v(195)</a><!@TM:1565097515> | Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock which controls 363 sequential elements including COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1565097515> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1565097515> | Writing default property annotation file C:\RISC-V\mi-v\synthesis\top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 201MB peak: 214MB)

Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine ahbcurr_state[0:2] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sramcurr_state[0:2] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf_work_top_rtl_0layer0(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ahbToApbSMState[0:4] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_AhbToApbSM_work_top_rtl_0layer0(trans))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[0:2] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_PenableScheduler_work_top_rtl_0layer0(trans))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ctrlStateReg[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 203MB peak: 214MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 205MB peak: 214MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 104MB peak: 214MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Aug  6 15:18:35 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1565097506>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1565097506>
# Tue Aug  6 15:18:35 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: ELNO-OLBE2

Implementation : synthesis
<a name=mapperReport8></a>Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1565097604> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1565097604> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1565097604> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1565097604> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1565097604> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 173MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:168:8:168:53:@N:MO111:@XP_MSG">corejtagdebug.v(168)</a><!@TM:1565097604> | Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:161:8:161:53:@N:MO111:@XP_MSG">corejtagdebug.v(161)</a><!@TM:1565097604> | Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:154:8:154:53:@N:MO111:@XP_MSG">corejtagdebug.v(154)</a><!@TM:1565097604> | Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v:147:8:147:53:@N:MO111:@XP_MSG">corejtagdebug.v(147)</a><!@TM:1565097604> | Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z1_layer1(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v:103:34:103:41:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(103)</a><!@TM:1565097604> | Tristate driver DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v:60:18:60:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(60)</a><!@TM:1565097604> | Tristate driver DCACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DCACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v:59:18:59:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(59)</a><!@TM:1565097604> | Tristate driver DCACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v:58:18:58:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(58)</a><!@TM:1565097604> | Tristate driver ICACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net ICACHE_DED (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb.v:57:18:57:28:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(57)</a><!@TM:1565097604> | Tristate driver ICACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_24576s_0s_0s_0s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1565097604> | Tristate driver DRV_TDO_t (in view: work.MIV_RV32IMA_L1_AHB_C0(rtl)) on net DRV_TDO (in view: work.MIV_RV32IMA_L1_AHB_C0(rtl)) has its enable tied to GND. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097604> | Removing sequential instance _T_650[20:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097604> | Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlto_ahb.v:537:2:537:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tlto_ahb.v(537)</a><!@TM:1565097604> | Removing sequential instance _T_167_hburst[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_29.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_27.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_26.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_mul_div.v:405:2:405:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(405)</a><!@TM:1565097604> | Removing sequential instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.div.divisor_rep[32:0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.div.divisor[32:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd:423:0:423:4:@W:FA239:@XP_MSG">coreapb3.vhd(423)</a><!@TM:1565097604> | ROM CoreAPB3_C0_0.CoreAPB3_C0_0.CAPB3i0il_5[2:1] (in view: work.top(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd:423:0:423:4:@W:FA239:@XP_MSG">coreapb3.vhd(423)</a><!@TM:1565097604> | ROM CoreAPB3_C0_0.CoreAPB3_C0_0.CAPB3i0il_5[2:1] (in view: work.top(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core_obfuscated\coreapb3.vhd:423:0:423:4:@N:MO106:@XP_MSG">coreapb3.vhd(423)</a><!@TM:1565097604> | Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.CAPB3i0il_5[2:1] (in view: work.top(rtl)) with 16 words by 2 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd:343:6:343:8:@N:BN362:@XP_MSG">ahblsramif.vhd(343)</a><!@TM:1565097604> | Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097604> | Removing sequential instance _T_282[25:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_csrfile.v:1556:2:1556:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_csrfile.v(1556)</a><!@TM:1565097604> | Removing sequential instance _T_278[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.debugInterrupts.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_31.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_30.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_28.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_25.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_24.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_23.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_22.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_21.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_20.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_19.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_18.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_17.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_16.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_15.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_14.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_13.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_12.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_11.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_10.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_9.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_8.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_7.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_6.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_5.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_4.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_3.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_2.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_1.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmOuter.DMCONTROL.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.ready_reg.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.ridx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_1.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.source2.MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmactiveSync.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid_reg.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.widx_gray.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_2.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_1.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:FX1172:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | User-specified initial value defined for instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q is being ignored due to limitations in architecture. </font>

Only the first 100 messages of id 'FX1172' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_fpga_mapper.srr -id FX1172' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1172} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 171MB peak: 180MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:240:8:240:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(240)</a><!@TM:1565097604> | Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[20] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:240:8:240:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(240)</a><!@TM:1565097604> | Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[21] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:240:8:240:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(240)</a><!@TM:1565097604> | Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[22] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:240:8:240:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(240)</a><!@TM:1565097604> | Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[23] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:240:8:240:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(240)</a><!@TM:1565097604> | Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[24] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:240:8:240:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(240)</a><!@TM:1565097604> | Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[25] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:240:8:240:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(240)</a><!@TM:1565097604> | Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[26] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:240:8:240:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(240)</a><!@TM:1565097604> | Removing sequential instance CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR[27] (in view: work.top(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:240:8:240:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(240)</a><!@TM:1565097604> | Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:315:8:315:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(315)</a><!@TM:1565097604> | Register bit CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:240:8:240:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(240)</a><!@TM:1565097604> | Register bit CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:315:8:315:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(315)</a><!@TM:1565097604> | Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:315:8:315:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(315)</a><!@TM:1565097604> | Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:315:8:315:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(315)</a><!@TM:1565097604> | Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:315:8:315:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(315)</a><!@TM:1565097604> | Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:315:8:315:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(315)</a><!@TM:1565097604> | Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:315:8:315:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(315)</a><!@TM:1565097604> | Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:315:8:315:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(315)</a><!@TM:1565097604> | Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:315:8:315:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(315)</a><!@TM:1565097604> | Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd:315:8:315:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(315)</a><!@TM:1565097604> | Register bit CoreAHBLite_C1_0.CoreAHBLite_C1_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1565097604> | Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1565097604> | Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1565097604> | Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1565097604> | Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1565097604> | Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1565097604> | Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine ahbcurr_state[0:2] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd:264:6:264:8:@N:MO231:@XP_MSG">ahblsramif.vhd(264)</a><!@TM:1565097604> | Found counter in view:coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated) instance count[4:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd:135:6:135:8:@N:BN362:@XP_MSG">ahblsramif.vhd(135)</a><!@TM:1565097604> | Removing sequential instance HADDR_d[15] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd:135:6:135:8:@N:BN362:@XP_MSG">ahblsramif.vhd(135)</a><!@TM:1565097604> | Removing sequential instance HADDR_d[16] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd:135:6:135:8:@N:BN362:@XP_MSG">ahblsramif.vhd(135)</a><!@TM:1565097604> | Removing sequential instance HADDR_d[17] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd:135:6:135:8:@N:BN362:@XP_MSG">ahblsramif.vhd(135)</a><!@TM:1565097604> | Removing sequential instance HADDR_d[18] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd:135:6:135:8:@N:BN362:@XP_MSG">ahblsramif.vhd(135)</a><!@TM:1565097604> | Removing sequential instance HADDR_d[19] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\coreahblsram_c0\coreahblsram_c0_0\rtl\vhdl\core\ahblsramif.vhd:251:6:251:8:@W:MO160:@XP_MSG">ahblsramif.vhd(251)</a><!@TM:1565097604> | Register bit burst_count_reg[1] (in view view:coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_AHBLSramIf_work_top_rtl_0layer0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine sramcurr_state[0:2] (in view: coreahblsram_lib.COREAHBLSRAM_C0_COREAHBLSRAM_C0_0_SramCtrlIf_work_top_rtl_0layer0(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[4] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[5] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[6] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[7] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[8] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[9] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[10] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[11] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[12] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[13] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[14] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[15] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[16] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[17] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[18] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[19] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[20] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[21] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[22] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[23] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[24] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[25] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[26] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[27] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[28] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[29] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[30] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.hwdataReg[31] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1565097604> | Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[31] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[30] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[29] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[28] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[27] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[26] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[25] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[24] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[23] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[22] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[21] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[20] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[19] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[18] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[17] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[16] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[15] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[14] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[13] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[12] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[11] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[10] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[9] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[8] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[7] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[6] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[5] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1565097604> | Register bit U_ApbAddrData.HRDATA[4] (in view view:coreahbtoapb3_lib.COREAHBTOAPB3_19(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine ahbToApbSMState[0:4] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_AhbToApbSM_work_top_rtl_0layer0(trans))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd:257:6:257:8:@W:BN132:@XP_MSG">coreahbtoapb3_ahbtoapbsm.vhd(257)</a><!@TM:1565097604> | Removing sequential instance COREAHBTOAPB3_C1_0.COREAHBTOAPB3_C1_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_C1_0.COREAHBTOAPB3_C1_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine penableSchedulerState[0:2] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_PenableScheduler_work_top_rtl_0layer0(trans))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:329:2:329:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329)</a><!@TM:1565097604> | Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v:329:2:329:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v(329)</a><!@TM:1565097604> | Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog) instance sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[15:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 16 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[8:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_4.v:198:2:198:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(198)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.ram_opcode[9:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 10 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source[8:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 7 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_param[10:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 11 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_5.v:264:2:264:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(264)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.Queue_2.ram_address[30:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | RAM sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1565097604> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1565097604> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1565097604> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1565097604> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1565097604> | Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1565097604> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:MO161:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1565097604> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1565097604> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(280)</a><!@TM:1565097604> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(280)</a><!@TM:1565097604> | Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[12:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097604> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[8:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097604> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_1.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(286)</a><!@TM:1565097604> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(176)</a><!@TM:1565097604> | Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater_2.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(176)</a><!@TM:1565097604> | Removing sequential instance PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1565097604> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1565097604> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[1] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1565097604> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[16] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1565097604> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[17] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1565097604> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[18] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_repeater.v:176:2:176:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(176)</a><!@TM:1565097604> | Removing sequential instance PeripheryBus_slave_TLFragmenter.Repeater_1.saved_address[19] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram1_[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error_ram0_[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[8] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram1_[7] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[8] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source_ram0_[7] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:563:2:563:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(563)</a><!@TM:1565097604> | Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1565097604> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v:84:2:84:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w42_d1.v(84)</a><!@TM:1565097604> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1565097604> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1565097604> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1565097604> | Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source.v:280:2:280:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(280)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_2.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_3.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_4.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_5.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_6.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_7.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_8.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_9.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_10.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_11.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_12.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_13.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_14.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Register bit DMCONTROL.reg_15.q (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine ctrlStateReg[2:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1565097604> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 16 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097604> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[10:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 11 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1565097604> | RAM SystemBus_TLBuffer.Queue_3.ram_size[3:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 4 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1565097604> | RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_14.v:242:2:242:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(242)</a><!@TM:1565097604> | RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097604> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_6.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(286)</a><!@TM:1565097604> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1565097604> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1565097604> | RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is 2 words by 32 bits.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1565097604> | Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[11] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_11.v:286:2:286:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_11.v(286)</a><!@TM:1565097604> | Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0_[11] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine release_state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097604> | Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097604> | Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog) instance lrscCount[4:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91)</a><!@TM:1565097604> | RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91)</a><!@TM:1565097604> | RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91)</a><!@TM:1565097604> | RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_ext.v(91)</a><!@TM:1565097604> | RAM data.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tag_array_ext.v:90:2:90:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_ext.v(90)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT.ram[20:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097604> | Register bit s1_req_tag[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097604> | Register bit s1_req_cmd[4] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:2861:2:2861:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(2861)</a><!@TM:1565097604> | Register bit pstore1_cmd[4] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:1662:25:1662:45:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(1662)</a><!@TM:1565097604> | Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:1836:18:1836:47:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(1836)</a><!@TM:1565097604> | Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:1671:19:1671:38:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(1671)</a><!@TM:1565097604> | Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v:1727:19:1727:38:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_dcache_dcache.v(1727)</a><!@TM:1565097604> | Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_data_arrays_0_0_ext.v(91)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tag_array_0_ext.v:91:2:91:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_tag_array_0_ext.v(91)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_TAG_ARRAY.MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_icache_icache.v:238:18:238:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_icache_icache.v(238)</a><!@TM:1565097604> | Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ICACHE_ICACHE(verilog))
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1565097604> | Register bit elts_4_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1565097604> | Register bit elts_4_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1565097604> | Register bit elts_3_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1565097604> | Register bit elts_3_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1565097604> | Register bit elts_2_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1565097604> | Register bit elts_2_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1565097604> | Register bit elts_1_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1565097604> | Register bit elts_1_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1565097604> | Register bit elts_0_pc[1] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_shift_queue.v:563:2:563:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(563)</a><!@TM:1565097604> | Register bit elts_0_pc[0] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097604> | RAM _T_1151_1[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097604> | RAM _T_1151[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097604> | Register bit ex_cause[30] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097604> | Register bit ex_cause[29] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097604> | Register bit ex_cause[28] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097604> | Register bit ex_cause[27] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097604> | Register bit ex_cause[26] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097604> | Register bit ex_cause[25] (in view view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:247:18:247:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(247)</a><!@TM:1565097604> | Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:258:18:258:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(258)</a><!@TM:1565097604> | Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:201:17:201:32:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(201)</a><!@TM:1565097604> | Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:211:18:211:34:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(211)</a><!@TM:1565097604> | Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_mul_div.v:405:2:405:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(405)</a><!@TM:1565097604> | Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 6 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | RAM MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLTO_AHB(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v:401:2:401:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tlerror_error.v(401)</a><!@TM:1565097604> | Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_tlerror_error.v:401:2:401:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tlerror_error.v(401)</a><!@TM:1565097604> | Found counter in view:work.MIV_RV32IMA_L1_AHB_C0_MIV_RV32IMA_L1_AHB_C0_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog) instance _T_191[9:0] 

Starting factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 200MB peak: 201MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket.v:2835:2:2835:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2835)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_source_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_3.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[14] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[13] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[10] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[22] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[21] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[30] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[29] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[28] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[27] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[26] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[25] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[24] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[23] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[31] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_2.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:280:2:280:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(280)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[10] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[14] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[13] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[27] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[26] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[25] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[24] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[23] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[22] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[21] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[31] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[30] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[29] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue_16.v:306:2:306:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(306)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[28] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tltoahb.MIV_RV32IMA_L1_AHB_QUEUE.ram_data.MIV_RV32IMA_L1_AHB_QUEUE.ram_data_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[2] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v:84:2:84:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_synchronizer_shift_reg_w54_d1.v(84)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_1.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.source1.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_reset_reg.v:72:3:72:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(72)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid.sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[5] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[12] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[11] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[9] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[8] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[7] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[6] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[20] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[19] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[18] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[17] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[16] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_queue.v:286:2:286:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(286)</a><!@TM:1565097604> | Removing instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[15] because it is equivalent to instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_data_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\RISC-V\mi-v\synthesis\synlog\top_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.

Finished factoring (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 238MB peak: 266MB)

@N:<a href="@N:FF150:@XP_HELP">FF150</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_mul_div.v:289:35:289:53:@N:FF150:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(289)</a><!@TM:1565097604> | Multiplier MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC blocks using cascade/shift feature.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 256MB peak: 267MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 256MB peak: 267MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 257MB peak: 314MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 261MB peak: 314MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:49s; Memory used current: 286MB peak: 314MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 282MB peak: 314MB)


Finished preparing to map (Real Time elapsed 0h:00m:56s; CPU Time elapsed 0h:00m:55s; Memory used current: 279MB peak: 314MB)


Finished technology mapping (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:02s; Memory used current: 285MB peak: 345MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:04s		    -1.94ns		11486 /      5016
   2		0h:01m:05s		    -1.64ns		10507 /      5016
   3		0h:01m:05s		    -1.64ns		10505 /      5016
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:509:2:509:8:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(509)</a><!@TM:1565097604> | Replicating instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2 (in view: work.top(rtl)) with 41 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_rocket_system.v:1807:95:1807:98:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_rocket_system.v(1807)</a><!@TM:1565097604> | Replicating instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.un1__GEN_2_i_0_a2 (in view: work.top(rtl)) with 45 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\risc-v\mi-v\component\work\miv_rv32ima_l1_ahb_c0\miv_rv32ima_l1_ahb_c0_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v:222:17:222:38:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(222)</a><!@TM:1565097604> | Replicating instance MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.valid (in view: work.top(rtl)) with 33 loads 2 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 7 LUTs via timing driven replication

   4		0h:01m:07s		    -0.96ns		10518 /      5016


   5		0h:01m:08s		    -0.96ns		10516 /      5016
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1565097604> | Promoting Net AND2_0_Y_0 on CLKINT  I_2771  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1565097604> | Promoting Net MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dmiResetCatch.AsyncResetSynchronizerShiftReg_w1_d3_i0_io_q on CLKINT  I_2772  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1565097604> | Promoting Net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.iURSTB on CLKINT  I_2773  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1565097604> | Promoting Net MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.debug_1.dmInner_io_innerCtrl_sink_reset_n on CLKINT  I_2774  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1565097604> | Promoting Net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.iUDRCK on CLKINT  I_2775  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:17s; CPU Time elapsed 0h:01m:16s; Memory used current: 296MB peak: 345MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:17s; Memory used current: 304MB peak: 345MB)



@S |Clock Optimization Summary


<a name=clockReport9></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5021 clock pin(s) of sequential element(s)
0 instances converted, 5021 sequential instances remain driven by gated/generated clocks

=========================================================================================== Non-Gated/Non-Generated Clocks ===========================================================================================
Clock Tree ID     Driving Element                                                                            Drive Element Type     Fanout     Sample Instance                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst@|E:COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV@|F:@syn_sample_clock_path1==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG                  17         COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
======================================================================================================================================================================================================================
======================================================================================================================================================== Gated/Generated Clocks =========================================================================================================================================================
Clock Tree ID     Driving Element                                                                   Drive Element Type     Fanout     Sample Instance                                                                      Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:FCCC_C0_0.FCCC_C0_0.CCC_INST@|E:CoreGPIO_OUT_inst_0.CoreGPIO_OUT_0.GPOUT_reg[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       FCCC_C0_0.FCCC_C0_0.CCC_INST                                                      CCC                    4724       CoreGPIO_OUT_inst_0.CoreGPIO_OUT_0.GPOUT_reg[0]                                      Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK_0@|E:MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK_0     CFG4                   297        MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0]     Clock conversion disabled                                                                                     
=========================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:18s; Memory used current: 212MB peak: 345MB)

Writing Analyst data base C:\RISC-V\mi-v\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:22s; CPU Time elapsed 0h:01m:20s; Memory used current: 265MB peak: 345MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1565097604> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1565097604> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1565097604> | Clock COREJTAGDEBUG_UJ_JTAG_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:26s; CPU Time elapsed 0h:01m:24s; Memory used current: 258MB peak: 345MB)


Start final timing analysis (Real Time elapsed 0h:01m:26s; CPU Time elapsed 0h:01m:25s; Memory used current: 255MB peak: 345MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\risc-v\mi-v\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd:106:4:106:12:@W:MT246:@XP_MSG">fccc_c0_fccc_c0_0_fccc.vhd(106)</a><!@TM:1565097604> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1565097604> | Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1565097604> | Found clock FCCC_C0_0/FCCC_C0_0/GL0 with period 20.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1565097604> | Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK.</font> 


<a name=timingReport10></a>##### START OF TIMING REPORT #####[</a>
<a name=11></a># Timing Report written on Tue Aug  6 15:20:03 2019</a>
#


Top view:               top
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\RISC-V\mi-v\designer\top\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1565097604> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1565097604> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary12></a>Performance Summary</a>
*******************


Worst slack in design: -0.378

                                                     Requested     Estimated     Requested     Estimated                Clock                                                          Clock              
Starting Clock                                       Frequency     Frequency     Period        Period        Slack      Type                                                           Group              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     100.0 MHz     93.0 MHz      10.000        10.756        -0.378     inferred                                                       Inferred_clkgroup_1
FCCC_C0_0/FCCC_C0_0/GL0                              50.0 MHz      57.9 MHz      20.000        17.267        2.733      generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup   
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT            50.0 MHz      NA            20.000        NA            NA         declared                                                       default_clkgroup   
System                                               100.0 MHz     161.5 MHz     10.000        6.192         3.808      system                                                         system_clkgroup    
==========================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships13></a>Clock Relationships</a>
*******************

Clocks                                                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                          Ending                                            |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                            FCCC_C0_0/FCCC_C0_0/GL0                           |  20.000      10.488  |  No paths    -      |  No paths    -       |  No paths    -     
System                                            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  |  10.000      3.808   |  No paths    -      |  10.000      5.847   |  No paths    -     
FCCC_C0_0/FCCC_C0_0/GL0                           FCCC_C0_0/FCCC_C0_0/GL0                           |  20.000      2.733   |  No paths    -      |  No paths    -       |  No paths    -     
FCCC_C0_0/FCCC_C0_0/GL0                           COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  System                                            |  10.000      8.362   |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  FCCC_C0_0/FCCC_C0_0/GL0                           |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock  |  10.000      2.361   |  10.000      6.050  |  5.000       -0.377  |  5.000       -0.378
=============================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo14></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport15></a>Detailed Report for Clock: COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock</a>
====================================



<a name=startingSlack16></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                         Starting                                                                                                             Arrival           
Instance                                                                                                                 Reference                                            Type     Pin     Net                                            Time        Slack 
                                                                                                                         Clock                                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.108       -0.378
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[4]                                       0.108       -0.377
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.108       -0.374
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.108       -0.325
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[3]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[3]                                       0.108       -0.313
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.108       -0.266
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.108       -0.144
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[2]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[2]                                       0.108       -0.141
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[0]                                       0.108       -0.061
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[1]                                                 COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      Q       state[1]                                       0.108       -0.018
================================================================================================================================================================================================================================================================


<a name=endingSlack17></a>Ending Points with Worst Slack</a>
******************************

                                                                                     Starting                                                                                                 Required           
Instance                                                                             Reference                                            Type     Pin     Net                                Time         Slack 
                                                                                     Clock                                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[3]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[4]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[5]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[6]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_data[0]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_data[1]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_data[2]     COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock     SLE      SLn     dmiReqReg_addr_0_sqmuxa_fast_i     4.662        -0.378
=================================================================================================================================================================================================================



<a name=worstPaths18></a>Worst Path Information</a>
<a href="C:\RISC-V\mi-v\synthesis\top.srr:srsfC:\RISC-V\mi-v\synthesis\top.srs:fp:720477:723327:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.378

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                        Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     D        In      -         0.854       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                            Net      -        -       1.119     -           13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     A        In      -         2.289       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     Y        Out     0.077     2.367       -         
un1__GEN_2_1_or_fast                                                                                                              Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     B        In      -         3.181       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     Y        Out     0.165     3.346       -         
dmiReqReg_addr_0_sqmuxa_fast                                                                                                      Net      -        -       0.497     -           2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     A        In      -         3.843       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     Y        Out     0.100     3.943       -         
dmiReqReg_addr_0_sqmuxa_fast_i                                                                                                    Net      -        -       1.097     -           14        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0]                                                  SLE      SLn      In      -         5.040       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.378 is 1.105(20.6%) logic and 4.273(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.378

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_data[7] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                        Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     D        In      -         0.854       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                            Net      -        -       1.119     -           13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     A        In      -         2.289       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     Y        Out     0.077     2.367       -         
un1__GEN_2_1_or_fast                                                                                                              Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_rep1                                  CFG4     B        In      -         3.181       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_rep1                                  CFG4     Y        Out     0.165     3.346       -         
dmiReqReg_addr_0_sqmuxa_rep1                                                                                                      Net      -        -       0.497     -           2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_rep1_RNI3TBA                          CFG1     A        In      -         3.843       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_rep1_RNI3TBA                          CFG1     Y        Out     0.100     3.943       -         
dmiReqReg_addr_0_sqmuxa_rep1_i                                                                                                    Net      -        -       1.097     -           14        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_data[7]                                                  SLE      SLn      In      -         5.040       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.378 is 1.105(20.6%) logic and 4.273(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.378

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[1] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                        Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     D        In      -         0.854       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                            Net      -        -       1.119     -           13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     A        In      -         2.289       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     Y        Out     0.077     2.367       -         
un1__GEN_2_1_or_fast                                                                                                              Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     B        In      -         3.181       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     Y        Out     0.165     3.346       -         
dmiReqReg_addr_0_sqmuxa_fast                                                                                                      Net      -        -       0.497     -           2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     A        In      -         3.843       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     Y        Out     0.100     3.943       -         
dmiReqReg_addr_0_sqmuxa_fast_i                                                                                                    Net      -        -       1.097     -           14        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[1]                                                  SLE      SLn      In      -         5.040       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.378 is 1.105(20.6%) logic and 4.273(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.378

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[2] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                        Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     D        In      -         0.854       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                            Net      -        -       1.119     -           13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     A        In      -         2.289       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     Y        Out     0.077     2.367       -         
un1__GEN_2_1_or_fast                                                                                                              Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     B        In      -         3.181       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     Y        Out     0.165     3.346       -         
dmiReqReg_addr_0_sqmuxa_fast                                                                                                      Net      -        -       0.497     -           2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     A        In      -         3.843       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     Y        Out     0.100     3.943       -         
dmiReqReg_addr_0_sqmuxa_fast_i                                                                                                    Net      -        -       1.097     -           14        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[2]                                                  SLE      SLn      In      -         5.040       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.378 is 1.105(20.6%) logic and 4.273(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.662

    - Propagation time:                      5.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.378

    Number of logic level(s):                4
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3] / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[3] / SLn
    The start point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                             Pin      Pin               Arrival     No. of    
Name                                                                                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]              SLE      Q        Out     0.108     0.108       -         
JtagTapController_io_output_instruction[3]                                                                                        Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     D        In      -         0.854       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$_RNIU3NM1[0]     CFG4     Y        Out     0.317     1.171       -         
_T_205                                                                                                                            Net      -        -       1.119     -           13        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     A        In      -         2.289       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.skipOpReg_RNIOFR53                                                 CFG3     Y        Out     0.077     2.367       -         
un1__GEN_2_1_or_fast                                                                                                              Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     B        In      -         3.181       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast                                  CFG4     Y        Out     0.165     3.346       -         
dmiReqReg_addr_0_sqmuxa_fast                                                                                                      Net      -        -       0.497     -           2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     A        In      -         3.843       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr_0_sqmuxa_0_a2_fast_RNIPL2D                          CFG1     Y        Out     0.100     3.943       -         
dmiReqReg_addr_0_sqmuxa_fast_i                                                                                                    Net      -        -       1.097     -           14        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[3]                                                  SLE      SLn      In      -         5.040       -         
============================================================================================================================================================================================
Total path delay (propagation time + setup) of 5.378 is 1.105(20.6%) logic and 4.273(79.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport19></a>Detailed Report for Clock: FCCC_C0_0/FCCC_C0_0/GL0</a>
====================================



<a name=startingSlack20></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                                                                                                       Starting                                                        Arrival          
Instance                                                                                                                                                                                                                               Reference                   Type     Pin     Net                Time        Slack
                                                                                                                                                                                                                                       Clock                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                                                              FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       value_1            0.108       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                                                                                                                                 FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       s2_req_cmd[0]      0.108       2.853
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]                                                                                                                                                 FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       s2_req_cmd[1]      0.108       2.940
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[2]                                                                                                                                                 FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       s2_req_cmd[2]      0.108       2.985
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_cmd_2[3]                                                                                                                                                 FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       s2_req_cmd[3]      0.108       3.076
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value_1                                                                                                                                     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       value_1            0.108       3.277
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                                                                                    FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       value_1            0.108       3.906
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.value                                                                                                                                       FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       value              0.108       4.153
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1_[4]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       ram1_4_1           0.108       4.343
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.tile.dcache.s2_req_addr[6]                                                                                                                                                  FCCC_C0_0/FCCC_C0_0/GL0     SLE      Q       s2_req_addr[6]     0.108       4.361
========================================================================================================================================================================================================================================================================================================================


<a name=endingSlack21></a>Ending Points with Worst Slack</a>
******************************

                                                                               Starting                                                        Required          
Instance                                                                       Reference                   Type     Pin     Net                Time         Slack
                                                                               Clock                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[0]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[1]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[2]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[3]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[4]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[5]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[6]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[7]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[8]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[9]     FCCC_C0_0/FCCC_C0_0/GL0     SLE      EN      _T_448_RNILN1P     19.663       2.733
=================================================================================================================================================================



<a name=worstPaths22></a>Worst Path Information</a>
<a href="C:\RISC-V\mi-v\synthesis\top.srr:srsfC:\RISC-V\mi-v\synthesis\top.srs:fp:752467:765922:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.337
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.663

    - Propagation time:                      16.930
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.733

    Number of logic level(s):                14
    Starting point:                          MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1 / Q
    Ending point:                            MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[0] / EN
    The start point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_0/FCCC_C0_0/GL0 [rising] on pin CLK

Instance / Net                                                                                                                                                                                                                                          Pin      Pin               Arrival     No. of    
Name                                                                                                                                                                                                                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                                                                      SLE      Q        Out     0.108     0.108       -         
value_1                                                                                                                                                                                                                                        Net      -        -       1.904     -           84        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIDNMM[4]     CFG3     B        In      -         2.012       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram1__RNIDNMM[4]     CFG3     Y        Out     0.165     2.177       -         
PeripheryBus_auto_out_0_a_bits_size[1]                                                                                                                                                                                                         Net      -        -       0.896     -           6         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.io_deq_bits_size[1]                                                                                              CFG3     B        In      -         3.072       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.io_deq_bits_size[1]                                                                                              CFG3     Y        Out     0.164     3.236       -         
Repeater_2_io_deq_bits_size[1]                                                                                                                                                                                                                 Net      -        -       0.855     -           5         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1196_1_0_1                                                                                                                                  CFG4     D        In      -         4.092       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1196_1_0_1                                                                                                                                  CFG4     Y        Out     0.317     4.409       -         
_T_1196_1_1[0]                                                                                                                                                                                                                                 Net      -        -       0.497     -           2         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1196_1[4]                                                                                                                                   CFG3     C        In      -         4.906       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1196_1[4]                                                                                                                                   CFG3     Y        Out     0.203     5.109       -         
_T_1196_1_0[4]                                                                                                                                                                                                                                 Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1219[2]                                                                                                                                     CFG4     C        In      -         5.854       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1219[2]                                                                                                                                     CFG4     Y        Out     0.226     6.080       -         
debug_1_auto_dmInner_dmInner_tl_in_d_bits_source[2]                                                                                                                                                                                            Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus.auto_out_1_d_ready_a0_2                                                                                                                                           CFG2     B        In      -         6.894       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus.auto_out_1_d_ready_a0_2                                                                                                                                           CFG2     Y        Out     0.148     7.043       -         
auto_out_1_d_ready_a0_2                                                                                                                                                                                                                        Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus.auto_out_1_d_ready_a0                                                                                                                                             CFG4     C        In      -         7.857       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus.auto_out_1_d_ready_a0                                                                                                                                             CFG4     Y        Out     0.203     8.060       -         
auto_out_1_d_ready_a0                                                                                                                                                                                                                          Net      -        -       0.248     -           1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus.auto_out_1_d_ready_0                                                                                                                                              CFG4     D        In      -         8.309       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus.auto_out_1_d_ready_0                                                                                                                                              CFG4     Y        Out     0.326     8.635       -         
PeripheryBus_auto_out_1_d_ready                                                                                                                                                                                                                Net      -        -       0.745     -           3         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_1670                                                                                                                                                                       CFG4     D        In      -         9.381       -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_1670                                                                                                                                                                       CFG4     Y        Out     0.288     9.668       -         
_T_1670                                                                                                                                                                                                                                        Net      -        -       0.815     -           4         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_1714                                                                                                                                                                       CFG4     B        In      -         10.483      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_1714                                                                                                                                                                       CFG4     Y        Out     0.164     10.647      -         
_T_1714                                                                                                                                                                                                                                        Net      -        -       0.855     -           5         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_1195                                                                                                                                                                       CFG2     A        In      -         11.502      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_1195                                                                                                                                                                       CFG2     Y        Out     0.087     11.589      -         
_T_1195                                                                                                                                                                                                                                        Net      -        -       1.153     -           17        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_448                                                                                                                                                                        CFG4     D        In      -         12.742      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_448                                                                                                                                                                        CFG4     Y        Out     0.288     13.030      -         
_T_448                                                                                                                                                                                                                                         Net      -        -       1.651     -           65        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_448_RNIPLQM                                                                                                                                                                CFG2     A        In      -         14.681      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_448_RNIPLQM                                                                                                                                                                CFG2     Y        Out     0.087     14.768      -         
time\$e                                                                                                                                                                                                                                        Net      -        -       0.248     -           1         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_448_RNILN1P                                                                                                                                                                CFG2     A        In      -         15.016      -         
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint._T_448_RNILN1P                                                                                                                                                                CFG2     Y        Out     0.087     15.104      -         
_T_448_RNILN1P                                                                                                                                                                                                                                 Net      -        -       1.826     -           64        
MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.clint.time\$[0]                                                                                                                                                                     SLE      EN       In      -         16.930      -         
=========================================================================================================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 17.267 is 3.199(18.5%) logic and 14.068(81.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport23></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack24></a>Starting Points with Worst Slack</a>
********************************

                                                                                           Starting                                                              Arrival          
Instance                                                                                   Reference     Type      Pin          Net                              Time        Slack
                                                                                           Clock                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UTDI         COREJTAGDEBUG_C0_0_TGT_TDI_0     0.000       3.808
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]                      0.000       3.948
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]                      0.000       4.003
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]                      0.000       4.016
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]                      0.000       4.051
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]                      0.000       4.055
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]                      0.000       4.142
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]                      0.000       4.522
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]                      0.000       4.571
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     System        UJTAG     UDRSH        UDRSHInt                         0.000       5.008
==================================================================================================================================================================================


<a name=endingSlack25></a>Ending Points with Worst Slack</a>
******************************

                                                                             Starting                                              Required          
Instance                                                                     Reference     Type     Pin     Net                    Time         Slack
                                                                             Clock                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[0]     System        SLE      D       state_24[0]            9.745        3.808
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[4]     System        SLE      D       state_24[4]            9.745        3.948
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[3]     System        SLE      D       state_24[3]            9.745        3.967
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[2]     System        SLE      D       state_24_1_iv_i[2]     9.745        3.969
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[1]     System        SLE      D       N_46_i                 9.745        4.335
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.count[2]     System        SLE      D       count_19[2]            9.745        4.543
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.count[4]     System        SLE      D       count_19[4]            9.745        4.543
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tckgo        System        SLE      D       tckgo_10               9.745        4.711
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.count[3]     System        SLE      D       count_19[3]            9.745        4.869
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.count[5]     System        SLE      D       count_19[5]            9.745        4.869
=====================================================================================================================================================



<a name=worstPaths26></a>Worst Path Information</a>
<a href="C:\RISC-V\mi-v\synthesis\top.srr:srsfC:\RISC-V\mi-v\synthesis\top.srs:fp:773157:776805:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.937
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.808

    Number of logic level(s):                7
    Starting point:                          COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst / UTDI
    Ending point:                            COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                       Type      Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG     UTDI     Out     0.000     0.000       -         
COREJTAGDEBUG_C0_0_TGT_TDI_0                                                               Net       -        -       1.058     -           10        
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.un6_countnext_RNIMM421     CFG3      B        In      -         1.058       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.un6_countnext_RNIMM421     CFG3      Y        Out     0.143     1.201       -         
countnext_m4_0_1                                                                           Net       -        -       0.248     -           1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.count_RNIMIPA2[2]          CFG4      D        In      -         1.450       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.count_RNIMIPA2[2]          CFG4      Y        Out     0.288     1.737       -         
count_RNIMIPA2[2]                                                                          Net       -        -       0.745     -           3         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.countnextzero              CFG4      B        In      -         2.483       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.countnextzero              CFG4      Y        Out     0.164     2.647       -         
countnextzero                                                                              Net       -        -       0.936     -           7         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tckgo_2_sqmuxa_1_0_a2      CFG4      C        In      -         3.583       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.tckgo_2_sqmuxa_1_0_a2      CFG4      Y        Out     0.223     3.806       -         
tckgo_2_sqmuxa_1                                                                           Net       -        -       0.815     -           4         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.un1_tckgo_2_sqmuxa         CFG3      C        In      -         4.621       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.un1_tckgo_2_sqmuxa         CFG3      Y        Out     0.203     4.824       -         
un1_tckgo_2_sqmuxa                                                                         Net       -        -       0.248     -           1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_4[0]         CFG4      B        In      -         5.072       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv_4[0]         CFG4      Y        Out     0.165     5.237       -         
state_24_1_iv_4[0]                                                                         Net       -        -       0.248     -           1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv[0]           CFG4      C        In      -         5.485       -         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state_24_1_iv[0]           CFG4      Y        Out     0.203     5.688       -         
state_24[0]                                                                                Net       -        -       0.248     -           1         
COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                   SLE       D        In      -         5.937       -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 6.192 is 1.644(26.6%) logic and 4.548(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:25s; Memory used current: 255MB peak: 345MB)


Finished timing report (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:25s; Memory used current: 255MB peak: 345MB)

---------------------------------------
<a name=resourceUsage27></a>Resource Usage Report for top </a>

Mapping to part: m2s025vf256std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          7 uses
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           21 uses
CFG2           1217 uses
CFG3           3643 uses
CFG4           4475 uses

Carry cells:
ARI1            806 uses - used for arithmetic functions
ARI1            432 uses - used for Wide-Mux implementation
Total ARI1      1238 uses


Sequential Cells: 
SLE            4978 uses

DSP Blocks:    2 of 34 (5%)
 MACC:         1 Mult
 MACC:         1 MultAdd

I/O ports: 12
I/O primitives: 6
INBUF          2 uses
OUTBUF         4 uses


Global Clock Buffers: 7

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 18 of 31 (58%)
Total Block RAMs (RAM64x18) : 8 of 34 (23%)

Total LUTs:    10594

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 288; LUTs = 288;
RAM1K18  Interface Logic : SLEs = 648; LUTs = 648;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  4978 + 288 + 648 + 72 = 5986;
Total number of LUTs after P&R:  10594 + 288 + 648 + 72 = 11602;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:25s; Memory used current: 68MB peak: 345MB)

Process took 0h:01m:27s realtime, 0h:01m:25s cputime
# Tue Aug  6 15:20:03 2019

###########################################################]

</pre></samp></body></html>
