srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
INFO: analyzing module dummy_verilog_module (VERI-9002)
INFO: analyzing module fp32div28 (VERI-9002)
-- Analyzing VHDL file "/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_10 (VHDL-9003)
INFO: analyzing package 'xbip_utils_v3_0_10_pkg'

INFO: analyzing package body 'xbip_utils_v3_0_10_pkg'

INFO: analyzing package 'xcc_utils_v3_0'

INFO: analyzing package body 'xcc_utils_v3_0'

-- Analyzing VHDL file "/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/axi_utils_v2_0_vh_rfs.vhd" into library axi_utils_v2_0_6 (VHDL-9003)
INFO: analyzing package 'global_util_pkg'

INFO: analyzing package body 'global_util_pkg'

INFO: analyzing package 'axi_utils_v2_0_6_pkg'

INFO: analyzing package body 'axi_utils_v2_0_6_pkg'

INFO: analyzing package 'axi_utils_comps'

INFO: analyzing package body 'axi_utils_comps'

INFO: analyzing entity 'glb_srl_fifo' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'glb_srl_fifo' (VHDL-9006)
INFO: analyzing entity 'glb_ifx_slave' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'glb_ifx_slave' (VHDL-9006)
INFO: analyzing entity 'glb_ifx_master' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'glb_ifx_master' (VHDL-9006)
INFO: analyzing entity 'axi_slave_2to1' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'axi_slave_2to1' (VHDL-9006)
INFO: analyzing entity 'axi_slave_3to1' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'axi_slave_3to1' (VHDL-9006)
INFO: analyzing entity 'axi_slave_4to1' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'axi_slave_4to1' (VHDL-9006)
-- Analyzing VHDL file "/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_18 (VHDL-9003)
INFO: analyzing package 'mult_gen_v12_0_18_comp'

INFO: analyzing package 'mult_gen_v12_0_18_viv_comp'

INFO: analyzing package 'mult_gen_v12_0_18_pkg'

INFO: analyzing package body 'mult_gen_v12_0_18_pkg'

INFO: analyzing entity 'op_resize' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'op_resize' (VHDL-9006)
INFO: analyzing entity 'delay_line' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'delay_line' (VHDL-9006)
INFO: analyzing entity 'cc_compare' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'cc_compare' (VHDL-9006)
INFO: analyzing entity 'luts' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'luts' (VHDL-9006)
INFO: analyzing entity 'mult18' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'mult18' (VHDL-9006)
INFO: analyzing package 'dsp_pkg'

INFO: analyzing package body 'dsp_pkg'

INFO: analyzing entity 'dsp' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'dsp' (VHDL-9006)
INFO: analyzing entity 'hybrid' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'hybrid' (VHDL-9006)
INFO: analyzing entity 'ccm_dist_mem' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm_dist_mem' (VHDL-9006)
INFO: analyzing entity 'ccm_sp_block_mem' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm_sp_block_mem' (VHDL-9006)
INFO: analyzing entity 'ccm_dp_block_mem' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm_dp_block_mem' (VHDL-9006)
INFO: analyzing entity 'ccm_syncmem' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm_syncmem' (VHDL-9006)
INFO: analyzing entity 'ccm_scaled_adder' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm_scaled_adder' (VHDL-9006)
INFO: analyzing entity 'ccm_operation' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm_operation' (VHDL-9006)
INFO: analyzing entity 'ccm' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'ccm' (VHDL-9006)
INFO: analyzing entity 'three_input_adder' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'three_input_adder' (VHDL-9006)
INFO: analyzing entity 'multmxn_lut6' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'multmxn_lut6' (VHDL-9006)
INFO: analyzing entity 'mult_gen_v12_0_18_viv' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'mult_gen_v12_0_18_viv' (VHDL-9006)
INFO: analyzing entity 'mult_gen_v12_0_18' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'mult_gen_v12_0_18' (VHDL-9006)
-- Analyzing VHDL file "/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_6 (VHDL-9003)
INFO: analyzing package 'xbip_pipe_v3_0_6_viv_comp'

INFO: analyzing package 'xbip_pipe_v3_0_6_comp'

INFO: analyzing entity 'xbip_pipe_v3_0_6_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_pipe_v3_0_6_viv' (VHDL-9006)
INFO: analyzing entity 'xbip_pipe_v3_0_6' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'xbip_pipe_v3_0_6' (VHDL-9006)
-- Analyzing VHDL file "/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" into library xbip_dsp48_wrapper_v3_0_4 (VHDL-9003)
INFO: analyzing package 'xbip_dsp48_wrapper_v3_0_4_pkg'

/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(160): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(161): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(162): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(163): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(164): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(165): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(166): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(167): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(168): INFO: The direction of input port <cemultcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(169): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(170): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(171): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(172): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(173): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(174): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(175): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(176): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(177): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(178): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(286): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(287): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(288): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(289): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(290): INFO: The direction of input port <cead> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(291): INFO: The direction of input port <ced> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(292): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(293): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(294): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(295): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(296): INFO: The direction of input port <ceinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(297): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(298): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(299): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(300): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(301): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(302): INFO: The direction of input port <sclrd> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(303): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(304): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(305): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(306): INFO: The direction of input port <sclrinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(307): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(308): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(422): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(423): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(424): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(425): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(426): INFO: The direction of input port <cead> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(427): INFO: The direction of input port <ced> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(428): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(429): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(430): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(431): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(432): INFO: The direction of input port <ceinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(433): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(434): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(435): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(436): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(437): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(438): INFO: The direction of input port <sclrd> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(439): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(440): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(441): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(442): INFO: The direction of input port <sclrinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(443): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(444): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing package body 'xbip_dsp48_wrapper_v3_0_4_pkg'

INFO: analyzing entity 'xbip_dsp48a_wrapper_v3_0' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48a_wrapper_v3_0' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48a1_wrapper_v3_0' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48a1_wrapper_v3_0' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48e_wrapper_v3_0' (VHDL-1012)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1219): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1220): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1221): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1222): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1223): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1224): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1225): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1226): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1227): INFO: The direction of input port <cemultcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1228): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1229): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1230): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1231): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1232): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1233): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1234): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1235): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1236): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1237): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48e_wrapper_v3_0' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48e1_wrapper_v3_0' (VHDL-1012)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1651): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1652): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1653): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1654): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1655): INFO: The direction of input port <cead> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1656): INFO: The direction of input port <ced> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1657): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1658): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1659): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1660): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1661): INFO: The direction of input port <ceinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1662): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1663): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1664): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1665): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1666): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1667): INFO: The direction of input port <sclrd> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1668): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1669): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1670): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1671): INFO: The direction of input port <sclrinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1672): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(1673): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48e1_wrapper_v3_0' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48e2_wrapper_v3_0' (VHDL-1012)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2117): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2118): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2119): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2120): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2121): INFO: The direction of input port <cead> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2122): INFO: The direction of input port <ced> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2123): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2124): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2125): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2126): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2127): INFO: The direction of input port <ceinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2128): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2129): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2130): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2131): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2132): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2133): INFO: The direction of input port <sclrd> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2134): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2135): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2136): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2137): INFO: The direction of input port <sclrinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2138): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2139): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48e2_wrapper_v3_0' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp58e5_wrapper_v3_0' (VHDL-1012)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2579): INFO: The direction of input port <cea1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2580): INFO: The direction of input port <cea2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2581): INFO: The direction of input port <ceb1> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2582): INFO: The direction of input port <ceb2> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2583): INFO: The direction of input port <cead> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2584): INFO: The direction of input port <ced> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2585): INFO: The direction of input port <cec> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2586): INFO: The direction of input port <cecarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2587): INFO: The direction of input port <cectrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2588): INFO: The direction of input port <cealumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2589): INFO: The direction of input port <ceinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2590): INFO: The direction of input port <cem> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2591): INFO: The direction of input port <cep> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2592): INFO: The direction of input port <sclra> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2593): INFO: The direction of input port <sclrb> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2594): INFO: The direction of input port <sclrc> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2595): INFO: The direction of input port <sclrd> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2596): INFO: The direction of input port <sclrallcarryin> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2597): INFO: The direction of input port <sclrctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2598): INFO: The direction of input port <sclralumode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2599): INFO: The direction of input port <sclrinmode> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2600): INFO: The direction of input port <sclrm> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd(2601): INFO: The direction of input port <sclrp> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp58e5_wrapper_v3_0' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_wrapper_v3_0_4' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_wrapper_v3_0_4' (VHDL-9006)
-- Analyzing VHDL file "/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" into library xbip_dsp48_addsub_v3_0_6 (VHDL-9003)
INFO: analyzing package 'xbip_dsp48_addsub_v3_0_6_viv_comp'

INFO: analyzing package 'xbip_dsp48_addsub_v3_0_6_comp'

INFO: analyzing package 'xbip_dsp48_addsub_v3_0_6_pkg'

INFO: analyzing package body 'xbip_dsp48_addsub_v3_0_6_pkg'

INFO: analyzing entity 'xbip_dsp48_addsub_rtl' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_addsub_rtl' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_addsub_synth' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_addsub_synth' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_addsub_v3_0_6_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_addsub_v3_0_6_viv' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_addsub_v3_0_6' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'xbip_dsp48_addsub_v3_0_6' (VHDL-9006)
-- Analyzing VHDL file "/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" into library xbip_dsp48_multadd_v3_0_6 (VHDL-9003)
INFO: analyzing package 'xbip_dsp48_multadd_v3_0_6_viv_comp'

INFO: analyzing package 'xbip_dsp48_multadd_v3_0_6_comp'

INFO: analyzing package 'xbip_dsp48_multadd_v3_0_6_pkg'

INFO: analyzing package body 'xbip_dsp48_multadd_v3_0_6_pkg'

INFO: analyzing entity 'xbip_dsp48_multadd_rtl' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_multadd_rtl' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_multadd_synth' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_multadd_synth' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_multadd_v3_0_6_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_dsp48_multadd_v3_0_6_viv' (VHDL-9006)
INFO: analyzing entity 'xbip_dsp48_multadd_v3_0_6' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'xbip_dsp48_multadd_v3_0_6' (VHDL-9006)
-- Analyzing VHDL file "/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd" into library floating_point_v7_1_15 (VHDL-9003)
INFO: analyzing package 'floating_point_v7_1_15_viv_comp'

INFO: analyzing package 'floating_point_v7_1_15_comp'

INFO: analyzing package 'floating_point_v7_1_15_consts'

INFO: analyzing package 'floating_point_v7_1_15_exp_table_pkg'

INFO: analyzing package body 'floating_point_v7_1_15_exp_table_pkg'

INFO: analyzing package 'floating_point_v7_1_15_pkg'

INFO: analyzing package body 'floating_point_v7_1_15_pkg'

INFO: analyzing package 'floating_point_v7_1_15_table_pkg'

INFO: analyzing package body 'floating_point_v7_1_15_table_pkg'

INFO: analyzing package 'vt2mUtils'

INFO: analyzing package body 'vt2mUtils'

INFO: analyzing package 'vt2mComps'

/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(17346): INFO: The direction of input port <a> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing entity 'fdgS' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'fdgs' (VHDL-9006)
INFO: analyzing entity 'fdgW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'fdgw' (VHDL-9006)
INFO: analyzing entity 'lutV' (VHDL-1012)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(18284): INFO: The direction of input port <a> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: analyzing architecture 'virtex' of entity 'lutv' (VHDL-9006)
INFO: analyzing entity 'lutS' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'luts' (VHDL-9006)
INFO: analyzing entity 'lutN' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'lutn' (VHDL-9006)
INFO: analyzing entity 'lutNMuxS' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'lutnmuxs' (VHDL-9006)
INFO: analyzing entity 'srl16eS' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'srl16es' (VHDL-9006)
INFO: analyzing entity 'delayS' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'delays' (VHDL-9006)
INFO: analyzing entity 'andW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'andw' (VHDL-9006)
INFO: analyzing entity 'orW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'orw' (VHDL-9006)
INFO: analyzing entity 'srl16ew' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'srl16ew' (VHDL-9006)
INFO: analyzing entity 'delayW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'delayw' (VHDL-9006)
INFO: analyzing entity 'compW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'compw' (VHDL-9006)
INFO: analyzing entity 'addSubW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'addsubw' (VHDL-9006)
INFO: analyzing entity 'equalW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'equalw' (VHDL-9006)
INFO: analyzing entity 'addW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'addw' (VHDL-9006)
INFO: analyzing entity 'mult18' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'mult18' (VHDL-9006)
INFO: analyzing package 'vm2Utils'

INFO: analyzing package body 'vm2Utils'

INFO: analyzing package 'vm2Comps'

INFO: analyzing entity 'cntrlgen' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'cntrlgen' (VHDL-9006)
INFO: analyzing entity 'cntrlgen2' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'cntrlgen2' (VHDL-9006)
INFO: analyzing entity 'ppGenR8' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'ppgenr8' (VHDL-9006)
INFO: analyzing entity 'ppGenR8Msb2' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'ppgenr8msb2' (VHDL-9006)
INFO: analyzing entity 'addSubShGW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'addsubshgw' (VHDL-9006)
INFO: analyzing entity 'addSubShFW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'addsubshfw' (VHDL-9006)
INFO: analyzing entity 'vmRoundW' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'vmroundw' (VHDL-9006)
INFO: analyzing entity 'vmsMultCore' (VHDL-1012)
INFO: analyzing architecture 'netlist' of entity 'vmsmultcore' (VHDL-9006)
INFO: analyzing entity 'wideEmbedMult4' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'wideembedmult4' (VHDL-9006)
INFO: analyzing entity 'wideEmbedMult16' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'wideembedmult16' (VHDL-9006)
INFO: analyzing entity 'wideEmbedMult' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'wideembedmult' (VHDL-9006)
INFO: analyzing entity 'dsp48MultALine' (VHDL-1012)
INFO: analyzing architecture 'dsp48MultALine' of entity 'dsp48multaline' (VHDL-9006)
INFO: analyzing entity 'dsp48Mult' (VHDL-1012)
INFO: analyzing architecture 'dsp48Mult' of entity 'dsp48mult' (VHDL-9006)
INFO: analyzing entity 'xMult' (VHDL-1012)
INFO: analyzing architecture 'netlist' of entity 'xmult' (VHDL-9006)
INFO: analyzing package 'flt_utils'

INFO: analyzing package body 'flt_utils'

INFO: analyzing entity 'delay' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'delay' (VHDL-9006)
INFO: analyzing entity 'delay_s' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'delay_s' (VHDL-9006)
INFO: analyzing entity 'mux_bus2' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'mux_bus2' (VHDL-9006)
INFO: analyzing entity 'twos_comp' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'twos_comp' (VHDL-9006)
INFO: analyzing entity 'carry_chain' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'carry_chain' (VHDL-9006)
INFO: analyzing entity 'mux4' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'mux4' (VHDL-9006)
INFO: analyzing entity 'compare_gt' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'compare_gt' (VHDL-9006)
INFO: analyzing entity 'compare_eq_im' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'compare_eq_im' (VHDL-9006)
INFO: analyzing entity 'compare_ne_im' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'compare_ne_im' (VHDL-9006)
INFO: analyzing entity 'compare_eq' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'compare_eq' (VHDL-9006)
INFO: analyzing entity 'compare' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'compare' (VHDL-9006)
INFO: analyzing entity 'special_detect' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'special_detect' (VHDL-9006)
INFO: analyzing entity 'norm_zero_det' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'norm_zero_det' (VHDL-9006)
INFO: analyzing entity 'zero_det_sel' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'zero_det_sel' (VHDL-9006)
INFO: analyzing entity 'shift_msb_first' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'shift_msb_first' (VHDL-9006)
INFO: analyzing entity 'flt_dec_op' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_dec_op' (VHDL-9006)
INFO: analyzing entity 'flt_dec_op_lat' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_dec_op_lat' (VHDL-9006)
INFO: analyzing entity 'lead_zero_encode' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'lead_zero_encode' (VHDL-9006)
INFO: analyzing entity 'lead_zero_encode_shift' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'lead_zero_encode_shift' (VHDL-9006)
INFO: analyzing entity 'dsp48e1_wrapper' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dsp48e1_wrapper' (VHDL-9006)
INFO: analyzing entity 'dsp48e2_wrapper' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dsp48e2_wrapper' (VHDL-9006)
INFO: analyzing entity 'addsub_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'addsub_logic' (VHDL-9006)
INFO: analyzing entity 'addsub_dsp' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'addsub_dsp' (VHDL-9006)
INFO: analyzing entity 'addsub' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'addsub' (VHDL-9006)
INFO: analyzing entity 'flt_round_bit' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_round_bit' (VHDL-9006)
INFO: analyzing entity 'renorm_and_round_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'renorm_and_round_logic' (VHDL-9006)
INFO: analyzing entity 'norm_and_round_dsp48e1_sgl' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'norm_and_round_dsp48e1_sgl' (VHDL-9006)
INFO: analyzing entity 'norm_and_round_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'norm_and_round_logic' (VHDL-9006)
INFO: analyzing entity 'alignment' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'alignment' (VHDL-9006)
INFO: analyzing entity 'normalize' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'normalize' (VHDL-9006)
INFO: analyzing entity 'align_add_dsp48e1_sgl' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'align_add_dsp48e1_sgl' (VHDL-9006)
INFO: analyzing entity 'align_add' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'align_add' (VHDL-9006)
INFO: analyzing entity 'multadd' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'multadd' (VHDL-9006)
INFO: analyzing entity 'compare_ge' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'compare_ge' (VHDL-9006)
INFO: analyzing entity 'flt_mant_lookup_hp' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_mant_lookup_hp' (VHDL-9006)
INFO: analyzing entity 'fix_to_flt_conv_exp' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'fix_to_flt_conv_exp' (VHDL-9006)
INFO: analyzing entity 'fix_to_flt_conv' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'fix_to_flt_conv' (VHDL-9006)
INFO: analyzing entity 'flt_to_fix_conv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_to_fix_conv' (VHDL-9006)
INFO: analyzing entity 'flt_to_flt_conv_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_to_flt_conv_exp' (VHDL-9006)
INFO: analyzing entity 'flt_to_flt_conv' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_to_flt_conv' (VHDL-9006)
INFO: analyzing entity 'fp_cmp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fp_cmp' (VHDL-9006)
INFO: analyzing entity 'flt_sqrt_mant_addsub' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_sqrt_mant_addsub' (VHDL-9006)
INFO: analyzing entity 'flt_sqrt_mant' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_sqrt_mant' (VHDL-9006)
INFO: analyzing entity 'flt_sqrt_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_sqrt_exp' (VHDL-9006)
INFO: analyzing entity 'flt_sqrt' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'flt_sqrt' (VHDL-9006)
INFO: analyzing entity 'flt_div_mant_addsub' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_div_mant_addsub' (VHDL-9006)
INFO: analyzing entity 'flt_div_mant' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'flt_div_mant' (VHDL-9006)
INFO: analyzing entity 'flt_div_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_div_exp' (VHDL-9006)
INFO: analyzing entity 'flt_div' (VHDL-1012)
INFO: analyzing architecture 'virtex' of entity 'flt_div' (VHDL-9006)
INFO: analyzing entity 'fix_mult_dsp48e1_lat_dbl' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'fix_mult_dsp48e1_lat_dbl' (VHDL-9006)
INFO: analyzing entity 'fix_mult_dsp48e1_sgl' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'fix_mult_dsp48e1_sgl' (VHDL-9006)
INFO: analyzing entity 'fix_mult_dsp48e1_dbl' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'fix_mult_dsp48e1_dbl' (VHDL-9006)
INFO: analyzing entity 'fix_mult_dsp48e2_dbl' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'fix_mult_dsp48e2_dbl' (VHDL-9006)
INFO: analyzing entity 'fix_mult_qq' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fix_mult_qq' (VHDL-9006)
INFO: analyzing entity 'fix_mult_xx' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fix_mult_xx' (VHDL-9006)
INFO: analyzing entity 'fix_mult' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fix_mult' (VHDL-9006)
INFO: analyzing entity 'flt_round_dsp_opt_full' (VHDL-1012)
INFO: analyzing architecture 'struct' of entity 'flt_round_dsp_opt_full' (VHDL-9006)
INFO: analyzing entity 'flt_round_dsp_opt_part' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_round_dsp_opt_part' (VHDL-9006)
INFO: analyzing entity 'flt_mult_round' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_mult_round' (VHDL-9006)
INFO: analyzing entity 'flt_mult_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_mult_exp' (VHDL-9006)
INFO: analyzing entity 'flt_mult_prim' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_mult_prim' (VHDL-9006)
INFO: analyzing entity 'flt_mult' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_mult' (VHDL-9006)
INFO: analyzing entity 'flt_add_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_exp' (VHDL-9006)
INFO: analyzing entity 'flt_add_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_logic' (VHDL-9006)
INFO: analyzing entity 'flt_add_lat_align_add' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_lat_align_add' (VHDL-9006)
INFO: analyzing entity 'flt_add_lat_norm' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_lat_norm' (VHDL-9006)
INFO: analyzing entity 'flt_add_lat_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_lat_exp' (VHDL-9006)
INFO: analyzing entity 'flt_add_lat' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_lat' (VHDL-9006)
INFO: analyzing entity 'align_add_dsp48e1_hp' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'align_add_dsp48e1_hp' (VHDL-9006)
INFO: analyzing entity 'lead_zero_encode_shift_hp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'lead_zero_encode_shift_hp' (VHDL-9006)
INFO: analyzing entity 'norm_and_round_dsp48e1_hp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'norm_and_round_dsp48e1_hp' (VHDL-9006)
INFO: analyzing entity 'flt_add_exp_hp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_exp_hp' (VHDL-9006)
INFO: analyzing entity 'flt_add_exp_sp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_exp_sp' (VHDL-9006)
INFO: analyzing entity 'flt_add_dsp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_dsp' (VHDL-9006)
INFO: analyzing entity 'flt_add_prim' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add_prim' (VHDL-9006)
INFO: analyzing entity 'flt_add' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_add' (VHDL-9006)
INFO: analyzing entity 'flt_recip_approx' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_approx' (VHDL-9006)
INFO: analyzing entity 'flt_recip_nr' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_nr' (VHDL-9006)
INFO: analyzing entity 'flt_recip_reduction_calc' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_reduction_calc' (VHDL-9006)
INFO: analyzing entity 'flt_recip_eval' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_eval' (VHDL-9006)
INFO: analyzing entity 'flt_recip_postprocess' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_postprocess' (VHDL-9006)
INFO: analyzing entity 'flt_recip_specialcase' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_specialcase' (VHDL-9006)
INFO: analyzing entity 'flt_recip_recomb' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip_recomb' (VHDL-9006)
INFO: analyzing package 'flt_recipsqrt_sp_sqrt_r_rom'

INFO: analyzing package body 'flt_recipsqrt_sp_sqrt_r_rom'

INFO: analyzing package 'flt_recipsqrt_dp_recsqrt_r_rom'

INFO: analyzing package body 'flt_recipsqrt_dp_recsqrt_r_rom'

INFO: analyzing entity 'flt_recipsqrt_dp_m_calc' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recipsqrt_dp_m_calc' (VHDL-9006)
INFO: analyzing entity 'flt_recip' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_recip' (VHDL-9006)
INFO: analyzing entity 'flt_log_addsub' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_addsub' (VHDL-9006)
INFO: analyzing entity 'flt_log_addsub_taylor_fabric' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_addsub_taylor_fabric' (VHDL-9006)
INFO: analyzing entity 'flt_log_addsub_taylor_combiner_fabric' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_addsub_taylor_combiner_fabric' (VHDL-9006)
INFO: analyzing entity 'flt_log_single_one_detect' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_single_one_detect' (VHDL-9006)
INFO: analyzing entity 'flt_log_inproc' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_inproc' (VHDL-9006)
INFO: analyzing entity 'flt_log_exp' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_exp' (VHDL-9006)
INFO: analyzing package 'flt_log_L_block_pkg'

INFO: analyzing package body 'flt_log_L_block_pkg'

INFO: analyzing entity 'flt_log_L_block_memory' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_log_l_block_memory' (VHDL-9006)
INFO: analyzing entity 'flt_pt_log_L_block' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_pt_log_l_block' (VHDL-9006)
INFO: analyzing entity 'flt_log_rr_mul_iter' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_rr_mul_iter' (VHDL-9006)
INFO: analyzing entity 'flt_log_rr_mul' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_rr_mul' (VHDL-9006)
INFO: analyzing entity 'flt_log_rr' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_log_rr' (VHDL-9006)
INFO: analyzing entity 'flt_log_taylor' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_taylor' (VHDL-9006)
INFO: analyzing entity 'flt_log_shift_msb_first' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_log_shift_msb_first' (VHDL-9006)
INFO: analyzing entity 'flt_log_lead_zero_encode' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_log_lead_zero_encode' (VHDL-9006)
INFO: analyzing entity 'flt_log_normalize' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_log_normalize' (VHDL-9006)
INFO: analyzing entity 'flt_log_norm' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_norm' (VHDL-9006)
INFO: analyzing entity 'flt_log_rnd' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_rnd' (VHDL-9006)
INFO: analyzing entity 'flt_log_specialcase' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_specialcase' (VHDL-9006)
INFO: analyzing entity 'flt_log_recomb' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log_recomb' (VHDL-9006)
INFO: analyzing entity 'flt_log' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_log' (VHDL-9006)
INFO: analyzing package 'flt_exp_hp_table_pkg'

INFO: analyzing package body 'flt_exp_hp_table_pkg'

INFO: analyzing entity 'flt_exp_specialcase' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_exp_specialcase' (VHDL-9006)
INFO: analyzing entity 'flt_exp_recomb' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_exp_recomb' (VHDL-9006)
INFO: analyzing entity 'flt_exp_ccm' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_exp_ccm' (VHDL-9006)
INFO: analyzing entity 'flt_exp_e2A' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_exp_e2a' (VHDL-9006)
INFO: analyzing entity 'flt_exp_dp_poly' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_exp_dp_poly' (VHDL-9006)
INFO: analyzing entity 'flt_exp_e2zmzm1' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_exp_e2zmzm1' (VHDL-9006)
INFO: analyzing entity 'flt_exp_hp' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_exp_hp' (VHDL-9006)
INFO: analyzing entity 'flt_exp' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_exp' (VHDL-9006)
INFO: analyzing entity 'flt_fma_specialcase' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_fma_specialcase' (VHDL-9006)
INFO: analyzing entity 'flt_fma_round_bit' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_round_bit' (VHDL-9006)
INFO: analyzing entity 'flt_fma_renorm_and_round_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_renorm_and_round_logic' (VHDL-9006)
INFO: analyzing entity 'flt_fma_special_detect' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_special_detect' (VHDL-9006)
INFO: analyzing entity 'flt_fma_add_exp' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_add_exp' (VHDL-9006)
INFO: analyzing entity 'flt_fma_alignment' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_alignment' (VHDL-9006)
INFO: analyzing entity 'flt_fma_addsub_dsp1' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_fma_addsub_dsp1' (VHDL-9006)
INFO: analyzing entity 'flt_fma_addsub_dsp2' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_fma_addsub_dsp2' (VHDL-9006)
INFO: analyzing entity 'flt_fma_addsub' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_addsub' (VHDL-9006)
INFO: analyzing entity 'flt_fma_align_add' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_align_add' (VHDL-9006)
INFO: analyzing entity 'flt_fma_norm_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_norm_logic' (VHDL-9006)
INFO: analyzing entity 'flt_fma_add_logic' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_add_logic' (VHDL-9006)
INFO: analyzing entity 'flt_fma_add' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_add' (VHDL-9006)
INFO: analyzing entity 'flt_fma_mul' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma_mul' (VHDL-9006)
INFO: analyzing entity 'flt_fma' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_fma' (VHDL-9006)
INFO: analyzing entity 'flt_ufma' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_ufma' (VHDL-9006)
INFO: analyzing entity 'flt_ufmacc' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_ufmacc' (VHDL-9006)
INFO: analyzing entity 'flt_accum_flt_to_fix' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_accum_flt_to_fix' (VHDL-9006)
INFO: analyzing entity 'flt_accum_bit_encode' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_accum_bit_encode' (VHDL-9006)
INFO: analyzing entity 'flt_accum' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'flt_accum' (VHDL-9006)
INFO: analyzing entity 'flt_accum_prim' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'flt_accum_prim' (VHDL-9006)
INFO: analyzing entity 'floating_point_v7_1_15_viv' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'floating_point_v7_1_15_viv' (VHDL-9006)
INFO: analyzing entity 'floating_point_v7_1_15' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'floating_point_v7_1_15' (VHDL-9006)
-- Analyzing VHDL file "/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/demo_tb/tb_fp32div28.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tb_fp32div28' (VHDL-1012)
INFO: analyzing architecture 'tb' of entity 'tb_fp32div28' (VHDL-9006)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/demo_tb/tb_fp32div28.vhd(376): INFO: The direction of input port <aclk> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/demo_tb/tb_fp32div28.vhd(376): INFO: The direction of input port <s_axis_a_tvalid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/demo_tb/tb_fp32div28.vhd(376): INFO: The direction of input port <s_axis_a_tdata> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/demo_tb/tb_fp32div28.vhd(376): INFO: The direction of input port <s_axis_b_tvalid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/demo_tb/tb_fp32div28.vhd(376): INFO: The direction of input port <s_axis_b_tdata> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/demo_tb/tb_fp32div28.vhd(376): INFO: The direction of input port <m_axis_result_tvalid> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/demo_tb/tb_fp32div28.vhd(376): INFO: The direction of input port <m_axis_result_tdata> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_6 (VHDL-9003)
INFO: analyzing package 'xbip_bram18k_v3_0_6_pkg'

INFO: analyzing package body 'xbip_bram18k_v3_0_6_pkg'

INFO: analyzing package 'xbip_bram18k_v3_0_6_viv_comp'

INFO: analyzing package 'xbip_bram18k_hdl_pkg'

INFO: analyzing entity 'xbip_bram18k_synth' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_bram18k_synth' (VHDL-9006)
INFO: analyzing entity 'xbip_bram18k_rtl' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'xbip_bram18k_rtl' (VHDL-9006)
INFO: analyzing entity 'xbip_bram18k_v3_0_6_viv' (VHDL-1012)
INFO: analyzing architecture 'synth' of entity 'xbip_bram18k_v3_0_6_viv' (VHDL-9006)
INFO: analyzing entity 'xbip_bram18k_v3_0_6' (VHDL-1012)
INFO: analyzing architecture 'xilinx' of entity 'xbip_bram18k_v3_0_6' (VHDL-9006)
Listing tops:
VeriPriorityTop library:xil_defaultlib mod:fp32div28
VHDLTop: library:axi_utils_v2_0_6 entity:glb_ifx_slave arch:
VHDLTop: library:axi_utils_v2_0_6 entity:glb_ifx_slave arch:
VHDLTop: library:floating_point_v7_1_15 entity:flt_fma_special_detect arch:
VHDLTop: library:floating_point_v7_1_15 entity:flt_fma_special_detect arch:
VHDLTop: library:mult_gen_v12_0_18 entity:cc_compare arch:
VHDLTop: library:mult_gen_v12_0_18 entity:cc_compare arch:
VHDLTop: library:mult_gen_v12_0_18 entity:mult_gen_v12_0_18 arch:
VHDLTop: library:mult_gen_v12_0_18 entity:mult_gen_v12_0_18 arch:
VHDLTop: library:xil_defaultlib entity:tb_fp32div28 arch:
VHDLTop: library:xil_defaultlib entity:tb_fp32div28 arch:
VHDLTop: library:xbip_bram18k_v3_0_6 entity:xbip_bram18k_v3_0_6 arch:
VHDLTop: library:xbip_bram18k_v3_0_6 entity:xbip_bram18k_v3_0_6 arch:
VHDLTop: library:xbip_dsp48_addsub_v3_0_6 entity:xbip_dsp48_addsub_v3_0_6 arch:
VHDLTop: library:xbip_dsp48_addsub_v3_0_6 entity:xbip_dsp48_addsub_v3_0_6 arch:
VHDLTop: library:xbip_dsp48_multadd_v3_0_6 entity:xbip_dsp48_multadd_v3_0_6 arch:
VHDLTop: library:xbip_dsp48_multadd_v3_0_6 entity:xbip_dsp48_multadd_v3_0_6 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48a_wrapper_v3_0 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48a_wrapper_v3_0 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48a1_wrapper_v3_0 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48a1_wrapper_v3_0 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48e_wrapper_v3_0 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48e_wrapper_v3_0 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48_wrapper_v3_0_4 arch:
VHDLTop: library:xbip_dsp48_wrapper_v3_0_4 entity:xbip_dsp48_wrapper_v3_0_4 arch:
VHDLTop: library:xbip_pipe_v3_0_6 entity:xbip_pipe_v3_0_6 arch:
VHDLTop: library:xbip_pipe_v3_0_6 entity:xbip_pipe_v3_0_6 arch:
END of tops
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/sim/fp32div28.v(56): INFO: compiling module 'fp32div28_default' (VERI-1018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(94779): INFO: processing '\floating_point_v7_1_15(c_xdevicefamily="zynquplus",c_part="xck26-sfvc784-2LV-c",c_has_add=0,c_has_divide=1,c_compare_operation=8,c_latency=28,c_mult_usage=0,c_accum_input_msb=32,c_accum_msb=32,c_accum_lsb=-31,c_throttle_scheme=3,c_has_c=0,c_tlast_resolution=0)(1,9)(1,19)\(xilinx)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(92901): INFO: processing '\floating_point_v7_1_15_viv(c_xdevicefamily="zynquplus",c_part="xck26-sfvc784-2LV-c",c_has_add=0,c_has_divide=1,c_compare_operation=8,c_latency=28,c_mult_usage=0,c_accum_input_msb=32,c_accum_msb=32,c_accum_lsb=-31,c_throttle_scheme=3,c_has_c=0,c_tlast_resolution=0)(1,9)(1,19)\(xilinx)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(93414): WARNING: range is empty (null range) (VHDL-1200)
INFO: The direction of input port <din_0> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <dout_0> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(93456): INFO: switching to Verilog mode to elaborate module 'dummy_verilog_module' (VHDL-1399)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.v(7): INFO: compiling module 'dummy_verilog_module' (VERI-1018)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(93456): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=28,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(46788): INFO: processing '\flt_div(c_xdevicefamily="zynquplus",c_mult_usage=0,c_a_width=32,c_a_fraction_width=24,c_b_width=32,c_b_fraction_width=24,c_result_width=32,c_result_fraction_width=24,c_rate=1,registers=(0to27=>true,28=>true,29=>true,30=>true,31=>true,32=>true,33=>true,34=>true,35=>true,36=>true,37=>true,38=>true,39=>true,40=>true,41=>true,42=>true,43=>true,44=>true,45=>true,46=>true,47=>true,48=>true,49=>true,50=>true,51=>true,52=>true,53=>true,54=>true,55=>true,56=>true,57=>true,58=>true,59=>true,60=>true,61=>true,62=>true,63=>true,64=>true,65=>true,66=>true,67=>true,68=>true,69=>true,70=>true,71=>true,72=>true,73=>true,74=>true,75=>true,76=>true,77=>true,78=>true,79=>true,80=>true,81=>true,82=>true,83=>true,84=>true,85=>true,86=>true,87=>true,88=>true,89=>true,90=>true,91=>true,92=>true,93=>true,94=>true,95=>true,96=>true,97=>true,98=>true,99=>true,100=>true,101=>true,102=>true,103=>true,104=>true,105=>true,106=>true,107=>true,108=>true,109=>true,110=>true,111=>true,112=>true,113=>true,114=>true,115=>true,116=>true,117=>true,118=>true,119=>true,120=>true,121=>true,122=>true,123=>true,124=>true,125=>true,126=>true,127=>true,128=>true,129=>true,130=>true,131=>true,132=>true,133=>true,134=>true,135=>true,136=>true,137=>true,138=>true,139=>true,140=>true,141=>true,142=>true,143=>true,144=>true,145=>true,146=>true,147=>true,148=>true,149=>true,150=>true,151=>true,152=>true,153=>true,154=>true,155=>true,156=>true,157=>true,158=>true,159=>true,160=>true,161=>true,162=>true,163=>true,164=>true,165=>true,166=>true,167=>true,168=>true,169=>true,170=>true,171=>true,172=>true,173=>true,174=>true,175=>true,176=>true,177=>true,178=>true,179=>true,180=>true,181=>true,182=>true,183=>true,184=>true,185=>true,186=>true,187=>true,188=>true,189=>true,190=>true,191=>true,192=>true,193=>true,194=>true,195=>true,196=>true,197=>true,198=>true,199=>true))(1,9)\(virtex)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(45708): INFO: processing '\flt_div_mant(c_xdevicefamily="zynquplus",fw=24,registers=(0to27=>true,28=>true,29=>true,30=>true,31=>true,32=>true,33=>true,34=>true,35=>true,36=>true,37=>true,38=>true,39=>true,40=>true,41=>true,42=>true,43=>true,44=>true,45=>true,46=>true,47=>true,48=>true,49=>true,50=>true,51=>true,52=>true,53=>true,54=>true,55=>true,56=>true,57=>true,58=>true,59=>true,60=>true,61=>true,62=>true,63=>true,64=>true,65=>true,66=>true,67=>true,68=>true,69=>true,70=>true,71=>true,72=>true,73=>true,74=>true,75=>true,76=>true,77=>true,78=>true,79=>true,80=>true,81=>true,82=>true,83=>true,84=>true,85=>true,86=>true,87=>true,88=>true,89=>true,90=>true,91=>true,92=>true,93=>true,94=>true,95=>true,96=>true,97=>true,98=>true,99=>true,100=>true,101=>true,102=>true,103=>true,104=>true,105=>true,106=>true,107=>true,108=>true,109=>true,110=>true,111=>true,112=>true,113=>true,114=>true,115=>true,116=>true,117=>true,118=>true,119=>true,120=>true,121=>true,122=>true,123=>true,124=>true,125=>true,126=>true,127=>true,128=>true,129=>true,130=>true,131=>true,132=>true,133=>true,134=>true,135=>true,136=>true,137=>true,138=>true,139=>true,140=>true,141=>true,142=>true,143=>true,144=>true,145=>true,146=>true,147=>true,148=>true,149=>true,150=>true,151=>true,152=>true,153=>true,154=>true,155=>true,156=>true,157=>true,158=>true,159=>true,160=>true,161=>true,162=>true,163=>true,164=>true,165=>true,166=>true,167=>true,168=>true,169=>true,170=>true,171=>true,172=>true,173=>true,174=>true,175=>true,176=>true,177=>true,178=>true,179=>true,180=>true,181=>true,182=>true,183=>true,184=>true,185=>true,186=>true,187=>true,188=>true,189=>true,190=>true,191=>true,192=>true,193=>true,194=>true,195=>true,196=>true,197=>true,198=>true,199=>true))(1,9)\(virtex)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=23)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=1,c_has_ce=1,c_width=23,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(45454): INFO: processing '\flt_div_mant_addsub(c_xdevicefamily="zynquplus",w=25,length=1)(1,9)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(28276): INFO: processing '\carry_chain(c_xdevicefamily="zynquplus",width=25,q_delay=1,carry_req=false,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=24,length=0)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_has_ce=1,c_width=24,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(length=0)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=25,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=1,c_has_ce=1,c_width=25)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=26)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=1,c_has_ce=1,c_width=26,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing 'delay_default(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=1,c_has_ce=1,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=26,length=0)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_has_ce=1,c_width=26,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(46086): INFO: processing '\flt_div_exp(c_xdevicefamily="no_family",div_stages=26,registers=(0to27=>true,28=>true,29=>true,30=>true,31=>true,32=>true,33=>true,34=>true,35=>true,36=>true,37=>true,38=>true,39=>true,40=>true,41=>true,42=>true,43=>true,44=>true,45=>true,46=>true,47=>true,48=>true,49=>true,50=>true,51=>true,52=>true,53=>true,54=>true,55=>true,56=>true,57=>true,58=>true,59=>true,60=>true,61=>true,62=>true,63=>true,64=>true,65=>true,66=>true,67=>true,68=>true,69=>true,70=>true,71=>true,72=>true,73=>true,74=>true,75=>true,76=>true,77=>true,78=>true,79=>true,80=>true,81=>true,82=>true,83=>true,84=>true,85=>true,86=>true,87=>true,88=>true,89=>true,90=>true,91=>true,92=>true,93=>true,94=>true,95=>true,96=>true,97=>true,98=>true,99=>true,100=>true,101=>true,102=>true,103=>true,104=>true,105=>true,106=>true,107=>true,108=>true,109=>true,110=>true,111=>true,112=>true,113=>true,114=>true,115=>true,116=>true,117=>true,118=>true,119=>true,120=>true,121=>true,122=>true,123=>true,124=>true,125=>true,126=>true,127=>true,128=>true,129=>true,130=>true,131=>true,132=>true,133=>true,134=>true,135=>true,136=>true,137=>true,138=>true,139=>true,140=>true,141=>true,142=>true,143=>true,144=>true,145=>true,146=>true,147=>true,148=>true,149=>true,150=>true,151=>true,152=>true,153=>true,154=>true,155=>true,156=>true,157=>true,158=>true,159=>true,160=>true,161=>true,162=>true,163=>true,164=>true,165=>true,166=>true,167=>true,168=>true,169=>true,170=>true,171=>true,172=>true,173=>true,174=>true,175=>true,176=>true,177=>true,178=>true,179=>true,180=>true,181=>true,182=>true,183=>true,184=>true,185=>true,186=>true,187=>true,188=>true,189=>true,190=>true,191=>true,192=>true,193=>true,194=>true,195=>true,196=>true,197=>true,198=>true,199=>true))(1,9)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=10,length=2,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=2,c_has_ce=1,c_width=10)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(29638): INFO: processing '\special_detect(c_xdevicefamily="no_family",a_fw=24,fast=true)(1,9)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=1,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(length=25,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=25,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=2,length=2,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=2,c_has_ce=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(length=2,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=2,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(length=26,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=26,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=4,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=1,c_has_ce=1,c_width=4)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=8,length=24)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=24,c_has_ce=1,c_width=8,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(length=24,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=24,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=3,length=23,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=23,c_has_ce=1,c_width=3)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=4,length=24,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=24,c_has_ce=1,c_width=4)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(length=23,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=23,c_has_ce=1)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=14)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=1,c_has_ce=1,c_width=14,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(36149): INFO: processing '\renorm_and_round_logic(c_xdevicefamily="zynquplus",config=(flt_pt_imp_logic,1,2,2,true,false,-2147483648,false),registers=(0to172=>true,173=>false,174=>false,175=>false,176=>false,177=>false,178=>false,179=>false,180=>false,181=>false,182=>false,183=>false,184=>false,185=>false,186=>false,187=>false,188=>false,189=>false,190=>false,191=>false,192=>false,193=>false,194=>false,195=>false,196=>false,197=>false,198=>false,199=>false),exp_adder=true,exp_inc=true)(1,9)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=14,length=0)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_has_ce=1,c_width=14,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=25,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_has_ce=1,c_width=25)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=3,length=0)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_has_ce=1,c_width=3,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=2,length=0)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_has_ce=1,c_width=2,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=8)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=1,c_has_ce=1,c_width=8,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=8,length=0)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_has_ce=1,c_width=8,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=2,length=0,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_has_ce=1,c_width=2)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(35717): INFO: processing '\flt_round_bit(c_xdevicefamily="zynquplus",registers=(0to1=>false,2=>true,3to197=>false,198=>false,199=>false))(1,9)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(28276): INFO: processing '\carry_chain(c_xdevicefamily="zynquplus",width=3,q_req=false)(1,9)\(struct)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(28276): INFO: processing '\carry_chain(c_xdevicefamily="zynquplus",width=12,q_delay=1,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=11,length=0)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_has_ce=1,c_width=11,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=12,fast_input=true)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=1,c_has_ce=1,c_width=12)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(28276): INFO: processing '\carry_chain(c_xdevicefamily="zynquplus",width=12,q_delay=1,carry_delay=1,fast_op=true)(1,9)\(struct)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=11)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_latency=1,c_has_ce=1,c_width=11,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(375): WARNING: range is empty (null range) (VHDL-1200)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(12882): WARNING: range is empty (null range) (VHDL-1200)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(12882): WARNING: range is empty (null range) (VHDL-1200)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(28276): INFO: processing '\carry_chain(c_xdevicefamily="zynquplus",width=8,carry_req=false)(1,9)\(struct)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(31623): INFO: processing '\flt_dec_op_lat(c_xdevicefamily="zynquplus",exp_adder=false,has_divide_by_zero=true)(1,9)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(27685): INFO: processing '\delay(width=32,length=0)\(rtl)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/xbip_pipe_v3_0_vh_rfs.vhd(222): INFO: processing '\xbip_pipe_v3_0_6_viv(c_has_ce=1,c_width=32,c_fast_ip=0)(1,1)(1,1)\(synth)' (VHDL-1067)
/home/adam/EdgeLLM/kv260_vivado/kv260_vivado.gen/sources_1/ip/fp32div28/hdl/floating_point_v7_1_rfs.vhd(13936): WARNING: range is empty (null range) (VHDL-1200)
srcscan exits with return value 0
