// Seed: 1771309835
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_2 = 32'd35,
    parameter id_5 = 32'd29
) (
    output logic _id_2,
    input reg id_3,
    output id_4
);
  logic _id_5;
  assign id_2[id_5[1]] = id_4;
  reg id_6 = 1;
  assign id_6 = id_3;
  logic id_7;
  assign id_5 = |id_2;
  reg id_8;
  always @(negedge id_6 or posedge 1'h0 == id_5) begin
    if ((1 && id_5 == 1 && (id_2[1'b0])) || {id_4[1<1], 1'b0}) begin
      id_6 <= id_4;
      id_8 <= id_5;
      id_8 <= 1;
    end
    id_1[1 : 1] = id_3;
    id_2 <= id_6[id_2 : 1];
    id_5 <= id_5;
  end
endmodule
