<stg><name>sobel_filter</name>


<trans_list>

<trans id="265" from="1" to="2">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="2" to="3">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="3" to="4">
<condition id="91">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="4" to="5">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="5" to="6">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="6" to="7">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="7" to="8">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="8" to="3">
<condition id="137">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="8" to="9">
<condition id="145">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="9" to="10">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="10" to="11">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="11" to="12">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="12" to="13">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="13" to="14">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="14" to="15">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="15" to="4">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="8" op_0_bw="32">
<![CDATA[
entry:0  %temp = alloca i8                               ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="32">
<![CDATA[
entry:1  %tempx_B_V = alloca i8                          ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="tempx_B_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="8" op_0_bw="32">
<![CDATA[
entry:2  %tempx_G_V = alloca i8                          ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="tempx_G_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:3  %tempx_R_V = alloca i8                          ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="tempx_R_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="32">
<![CDATA[
entry:4  %buff_C_M_2_2 = alloca i8                       ; <i8*> [#uses=3]

]]></node>
<StgValue><ssdm name="buff_C_M_2_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="8" op_0_bw="32">
<![CDATA[
entry:5  %buff_C_M_0_1 = alloca i8                       ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_C_M_0_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="8" op_0_bw="32">
<![CDATA[
entry:6  %buff_C_M_0_2 = alloca i8                       ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_C_M_0_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="32">
<![CDATA[
entry:7  %buff_C_M_2_1 = alloca i8                       ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_C_M_2_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="32">
<![CDATA[
entry:8  %buff_C_M_1_1 = alloca i8                       ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_C_M_1_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="32">
<![CDATA[
entry:9  %buff_C_M_1_2 = alloca i8                       ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_C_M_1_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10  %cols_read = call i32 @_ssdm_op_WireRead.i32(i32 %cols) nounwind ; <i32> [#uses=4]

]]></node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11  %rows_read = call i32 @_ssdm_op_WireRead.i32(i32 %rows) nounwind ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="32">
<![CDATA[
entry:12  %buff_A_M_0 = alloca [1920 x i8], align 1       ; <[1920 x i8]*> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_A_M_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="32">
<![CDATA[
entry:13  %buff_A_M_1 = alloca [1920 x i8], align 1       ; <[1920 x i8]*> [#uses=1]

]]></node>
<StgValue><ssdm name="buff_A_M_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="32">
<![CDATA[
entry:14  %buff_A_M_2 = alloca [1920 x i8], align 1       ; <[1920 x i8]*> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_A_M_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44  %tmp2 = add i32 %cols_read, 1                   ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="31" op_0_bw="32">
<![CDATA[
entry:45  %tmp15_cast = trunc i32 %tmp2 to i31            ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp15_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46  %tmp3 = add i32 %rows_read, 1                   ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="31" op_0_bw="32">
<![CDATA[
entry:47  %tmp16_cast = trunc i32 %tmp3 to i31            ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:15  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str24) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:16  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str25) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="8">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecFifo(i32* %inter_pix_data_V, i4* %inter_pix_strb_V, i1* %inter_pix_user_V, i1* %inter_pix_last_V, i1* %inter_pix_tdest_V, [8 x i8]* @p_str26, [1 x i8]* @p_str20)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:18  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str25, i32 %tmp_2) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
entry:19  call void (...)* @_ssdm_op_SpecIFCore(i32* %inter_pix_data_V, i4* %inter_pix_strb_V, i1* %inter_pix_user_V, i1* %inter_pix_last_V, i1* %inter_pix_tdest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str27, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [25 x i8]* @p_str28) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
entry:20  call void (...)* @_ssdm_op_SpecIFCore(i32* %inter_pix_data_V, i4* %inter_pix_strb_V, i1* %inter_pix_user_V, i1* %inter_pix_last_V, i1* %inter_pix_tdest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str27, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [126 x i8]* @p_str29, [1 x i8]* @p_str20) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:21  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str24, i32 %tmp_1) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:22  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str30) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:23  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str31) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="8">
<![CDATA[
entry:24  call void (...)* @_ssdm_op_SpecFifo(i32* %out_pix_data_V, i4* %out_pix_strb_V, i1* %out_pix_user_V, i1* %out_pix_last_V, i1* %out_pix_tdest_V, [8 x i8]* @p_str26, [1 x i8]* @p_str20)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:25  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str31, i32 %tmp_4) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
entry:26  call void (...)* @_ssdm_op_SpecIFCore(i32* %out_pix_data_V, i4* %out_pix_strb_V, i1* %out_pix_user_V, i1* %out_pix_last_V, i1* %out_pix_tdest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str27, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [26 x i8]* @p_str32) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
entry:27  call void (...)* @_ssdm_op_SpecIFCore(i32* %out_pix_data_V, i4* %out_pix_strb_V, i1* %out_pix_user_V, i1* %out_pix_last_V, i1* %out_pix_tdest_V, [1 x i8]* @p_str20, [5 x i8]* @p_str27, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [116 x i8]* @p_str33, [1 x i8]* @p_str20) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:28  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str30, i32 %tmp_3) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:29  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str34) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8">
<![CDATA[
entry:30  call void (...)* @_ssdm_op_SpecWire(i32 %rows, [8 x i8]* @p_str35, [1 x i8]* @p_str20) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:31  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str34, i32 %tmp_5) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:32  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str36) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8">
<![CDATA[
entry:33  call void (...)* @_ssdm_op_SpecWire(i32 %cols, [8 x i8]* @p_str35, [1 x i8]* @p_str20) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:34  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str36, i32 %tmp_8) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:35  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str37) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
entry:36  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str20, [10 x i8]* @p_str38, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [24 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:37  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str37, i32 %tmp_9) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:38  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str40) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
entry:39  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str20, [10 x i8]* @p_str38, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [24 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:40  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str40, i32 %tmp_6) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
entry:41  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str41) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
entry:42  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str20, [10 x i8]* @p_str38, [1 x i8]* @p_str20, [1 x i8]* @p_str20, [66 x i8]* @p_str42, [24 x i8]* @p_str39) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:43  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str41, i32 %tmp_10) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48  %tmp1 = icmp sgt i32 %tmp2, 0                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:49  %smax2 = select i1 %tmp1, i31 %tmp15_cast, i31 0 ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="smax2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50  %tmp4 = icmp sgt i32 %tmp3, 0                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:51  %smax = select i1 %tmp4, i31 %tmp16_cast, i31 0 ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52  %tmp_14 = add nsw i32 %rows_read, -1            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:53  %tmp_16 = add nsw i32 %cols_read, -1            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
entry:54  br label %bb23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
bb23:0  %row = phi i31 [ 0, %entry ], [ %row_1, %bb21 ] ; <i31> [#uses=5]

]]></node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="31">
<![CDATA[
bb23:1  %row_cast = zext i31 %row to i32                ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="row_cast"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb23:2  %exitcond3 = icmp eq i31 %row, %smax            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb23:3  %row_1 = add i31 %row, 1                        ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="row_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb23:4  br i1 %exitcond3, label %bb24, label %bb21.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb21.preheader:0  %tmp_23 = call i30 @_ssdm_op_PartSelect.i30.i31.i32.i32(i31 %row, i32 1, i32 30) ; <i30> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
bb21.preheader:1  %icmp = icmp ult i30 %tmp_23, 1                 ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb21.preheader:2  %tmp_7 = icmp ne i31 %row, 0                    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.preheader:3  %tmp_11 = icmp slt i32 %row_cast, %rows_read    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb21.preheader:4  %tmp_15 = icmp slt i32 %tmp_14, %row_cast       ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
bb21.preheader:5  br label %bb21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="0">
<![CDATA[
bb24:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
bb21:0  %col_1 = phi i31 [ 0, %bb21.preheader ], [ %col, %bb20 ] ; <i31> [#uses=5]

]]></node>
<StgValue><ssdm name="col_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="31">
<![CDATA[
bb21:3  %ColIndex_assign_cast = zext i31 %col_1 to i32  ; <i32> [#uses=8]

]]></node>
<StgValue><ssdm name="ColIndex_assign_cast"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb21:4  %exitcond = icmp eq i31 %col_1, %smax2          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb21:5  %col = add i31 %col_1, 1                        ; <i31> [#uses=1]

]]></node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb21:6  br i1 %exitcond, label %bb23, label %bb1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
bb1:0  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str43) nounwind ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
bb1:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str20) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1:2  %tmp_s = icmp slt i32 %ColIndex_assign_cast, %cols_read ; <i1> [#uses=5]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1:3  br i1 %tmp_s, label %bb.i.0, label %bb3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i.0:0  %buff_A_M_1_addr = getelementptr [1920 x i8]* %buff_A_M_1, i32 0, i32 %ColIndex_assign_cast ; <i8*> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_A_M_1_addr"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="11">
<![CDATA[
bb.i.0:1  %buff_A_M_1_load = load i8* %buff_A_M_1_addr, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="buff_A_M_1_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i.0:4  %buff_A_M_0_addr = getelementptr [1920 x i8]* %buff_A_M_0, i32 0, i32 %ColIndex_assign_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="buff_A_M_0_addr"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="11">
<![CDATA[
bb.i.0:5  %return_value_5 = load i8* %buff_A_M_0_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_5"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb3:0  %tmp_12 = and i1 %tmp_s, %tmp_11                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb3:1  br i1 %tmp_12, label %bb5, label %bb.i463.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="30" op_0_bw="30" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb.i463.0_ifconv:34  %tmp_27 = call i30 @_ssdm_op_PartSelect.i30.i31.i32.i32(i31 %col_1, i32 1, i32 30) ; <i30> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
bb.i463.0_ifconv:35  %icmp7 = icmp ult i30 %tmp_27, 1                ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="icmp7"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb.i463.0_ifconv:37  %tmp_17 = icmp slt i32 %tmp_16, %ColIndex_assign_cast ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
bb.i463.0_ifconv:97  %tmp_19 = icmp ne i31 %col_1, 0                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:98  %or_cond1 = and i1 %tmp_7, %tmp_19              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb.i463.0_ifconv:99  br i1 %or_cond1, label %bb16, label %bb20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb16:2  %output_pixel_last_V = icmp eq i32 %ColIndex_assign_cast, %cols_read ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="output_pixel_last_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="11">
<![CDATA[
bb.i.0:1  %buff_A_M_1_load = load i8* %buff_A_M_1_addr, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="buff_A_M_1_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="11">
<![CDATA[
bb.i.0:5  %return_value_5 = load i8* %buff_A_M_0_addr, align 1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="return_value_5"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb5:0  %input_pixel_data_V = call i32 @_ssdm_op_FifoRead.volatile.i32P(i32* %inter_pix_data_V) nounwind ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="input_pixel_data_V"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bb5:1  %input_pixel_strb_V_0 = call i4 @_ssdm_op_FifoRead.volatile.i4P(i4* %inter_pix_strb_V) nounwind ; <i4> [#uses=0]

]]></node>
<StgValue><ssdm name="input_pixel_strb_V_0"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5:2  %input_pixel_user_V_0 = call i1 @_ssdm_op_FifoRead.volatile.i1P(i1* %inter_pix_user_V) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="input_pixel_user_V_0"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5:3  %input_pixel_last_V_0 = call i1 @_ssdm_op_FifoRead.volatile.i1P(i1* %inter_pix_last_V) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="input_pixel_last_V_0"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb5:4  %input_pixel_tdest_V_0 = call i1 @_ssdm_op_FifoRead.volatile.i1P(i1* %inter_pix_tdest_V) nounwind ; <i1> [#uses=0]

]]></node>
<StgValue><ssdm name="input_pixel_tdest_V_0"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="32">
<![CDATA[
bb5:5  %new_pix_B_V = trunc i32 %input_pixel_data_V to i8 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="new_pix_B_V"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb5:6  %new_pix_G_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_pixel_data_V, i32 8, i32 15) ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="new_pix_G_V"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb5:7  %new_pix_R_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_pixel_data_V, i32 16, i32 23) ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="new_pix_R_V"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="13" op_0_bw="8">
<![CDATA[
bb5:18  %retval_i2_i_cast = zext i8 %new_pix_B_V to i13 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="retval_i2_i_cast"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="3" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb5:19  %tmp_2_i = mul i13 %retval_i2_i_cast, 25        ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb5:33  store i8 %new_pix_B_V, i8* %tempx_B_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i.0:2  %buff_A_M_2_addr = getelementptr [1920 x i8]* %buff_A_M_2, i32 0, i32 %ColIndex_assign_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="buff_A_M_2_addr"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb.i.0:3  store i8 %buff_A_M_1_load, i8* %buff_A_M_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb.i.0:6  store i8 %return_value_5, i8* %buff_A_M_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i.0:7  store i8 %return_value_5, i8* %temp

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0">
<![CDATA[
bb.i.0:8  br label %bb3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="9" op_0_bw="8">
<![CDATA[
bb5:14  %retval_i5_i_cast1 = zext i8 %new_pix_G_V to i9 ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="retval_i5_i_cast1"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="2" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb5:19  %tmp_2_i = mul i13 %retval_i2_i_cast, 25        ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb5:22  %tmp6 = add i9 %retval_i5_i_cast1, 128          ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb5:32  store i8 %new_pix_G_V, i8* %tempx_G_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="8" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:1  %tempx_B_V_2 = load i8* %tempx_B_V              ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tempx_B_V_2"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="13" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:20  %retval_i2_i1_cast = zext i8 %tempx_B_V_2 to i13 ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="retval_i2_i1_cast"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="3" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb.i463.0_ifconv:21  %tmp_2_i1 = mul i13 %retval_i2_i1_cast, 25      ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="9" op_0_bw="8">
<![CDATA[
bb5:8  %retval_i_i_cast1 = zext i8 %new_pix_R_V to i9  ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="retval_i_i_cast1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="14" op_0_bw="8">
<![CDATA[
bb5:9  %retval_i_i_cast = zext i8 %new_pix_R_V to i14  ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="retval_i_i_cast"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb5:10  %p_shl_i = shl i14 %retval_i_i_cast, 6          ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="16" op_0_bw="14">
<![CDATA[
bb5:11  %p_shl_i_cast = zext i14 %p_shl_i to i16        ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl_i_cast"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb5:12  %p_shl1_i = shl i9 %retval_i_i_cast1, 1         ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl1_i"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="16" op_0_bw="9">
<![CDATA[
bb5:13  %p_shl1_i_cast = zext i9 %p_shl1_i to i16       ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl1_i_cast"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="15" op_0_bw="8">
<![CDATA[
bb5:15  %retval_i5_i_cast = zext i8 %new_pix_G_V to i15 ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="retval_i5_i_cast"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb5:16  %p_shl2_i = shl i15 %retval_i5_i_cast, 7        ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl2_i"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="16" op_0_bw="15">
<![CDATA[
bb5:17  %p_shl2_i_cast = zext i15 %p_shl2_i to i16      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl2_i_cast"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb5:19  %tmp_2_i = mul i13 %retval_i2_i_cast, 25        ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5:20  %tmp5 = add i16 %p_shl1_i_cast, %p_shl2_i_cast  ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5:21  %tmp = add i16 %tmp5, %p_shl_i_cast             ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="13" op_0_bw="9">
<![CDATA[
bb5:23  %tmp31_cast = zext i9 %tmp6 to i13              ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp31_cast"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb5:24  %tmp7 = add i13 %tmp31_cast, %tmp_2_i           ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="16" op_0_bw="13">
<![CDATA[
bb5:25  %tmp30_cast = zext i13 %tmp7 to i16             ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp30_cast"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb5:31  store i8 %new_pix_R_V, i8* %tempx_R_V

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="8" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:0  %temp_load = load i8* %temp                     ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="8" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:2  %tempx_G_V_2 = load i8* %tempx_G_V              ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="tempx_G_V_2"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb.i463.0_ifconv:8  %buff_A_M_2_addr_1 = getelementptr [1920 x i8]* %buff_A_M_2, i32 0, i32 %ColIndex_assign_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="buff_A_M_2_addr_1"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="8" op_0_bw="11">
<![CDATA[
bb.i463.0_ifconv:9  %return_value = load i8* %buff_A_M_2_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="return_value"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="9" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:16  %retval_i5_i1_cast1 = zext i8 %tempx_G_V_2 to i9 ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="retval_i5_i1_cast1"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="2" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb.i463.0_ifconv:21  %tmp_2_i1 = mul i13 %retval_i2_i1_cast, 25      ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.i463.0_ifconv:24  %tmp10 = add i9 %retval_i5_i1_cast1, 128        ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="8">
<![CDATA[
bb21:1  %buff_C_M_0_1_2 = load i8* %buff_C_M_0_2        ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="buff_C_M_0_1_2"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="8">
<![CDATA[
bb21:2  %buff_C_M_1_1_1 = load i8* %buff_C_M_1_2        ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_C_M_1_1_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb5:26  %tmp_5_i = add i16 %tmp30_cast, %tmp            ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb5:27  %tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_5_i, i32 8, i32 15) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="8" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:3  %tempx_R_V_2 = load i8* %tempx_R_V              ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="tempx_R_V_2"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="8" op_0_bw="11">
<![CDATA[
bb.i463.0_ifconv:9  %return_value = load i8* %buff_A_M_2_addr_1, align 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="return_value"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="9" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:10  %retval_i_i1_cast1 = zext i8 %tempx_R_V_2 to i9 ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="retval_i_i1_cast1"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="14" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:11  %retval_i_i1_cast = zext i8 %tempx_R_V_2 to i14 ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="retval_i_i1_cast"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
bb.i463.0_ifconv:12  %p_shl_i1 = shl i14 %retval_i_i1_cast, 6        ; <i14> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl_i1"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="16" op_0_bw="14">
<![CDATA[
bb.i463.0_ifconv:13  %p_shl_i1_cast = zext i14 %p_shl_i1 to i16      ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl_i1_cast"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.i463.0_ifconv:14  %p_shl1_i1 = shl i9 %retval_i_i1_cast1, 1       ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl1_i1"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="16" op_0_bw="9">
<![CDATA[
bb.i463.0_ifconv:15  %p_shl1_i1_cast = zext i9 %p_shl1_i1 to i16     ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl1_i1_cast"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="15" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:17  %retval_i5_i1_cast = zext i8 %tempx_G_V_2 to i15 ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="retval_i5_i1_cast"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
bb.i463.0_ifconv:18  %p_shl2_i1 = shl i15 %retval_i5_i1_cast, 7      ; <i15> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl2_i1"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="16" op_0_bw="15">
<![CDATA[
bb.i463.0_ifconv:19  %p_shl2_i1_cast = zext i15 %p_shl2_i1 to i16    ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl2_i1_cast"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="3">
<core>MAC3S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb.i463.0_ifconv:21  %tmp_2_i1 = mul i13 %retval_i2_i1_cast, 25      ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb.i463.0_ifconv:22  %tmp8 = add i16 %p_shl1_i1_cast, %p_shl2_i1_cast ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb.i463.0_ifconv:23  %tmp9 = add i16 %tmp8, %p_shl_i1_cast           ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="13" op_0_bw="9">
<![CDATA[
bb.i463.0_ifconv:25  %tmp35_cast = zext i9 %tmp10 to i13             ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp35_cast"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
bb.i463.0_ifconv:26  %tmp11 = add i13 %tmp35_cast, %tmp_2_i1         ; <i13> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="16" op_0_bw="13">
<![CDATA[
bb.i463.0_ifconv:27  %tmp34_cast = zext i13 %tmp11 to i16            ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i463.0_ifconv:31  %buff_C_M_1_2_3 = select i1 %tmp_s, i8 %temp_load, i8 %buff_C_M_1_1_1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_C_M_1_2_3"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i463.0_ifconv:32  %buff_C_M_0_2_4 = select i1 %tmp_s, i8 %return_value, i8 %buff_C_M_0_1_2 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_C_M_0_2_4"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb20:2  store i8 %buff_C_M_1_2_3, i8* %buff_C_M_1_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb20:5  store i8 %buff_C_M_0_2_4, i8* %buff_C_M_0_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="178" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb5:28  %y = add i8 %tmp_25, 16                         ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb5:29  %buff_A_M_0_addr_1 = getelementptr [1920 x i8]* %buff_A_M_0, i32 0, i32 %ColIndex_assign_cast ; <i8*> [#uses=1]

]]></node>
<StgValue><ssdm name="buff_A_M_0_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
bb5:30  store i8 %y, i8* %buff_A_M_0_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0">
<![CDATA[
bb5:34  br label %bb.i463.0_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:5  %buff_C_M_0_1_load = load i8* %buff_C_M_0_1     ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="buff_C_M_0_1_load"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="8" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:7  %buff_C_M_1_1_load = load i8* %buff_C_M_1_1     ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="buff_C_M_1_1_load"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb.i463.0_ifconv:28  %tmp_5_i1 = add i16 %tmp34_cast, %tmp9          ; <i16> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb.i463.0_ifconv:29  %tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_5_i1, i32 8, i32 15) ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="9" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:38  %y_weight_cast = zext i8 %buff_C_M_0_1_load to i9 ; <i9> [#uses=2]

]]></node>
<StgValue><ssdm name="y_weight_cast"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="9" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:39  %tmp_1_0_1_i_cast = zext i8 %buff_C_M_0_1_2 to i9 ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1_0_1_i_cast"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.i463.0_ifconv:40  %tmp_5_0_1_i = shl i9 %tmp_1_0_1_i_cast, 1      ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_0_1_i"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="10" op_0_bw="9">
<![CDATA[
bb.i463.0_ifconv:41  %tmp_5_0_1_i_cast = zext i9 %tmp_5_0_1_i to i10 ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_5_0_1_i_cast"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="9" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:42  %tmp_1_0_2_i_cast = zext i8 %buff_C_M_0_2_4 to i9 ; <i9> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_1_0_2_i_cast"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.i463.0_ifconv:43  %x_weight = sub i9 %tmp_1_0_2_i_cast, %y_weight_cast ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="x_weight"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="11" op_0_bw="9">
<![CDATA[
bb.i463.0_ifconv:44  %x_weight_cast = sext i9 %x_weight to i11       ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="x_weight_cast"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.i463.0_ifconv:45  %tmp12 = add i9 %y_weight_cast, %tmp_1_0_2_i_cast ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="10" op_0_bw="9">
<![CDATA[
bb.i463.0_ifconv:46  %tmp36_cast = zext i9 %tmp12 to i10             ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp36_cast"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
bb.i463.0_ifconv:47  %y_weight = add i10 %tmp36_cast, %tmp_5_0_1_i_cast ; <i10> [#uses=1]

]]></node>
<StgValue><ssdm name="y_weight"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="9" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:49  %tmp_1_1_0_i_cast = zext i8 %buff_C_M_1_1_load to i9 ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1_1_0_i_cast"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.i463.0_ifconv:50  %p_shl_i2 = shl i9 %tmp_1_1_0_i_cast, 1         ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl_i2"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="11" op_0_bw="9">
<![CDATA[
bb.i463.0_ifconv:51  %p_shl_i2_cast = zext i9 %p_shl_i2 to i11       ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl_i2_cast"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb.i463.0_ifconv:52  %x_weight_1 = sub i11 %x_weight_cast, %p_shl_i2_cast ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="x_weight_1"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb20:3  store i8 %buff_C_M_1_1_1, i8* %buff_C_M_1_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb20:6  store i8 %buff_C_M_0_1_2, i8* %buff_C_M_0_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:4  %buff_C_M_2_2_load_1 = load i8* %buff_C_M_2_2   ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_C_M_2_2_load_1"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="8" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:6  %buff_C_M_2_1_load = load i8* %buff_C_M_2_1     ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="buff_C_M_2_1_load"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i463.0_ifconv:30  %y_2 = add i8 %tmp_26, 16                       ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i463.0_ifconv:33  %buff_C_M_2_2_3 = select i1 %tmp_s, i8 %y_2, i8 %buff_C_M_2_2_load_1 ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="buff_C_M_2_2_3"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="11" op_0_bw="10">
<![CDATA[
bb.i463.0_ifconv:48  %y_weight_2_cast = zext i10 %y_weight to i11    ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="y_weight_2_cast"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="9" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:53  %tmp_1_1_2_i_cast = zext i8 %buff_C_M_1_2_3 to i9 ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1_1_2_i_cast"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.i463.0_ifconv:54  %tmp_3_1_2_i = shl i9 %tmp_1_1_2_i_cast, 1      ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3_1_2_i"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="11" op_0_bw="9">
<![CDATA[
bb.i463.0_ifconv:55  %tmp_3_1_2_i_cast = zext i9 %tmp_3_1_2_i to i11 ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_3_1_2_i_cast"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb.i463.0_ifconv:56  %x_weight_2 = add i11 %tmp_3_1_2_i_cast, %x_weight_1 ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="x_weight_2"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="11" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:57  %tmp_1_2_0_i_cast = zext i8 %buff_C_M_2_1_load to i11 ; <i11> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_1_2_0_i_cast"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb.i463.0_ifconv:58  %x_weight_3 = sub i11 %x_weight_2, %tmp_1_2_0_i_cast ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="x_weight_3"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb.i463.0_ifconv:59  %y_weight_1 = sub i11 %y_weight_2_cast, %tmp_1_2_0_i_cast ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="y_weight_1"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="9" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:60  %tmp_1_2_1_i_cast = zext i8 %buff_C_M_2_2_load_1 to i9 ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1_2_1_i_cast"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb.i463.0_ifconv:61  %p_shl11_i = shl i9 %tmp_1_2_1_i_cast, 1        ; <i9> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl11_i"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="11" op_0_bw="9">
<![CDATA[
bb.i463.0_ifconv:62  %p_shl11_i_cast = zext i9 %p_shl11_i to i11     ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="p_shl11_i_cast"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb.i463.0_ifconv:63  %y_weight_2 = sub i11 %y_weight_1, %p_shl11_i_cast ; <i11> [#uses=1]

]]></node>
<StgValue><ssdm name="y_weight_2"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="8" op_0_bw="8">
<![CDATA[
bb20:0  %buff_C_M_2_2_load = load i8* %buff_C_M_2_2     ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="buff_C_M_2_2_load"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
bb20:1  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str43, i32 %tmp_13) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb20:4  store i8 %buff_C_M_2_2_load, i8* %buff_C_M_2_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb20:7  store i8 %buff_C_M_2_2_3, i8* %buff_C_M_2_2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0">
<![CDATA[
bb20:8  br label %bb21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="11" op_0_bw="8">
<![CDATA[
bb.i463.0_ifconv:64  %tmp_1_2_2_i_cast = zext i8 %buff_C_M_2_2_3 to i11 ; <i11> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_1_2_2_i_cast"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb.i463.0_ifconv:65  %x_weight_4 = add i11 %x_weight_3, %tmp_1_2_2_i_cast ; <i11> [#uses=2]

]]></node>
<StgValue><ssdm name="x_weight_4"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="11">
<![CDATA[
bb.i463.0_ifconv:66  %x_weight_4_cast = trunc i11 %x_weight_4 to i8  ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="x_weight_4_cast"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb.i463.0_ifconv:67  %y_weight_3 = sub i11 %y_weight_2, %tmp_1_2_2_i_cast ; <i11> [#uses=2]

]]></node>
<StgValue><ssdm name="y_weight_3"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="8" op_0_bw="11">
<![CDATA[
bb.i463.0_ifconv:68  %y_weight_5_cast = trunc i11 %y_weight_3 to i8  ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="y_weight_5_cast"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i463.0_ifconv:69  %neg_i_cast = sub i8 0, %x_weight_4_cast        ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="neg_i_cast"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
bb.i463.0_ifconv:70  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %x_weight_4, i32 10) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i463.0_ifconv:72  %neg7_i_cast = sub i8 0, %y_weight_5_cast       ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="neg7_i_cast"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
bb.i463.0_ifconv:73  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %y_weight_3, i32 10) ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="232" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:36  %or_cond = or i1 %icmp, %icmp7                  ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i463.0_ifconv:71  %abs_i = select i1 %tmp_28, i8 %neg_i_cast, i8 %x_weight_4_cast ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="abs_i"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i463.0_ifconv:74  %abs9_i = select i1 %tmp_29, i8 %neg7_i_cast, i8 %y_weight_5_cast ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="abs9_i"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i463.0_ifconv:75  %tmp_i2 = add i8 %abs9_i, %abs_i                ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:82  %sel_tmp9_demorgan = or i1 %icmp, %icmp7        ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp9_demorgan"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="237" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i463.0_ifconv:77  %tmp_8_i = icmp ult i8 %tmp_i2, 55              ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i463.0_ifconv:78  %tmp_i = icmp ugt i8 %tmp_i2, -101              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:79  %sel_tmp6_demorgan = or i1 %or_cond, %tmp_15    ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:80  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:81  %sel_tmp7 = and i1 %tmp_17, %sel_tmp6           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:83  %sel_tmp9 = xor i1 %sel_tmp9_demorgan, true     ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:84  %sel_tmp = and i1 %tmp_15, %sel_tmp9            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:85  %tmp_18 = or i1 %sel_tmp, %sel_tmp7             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:86  %sel_tmp17_demorgan = or i1 %sel_tmp6_demorgan, %tmp_17 ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp17_demorgan"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:87  %sel_tmp19_demorgan = or i1 %sel_tmp17_demorgan, %tmp_8_i ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp19_demorgan"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:92  %sel_tmp5 = xor i1 %sel_tmp17_demorgan, true    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:93  %sel_tmp8 = and i1 %tmp_8_i, %sel_tmp5          ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="249" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb.i463.0_ifconv:76  %edge_val = xor i8 %tmp_i2, -1                  ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="edge_val"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:88  %sel_tmp2 = xor i1 %sel_tmp19_demorgan, true    ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:89  %sel_tmp3 = and i1 %tmp_i, %sel_tmp2            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:90  %tmp_20 = or i1 %sel_tmp3, %or_cond             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:91  %tmp_21 = or i1 %tmp_20, %tmp_18                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="8" op_0_bw="1">
<![CDATA[
bb.i463.0_ifconv:94  %sel_tmp4 = sext i1 %sel_tmp8 to i8             ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb.i463.0_ifconv:95  %tmp_30 = or i1 %sel_tmp8, %tmp_21              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb.i463.0_ifconv:96  %edge_G_V = select i1 %tmp_30, i8 %sel_tmp4, i8 %edge_val ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="edge_G_V"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
bb16:0  %tmp_22 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %edge_G_V, i8 %edge_G_V, i8 %edge_G_V) ; <i24> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="24">
<![CDATA[
bb16:1  %p_Repl2_s = zext i24 %tmp_22 to i32            ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb16:3  call void @_ssdm_op_FifoWrite.volatile.i32P(i32* %out_pix_data_V, i32 %p_Repl2_s) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
bb16:4  call void @_ssdm_op_FifoWrite.volatile.i4P(i4* %out_pix_strb_V, i4 -1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb16:5  call void @_ssdm_op_FifoWrite.volatile.i1P(i1* %out_pix_user_V, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb16:6  call void @_ssdm_op_FifoWrite.volatile.i1P(i1* %out_pix_last_V, i1 %output_pixel_last_V) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
bb16:7  call void @_ssdm_op_FifoWrite.volatile.i1P(i1* %out_pix_tdest_V, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="0">
<![CDATA[
bb16:8  br label %bb20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
