

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Tue Apr 27 10:35:30 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   36|   36|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p" [dfg_199.c:7]   --->   Operation 37 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.55ns)   --->   "%add_ln14 = add i32 %p_read, i32 240" [dfg_199.c:14]   --->   Operation 38 'add' 'add_ln14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [22/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 39 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 40 [21/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 40 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.13>
ST_3 : Operation 41 [20/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 41 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 42 [19/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 42 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 43 [18/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 43 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 44 [17/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 44 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 45 [16/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 45 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 46 [15/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 46 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 47 [14/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 47 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 48 [13/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 48 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 49 [12/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 49 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 50 [11/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 50 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 51 [1/1] (0.00ns)   --->   "%p_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_5" [dfg_199.c:7]   --->   Operation 51 'read' 'p_5_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 52 [10/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 52 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i32 %p_read" [dfg_199.c:15]   --->   Operation 53 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.99ns)   --->   "%xor_ln15 = xor i64 %sext_ln15, i64 %p_5_read" [dfg_199.c:15]   --->   Operation 54 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.41>
ST_14 : Operation 55 [9/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 55 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 56 [6/6] (6.41ns)   --->   "%conv5 = sitofp i64 %xor_ln15" [dfg_199.c:15]   --->   Operation 56 'sitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 57 [8/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 57 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 58 [5/6] (6.41ns)   --->   "%conv5 = sitofp i64 %xor_ln15" [dfg_199.c:15]   --->   Operation 58 'sitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.41>
ST_16 : Operation 59 [7/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 59 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 60 [4/6] (6.41ns)   --->   "%conv5 = sitofp i64 %xor_ln15" [dfg_199.c:15]   --->   Operation 60 'sitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.41>
ST_17 : Operation 61 [6/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 61 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 62 [3/6] (6.41ns)   --->   "%conv5 = sitofp i64 %xor_ln15" [dfg_199.c:15]   --->   Operation 62 'sitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 63 [5/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 63 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 64 [2/6] (6.41ns)   --->   "%conv5 = sitofp i64 %xor_ln15" [dfg_199.c:15]   --->   Operation 64 'sitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.41>
ST_19 : Operation 65 [4/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 65 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 66 [1/6] (6.41ns)   --->   "%conv5 = sitofp i64 %xor_ln15" [dfg_199.c:15]   --->   Operation 66 'sitofp' 'conv5' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 67 [3/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 67 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 68 [4/4] (5.70ns)   --->   "%mul = fmul i32 %conv5, i32 343.213" [dfg_199.c:15]   --->   Operation 68 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 69 [2/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 69 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 70 [3/4] (5.70ns)   --->   "%mul = fmul i32 %conv5, i32 343.213" [dfg_199.c:15]   --->   Operation 70 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 71 [1/22] (4.13ns)   --->   "%srem_ln13 = srem i32 47207, i32 %add_ln14" [dfg_199.c:13]   --->   Operation 71 'srem' 'srem_ln13' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 21> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i30 %srem_ln13" [dfg_199.c:13]   --->   Operation 72 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.99ns)   --->   "%xor_ln13 = xor i30 %trunc_ln13, i30 593539151" [dfg_199.c:13]   --->   Operation 73 'xor' 'xor_ln13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 74 [2/4] (5.70ns)   --->   "%mul = fmul i32 %conv5, i32 343.213" [dfg_199.c:15]   --->   Operation 74 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.41>
ST_23 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i30 %xor_ln13" [dfg_199.c:13]   --->   Operation 75 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 76 [6/6] (6.41ns)   --->   "%conv2 = uitofp i32 %sext_ln13" [dfg_199.c:13]   --->   Operation 76 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 77 [1/4] (5.70ns)   --->   "%mul = fmul i32 %conv5, i32 343.213" [dfg_199.c:15]   --->   Operation 77 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 78 [5/6] (6.41ns)   --->   "%conv2 = uitofp i32 %sext_ln13" [dfg_199.c:13]   --->   Operation 78 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 79 [5/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 0" [dfg_199.c:15]   --->   Operation 79 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 80 [4/6] (6.41ns)   --->   "%conv2 = uitofp i32 %sext_ln13" [dfg_199.c:13]   --->   Operation 80 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 81 [4/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 0" [dfg_199.c:15]   --->   Operation 81 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 82 [3/6] (6.41ns)   --->   "%conv2 = uitofp i32 %sext_ln13" [dfg_199.c:13]   --->   Operation 82 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 83 [3/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 0" [dfg_199.c:15]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 84 [2/6] (6.41ns)   --->   "%conv2 = uitofp i32 %sext_ln13" [dfg_199.c:13]   --->   Operation 84 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 85 [2/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 0" [dfg_199.c:15]   --->   Operation 85 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 86 [1/6] (6.41ns)   --->   "%conv2 = uitofp i32 %sext_ln13" [dfg_199.c:13]   --->   Operation 86 'uitofp' 'conv2' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 87 [1/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 0" [dfg_199.c:15]   --->   Operation 87 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 88 [5/5] (7.25ns)   --->   "%dc = fsub i32 %conv2, i32 %add" [dfg_199.c:14]   --->   Operation 88 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 89 [4/5] (7.25ns)   --->   "%dc = fsub i32 %conv2, i32 %add" [dfg_199.c:14]   --->   Operation 89 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 90 [3/5] (7.25ns)   --->   "%dc = fsub i32 %conv2, i32 %add" [dfg_199.c:14]   --->   Operation 90 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 91 [2/5] (7.25ns)   --->   "%dc = fsub i32 %conv2, i32 %add" [dfg_199.c:14]   --->   Operation 91 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 92 [1/5] (7.25ns)   --->   "%dc = fsub i32 %conv2, i32 %add" [dfg_199.c:14]   --->   Operation 92 'fsub' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.88>
ST_34 : Operation 93 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 93 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 94 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 95 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %data_V"   --->   Operation 96 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 97 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 98 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 99 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 99 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 100 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_2"   --->   Operation 100 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 101 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 102 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 102 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.42>
ST_35 : Operation 103 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_3, i1 0"   --->   Operation 103 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 104 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 105 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 105 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 106 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 106 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i63 %zext_ln15, i63 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 107 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i63 %zext_ln15, i63 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 108 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24"   --->   Operation 109 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_35 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 110 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_35 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_1, i32 24, i32 39"   --->   Operation 111 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_35 : Operation 112 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_1"   --->   Operation 112 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.88>
ST_36 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 114 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 114 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_5"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_7"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 121 [1/1] (2.07ns)   --->   "%result_V_2 = sub i16 0, i16 %val"   --->   Operation 121 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 122 [1/1] (0.80ns)   --->   "%result_V = select i1 %p_Result_s, i16 %result_V_2, i16 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 122 'select' 'result_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln18 = ret i16 %result_V" [dfg_199.c:18]   --->   Operation 123 'ret' 'ret_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_7]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                                (read          ) [ 0011111111111100000000000000000000000]
add_ln14                              (add           ) [ 0011111111111111111111100000000000000]
p_5_read                              (read          ) [ 0000000000000000000000000000000000000]
sext_ln15                             (sext          ) [ 0000000000000000000000000000000000000]
xor_ln15                              (xor           ) [ 0000000000000011111100000000000000000]
conv5                                 (sitofp        ) [ 0000000000000000000011110000000000000]
srem_ln13                             (srem          ) [ 0000000000000000000000000000000000000]
trunc_ln13                            (trunc         ) [ 0000000000000000000000000000000000000]
xor_ln13                              (xor           ) [ 0000000000000000000000010000000000000]
sext_ln13                             (sext          ) [ 0000000000000000000000001111100000000]
mul                                   (fmul          ) [ 0000000000000000000000001111100000000]
conv2                                 (uitofp        ) [ 0000000000000000000000000000011111000]
add                                   (fadd          ) [ 0000000000000000000000000000011111000]
dc                                    (fsub          ) [ 0000000000000000000000000000000000100]
data_V                                (bitcast       ) [ 0000000000000000000000000000000000000]
p_Result_s                            (bitselect     ) [ 0000000000000000000000000000000000011]
tmp_2                                 (partselect    ) [ 0000000000000000000000000000000000000]
tmp_3                                 (trunc         ) [ 0000000000000000000000000000000000010]
zext_ln341                            (zext          ) [ 0000000000000000000000000000000000000]
add_ln341                             (add           ) [ 0000000000000000000000000000000000000]
isNeg                                 (bitselect     ) [ 0000000000000000000000000000000000010]
sub_ln1311                            (sub           ) [ 0000000000000000000000000000000000000]
sext_ln1311                           (sext          ) [ 0000000000000000000000000000000000000]
ush                                   (select        ) [ 0000000000000000000000000000000000010]
mantissa                              (bitconcatenate) [ 0000000000000000000000000000000000000]
zext_ln15                             (zext          ) [ 0000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast      (sext          ) [ 0000000000000000000000000000000000000]
sh_prom_i_i_i_i_i_cast_cast_cast_cast (zext          ) [ 0000000000000000000000000000000000000]
r_V                                   (lshr          ) [ 0000000000000000000000000000000000000]
r_V_1                                 (shl           ) [ 0000000000000000000000000000000000000]
tmp                                   (bitselect     ) [ 0000000000000000000000000000000000000]
zext_ln662                            (zext          ) [ 0000000000000000000000000000000000000]
tmp_1                                 (partselect    ) [ 0000000000000000000000000000000000000]
val                                   (select        ) [ 0000000000000000000000000000000000001]
specbitsmap_ln0                       (specbitsmap   ) [ 0000000000000000000000000000000000000]
spectopmodule_ln0                     (spectopmodule ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 0000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 0000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0                       (specbitsmap   ) [ 0000000000000000000000000000000000000]
specinterface_ln0                     (specinterface ) [ 0000000000000000000000000000000000000]
result_V_2                            (sub           ) [ 0000000000000000000000000000000000000]
result_V                              (select        ) [ 0000000000000000000000000000000000000]
ret_ln18                              (ret           ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_7"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i63.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_5_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_5_read/13 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="add/24 dc/29 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/20 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="30" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv2/23 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="1"/>
<pin id="95" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv5/14 "/>
</bind>
</comp>

<comp id="96" class="1005" name="reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add dc "/>
</bind>
</comp>

<comp id="101" class="1004" name="add_ln14_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="9" slack="0"/>
<pin id="104" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="18" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="srem_ln13/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sext_ln15_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="12"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/13 "/>
</bind>
</comp>

<comp id="116" class="1004" name="xor_ln15_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/13 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln13_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="30" slack="0"/>
<pin id="124" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/22 "/>
</bind>
</comp>

<comp id="126" class="1004" name="xor_ln13_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="30" slack="0"/>
<pin id="128" dir="0" index="1" bw="30" slack="0"/>
<pin id="129" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13/22 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln13_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="30" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/23 "/>
</bind>
</comp>

<comp id="136" class="1004" name="data_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/34 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_Result_s_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/34 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="0" index="3" bw="6" slack="0"/>
<pin id="153" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/34 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/34 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln341_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/34 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln341_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/34 "/>
</bind>
</comp>

<comp id="172" class="1004" name="isNeg_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/34 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sub_ln1311_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/34 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln1311_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/34 "/>
</bind>
</comp>

<comp id="190" class="1004" name="ush_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="9" slack="0"/>
<pin id="194" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/34 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mantissa_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="25" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="23" slack="1"/>
<pin id="202" dir="0" index="3" bw="1" slack="0"/>
<pin id="203" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/35 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln15_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="25" slack="0"/>
<pin id="209" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/35 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast/35 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_cast_cast_cast_cast/35 "/>
</bind>
</comp>

<comp id="218" class="1004" name="r_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="25" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/35 "/>
</bind>
</comp>

<comp id="224" class="1004" name="r_V_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="25" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/35 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="63" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/35 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln662_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/35 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="63" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="0" index="3" bw="7" slack="0"/>
<pin id="247" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/35 "/>
</bind>
</comp>

<comp id="252" class="1004" name="val_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="16" slack="0"/>
<pin id="256" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/35 "/>
</bind>
</comp>

<comp id="259" class="1004" name="result_V_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="1"/>
<pin id="262" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/36 "/>
</bind>
</comp>

<comp id="264" class="1004" name="result_V_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="2"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="0" index="2" bw="16" slack="1"/>
<pin id="268" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/36 "/>
</bind>
</comp>

<comp id="270" class="1005" name="p_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="12"/>
<pin id="272" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="add_ln14_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="280" class="1005" name="xor_ln15_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln15 "/>
</bind>
</comp>

<comp id="285" class="1005" name="conv5_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv5 "/>
</bind>
</comp>

<comp id="290" class="1005" name="xor_ln13_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="30" slack="1"/>
<pin id="292" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln13 "/>
</bind>
</comp>

<comp id="295" class="1005" name="sext_ln13_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13 "/>
</bind>
</comp>

<comp id="300" class="1005" name="mul_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="305" class="1005" name="conv2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="p_Result_s_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="2"/>
<pin id="312" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="315" class="1005" name="tmp_3_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="23" slack="1"/>
<pin id="317" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="320" class="1005" name="isNeg_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="325" class="1005" name="ush_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="1"/>
<pin id="327" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="330" class="1005" name="val_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="1"/>
<pin id="332" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="99"><net_src comp="80" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="105"><net_src comp="68" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="101" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="120"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="74" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="107" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="132" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="139"><net_src comp="96" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="136" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="136" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="148" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="148" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="172" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="166" pin="2"/><net_sink comp="190" pin=2"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="210"><net_src comp="198" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="207" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="207" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="214" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="218" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="241"><net_src comp="230" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="224" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="257"><net_src comp="238" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="242" pin="4"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="68" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="278"><net_src comp="101" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="283"><net_src comp="116" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="288"><net_src comp="93" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="293"><net_src comp="126" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="298"><net_src comp="132" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="303"><net_src comp="85" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="308"><net_src comp="90" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="313"><net_src comp="140" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="318"><net_src comp="158" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="323"><net_src comp="172" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="328"><net_src comp="190" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="333"><net_src comp="252" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="264" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {1 }
	Port: fn1 : p_5 | {13 }
  - Chain level:
	State 1
		srem_ln13 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		xor_ln15 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		trunc_ln13 : 1
		xor_ln13 : 2
	State 23
		conv2 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		p_Result_s : 1
		tmp_2 : 1
		tmp_3 : 1
		zext_ln341 : 2
		add_ln341 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
	State 35
		zext_ln15 : 1
		sh_prom_i_i_i_i_i_cast_cast_cast_cast : 1
		r_V : 2
		r_V_1 : 2
		tmp : 3
		zext_ln662 : 4
		tmp_1 : 3
		val : 5
	State 36
		result_V : 1
		ret_ln18 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   srem   |                  grp_fu_107                  |    0    |   394   |   238   |
|----------|----------------------------------------------|---------|---------|---------|
|   fadd   |                   grp_fu_80                  |    2    |   205   |   390   |
|----------|----------------------------------------------|---------|---------|---------|
|   fmul   |                   grp_fu_85                  |    3    |   143   |   321   |
|----------|----------------------------------------------|---------|---------|---------|
|   lshr   |                  r_V_fu_218                  |    0    |    0    |   100   |
|----------|----------------------------------------------|---------|---------|---------|
|    shl   |                 r_V_1_fu_224                 |    0    |    0    |   100   |
|----------|----------------------------------------------|---------|---------|---------|
|    xor   |                xor_ln15_fu_116               |    0    |    0    |    64   |
|          |                xor_ln13_fu_126               |    0    |    0    |    30   |
|----------|----------------------------------------------|---------|---------|---------|
|    add   |                add_ln14_fu_101               |    0    |    0    |    39   |
|          |               add_ln341_fu_166               |    0    |    0    |    15   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  ush_fu_190                  |    0    |    0    |    9    |
|  select  |                  val_fu_252                  |    0    |    0    |    16   |
|          |                result_V_fu_264               |    0    |    0    |    16   |
|----------|----------------------------------------------|---------|---------|---------|
|    sub   |               sub_ln1311_fu_180              |    0    |    0    |    15   |
|          |               result_V_2_fu_259              |    0    |    0    |    23   |
|----------|----------------------------------------------|---------|---------|---------|
|   read   |               p_read_read_fu_68              |    0    |    0    |    0    |
|          |              p_5_read_read_fu_74             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  uitofp  |                   grp_fu_90                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|  sitofp  |                   grp_fu_93                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               sext_ln15_fu_113               |    0    |    0    |    0    |
|   sext   |               sext_ln13_fu_132               |    0    |    0    |    0    |
|          |              sext_ln1311_fu_186              |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i_cast_cast_cast_fu_211   |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   trunc  |               trunc_ln13_fu_122              |    0    |    0    |    0    |
|          |                 tmp_3_fu_158                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               p_Result_s_fu_140              |    0    |    0    |    0    |
| bitselect|                 isNeg_fu_172                 |    0    |    0    |    0    |
|          |                  tmp_fu_230                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|partselect|                 tmp_2_fu_148                 |    0    |    0    |    0    |
|          |                 tmp_1_fu_242                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               zext_ln341_fu_162              |    0    |    0    |    0    |
|   zext   |               zext_ln15_fu_207               |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i_cast_cast_cast_cast_fu_214 |    0    |    0    |    0    |
|          |               zext_ln662_fu_238              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                mantissa_fu_198               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    5    |   742   |   1376  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln14_reg_275 |   32   |
|   conv2_reg_305  |   32   |
|   conv5_reg_285  |   32   |
|   isNeg_reg_320  |    1   |
|    mul_reg_300   |   32   |
|p_Result_s_reg_310|    1   |
|  p_read_reg_270  |   32   |
|      reg_96      |   32   |
| sext_ln13_reg_295|   32   |
|   tmp_3_reg_315  |   23   |
|    ush_reg_325   |    9   |
|    val_reg_330   |   16   |
| xor_ln13_reg_290 |   30   |
| xor_ln15_reg_280 |   64   |
+------------------+--------+
|       Total      |   368  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_80 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_80 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_90 |  p0  |   2  |  30  |   60   ||    9    |
| grp_fu_107 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   252  ||  6.352  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   742  |  1376  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   368  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  1110  |  1412  |
+-----------+--------+--------+--------+--------+
