/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [12:0] _02_;
  wire [6:0] _03_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [21:0] celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_5z ? _00_ : celloutsig_1_3z;
  assign celloutsig_1_2z = in_data[114] ? celloutsig_1_1z : celloutsig_1_0z;
  assign celloutsig_1_19z = !(celloutsig_1_11z[12] ? celloutsig_1_6z : celloutsig_1_17z);
  assign celloutsig_0_3z = !(in_data[78] ? celloutsig_0_2z : celloutsig_0_0z);
  assign celloutsig_1_3z = !(in_data[170] ? celloutsig_1_0z : celloutsig_1_2z);
  assign celloutsig_0_0z = ~((in_data[24] | in_data[7]) & (in_data[65] | in_data[71]));
  assign celloutsig_1_0z = ~((in_data[118] | in_data[174]) & (in_data[148] | in_data[162]));
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_5z) & (celloutsig_1_2z | celloutsig_1_1z));
  assign celloutsig_1_15z = celloutsig_1_2z | ~(celloutsig_1_0z);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 13'h0000;
    else _02_ <= { in_data[25:21], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, 2'h3, celloutsig_0_3z, celloutsig_0_0z };
  reg [6:0] _14_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _14_ <= 7'h00;
    else _14_ <= { in_data[119:118], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign { _03_[6:5], _00_, _01_, _03_[2:0] } = _14_;
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } == { _03_[2:1], celloutsig_1_5z };
  assign celloutsig_0_8z = { in_data[32:14], celloutsig_0_4z, celloutsig_0_2z } > { celloutsig_0_1z[10:9], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_9z = { _02_[3:2], celloutsig_0_0z } && { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_7z = in_data[143:140] && { _01_, _03_[2:0] };
  assign celloutsig_0_2z = ! in_data[83:77];
  assign celloutsig_0_4z = in_data[7] & ~(in_data[80]);
  assign celloutsig_0_10z = { _02_[1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_8z } * _02_[10:6];
  assign celloutsig_1_11z = { in_data[145:126], celloutsig_1_0z, celloutsig_1_1z } * { in_data[164:155], celloutsig_1_5z, celloutsig_1_2z, _03_[6:5], _00_, _01_, _03_[2:0], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[92] ? { in_data[32:17], celloutsig_0_0z } : in_data[23:7];
  assign celloutsig_1_5z = { _00_, _01_, _03_[2:0] } != in_data[119:115];
  assign celloutsig_1_10z = { in_data[155:147], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_8z } != in_data[150:139];
  assign celloutsig_1_17z = { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_3z } != { celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_9z = | { celloutsig_1_7z, in_data[120:106] };
  assign celloutsig_1_16z = | celloutsig_1_11z[20:18];
  assign celloutsig_1_1z = ~^ in_data[165:156];
  assign _03_[4:3] = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
