mkdir -p bin
yosys -p "synth_ecp5 -json bin/toplevel.json" top_checkered.v oled_video.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+932 (git sha1 f8d5920a, clang 8.0.0-3 -fPIC -Os)


-- Parsing `top_checkered.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: top_checkered.v
Parsing Verilog input from `top_checkered.v' to AST representation.
Generating RTLIL representation for module `\top_checkered'.
Successfully finished Verilog frontend.

-- Parsing `oled_video.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: oled_video.v
Parsing Verilog input from `oled_video.v' to AST representation.
Generating RTLIL representation for module `\oled_video'.
oled_video.v:72: Warning: Range [4:0] select out of bounds on signal `\next_byte': Setting 4 MSB bits to undef.
oled_video.v:73: Warning: Range select out of bounds on signal `\next_byte': Setting result bit to undef.
Successfully finished Verilog frontend.

-- Running command `synth_ecp5 -json bin/toplevel.json' --

3. Executing SYNTH_ECP5 pass.

3.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

3.3. Executing HIERARCHY pass (managing design hierarchy).

3.3.1. Finding top of design hierarchy..
root of   0 design levels: oled_video          
root of   1 design levels: top_checkered       
Automatically selected top_checkered as design top module.

3.3.2. Analyzing design hierarchy..
Top module:  \top_checkered
Used module:     \oled_video
Parameter \C_init_file = 120'011100110111010000110111001101110011001100110101010111110110100101101110011010010111010000101110011011010110010101101101
Parameter \C_init_size = 110

3.3.3. Executing AST frontend in derive mode using pre-parsed AST for module `\oled_video'.
Parameter \C_init_file = 120'011100110111010000110111001101110011001100110101010111110110100101101110011010010111010000101110011011010110010101101101
Parameter \C_init_size = 110
Generating RTLIL representation for module `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video'.
oled_video.v:72: Warning: Range [4:0] select out of bounds on signal `\next_byte': Setting 4 MSB bits to undef.
oled_video.v:73: Warning: Range select out of bounds on signal `\next_byte': Setting result bit to undef.

3.3.4. Analyzing design hierarchy..
Top module:  \top_checkered
Used module:     $paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video

3.3.5. Analyzing design hierarchy..
Top module:  \top_checkered
Used module:     $paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video
Removing unused module `\oled_video'.
Removed 1 unused modules.

3.4. Executing PROC pass (convert processes to netlists).

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:33$184'.
Cleaned up 0 empty switches.

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 11 switch rules as full_case in process $proc$oled_video.v:57$155 in module $paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.
Removed a total of 0 dead cases.

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

3.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:46$186'.
  Set init value: \delay_set = 1'0

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:42$185'.
Creating decoders for process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:46$186'.
Creating decoders for process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
     1/14: $0\init_cnt[10:0] [10:4]
     2/14: $0\init_cnt[10:0] [3:0]
     3/14: $0\delay_set[0:0]
     4/14: $0\arg[5:0]
     5/14: $0\delay_cnt[24:0]
     6/14: $0\num_args[4:0]
     7/14: $0\byte_toggle[0:0]
     8/14: $0\dc[0:0]
     9/14: $0\data[7:0]
    10/14: $0\last_cmd[7:0]
    11/14: $0\reset_cnt[1:0]
    12/14: $0\next_pixel[0:0]
    13/14: $0\y[7:0]
    14/14: $0\x[6:0]

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\init' from process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:42$185'.

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\x' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$457' with positive edge clock.
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\y' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$458' with positive edge clock.
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\next_pixel' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$459' with positive edge clock.
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\reset_cnt' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$460' with positive edge clock.
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\init_cnt' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$461' with positive edge clock.
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\data' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$462' with positive edge clock.
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\dc' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$463' with positive edge clock.
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\byte_toggle' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$464' with positive edge clock.
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\num_args' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$465' with positive edge clock.
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\delay_cnt' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\arg' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$467' with positive edge clock.
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\delay_set' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$468' with positive edge clock.
Creating register for signal `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.\last_cmd' using process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
  created $dff cell `$procdff$469' with positive edge clock.

3.4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:42$185'.
Removing empty process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:46$186'.
Found and cleaned up 16 empty switches in `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
Removing empty process `$paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.$proc$oled_video.v:57$155'.
Cleaned up 16 empty switches.

3.5. Executing FLATTEN pass (flatten design).
Using template $paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video for cells of type $paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.
<suppressed ~1 debug messages>
No more expansions possible.
Deleting now unused module $paramod$ca6e46d741afeb71ed4e98e180a786e687635b96\oled_video.

3.6. Executing TRIBUF pass.

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.
<suppressed ~35 debug messages>

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..
Removed 25 unused cells and 162 unused wires.
<suppressed ~32 debug messages>

3.10. Executing CHECK pass (checking for obvious problems).
checking module top_checkered..
found and reported 0 problems.

3.11. Executing OPT pass (performing simple optimizations).

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_checkered..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\oled_video_inst.$procmux$208: \oled_video_inst.delay_set -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_checkered.
    New ctrl vector for $mux cell $techmap\oled_video_inst.$procmux$208: { }
  Optimizing cells in module \top_checkered.
Performed a total of 1 changes.

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
Removed a total of 0 cells.

3.11.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..
Removed 0 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_checkered..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_checkered.
Performed a total of 0 changes.

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
Removed a total of 0 cells.

3.11.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.

3.11.16. Finished OPT passes. (There is nothing left to do.)

3.12. Executing WREDUCE pass (reducing word size of cells).
Removed top 25 address bits (of 32) from memory init port top_checkered.$techmap\oled_video_inst.$meminit$\C_oled_init$oled_video.v:34$183 (oled_video_inst.C_oled_init).
Removed top 4 bits (of 5) from mux cell top_checkered.$techmap\oled_video_inst.$procmux$294 ($mux).
Removed cell top_checkered.$techmap\oled_video_inst.$procmux$214 ($mux).
Removed top 17 bits (of 32) from port B of cell top_checkered.$techmap\oled_video_inst.$mul$oled_video.v:82$174 ($mul).
Removed top 16 bits (of 32) from port Y of cell top_checkered.$techmap\oled_video_inst.$mul$oled_video.v:82$174 ($mul).
Removed top 31 bits (of 32) from port B of cell top_checkered.$techmap\oled_video_inst.$add$oled_video.v:76$167 ($add).
Removed top 26 bits (of 32) from port Y of cell top_checkered.$techmap\oled_video_inst.$add$oled_video.v:76$167 ($add).
Removed top 5 bits (of 6) from port B of cell top_checkered.$techmap\oled_video_inst.$eq$oled_video.v:71$165 ($eq).
Removed top 31 bits (of 32) from port B of cell top_checkered.$techmap\oled_video_inst.$add$oled_video.v:67$163 ($add).
Removed top 26 bits (of 32) from port Y of cell top_checkered.$techmap\oled_video_inst.$add$oled_video.v:67$163 ($add).
Removed top 31 bits (of 32) from port B of cell top_checkered.$techmap\oled_video_inst.$add$oled_video.v:63$161 ($add).
Removed top 21 bits (of 32) from port Y of cell top_checkered.$techmap\oled_video_inst.$add$oled_video.v:63$161 ($add).
Removed top 31 bits (of 32) from port B of cell top_checkered.$techmap\oled_video_inst.$sub$oled_video.v:61$159 ($sub).
Removed top 7 bits (of 32) from port Y of cell top_checkered.$techmap\oled_video_inst.$sub$oled_video.v:61$159 ($sub).
Removed top 31 bits (of 32) from port B of cell top_checkered.$techmap\oled_video_inst.$gt$oled_video.v:60$158 ($gt).
Removed top 31 bits (of 32) from port B of cell top_checkered.$techmap\oled_video_inst.$add$oled_video.v:59$157 ($add).
Removed top 30 bits (of 32) from port Y of cell top_checkered.$techmap\oled_video_inst.$add$oled_video.v:59$157 ($add).
Removed top 4 bits (of 5) from mux cell top_checkered.$techmap\oled_video_inst.$procmux$297 ($mux).
Removed top 4 bits (of 5) from mux cell top_checkered.$techmap\oled_video_inst.$procmux$301 ($mux).
Removed top 4 bits (of 5) from mux cell top_checkered.$techmap\oled_video_inst.$procmux$303 ($mux).
Removed top 4 bits (of 5) from mux cell top_checkered.$techmap\oled_video_inst.$procmux$306 ($mux).
Removed top 4 bits (of 5) from mux cell top_checkered.$techmap\oled_video_inst.$procmux$309 ($mux).
Removed top 30 bits (of 32) from wire top_checkered.$techmap\oled_video_inst.$add$oled_video.v:59$157_Y.
Removed top 21 bits (of 32) from wire top_checkered.$techmap\oled_video_inst.$add$oled_video.v:63$161_Y.
Removed top 16 bits (of 32) from wire top_checkered.$techmap\oled_video_inst.$mul$oled_video.v:82$174_Y.
Removed top 4 bits (of 5) from wire top_checkered.$techmap\oled_video_inst.$procmux$294_Y.
Removed top 4 bits (of 5) from wire top_checkered.$techmap\oled_video_inst.$procmux$297_Y.
Removed top 4 bits (of 5) from wire top_checkered.$techmap\oled_video_inst.$procmux$301_Y.
Removed top 4 bits (of 5) from wire top_checkered.$techmap\oled_video_inst.$procmux$303_Y.
Removed top 4 bits (of 5) from wire top_checkered.$techmap\oled_video_inst.$procmux$306_Y.
Removed top 7 bits (of 32) from wire top_checkered.$techmap\oled_video_inst.$sub$oled_video.v:61$159_Y.

3.13. Executing PEEPOPT pass (run peephole optimizers).

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

3.15. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module top_checkered that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\oled_video_inst.$mul$oled_video.v:82$174 ($mul):
    Found 1 activation_patterns using ctrl signal { \oled_video_inst.delay_set $techmap\oled_video_inst.$ne$oled_video.v:58$156_Y $techmap\oled_video_inst.$gt$oled_video.v:60$158_Y $techmap\oled_video_inst.$ne$oled_video.v:62$160_Y $techmap\oled_video_inst.$eq$oled_video.v:64$162_Y $techmap\oled_video_inst.$eq$oled_video.v:68$164_Y $techmap\oled_video_inst.$eq$oled_video.v:71$165_Y $techmap\oled_video_inst.$le$oled_video.v:76$168_Y }.
    No candidates found.
  Analyzing resource sharing options for $techmap\oled_video_inst.$memrd$\C_oled_init$oled_video.v:55$154 ($memrd):
    Found 4 activation_patterns using ctrl signal { \oled_video_inst.delay_set $techmap\oled_video_inst.$ne$oled_video.v:58$156_Y $techmap\oled_video_inst.$gt$oled_video.v:60$158_Y $techmap\oled_video_inst.$ne$oled_video.v:62$160_Y $techmap\oled_video_inst.$eq$oled_video.v:64$162_Y $techmap\oled_video_inst.$eq$oled_video.v:68$164_Y $techmap\oled_video_inst.$eq$oled_video.v:71$165_Y $techmap\oled_video_inst.$le$oled_video.v:76$168_Y }.
    No candidates found.

3.16. Executing TECHMAP pass (map to technology primitives).

3.16.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.16.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~56 debug messages>

3.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.

3.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..

3.19. Executing TECHMAP pass (map to technology primitives).

3.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.19.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

3.19.3. Continuing TECHMAP pass.
Using template $paramod\_90_soft_mul\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=15\Y_WIDTH=16 for cells of type $mul.
No more expansions possible.
<suppressed ~38 debug messages>

3.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top_checkered:
  creating $macc model for $techmap\oled_video_inst.$mul$oled_video.v:82$174 ($mul).
  creating $macc model for $techmap\oled_video_inst.$add$oled_video.v:63$161 ($add).
  creating $macc model for $techmap\oled_video_inst.$add$oled_video.v:67$163 ($add).
  creating $macc model for $techmap\oled_video_inst.$add$oled_video.v:76$167 ($add).
  creating $macc model for $techmap\oled_video_inst.$add$oled_video.v:59$157 ($add).
  creating $macc model for $techmap\oled_video_inst.$sub$oled_video.v:61$159 ($sub).
  creating $alu model for $macc $techmap\oled_video_inst.$sub$oled_video.v:61$159.
  creating $alu model for $macc $techmap\oled_video_inst.$add$oled_video.v:59$157.
  creating $alu model for $macc $techmap\oled_video_inst.$add$oled_video.v:76$167.
  creating $alu model for $macc $techmap\oled_video_inst.$add$oled_video.v:67$163.
  creating $alu model for $macc $techmap\oled_video_inst.$add$oled_video.v:63$161.
  creating $macc cell for $techmap\oled_video_inst.$mul$oled_video.v:82$174: $auto$alumacc.cc:365:replace_macc$480
  creating $alu model for $techmap\oled_video_inst.$gt$oled_video.v:60$158 ($gt): new $alu
  creating $alu model for $techmap\oled_video_inst.$le$oled_video.v:76$168 ($le): new $alu
  creating $alu cell for $techmap\oled_video_inst.$le$oled_video.v:76$168: $auto$alumacc.cc:485:replace_alu$483
  creating $alu cell for $techmap\oled_video_inst.$gt$oled_video.v:60$158: $auto$alumacc.cc:485:replace_alu$492
  creating $alu cell for $techmap\oled_video_inst.$add$oled_video.v:63$161: $auto$alumacc.cc:485:replace_alu$497
  creating $alu cell for $techmap\oled_video_inst.$add$oled_video.v:67$163: $auto$alumacc.cc:485:replace_alu$500
  creating $alu cell for $techmap\oled_video_inst.$add$oled_video.v:76$167: $auto$alumacc.cc:485:replace_alu$503
  creating $alu cell for $techmap\oled_video_inst.$add$oled_video.v:59$157: $auto$alumacc.cc:485:replace_alu$506
  creating $alu cell for $techmap\oled_video_inst.$sub$oled_video.v:61$159: $auto$alumacc.cc:485:replace_alu$509
  created 7 $alu and 1 $macc cells.

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.
<suppressed ~9 debug messages>

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
Removed a total of 0 cells.

3.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_checkered..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

3.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_checkered.
    New input vector for $reduce_or cell $auto$alumacc.cc:520:replace_alu$490: { $auto$rtlil.cc:1862:Not$487 $auto$rtlil.cc:1865:ReduceAnd$489 }
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$488: { $auto$alumacc.cc:501:replace_alu$484 [0] $auto$alumacc.cc:501:replace_alu$484 [1] $auto$alumacc.cc:501:replace_alu$484 [2] $auto$alumacc.cc:501:replace_alu$484 [3] $auto$alumacc.cc:501:replace_alu$484 [4] $auto$alumacc.cc:501:replace_alu$484 [5] $auto$alumacc.cc:501:replace_alu$484 [6] $auto$alumacc.cc:501:replace_alu$484 [7] $auto$alumacc.cc:501:replace_alu$484 [8] $auto$alumacc.cc:501:replace_alu$484 [9] $auto$alumacc.cc:501:replace_alu$484 [10] $auto$alumacc.cc:501:replace_alu$484 [11] $auto$alumacc.cc:501:replace_alu$484 [12] $auto$alumacc.cc:501:replace_alu$484 [13] $auto$alumacc.cc:501:replace_alu$484 [14] $auto$alumacc.cc:501:replace_alu$484 [15] $auto$alumacc.cc:501:replace_alu$484 [16] $auto$alumacc.cc:501:replace_alu$484 [17] $auto$alumacc.cc:501:replace_alu$484 [18] $auto$alumacc.cc:501:replace_alu$484 [19] $auto$alumacc.cc:501:replace_alu$484 [20] $auto$alumacc.cc:501:replace_alu$484 [21] $auto$alumacc.cc:501:replace_alu$484 [22] $auto$alumacc.cc:501:replace_alu$484 [23] $auto$alumacc.cc:501:replace_alu$484 [24] $auto$alumacc.cc:501:replace_alu$484 [25] $auto$alumacc.cc:501:replace_alu$484 [26] $auto$alumacc.cc:501:replace_alu$484 [27] $auto$alumacc.cc:501:replace_alu$484 [28] $auto$alumacc.cc:501:replace_alu$484 [29] $auto$alumacc.cc:501:replace_alu$484 [30] $auto$alumacc.cc:501:replace_alu$484 [31] }
  Optimizing cells in module \top_checkered.
Performed a total of 2 changes.

3.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
Removed a total of 0 cells.

3.21.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

3.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.

3.21.9. Rerunning OPT passes. (Maybe there is more to do..)

3.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_checkered..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~10 debug messages>

3.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_checkered.
Performed a total of 0 changes.

3.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
Removed a total of 0 cells.

3.21.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..

3.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.

3.21.16. Finished OPT passes. (There is nothing left to do.)

3.22. Executing FSM pass (extract and optimize FSM).

3.22.1. Executing FSM_DETECT pass (finding FSMs in design).

3.22.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.22.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..

3.22.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.22.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.22.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.22.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.23. Executing OPT pass (performing simple optimizations).

3.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.

3.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
Removed a total of 0 cells.

3.23.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..

3.23.5. Finished fast OPT passes.

3.24. Executing MEMORY pass.

3.24.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

3.24.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\oled_video_inst.$memrd$\C_oled_init$oled_video.v:55$154' in module `\top_checkered': merged address $dff to cell.

3.24.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..

3.24.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.24.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..

3.24.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\oled_video_inst.C_oled_init' in module `\top_checkered':
  $techmap\oled_video_inst.$meminit$\C_oled_init$oled_video.v:34$183 ($meminit)
  $techmap\oled_video_inst.$memrd$\C_oled_init$oled_video.v:55$154 ($memrd)

3.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..

3.26. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top_checkered.oled_video_inst.C_oled_init:
  Properties: ports=1 bits=880 rports=1 wports=0 dbits=8 abits=7 words=110
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=402 dwaste=28 bwaste=17552 waste=17552 efficiency=4
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=914 dwaste=10 bwaste=17552 waste=17552 efficiency=4
    Rule #2 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1938 dwaste=1 bwaste=17552 waste=17552 efficiency=4
    Rule #2 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3986 dwaste=0 bwaste=15944 waste=15944 efficiency=2
    Rule #2 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8082 dwaste=0 bwaste=16164 waste=16164 efficiency=1
    Rule #2 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16274 dwaste=0 bwaste=16274 waste=16274 efficiency=0
    Rule #2 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  No acceptable bram resources found.

3.27. Executing TECHMAP pass (map to technology primitives).

3.27.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

3.27.2. Continuing TECHMAP pass.
No more expansions possible.

3.28. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top_checkered.oled_video_inst.C_oled_init:
  Properties: ports=1 bits=880 rports=1 wports=0 dbits=8 abits=7 words=110
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=2 dwaste=0 bwaste=8 waste=8 efficiency=98
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) rejected: requirement 'min wports 1' not met.
  No acceptable bram resources found.

3.29. Executing TECHMAP pass (map to technology primitives).

3.29.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

3.29.2. Continuing TECHMAP pass.
No more expansions possible.

3.30. Executing OPT pass (performing simple optimizations).

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.
<suppressed ~1 debug messages>

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
Removed a total of 0 cells.

3.30.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.30.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.30.5. Finished fast OPT passes.

3.31. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \oled_video_inst.C_oled_init in module \top_checkered:
  created 110 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 127 $mux cells.
  write interface: 0 write mux blocks.

3.32. Executing OPT pass (performing simple optimizations).

3.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.
<suppressed ~34 debug messages>

3.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
Removed a total of 0 cells.

3.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_checkered..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

3.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_checkered.
Performed a total of 0 changes.

3.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
Removed a total of 0 cells.

3.32.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\oled_video_inst.C_oled_init[109]$732 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[108]$730 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[107]$728 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[106]$726 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[105]$724 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[104]$722 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[103]$720 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[102]$718 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[101]$716 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[100]$714 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[99]$712 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[98]$710 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[97]$708 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[96]$706 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[95]$704 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[94]$702 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[93]$700 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[92]$698 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[91]$696 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[90]$694 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[89]$692 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[88]$690 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[87]$688 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[86]$686 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[85]$684 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[84]$682 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[83]$680 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[82]$678 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[81]$676 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[80]$674 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[79]$672 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[78]$670 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[77]$668 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[76]$666 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[75]$664 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[74]$662 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[73]$660 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[72]$658 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[71]$656 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[70]$654 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[69]$652 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[68]$650 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[67]$648 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[66]$646 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[65]$644 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[64]$642 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[63]$640 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[62]$638 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[61]$636 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[60]$634 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[59]$632 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[58]$630 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[57]$628 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[56]$626 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[55]$624 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[54]$622 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[53]$620 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[52]$618 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[51]$616 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[50]$614 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[49]$612 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[48]$610 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[47]$608 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[46]$606 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[45]$604 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[44]$602 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[43]$600 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[42]$598 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[41]$596 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[40]$594 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[39]$592 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[38]$590 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[37]$588 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[36]$586 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[35]$584 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[34]$582 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[33]$580 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[32]$578 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[31]$576 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[30]$574 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[29]$572 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[28]$570 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[27]$568 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[26]$566 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[25]$564 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[24]$562 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[23]$560 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[22]$558 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[21]$556 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[20]$554 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[19]$552 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[18]$550 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[17]$548 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[16]$546 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[15]$544 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[14]$542 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[13]$540 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[12]$538 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[11]$536 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[10]$534 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[9]$532 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[8]$530 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[7]$528 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[6]$526 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[5]$524 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[4]$522 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[3]$520 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[2]$518 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[1]$516 ($dff) from module top_checkered.
Removing $memory\oled_video_inst.C_oled_init[0]$514 ($dff) from module top_checkered.
Replaced 110 DFF cells.

3.32.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..
Removed 0 unused cells and 254 unused wires.
<suppressed ~1 debug messages>

3.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.

3.32.9. Rerunning OPT passes. (Maybe there is more to do..)

3.32.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_checkered..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

3.32.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_checkered.
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][0]$925:
      Old ports: A=8'00000001, B=8'10000000, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830
      New ports: A=2'01, B=2'10, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [6:1] = 6'000000
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][10]$955:
      Old ports: A=8'00101101, B=8'00000001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$a$845
      New ports: A=1'1, B=1'0, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$a$845 [2]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$a$845 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$a$845 [1:0] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$a$845 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$a$845 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][11]$958:
      Old ports: A=8'00101100, B=8'00101101, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$b$846
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$b$846 [0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$b$846 [7:1] = 7'0010110
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][12]$961:
      Old ports: A=8'11000000, B=8'00000011, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$a$848
      New ports: A=2'10, B=2'01, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$a$848 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$a$848 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$a$848 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$a$848 [5:1] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$a$848 [6] 4'0000 $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$a$848 [0] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][13]$964:
      Old ports: A=8'10100010, B=8'00000010, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$b$849
      New ports: A=1'1, B=1'0, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$b$849 [5]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$b$849 [7:6] $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$b$849 [4:0] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$b$849 [5] 6'000010 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][14]$967:
      Old ports: A=8'10000100, B=8'11000001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$a$851
      New ports: A=2'10, B=2'01, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$a$851 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$a$851 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$a$851 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$a$851 [1] } = { 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$a$851 [0] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][15]$970:
      Old ports: A=8'00000001, B=8'11000101, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$b$852
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$b$852 [2]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$b$852 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$b$852 [1:0] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$b$852 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$b$852 [2] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][16]$973:
      Old ports: A=8'11000010, B=8'00000010, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$a$854
      New ports: A=1'1, B=1'0, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$a$854 [6]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$a$854 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$a$854 [5:0] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$a$854 [6] 6'000010 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][17]$976:
      Old ports: A=8'00001010, B=8'00000000, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$b$855
      New ports: A=1'1, B=1'0, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$b$855 [1]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$b$855 [7:2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$b$855 [0] } = { 4'0000 $memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$b$855 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][18]$979:
      Old ports: A=8'11000011, B=8'00000010, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$a$857
      New ports: A=1'1, B=1'0, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$a$857 [0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$a$857 [7:1] = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$a$857 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$a$857 [0] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][19]$982:
      Old ports: A=8'10001010, B=8'00101010, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$b$858
      New ports: A=2'10, B=2'01, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$b$858 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$b$858 [5] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$b$858 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$b$858 [4:0] } = 6'001010
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][1]$928:
      Old ports: A=8'10110100, B=8'00010001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831
      New ports: A=2'10, B=2'01, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [1] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [2] 3'100 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][20]$985:
      Old ports: A=8'11000100, B=8'00000010, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$a$860
      New ports: A=2'10, B=2'01, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$a$860 [2:1]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$a$860 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$a$860 [0] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$a$860 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$a$860 [2] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][21]$988:
      Old ports: A=8'10001010, B=8'11101110, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [2]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [1:0] } = { 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [2] 4'0110 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][22]$991:
      Old ports: A=8'11000101, B=8'00000001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$a$863
      New ports: A=1'1, B=1'0, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$a$863 [2]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$a$863 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$a$863 [1:0] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$a$863 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$a$863 [2] 5'00001 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][23]$994:
      Old ports: A=8'00001110, B=8'00100000, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$b$864
      New ports: A=2'01, B=2'10, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$b$864 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$b$864 [1] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$b$864 [7:6] $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$b$864 [4:2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$b$864 [0] } = { 3'000 $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$b$864 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$b$864 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][24]$997:
      Old ports: A=8'00000000, B=8'00110110, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$a$866
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$a$866 [1]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$a$866 [7:2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$a$866 [0] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$a$866 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$a$866 [1] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$a$866 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][25]$1000:
      Old ports: A=8'00000001, B=8'01000100, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$b$867
      New ports: A=2'01, B=2'10, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$b$867 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$b$867 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$b$867 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$b$867 [1] } = { 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$b$867 [2] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][26]$1003:
      Old ports: A=8'00111010, B=8'00000001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$a$869
      New ports: A=2'10, B=2'01, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$a$869 [1:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$a$869 [7:2] = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$a$869 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$a$869 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$a$869 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][27]$1006:
      Old ports: A=8'00000101, B=8'11100000, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870
      New ports: A=2'01, B=2'10, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870 [7:6] $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870 [4:1] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870 [5] 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][28]$1009:
      Old ports: A=8'00010000, B=8'00000010, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$a$872
      New ports: A=2'10, B=2'01, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$a$872 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$a$872 [1] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$a$872 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$a$872 [3:2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$a$872 [0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][29]$1012:
      Old ports: A=8'00011100, B=8'00000111, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$b$873
      New ports: A=2'10, B=2'01, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$b$873 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$b$873 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$b$873 [7:4] $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$b$873 [2:1] } = { 3'000 $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$b$873 [3] 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$b$873 [0] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][2]$931:
      Old ports: A=8'10000000, B=8'10110100, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$a$833
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$a$833 [2]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$a$833 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$a$833 [1:0] } = { 2'10 $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$a$833 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$a$833 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][30]$1015:
      Old ports: A=8'00010010, B=8'00110111, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$a$875
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$a$875 [0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$a$875 [7:1] = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$a$875 [0] 2'10 $memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$a$875 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][31]$1018:
      Old ports: A=8'00110010, B=8'00101001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$b$876
      New ports: A=2'10, B=2'01, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$b$876 [1:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$b$876 [7:2] = { 3'001 $memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$b$876 [1:0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][32]$1021:
      Old ports: A=8'00101101, B=8'00101001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$a$878
      New ports: A=1'1, B=1'0, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$a$878 [2]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$a$878 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$a$878 [1:0] } = 7'0010101
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][33]$1024:
      Old ports: A=8'00100101, B=8'00101011, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$b$879
      New ports: A=2'10, B=2'01, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$b$879 [2:1]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$b$879 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$b$879 [0] } = { 4'0010 $memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$b$879 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][34]$1027:
      Old ports: A=8'00111001, B=8'00000000, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$a$881
      New ports: A=1'1, B=1'0, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$a$881 [0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$a$881 [7:1] = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$a$881 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$a$881 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$a$881 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][35]$1030:
      Old ports: A=8'00000001, B=8'00000011, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$b$882
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$b$882 [1]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$b$882 [7:2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$b$882 [0] } = 7'0000001
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][36]$1033:
      Old ports: A=8'00010000, B=8'11100001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$a$884
      New ports: A=2'10, B=2'01, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$a$884 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$a$884 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$a$884 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$a$884 [3:1] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$a$884 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$a$884 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$a$884 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][37]$1036:
      Old ports: A=8'00010000, B=8'00000011, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$b$885
      New ports: A=2'10, B=2'01, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$b$885 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$b$885 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$b$885 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$b$885 [3:1] } = { 5'00000 $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$b$885 [0] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][38]$1039:
      Old ports: A=8'00011101, B=8'00000111, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$a$887
      New ports: A=2'10, B=2'01, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$a$887 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$a$887 [1] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$a$887 [7:4] $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$a$887 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$a$887 [0] } = { 3'000 $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$a$887 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][39]$1042:
      Old ports: A=8'00000110, B=8'00101110, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$b$888
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$b$888 [3]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$b$888 [7:4] $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$b$888 [2:0] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$b$888 [3] 4'0110 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][3]$934:
      Old ports: A=8'10110001, B=8'00000011, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$b$834
      New ports: A=2'10, B=2'01, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$b$834 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$b$834 [1] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$b$834 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$b$834 [3:2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$b$834 [0] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$b$834 [4] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$b$834 [4] 3'001 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][40]$1045:
      Old ports: A=8'00101100, B=8'00101001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$a$890
      New ports: A=2'10, B=2'01, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$a$890 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$a$890 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$a$890 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$a$890 [1] } = 6'001010
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][41]$1048:
      Old ports: A=8'00101101, B=8'00101110, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$b$891
      New ports: A=2'01, B=2'10, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$b$891 [1:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$b$891 [7:2] = 6'001011
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][42]$1051:
      Old ports: A=8'00101110, B=8'00110111, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$a$893
      New ports: A=2'10, B=2'01, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$a$893 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$a$893 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$a$893 [7:4] $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$a$893 [2:1] } = { 3'001 $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$a$893 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][43]$1054:
      Old ports: A=8'00111111, B=8'00000000, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$b$894
      New ports: A=1'1, B=1'0, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$b$894 [0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$b$894 [7:1] = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$b$894 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$b$894 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$b$894 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$b$894 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$b$894 [0] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][44]$1057:
      Old ports: A=8'00000000, B=8'00000010, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$a$896
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$a$896 [1]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$a$896 [7:2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$a$896 [0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][45]$1060:
      Old ports: A=8'00010000, B=8'00010011, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$b$897
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$b$897 [0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$b$897 [7:1] = { 6'000100 $memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$b$897 [0] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][46]$1063:
      Old ports: A=8'00000000, B=8'00101001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$a$899
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$a$899 [0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$a$899 [7:1] = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$a$899 [0] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$a$899 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][47]$1066:
      Old ports: A=8'10000000, B=8'10110100, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$b$900
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$b$900 [2]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$b$900 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$b$900 [1:0] } = { 2'10 $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$b$900 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$b$900 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][48]$1069:
      Old ports: A=8'00101010, B=8'00000100, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$a$902
      New ports: A=2'01, B=2'10, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$a$902 [2:1]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$a$902 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$a$902 [0] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$a$902 [1] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$a$902 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][49]$1072:
      Old ports: A=8'00000000, B=8'00000010, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$b$903
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$b$903 [1]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$b$903 [7:2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$b$903 [0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][4]$937:
      Old ports: A=8'00000001, B=8'00101100, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$a$836
      New ports: A=2'01, B=2'10, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$a$836 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$a$836 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$a$836 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$a$836 [1] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$a$836 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$a$836 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][50]$1075:
      Old ports: A=8'00000000, B=8'10000001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$a$905
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$a$905 [0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$a$905 [7:1] = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$a$905 [0] 6'000000 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][51]$1078:
      Old ports: A=8'00101011, B=8'00000100, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$b$906
      New ports: A=2'01, B=2'10, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$b$906 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$b$906 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$b$906 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$b$906 [1] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$b$906 [0] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$b$906 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$b$906 [0] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][52]$1081:
      Old ports: A=8'00000000, B=8'00000001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$a$908
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$a$908 [0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$a$908 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][53]$1084:
      Old ports: A=8'00000000, B=8'10100000, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$b$909
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$b$909 [5]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$b$909 [7:6] $memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$b$909 [4:0] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$b$909 [5] 6'000000 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][54]$1087:
      Old ports: A=8'00101100, B=8'00000000, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][27]$a$911
      New ports: A=1'1, B=1'0, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][27]$a$911 [2]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][27]$a$911 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][27]$a$911 [1:0] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][27]$a$911 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][27]$a$911 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][5]$940:
      Old ports: A=8'00101101, B=8'10110010, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$b$837
      New ports: A=2'01, B=2'10, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$b$837 [1:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$b$837 [7:2] = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$b$837 [1] 2'01 $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$b$837 [1:0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$b$837 [0] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][6]$943:
      Old ports: A=8'00000011, B=8'00000001, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][3]$a$839
      New ports: A=1'1, B=1'0, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][3]$a$839 [1]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][3]$a$839 [7:2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][3]$a$839 [0] } = 7'0000001
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][7]$946:
      Old ports: A=8'00101100, B=8'00101101, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][3]$b$840
      New ports: A=1'0, B=1'1, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][3]$b$840 [0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][5][3]$b$840 [7:1] = 7'0010110
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][8]$949:
      Old ports: A=8'10110011, B=8'00000110, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842
      New ports: A=2'01, B=2'10, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842 [1] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842 [0] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842 [0] 2'01 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][6][9]$952:
      Old ports: A=8'00000001, B=8'00101100, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$b$843
      New ports: A=2'01, B=2'10, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$b$843 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$b$843 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$b$843 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$b$843 [1] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$b$843 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$b$843 [2] 1'0 }
  Optimizing cells in module \top_checkered.
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$829:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [2] 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [6:5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [1] } = { 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$859:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$a$860, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$a$860 [2] 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$a$860 [2:1] }, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [2] 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [2] 1'1 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797 [3:1] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797 [0] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$862:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$a$863, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$b$864, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$b$798
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$a$863 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$a$863 [2] 2'01 }, B={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$b$864 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$b$864 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][5][11]$b$864 [1] 1'0 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$b$798 [6:5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$b$798 [2:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$b$798 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$b$798 [4:3] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$b$798 [6] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$b$798 [1] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$865:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$a$866, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$b$867, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$a$800
      New ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$a$866 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$a$866 [1] 1'0 }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$b$867 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$b$867 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][12]$b$867 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$a$800 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$a$800 [2:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$a$800 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$a$800 [5:3] } = { 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$a$800 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$a$800 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$868:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$a$869, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801
      New ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$a$869 [1] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$a$869 [1:0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870 [0] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][13]$b$870 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801 [6:5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801 [2:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801 [4:3] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801 [1] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$871:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$a$872, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$b$873, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$a$803
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$a$872 [4] 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$a$872 [1] 1'0 }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$b$873 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$b$873 [3] 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$b$873 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$b$873 [0] }, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$a$803 [4:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$a$803 [7:5] = 3'000
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$874:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$a$875, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$b$876, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$b$804
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$a$875 [0] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$a$875 [0] 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$a$875 [0] }, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$b$876 [0] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][15]$b$876 [1:0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$b$804 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$b$804 [3:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$b$804 [7:6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$b$804 [4] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$b$804 [1] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$877:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$a$878, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$b$879, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$a$806
      New ports: A={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$a$878 [2] 1'0 }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$b$879 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][5][16]$b$879 [2:1] }, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$a$806 [3:1]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$a$806 [7:4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$a$806 [0] } = 5'00101
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$880:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$a$881, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$b$882, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$b$807
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$a$881 [0] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$a$881 [0] }, B={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][17]$b$882 [1] 1'1 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$b$807 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$b$807 [1:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$b$807 [7:4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$b$807 [2] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$b$807 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$b$807 [3] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$883:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$a$884, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$b$885, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$a$884 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$a$884 [4] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$a$884 [0] }, B={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$b$885 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$b$885 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$b$885 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [5:4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [1:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [7:6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [3:2] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [5] 2'00 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$886:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$a$887, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$b$888, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$b$810
      New ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$a$887 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$a$887 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$a$887 [1] 1'1 }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$b$888 [3] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][19]$b$888 [3] 2'10 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$b$810 [5:3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$b$810 [1:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$b$810 [7:6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$b$810 [2] } = 3'001
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$832:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$a$833, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$b$834, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$b$783
      New ports: A={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$a$833 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$a$833 [2] 2'00 }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$b$834 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$b$834 [4] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][1]$b$834 [1] 1'1 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$b$783 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$b$783 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$b$783 [2:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$b$783 [6:5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$b$783 [3] } = { 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$b$783 [4] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$889:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$a$890, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$b$891, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$a$812
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$a$890 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$a$890 [0] }, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][20]$b$891 [1:0] }, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$a$812 [2:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$a$812 [7:3] = 5'00101
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$892:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$a$893, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$b$894, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$b$813
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$a$893 [3] 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$a$893 [0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$b$894 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$b$894 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][21]$b$894 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$b$813 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$b$813 [1:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$b$813 [7:4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$b$813 [2] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$b$813 [1:0] $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$b$813 [1] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$895:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$a$896, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$b$897, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815
      New ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$a$896 [1] 1'0 }, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$b$897 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$b$897 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815 [1:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815 [3:2] } = 5'00000
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$898:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$a$899, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$b$900, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816
      New ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$a$899 [0] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$a$899 [0] }, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$b$900 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$b$900 [2] 1'0 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [4:3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [1] } = { 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$901:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$a$902, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$b$903, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$a$818
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$a$902 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$a$902 [2:1] }, B={ 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][24]$b$903 [1] }, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$a$818 [3:1]
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$a$818 [7:4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$a$818 [0] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$a$818 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$904:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$a$905, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$b$906, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$b$819
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$a$905 [0] 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$a$905 [0] }, B={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$b$906 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$b$906 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][25]$b$906 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$b$819 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$b$819 [2:0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$b$819 [6:3] = { 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$b$819 [1] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$b$819 [1] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$907:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$a$908, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$b$909, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$a$821
      New ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$a$908 [0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][26]$b$909 [5] 1'0 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$a$821 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$a$821 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$a$821 [7:6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$a$821 [4:1] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$a$821 [5] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][27]$910:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][27]$a$911, B=8'xxxxxxxx, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][27]$a$911 [2] 1'0 }, B=2'xx, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [1] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [0] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$835:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$a$836, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$b$837, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$a$836 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$a$836 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$a$836 [0] }, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$b$837 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$b$837 [1:0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [2:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [7:6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [4:3] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [1] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [2] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][3]$838:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][3]$a$839, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][3]$b$840, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$b$786
      New ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][3]$a$839 [1] 1'1 }, B={ 2'10 $memory\oled_video_inst.C_oled_init$rdmux[0][5][3]$b$840 [0] }, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$b$786 [2:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$b$786 [7:3] = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$b$786 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$b$786 [2] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$841:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$b$843, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842 [0] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842 [2] 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$a$842 [0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$b$843 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$b$843 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$b$843 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$b$843 [0] }, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [5:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [7:6] = { $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [4] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$844:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$a$845, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$b$846, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$b$789
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$a$845 [2] 1'1 }, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][5]$b$846 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$b$789 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$b$789 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$b$789 [7:3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$b$789 [1] } = { 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$b$789 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$b$789 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$847:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$a$848, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$b$849, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$a$791
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$a$848 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$a$848 [6] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$a$848 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$a$848 [0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$b$849 [5] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][6]$b$849 [5] 2'10 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$a$791 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$a$791 [1:0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$a$791 [4:2] = 3'000
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$850:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$a$851, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$b$852, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$b$792
      New ports: A={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$a$851 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$a$851 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$a$851 [0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$b$852 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$b$852 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][5][7]$b$852 [2] 1'1 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$b$792 [7:6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$b$792 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$b$792 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$b$792 [5:3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$b$792 [1] } = 4'0000
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$853:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$a$854, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$b$855, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$a$854 [6] 2'01 }, B={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$b$855 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][5][8]$b$855 [1] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794 [1] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794 [5:4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794 [0] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794 [6] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$856:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$a$857, B=$memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$b$858, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$a$857 [0] 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$a$857 [0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$b$858 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][9]$b$858 [5] 2'10 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [2:1] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [0] 3'001 }
  Optimizing cells in module \top_checkered.
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$781:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$b$783, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$a$758
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$a$782 [0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$b$783 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$b$783 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$b$783 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][0]$b$783 [2:0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$a$758 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$a$758 [5:4] $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$a$758 [2:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$a$758 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$a$758 [3] } = 2'00
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$811:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$a$812, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$b$813, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$a$773
      New ports: A={ 3'101 $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$a$812 [2:0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$b$813 [1:0] $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$b$813 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$b$813 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][4][10]$b$813 [1:0] }, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$a$773 [5:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$a$773 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$814:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$b$774
      New ports: A={ 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815 [4] 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815 [1:0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$b$774 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$b$774 [5:0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$b$774 [6] = 1'0
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$817:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$a$818, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$b$819, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$a$776
      New ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$a$818 [3:1] 1'0 }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$b$819 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$b$819 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][4][12]$b$819 [2:0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$a$776 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$a$776 [3:0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$a$776 [6:4] = { 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$a$776 [3] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$820:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$a$821, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$a$821 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$a$821 [5] 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$a$821 [0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][4][13]$b$822 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [2:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [4:3] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [2] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$784:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$b$786, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$b$759
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [2:0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$b$786 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$b$786 [2:0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$b$759 [5:4] $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$b$759 [2:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$b$759 [7:6] $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$b$759 [3] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$b$759 [4] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$b$759 [2] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$787:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$b$789, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][1]$a$761
      New ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [5:0], B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$b$789 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$b$789 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$b$789 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$b$789 [0] }, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][1]$a$761 [5:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][3][1]$a$761 [7:6] = { $memory\oled_video_inst.C_oled_init$rdmux[0][3][1]$a$761 [4] 1'0 }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$790:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$a$791, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$b$792, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][1]$b$762
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$a$791 [7:5] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$a$791 [1:0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$b$792 [7:6] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$b$792 [2] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][3]$b$792 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][1]$b$762 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][3][1]$b$762 [2:0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][3][1]$b$762 [4:3] = 2'00
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$793:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$a$764
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794 [6] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$a$794 [1] 1'0 }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [3] 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][4][4]$b$795 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$a$764 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$a$764 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$a$764 [1:0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$a$764 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$a$764 [2] } = 2'00
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$796:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$b$798, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$b$765
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$a$797 [3:1] 1'0 }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$b$798 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$b$798 [6:5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$b$798 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][4][5]$b$798 [2:0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$b$765 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$b$765 [3:0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$b$765 [4] = 1'0
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$799:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$a$800, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][3]$a$767
      New ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$a$800 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$a$800 [1] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$a$800 [2:0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801 [6:5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][4][6]$b$801 [2:0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][3]$a$767 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][3][3]$a$767 [3:0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][3][3]$a$767 [4] = $memory\oled_video_inst.C_oled_init$rdmux[0][3][3]$a$767 [1]
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$802:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$a$803, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$b$804, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][3]$b$768
      New ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$a$803 [4:0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$b$804 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$b$804 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$b$804 [3:0] }, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][3]$b$768 [5:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][3][3]$b$768 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$805:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$a$806, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$b$807, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][4]$a$770
      New ports: A={ 2'10 $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$a$806 [3:1] 1'1 }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$b$807 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$b$807 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$b$807 [3] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][8]$b$807 [1:0] }, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][4]$a$770 [5:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][3][4]$a$770 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$808:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809, B=$memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$b$810, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][4]$b$771
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [5:4] 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [1:0] }, B={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$b$810 [5:3] 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$b$810 [1:0] }, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][3][4]$b$771 [6:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][3][4]$b$771 [7] = $memory\oled_video_inst.C_oled_init$rdmux[0][3][4]$b$771 [6]
  Optimizing cells in module \top_checkered.
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$757:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$a$758, B=$memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$b$759, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][2][0]$a$746
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$a$758 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$a$758 [5:4] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$a$758 [2:0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$b$759 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$b$759 [5:4] $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$b$759 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][3][0]$b$759 [2:0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][2][0]$a$746 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][2][0]$a$746 [5:0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][2][0]$a$746 [6] = 1'0
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$763:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$a$764, B=$memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$b$765, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][2][1]$a$749
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$a$764 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$a$764 [3] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$a$764 [1:0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$b$765 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][3][2]$b$765 [3:0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][2][1]$a$749 [7:5] $memory\oled_video_inst.C_oled_init$rdmux[0][2][1]$a$749 [3:0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][2][1]$a$749 [4] = 1'0
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][3][4]$769:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][3][4]$a$770, B=$memory\oled_video_inst.C_oled_init$rdmux[0][3][4]$b$771, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][2][2]$a$752
      New ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][3][4]$a$770 [5:0] }, B=$memory\oled_video_inst.C_oled_init$rdmux[0][3][4]$b$771 [6:0], Y=$memory\oled_video_inst.C_oled_init$rdmux[0][2][2]$a$752 [6:0]
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][2][2]$a$752 [7] = $memory\oled_video_inst.C_oled_init$rdmux[0][2][2]$a$752 [6]
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$772:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$a$773, B=$memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$b$774, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][2][2]$b$753
      New ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$a$773 [5:0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$b$774 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][3][5]$b$774 [5:0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][2][2]$b$753 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][2][2]$b$753 [5:0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][2][2]$b$753 [6] = 1'0
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$775:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$a$776, B=$memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][2][3]$a$755
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$a$776 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$a$776 [3] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$a$776 [3:0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [1] $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][3][6]$b$777 [2:0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][2][3]$a$755 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][2][3]$a$755 [5:0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][2][3]$a$755 [6] = $memory\oled_video_inst.C_oled_init$rdmux[0][2][3]$a$755 [4]
  Optimizing cells in module \top_checkered.
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][2][3]$754:
      Old ports: A=$memory\oled_video_inst.C_oled_init$rdmux[0][2][3]$a$755, B=8'xxxxxxxx, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][1][1]$b$744
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][2][3]$a$755 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][2][3]$a$755 [5:0] }, B=7'xxxxxxx, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][1][1]$b$744 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][1][1]$b$744 [5:0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][1][1]$b$744 [6] = $memory\oled_video_inst.C_oled_init$rdmux[0][1][1]$b$744 [4]
  Optimizing cells in module \top_checkered.
Performed a total of 103 changes.

3.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

3.32.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..
Removed 0 unused cells and 51 unused wires.
<suppressed ~1 debug messages>

3.32.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.

3.32.16. Rerunning OPT passes. (Maybe there is more to do..)

3.32.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_checkered..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

3.32.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_checkered.
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][14]$871:
      Old ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [7] 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] 1'0 }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [7] 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] }, Y=$memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$a$803 [4:0]
      New ports: A=3'000, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [7] 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$a$803 [3:2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$a$803 [0] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$a$803 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][7]$a$803 [1] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][18]$883:
      Old ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [7] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] }, B={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [1:0] }
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] 1'0 }, B={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [1] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][9]$a$809 [0] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$b$831 [0] }
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][22]$895:
      Old ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [6] 1'0 }, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [6] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815 [1:0] }
      New ports: A=2'00, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [6] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815 [4] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815 [0] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$a$815 [1] = $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [6]
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][23]$898:
      Old ports: A={ 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [6] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [6] }, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [6] $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [6] 1'0 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [5:3] }
      New ports: A={ 2'00 $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [6] }, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [6] 1'0 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [4:3] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][4][11]$b$816 [5] = $memory\oled_video_inst.C_oled_init$rdmux[0][5][10]$b$861 [6]
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][2]$835:
      Old ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] }, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [0] }
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] 1'0 }, B={ 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [7] }
      New connections: $memory\oled_video_inst.C_oled_init$rdmux[0][4][1]$a$785 [0] = $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0]
    Consolidated identical input bits for $mux cell $memory\oled_video_inst.C_oled_init$rdmux[0][5][4]$841:
      Old ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] 1'1 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [3:0] }
      New ports: A={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] 2'01 }, B={ $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] 1'0 $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] 1'0 }, Y={ $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [5] $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [3] $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [1] }
      New connections: { $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [2] $memory\oled_video_inst.C_oled_init$rdmux[0][4][2]$a$788 [0] } = { $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [7] $memory\oled_video_inst.C_oled_init$rdmux[0][5][0]$a$830 [0] }
  Optimizing cells in module \top_checkered.
Performed a total of 6 changes.

3.32.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
Removed a total of 0 cells.

3.32.20. Executing OPT_RMDFF pass (remove dff with constant values).

3.32.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

3.32.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.

3.32.23. Rerunning OPT passes. (Maybe there is more to do..)

3.32.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_checkered..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

3.32.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_checkered.
Performed a total of 0 changes.

3.32.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_checkered'.
Removed a total of 0 cells.

3.32.27. Executing OPT_RMDFF pass (remove dff with constant values).

3.32.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..

3.32.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.

3.32.30. Finished OPT passes. (There is nothing left to do.)

3.33. Executing TECHMAP pass (map to technology primitives).

3.33.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.33.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

3.33.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper maccmap for cells of type $macc.
  add 15'110000110101000 * \oled_video_inst.next_byte (15x1 bits, unsigned)
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=25\Y_WIDTH=25 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=11\Y_WIDTH=11 for cells of type $alu.
Using template $paramod\_80_ecp5_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=25\B_WIDTH=1\Y_WIDTH=25 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~653 debug messages>

3.34. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

3.35. Executing dff2dffs pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into DFFs in top_checkered.

3.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..
Removed 686 unused cells and 362 unused wires.
<suppressed ~687 debug messages>

3.37. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $__DFFS_PP1_ -> $__DFFSE_PP1
  $__DFFS_PP0_ -> $__DFFSE_PP0
  $__DFFS_PN1_ -> $__DFFSE_PN1
  $__DFFS_PN0_ -> $__DFFSE_PN0
  $__DFFS_NP1_ -> $__DFFSE_NP1
  $__DFFS_NP0_ -> $__DFFSE_NP0
  $__DFFS_NN1_ -> $__DFFSE_NN1
  $__DFFS_NN0_ -> $__DFFSE_NN0
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top_checkered:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1599 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\last_cmd[7:0] [0] -> \oled_video_inst.last_cmd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1600 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\last_cmd[7:0] [1] -> \oled_video_inst.last_cmd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1601 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\last_cmd[7:0] [2] -> \oled_video_inst.last_cmd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1602 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\last_cmd[7:0] [3] -> \oled_video_inst.last_cmd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1603 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\last_cmd[7:0] [4] -> \oled_video_inst.last_cmd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1604 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\last_cmd[7:0] [5] -> \oled_video_inst.last_cmd [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1605 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\last_cmd[7:0] [6] -> \oled_video_inst.last_cmd [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1606 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\last_cmd[7:0] [7] -> \oled_video_inst.last_cmd [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1607 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_set[0:0] -> \oled_video_inst.delay_set.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1608 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\arg[5:0] [0] -> \oled_video_inst.arg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1609 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\arg[5:0] [1] -> \oled_video_inst.arg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1610 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\arg[5:0] [2] -> \oled_video_inst.arg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1611 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\arg[5:0] [3] -> \oled_video_inst.arg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1612 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\arg[5:0] [4] -> \oled_video_inst.arg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1613 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\arg[5:0] [5] -> \oled_video_inst.arg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1614 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [0] -> \oled_video_inst.delay_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1615 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [1] -> \oled_video_inst.delay_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1616 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [2] -> \oled_video_inst.delay_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1617 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [3] -> \oled_video_inst.delay_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1618 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [4] -> \oled_video_inst.delay_cnt [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1619 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [5] -> \oled_video_inst.delay_cnt [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1620 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [6] -> \oled_video_inst.delay_cnt [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1621 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [7] -> \oled_video_inst.delay_cnt [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1622 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [8] -> \oled_video_inst.delay_cnt [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1623 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [9] -> \oled_video_inst.delay_cnt [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1624 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [10] -> \oled_video_inst.delay_cnt [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1625 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [11] -> \oled_video_inst.delay_cnt [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1626 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [12] -> \oled_video_inst.delay_cnt [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1627 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [13] -> \oled_video_inst.delay_cnt [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1628 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [14] -> \oled_video_inst.delay_cnt [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1629 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [15] -> \oled_video_inst.delay_cnt [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1630 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [16] -> \oled_video_inst.delay_cnt [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1631 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [17] -> \oled_video_inst.delay_cnt [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1632 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [18] -> \oled_video_inst.delay_cnt [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1633 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [19] -> \oled_video_inst.delay_cnt [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1634 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [20] -> \oled_video_inst.delay_cnt [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1635 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [21] -> \oled_video_inst.delay_cnt [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1636 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [22] -> \oled_video_inst.delay_cnt [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1637 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [23] -> \oled_video_inst.delay_cnt [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1638 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\delay_cnt[24:0] [24] -> \oled_video_inst.delay_cnt [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1639 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\num_args[4:0] [0] -> \oled_video_inst.num_args [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1640 to $_DFFE_PP_ for \oled_video_inst.num_args [1] -> \oled_video_inst.num_args [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1641 to $_DFFE_PP_ for \oled_video_inst.num_args [2] -> \oled_video_inst.num_args [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1642 to $_DFFE_PP_ for \oled_video_inst.num_args [3] -> \oled_video_inst.num_args [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1643 to $_DFFE_PP_ for \oled_video_inst.num_args [4] -> \oled_video_inst.num_args [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1644 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\dc[0:0] -> \oled_video_inst.dc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1645 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\data[7:0] [0] -> \oled_video_inst.data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1646 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\data[7:0] [1] -> \oled_video_inst.data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1647 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\data[7:0] [2] -> \oled_video_inst.data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1648 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\data[7:0] [3] -> \oled_video_inst.data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1649 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\data[7:0] [4] -> \oled_video_inst.data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1650 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\data[7:0] [5] -> \oled_video_inst.data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1651 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\data[7:0] [6] -> \oled_video_inst.data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1652 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\data[7:0] [7] -> \oled_video_inst.data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1653 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\init_cnt[10:0] [0] -> \oled_video_inst.init_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1654 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\init_cnt[10:0] [1] -> \oled_video_inst.init_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1655 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\init_cnt[10:0] [2] -> \oled_video_inst.init_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1656 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\init_cnt[10:0] [3] -> \oled_video_inst.init_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1664 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\reset_cnt[1:0] [0] -> \oled_video_inst.reset_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$1665 to $_DFFE_PP_ for $techmap\oled_video_inst.$0\reset_cnt[1:0] [1] -> \oled_video_inst.reset_cnt [1].

3.38. Executing TECHMAP pass (map to technology primitives).

3.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFS_NN0_'.
Generating RTLIL representation for module `\$__DFFS_NN1_'.
Generating RTLIL representation for module `\$__DFFS_PN0_'.
Generating RTLIL representation for module `\$__DFFS_PN1_'.
Generating RTLIL representation for module `\$__DFFS_NP0_'.
Generating RTLIL representation for module `\$__DFFS_NP1_'.
Generating RTLIL representation for module `\$__DFFS_PP0_'.
Generating RTLIL representation for module `\$__DFFS_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$__DFFSE_NN0'.
Generating RTLIL representation for module `\$__DFFSE_NN1'.
Generating RTLIL representation for module `\$__DFFSE_PN0'.
Generating RTLIL representation for module `\$__DFFSE_PN1'.
Generating RTLIL representation for module `\$__DFFSE_NP0'.
Generating RTLIL representation for module `\$__DFFSE_NP1'.
Generating RTLIL representation for module `\$__DFFSE_PP0'.
Generating RTLIL representation for module `\$__DFFSE_PP1'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

3.38.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~74 debug messages>

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_checkered.
<suppressed ~1196 debug messages>

3.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

3.41. Executing ECP5_FFINIT pass (implement FF init values).
Handling FF init values in top_checkered.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$1607 (TRELLIS_FF): \oled_video_inst.delay_set = 0

3.42. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in top_checkered.

3.43. Executing ATTRMVCP pass (move or copy attributes).

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_checkered..
Removed 2 unused cells and 743 unused wires.
<suppressed ~3 debug messages>

3.45. Executing TECHMAP pass (map to technology primitives).

3.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

3.45.2. Continuing TECHMAP pass.
No more expansions possible.

3.46. Executing ABC pass (technology mapping using ABC).

3.46.1. Extracting gate netlist of module `\top_checkered' to `<abc-temp-dir>/input.blif'..
Extracted 2070 gates and 2161 wires to a netlist network with 89 inputs and 106 outputs.

3.46.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: Currently "mfs" cannot process the network containing nodes with more than 6 fanins.
ABC: + dress 
ABC: Total number of equiv classes                =      66.
ABC: Participating nodes from both networks       =     994.
ABC: Participating nodes from the first network   =     105. (  86.78 % of nodes)
ABC: Participating nodes from the second network  =     889. ( 734.71 % of nodes)
ABC: Node pairs (any polarity)                    =     105. (  86.78 % of names can be moved)
ABC: Node pairs (same polarity)                   =     105. (  86.78 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

3.46.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      120
ABC RESULTS:        internal signals:     1966
ABC RESULTS:           input signals:       89
ABC RESULTS:          output signals:      106
Removing temp directory.
Removed 0 unused cells and 1177 unused wires.

3.47. Executing TECHMAP pass (map to technology primitives).

3.47.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFS_NN0_'.
Generating RTLIL representation for module `\$__DFFS_NN1_'.
Generating RTLIL representation for module `\$__DFFS_PN0_'.
Generating RTLIL representation for module `\$__DFFS_PN1_'.
Generating RTLIL representation for module `\$__DFFS_NP0_'.
Generating RTLIL representation for module `\$__DFFS_NP1_'.
Generating RTLIL representation for module `\$__DFFS_PP0_'.
Generating RTLIL representation for module `\$__DFFS_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$__DFFSE_NN0'.
Generating RTLIL representation for module `\$__DFFSE_NN1'.
Generating RTLIL representation for module `\$__DFFSE_PN0'.
Generating RTLIL representation for module `\$__DFFSE_PN1'.
Generating RTLIL representation for module `\$__DFFSE_NP0'.
Generating RTLIL representation for module `\$__DFFSE_NP1'.
Generating RTLIL representation for module `\$__DFFSE_PP0'.
Generating RTLIL representation for module `\$__DFFSE_PP1'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

3.47.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod$56f3e246421b6b29fd066d86d01fc72a1f44c94f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=1 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod$3dd1cfeaac2399e8e1df42382a37ba2eafacb216\$lut for cells of type $lut.
Using template $paramod$06cd879e6dac0edb519d36ef541fed502ac197d8\$lut for cells of type $lut.
Using template $paramod$7aaf170c38d960c4210633e67c529865c0fa93e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111010111100110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=2147418112 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'10001000111100000000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=16187392 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=4351 for cells of type $lut.
Using template $paramod\$lut\WIDTH=5\LUT=32'11111111100011110000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
No more expansions possible.
<suppressed ~450 debug messages>
Removed 0 unused cells and 224 unused wires.

3.48. Executing AUTONAME pass.
Renamed 3562 objects in module top_checkered (32 iterations).
<suppressed ~681 debug messages>

3.49. Executing HIERARCHY pass (managing design hierarchy).

3.49.1. Analyzing design hierarchy..
Top module:  \top_checkered

3.49.2. Analyzing design hierarchy..
Top module:  \top_checkered
Removed 0 unused modules.

3.50. Printing statistics.

=== top_checkered ===

   Number of wires:                443
   Number of wire bits:           1541
   Number of public wires:         443
   Number of public wire bits:    1541
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                371
     CCU2C                          53
     L6MUX21                         9
     LUT4                          178
     PFUMX                          57
     TRELLIS_FF                     74

3.51. Executing CHECK pass (checking for obvious problems).
checking module top_checkered..
found and reported 0 problems.

3.52. Executing JSON backend.

Warnings: 2 unique messages, 4 total
End of script. Logfile hash: 58ec560ada
CPU: user 2.73s system 0.06s, MEM: 37.23 MB total, 28.54 MB resident
Yosys 0.9+932 (git sha1 f8d5920a, clang 8.0.0-3 -fPIC -Os)
Time spent: 30% 15x read_verilog (0 sec), 23% 8x techmap (0 sec), ...
nextpnr-ecp5 --25k --package CABGA381 --freq 25 --textcfg  bin/toplevel.config --json bin/toplevel.json --lpf ulx3s_v20.lpf 
ecppack --idcode 0x21111043 bin/toplevel.config bin/toplevel.bit
