Analysis & Synthesis report for list_1
Tue Sep 19 13:43:22 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: exercise4tb:e4tb|exercise4:e4
 10. Parameter Settings for User Entity Instance: exercise6tb:e6tb|exercise6:e6
 11. Port Connectivity Checks: "exercise7tb:e7tb|exercise7:e7"
 12. Port Connectivity Checks: "exercise6tb:e6tb|exercise6:e6"
 13. Port Connectivity Checks: "exercise5tb:e5tb|exercise5:e5"
 14. Port Connectivity Checks: "exercise4tb:e4tb|exercise4:e4"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Sep 19 13:43:22 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; list_1                                      ;
; Top-level Entity Name           ; list_1                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; list_1             ; list_1             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                             ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+
; exercise7.v                      ; yes             ; User Verilog HDL File  ; /home/joao/Code/computer_architecture/list_1/exercise7.v ;         ;
; exercise4.v                      ; yes             ; User Verilog HDL File  ; /home/joao/Code/computer_architecture/list_1/exercise4.v ;         ;
; exercise6.v                      ; yes             ; User Verilog HDL File  ; /home/joao/Code/computer_architecture/list_1/exercise6.v ;         ;
; exercise5.v                      ; yes             ; User Verilog HDL File  ; /home/joao/Code/computer_architecture/list_1/exercise5.v ;         ;
; list_1.v                         ; yes             ; User Verilog HDL File  ; /home/joao/Code/computer_architecture/list_1/list_1.v    ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 0         ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 0         ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 0         ;
;     -- 5 input functions                    ; 0         ;
;     -- 4 input functions                    ; 0         ;
;     -- <=3 input functions                  ; 0         ;
;                                             ;           ;
; Dedicated logic registers                   ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 2         ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; input_tmp ;
; Maximum fan-out                             ; 1         ;
; Total fan-out                               ; 2         ;
; Average fan-out                             ; 0.50      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |list_1                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |list_1             ; list_1      ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exercise4tb:e4tb|exercise4:e4 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WAIT           ; 000   ; Unsigned Binary                                   ;
; UP             ; 010   ; Unsigned Binary                                   ;
; DOWN           ; 011   ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: exercise6tb:e6tb|exercise6:e6 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; IC             ; 000   ; Unsigned Binary                                   ;
; IC2            ; 001   ; Unsigned Binary                                   ;
; DS             ; 010   ; Unsigned Binary                                   ;
; DS2            ; 011   ; Unsigned Binary                                   ;
; DQ             ; 100   ; Unsigned Binary                                   ;
; DQ2            ; 101   ; Unsigned Binary                                   ;
; LV             ; 110   ; Unsigned Binary                                   ;
; RC             ; 111   ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exercise7tb:e7tb|exercise7:e7"                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; read_data_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_data_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exercise6tb:e6tb|exercise6:e6"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exercise5tb:e5tb|exercise5:e5"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; number ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "exercise4tb:e4tb|exercise4:e4"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Sep 19 13:43:11 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off list_1 -c list_1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 4 design units, including 4 entities, in source file exercise1.v
    Info (12023): Found entity 1: exercise1a File: /home/joao/Code/computer_architecture/list_1/exercise1.v Line: 2
    Info (12023): Found entity 2: exercise1b File: /home/joao/Code/computer_architecture/list_1/exercise1.v Line: 13
    Info (12023): Found entity 3: exercise1c File: /home/joao/Code/computer_architecture/list_1/exercise1.v Line: 25
    Info (12023): Found entity 4: exercise1d File: /home/joao/Code/computer_architecture/list_1/exercise1.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file exercise7.v
    Info (12023): Found entity 1: exercise7 File: /home/joao/Code/computer_architecture/list_1/exercise7.v Line: 4
    Info (12023): Found entity 2: exercise7tb File: /home/joao/Code/computer_architecture/list_1/exercise7.v Line: 41
Info (12021): Found 2 design units, including 2 entities, in source file exercise4.v
    Info (12023): Found entity 1: exercise4 File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 9
    Info (12023): Found entity 2: exercise4tb File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 65
Info (12021): Found 2 design units, including 2 entities, in source file exercise3.v
    Info (12023): Found entity 1: half_adder File: /home/joao/Code/computer_architecture/list_1/exercise3.v Line: 3
    Info (12023): Found entity 2: exercise3 File: /home/joao/Code/computer_architecture/list_1/exercise3.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file exercise2.v
    Info (12023): Found entity 1: exercise2 File: /home/joao/Code/computer_architecture/list_1/exercise2.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file exercise6.v
    Info (12023): Found entity 1: exercise6 File: /home/joao/Code/computer_architecture/list_1/exercise6.v Line: 15
    Info (12023): Found entity 2: exercise6tb File: /home/joao/Code/computer_architecture/list_1/exercise6.v Line: 82
Info (12021): Found 2 design units, including 2 entities, in source file exercise5.v
    Info (12023): Found entity 1: exercise5 File: /home/joao/Code/computer_architecture/list_1/exercise5.v Line: 3
    Info (12023): Found entity 2: exercise5tb File: /home/joao/Code/computer_architecture/list_1/exercise5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file list_1.v
    Info (12023): Found entity 1: list_1 File: /home/joao/Code/computer_architecture/list_1/list_1.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at exercise3.v(35): created implicit net for "carry_out" File: /home/joao/Code/computer_architecture/list_1/exercise3.v Line: 35
Info (12127): Elaborating entity "list_1" for the top level hierarchy
Warning (10034): Output port "output_tmp" at list_1.v(2) has no driver File: /home/joao/Code/computer_architecture/list_1/list_1.v Line: 2
Info (12128): Elaborating entity "exercise4tb" for hierarchy "exercise4tb:e4tb" File: /home/joao/Code/computer_architecture/list_1/list_1.v Line: 4
Warning (10175): Verilog HDL warning at exercise4.v(80): ignoring unsupported system task File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 80
Warning (10175): Verilog HDL warning at exercise4.v(101): ignoring unsupported system task File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 101
Info (12128): Elaborating entity "exercise4" for hierarchy "exercise4tb:e4tb|exercise4:e4" File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at exercise4.v(20): object "next_floor" assigned a value but never read File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 20
Warning (10230): Verilog HDL assignment warning at exercise4.v(26): truncated value with size 3 to match size of target (2) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 26
Warning (10230): Verilog HDL assignment warning at exercise4.v(30): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 30
Warning (10230): Verilog HDL assignment warning at exercise4.v(31): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 31
Warning (10230): Verilog HDL assignment warning at exercise4.v(32): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 32
Warning (10230): Verilog HDL assignment warning at exercise4.v(33): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 33
Warning (10230): Verilog HDL assignment warning at exercise4.v(34): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 34
Warning (10230): Verilog HDL assignment warning at exercise4.v(35): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 35
Warning (10230): Verilog HDL assignment warning at exercise4.v(36): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 36
Warning (10270): Verilog HDL Case Statement warning at exercise4.v(29): incomplete case statement has no default case item File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 29
Warning (10230): Verilog HDL assignment warning at exercise4.v(43): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 43
Warning (10230): Verilog HDL assignment warning at exercise4.v(44): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 44
Warning (10230): Verilog HDL assignment warning at exercise4.v(45): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 45
Warning (10230): Verilog HDL assignment warning at exercise4.v(46): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 46
Warning (10230): Verilog HDL assignment warning at exercise4.v(47): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 47
Warning (10230): Verilog HDL assignment warning at exercise4.v(48): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 48
Warning (10230): Verilog HDL assignment warning at exercise4.v(49): truncated value with size 32 to match size of target (4) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 49
Warning (10270): Verilog HDL Case Statement warning at exercise4.v(41): incomplete case statement has no default case item File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 41
Warning (10230): Verilog HDL assignment warning at exercise4.v(55): truncated value with size 3 to match size of target (2) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 55
Warning (10230): Verilog HDL assignment warning at exercise4.v(58): truncated value with size 3 to match size of target (2) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 58
Warning (10240): Verilog HDL Always Construct warning at exercise4.v(24): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at exercise4.v(24): inferring latch(es) for variable "next_floor_u", which holds its previous value in one or more paths through the always construct File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at exercise4.v(24): inferring latch(es) for variable "next_floor_d", which holds its previous value in one or more paths through the always construct File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 24
Info (10041): Inferred latch for "next_floor_d[0]" at exercise4.v(29) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 29
Info (10041): Inferred latch for "next_floor_d[1]" at exercise4.v(29) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 29
Info (10041): Inferred latch for "next_floor_d[2]" at exercise4.v(29) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 29
Info (10041): Inferred latch for "next_floor_d[3]" at exercise4.v(29) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 29
Info (10041): Inferred latch for "next_floor_u[0]" at exercise4.v(29) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 29
Info (10041): Inferred latch for "next_floor_u[1]" at exercise4.v(29) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 29
Info (10041): Inferred latch for "next_floor_u[2]" at exercise4.v(29) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 29
Info (10041): Inferred latch for "next_floor_u[3]" at exercise4.v(29) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 29
Info (10041): Inferred latch for "state[0]" at exercise4.v(29) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 29
Info (10041): Inferred latch for "state[1]" at exercise4.v(29) File: /home/joao/Code/computer_architecture/list_1/exercise4.v Line: 29
Info (12128): Elaborating entity "exercise5tb" for hierarchy "exercise5tb:e5tb" File: /home/joao/Code/computer_architecture/list_1/list_1.v Line: 5
Warning (10175): Verilog HDL warning at exercise5.v(61): ignoring unsupported system task File: /home/joao/Code/computer_architecture/list_1/exercise5.v Line: 61
Warning (10755): Verilog HDL warning at exercise5.v(65): assignments to clock create a combinational loop File: /home/joao/Code/computer_architecture/list_1/exercise5.v Line: 65
Info (12128): Elaborating entity "exercise5" for hierarchy "exercise5tb:e5tb|exercise5:e5" File: /home/joao/Code/computer_architecture/list_1/exercise5.v Line: 51
Info (12128): Elaborating entity "exercise6tb" for hierarchy "exercise6tb:e6tb" File: /home/joao/Code/computer_architecture/list_1/list_1.v Line: 6
Warning (10175): Verilog HDL warning at exercise6.v(125): ignoring unsupported system task File: /home/joao/Code/computer_architecture/list_1/exercise6.v Line: 125
Info (12128): Elaborating entity "exercise6" for hierarchy "exercise6tb:e6tb|exercise6:e6" File: /home/joao/Code/computer_architecture/list_1/exercise6.v Line: 104
Warning (10240): Verilog HDL Always Construct warning at exercise6.v(31): inferring latch(es) for variable "state", which holds its previous value in one or more paths through the always construct File: /home/joao/Code/computer_architecture/list_1/exercise6.v Line: 31
Info (10041): Inferred latch for "state[0]" at exercise6.v(31) File: /home/joao/Code/computer_architecture/list_1/exercise6.v Line: 31
Info (10041): Inferred latch for "state[1]" at exercise6.v(31) File: /home/joao/Code/computer_architecture/list_1/exercise6.v Line: 31
Info (10041): Inferred latch for "state[2]" at exercise6.v(31) File: /home/joao/Code/computer_architecture/list_1/exercise6.v Line: 31
Info (12128): Elaborating entity "exercise7tb" for hierarchy "exercise7tb:e7tb" File: /home/joao/Code/computer_architecture/list_1/list_1.v Line: 7
Warning (10175): Verilog HDL warning at exercise7.v(82): ignoring unsupported system task File: /home/joao/Code/computer_architecture/list_1/exercise7.v Line: 82
Warning (10755): Verilog HDL warning at exercise7.v(86): assignments to clk create a combinational loop File: /home/joao/Code/computer_architecture/list_1/exercise7.v Line: 86
Info (12128): Elaborating entity "exercise7" for hierarchy "exercise7tb:e7tb|exercise7:e7" File: /home/joao/Code/computer_architecture/list_1/exercise7.v Line: 60
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "exercise7tb:e7tb|clk" is missing source, defaulting to GND File: /home/joao/Code/computer_architecture/list_1/exercise7.v Line: 49
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "exercise5tb:e5tb|clock" is missing source, defaulting to GND File: /home/joao/Code/computer_architecture/list_1/exercise5.v Line: 41
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "output_tmp" is stuck at GND File: /home/joao/Code/computer_architecture/list_1/list_1.v Line: 2
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "input_tmp" File: /home/joao/Code/computer_architecture/list_1/list_1.v Line: 2
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 988 megabytes
    Info: Processing ended: Tue Sep 19 13:43:22 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:21


