head	1.15;
access;
symbols
	binutils-2_24-branch:1.15.0.2
	binutils-2_24-branchpoint:1.15
	binutils-2_21_1:1.13
	binutils-2_23_2:1.13
	binutils-2_23_1:1.13
	binutils-2_23:1.13
	binutils-2_23-branch:1.13.0.10
	binutils-2_23-branchpoint:1.13
	binutils-2_22_branch:1.13.0.8
	binutils-2_22:1.13
	binutils-2_22-branch:1.13.0.6
	binutils-2_22-branchpoint:1.13
	binutils-2_21:1.13
	binutils-2_21-branch:1.13.0.4
	binutils-2_21-branchpoint:1.13
	binutils-2_20_1:1.13
	binutils-2_20:1.13
	binutils-arc-20081103-branch:1.12.0.10
	binutils-arc-20081103-branchpoint:1.12
	binutils-2_20-branch:1.13.0.2
	binutils-2_20-branchpoint:1.13
	dje-cgen-play1-branch:1.12.0.8
	dje-cgen-play1-branchpoint:1.12
	arc-20081103-branch:1.12.0.6
	arc-20081103-branchpoint:1.12
	binutils-2_19_1:1.12
	binutils-2_19:1.12
	binutils-2_19-branch:1.12.0.4
	binutils-2_19-branchpoint:1.12
	binutils-2_18:1.12
	binutils-2_18-branch:1.12.0.2
	binutils-2_18-branchpoint:1.12
	binutils-csl-coldfire-4_1-32:1.11
	binutils-csl-sourcerygxx-4_1-32:1.11
	binutils-csl-innovasic-fido-3_4_4-33:1.11
	binutils-csl-sourcerygxx-3_4_4-32:1.11
	binutils-csl-coldfire-4_1-30:1.11
	binutils-csl-sourcerygxx-4_1-30:1.11
	binutils-csl-coldfire-4_1-28:1.11
	binutils-csl-sourcerygxx-4_1-29:1.11
	binutils-csl-sourcerygxx-4_1-28:1.11
	binutils-csl-arm-2006q3-27:1.11
	binutils-csl-sourcerygxx-4_1-27:1.11
	binutils-csl-arm-2006q3-26:1.11
	binutils-csl-sourcerygxx-4_1-26:1.11
	binutils-csl-sourcerygxx-4_1-25:1.11
	binutils-csl-sourcerygxx-4_1-24:1.11
	binutils-csl-sourcerygxx-4_1-23:1.11
	binutils-csl-sourcerygxx-4_1-21:1.11
	binutils-csl-arm-2006q3-21:1.11
	binutils-csl-sourcerygxx-4_1-22:1.11
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.11
	binutils-csl-sourcerygxx-4_1-20:1.11
	binutils-csl-arm-2006q3-19:1.11
	binutils-csl-sourcerygxx-4_1-19:1.11
	binutils-csl-sourcerygxx-4_1-18:1.11
	binutils-csl-renesas-4_1-9:1.11
	binutils-csl-sourcerygxx-3_4_4-25:1.11
	binutils-csl-renesas-4_1-8:1.11
	binutils-csl-renesas-4_1-7:1.11
	binutils-csl-renesas-4_1-6:1.11
	binutils-csl-sourcerygxx-4_1-17:1.11
	binutils-csl-sourcerygxx-4_1-14:1.11
	binutils-csl-sourcerygxx-4_1-15:1.11
	binutils-csl-sourcerygxx-4_1-13:1.11
	binutils-2_17:1.11
	binutils-csl-sourcerygxx-4_1-12:1.11
	binutils-csl-sourcerygxx-3_4_4-21:1.11
	binutils-csl-wrs-linux-3_4_4-24:1.11
	binutils-csl-wrs-linux-3_4_4-23:1.11
	binutils-csl-sourcerygxx-4_1-9:1.11
	binutils-csl-sourcerygxx-4_1-8:1.11
	binutils-csl-sourcerygxx-4_1-7:1.11
	binutils-csl-arm-2006q1-6:1.11
	binutils-csl-sourcerygxx-4_1-6:1.11
	binutils-csl-wrs-linux-3_4_4-22:1.11
	binutils-csl-coldfire-4_1-11:1.11
	binutils-csl-sourcerygxx-3_4_4-19:1.11
	binutils-csl-coldfire-4_1-10:1.11
	binutils-csl-sourcerygxx-4_1-5:1.11
	binutils-csl-sourcerygxx-4_1-4:1.11
	binutils-csl-wrs-linux-3_4_4-21:1.11
	binutils-csl-morpho-4_1-4:1.11
	binutils-csl-sourcerygxx-3_4_4-17:1.11
	binutils-csl-wrs-linux-3_4_4-20:1.11
	binutils-2_17-branch:1.11.0.10
	binutils-2_17-branchpoint:1.11
	binutils-csl-2_17-branch:1.11.0.8
	binutils-csl-2_17-branchpoint:1.11
	binutils-csl-gxxpro-3_4-branch:1.11.0.6
	binutils-csl-gxxpro-3_4-branchpoint:1.11
	binutils-2_16_1:1.11
	binutils-csl-arm-2005q1b:1.11
	binutils-2_16:1.11
	binutils-csl-arm-2005q1a:1.11
	binutils-csl-arm-2005q1-branch:1.11.0.4
	binutils-csl-arm-2005q1-branchpoint:1.11
	binutils-2_16-branch:1.11.0.2
	binutils-2_16-branchpoint:1.11
	csl-arm-2004-q3d:1.10
	csl-arm-2004-q3:1.10
	binutils-2_15:1.9
	binutils-2_15-branchpoint:1.9
	csl-arm-2004-q1a:1.10
	csl-arm-2004-q1:1.10
	binutils-2_15-branch:1.9.0.6
	cagney_bfdfile-20040213-branch:1.9.0.4
	cagney_bfdfile-20040213-branchpoint:1.9
	cagney_bigcore-20040122-branch:1.9.0.2
	cagney_bigcore-20040122-branchpoint:1.9
	csl-arm-2003-q4:1.9
	binutils-2_14:1.5
	binutils-2_14-branch:1.5.0.2
	binutils-2_14-branchpoint:1.5
	binutils-2_13_2_1:1.4
	binutils-2_13_2:1.4
	binutils-2_13_1:1.4
	binutils-2_13:1.4
	binutils-2_13-branchpoint:1.4
	binutils-2_13-branch:1.4.0.4
	binutils-2_12_1:1.4
	binutils-2_12:1.4
	binutils-2_12-branch:1.4.0.2
	binutils-2_12-branchpoint:1.4
	cygnus_cvs_20020108_pre:1.4
	binutils-2_11_2:1.3.4.1
	binutils-2_11_1:1.3.4.1
	binutils-2_11:1.3
	x86_64versiong3:1.3
	binutils-2_11-branch:1.3.0.4
	binutils-2_10_1:1.3
	binutils-2_10:1.3
	binutils-2_10-branch:1.3.0.2
	binutils-2_10-branchpoint:1.3
	binutils_latest_snapshot:1.15
	repo-unification-2000-02-06:1.2
	binu_ss_19990721:1.1.1.1
	binu_ss_19990602:1.1.1.1
	binu_ss_19990502:1.1.1.1
	cygnus:1.1.1;
locks; strict;
comment	@# @;


1.15
date	2013.08.23.07.54.18;	author nickc;	state Exp;
branches;
next	1.14;

1.14
date	2013.01.10.19.51.55;	author hjl;	state Exp;
branches;
next	1.13;

1.13
date	2009.09.02.07.24.21;	author amodra;	state Exp;
branches;
next	1.12;

1.12
date	2006.07.24.13.49.49;	author nickc;	state Exp;
branches;
next	1.11;

1.11
date	2005.03.03.01.29.54;	author amodra;	state Exp;
branches;
next	1.10;

1.10
date	2004.02.27.14.13.18;	author nickc;	state Exp;
branches;
next	1.9;

1.9
date	2003.12.19.11.44.01;	author nickc;	state Exp;
branches;
next	1.8;

1.8
date	2003.12.17.09.41.06;	author nickc;	state Exp;
branches;
next	1.7;

1.7
date	2003.12.03.17.38.46;	author nickc;	state Exp;
branches;
next	1.6;

1.6
date	2003.07.07.10.24.08;	author nickc;	state Exp;
branches;
next	1.5;

1.5
date	2003.04.22.16.20.50;	author nickc;	state Exp;
branches;
next	1.4;

1.4
date	2001.03.08.23.24.26;	author nickc;	state Exp;
branches;
next	1.3;

1.3
date	2000.03.07.00.06.52;	author nickc;	state Exp;
branches
	1.3.4.1;
next	1.2;

1.2
date	99.10.05.00.41.22;	author devans;	state Exp;
branches;
next	1.1;

1.1
date	99.05.03.07.28.44;	author rth;	state Exp;
branches
	1.1.1.1;
next	;

1.3.4.1
date	2001.06.07.03.15.36;	author amodra;	state Exp;
branches;
next	;

1.1.1.1
date	99.05.03.07.28.44;	author rth;	state Exp;
branches;
next	;


desc
@@


1.15
log
@	PR binutils/15834
	Fix typos:
---
 bfd/bfdio.c                                  |  2 +-
 bfd/elf32-spu.c                              |  2 +-
 bfd/elfnn-aarch64.c                          |  2 +-
 binutils/od-xcoff.c                          |  2 +-
 config/tcl.m4                                |  2 +-
 gas/config/tc-ia64.c                         |  2 +-
 gas/config/tc-sparc.c                        |  2 +-
 gas/config/tc-z80.c                          | 12 ++++++------
 gas/doc/c-i386.texi                          |  6 +++---
 gas/doc/c-m32r.texi                          |  2 +-
 gas/testsuite/gas/d10v/instruction_packing.d |  2 +-
 gas/testsuite/gas/z80/atend.d                |  2 +-
 gold/object.h                                |  2 +-
 include/gdb/remote-sim.h                     |  2 +-
 include/opcode/ChangeLog                     |  2 +-
 include/opcode/i960.h                        |  2 +-
 ld/testsuite/ld-mips-elf/mips16-pic-1.inc    |  2 +-
 opcodes/aarch64-asm.c                        |  2 +-
 opcodes/aarch64-dis.c                        |  2 +-
 opcodes/msp430-dis.c                         |  2 +-
@
text
@@@c Copyright 1991-2013 Free Software Foundation, Inc.
@@c This is part of the GAS manual.
@@c For copying conditions, see the file as.texinfo.
@@ifset GENERIC
@@page
@@node M32R-Dependent
@@chapter M32R Dependent Features
@@end ifset
@@ifclear GENERIC
@@node Machine Dependencies
@@chapter M32R Dependent Features
@@end ifclear

@@cindex M32R support
@@menu
* M32R-Opts::                   M32R Options
* M32R-Directives::             M32R Directives
* M32R-Warnings::               M32R Warnings
@@end menu

@@node M32R-Opts
@@section M32R Options

@@cindex options, M32R
@@cindex M32R options

The Renease M32R version of @@code{@@value{AS}} has a few machine
dependent options:

@@table @@code

@@item -m32rx
@@cindex @@samp{-m32rx} option, M32RX
@@cindex architecture options, M32RX
@@cindex M32R architecture options
@@code{@@value{AS}} can assemble code for several different members of the
Renesas M32R family.  Normally the default is to assemble code for
the M32R microprocessor.  This option may be used to change the default
to the M32RX microprocessor, which adds some more instructions to the
basic M32R instruction set, and some additional parameters to some of
the original instructions.

@@item -m32r2
@@cindex @@samp{-m32rx} option, M32R2
@@cindex architecture options, M32R2
@@cindex M32R architecture options
This option changes the target processor to the M32R2
microprocessor.

@@item -m32r
@@cindex @@samp{-m32r} option, M32R
@@cindex architecture options, M32R
@@cindex M32R architecture options
This option can be used to restore the assembler's default behaviour of
assembling for the M32R microprocessor.  This can be useful if the
default has been changed by a previous command line option.

@@item -little
@@cindex @@code{-little} option, M32R
This option tells the assembler to produce little-endian code and
data.  The default is dependent upon how the toolchain was
configured.

@@item -EL
@@cindex @@code{-EL} option, M32R
This is a synonym for @@emph{-little}.

@@item -big
@@cindex @@code{-big} option, M32R
This option tells the assembler to produce big-endian code and
data.

@@item -EB
@@cindex @@code{-EB} option, M32R
This is a synonum for @@emph{-big}.

@@item -KPIC
@@cindex @@code{-KPIC} option, M32R
@@cindex PIC code generation for M32R
This option specifies that the output of the assembler should be
marked as position-independent code (PIC).

@@item -parallel
@@cindex @@code{-parallel} option, M32RX
This option tells the assembler to attempts to combine two sequential
instructions into a single, parallel instruction, where it is legal to
do so.

@@item -no-parallel
@@cindex @@code{-no-parallel} option, M32RX
This option disables a previously enabled @@emph{-parallel} option.

@@item -no-bitinst
@@cindex @@samp{-no-bitinst}, M32R2
This option disables the support for the extended bit-field
instructions provided by the M32R2.  If this support needs to be
re-enabled the @@emph{-bitinst} switch can be used to restore it.

@@item -O
@@cindex @@code{-O} option, M32RX
This option tells the assembler to attempt to optimize the
instructions that it produces.  This includes filling delay slots and
converting sequential instructions into parallel ones.  This option
implies @@emph{-parallel}.

@@item -warn-explicit-parallel-conflicts
@@cindex @@samp{-warn-explicit-parallel-conflicts} option, M32RX
Instructs @@code{@@value{AS}} to produce warning messages when
questionable parallel instructions are encountered.  This option is
enabled by default, but @@code{@@value{GCC}} disables it when it invokes
@@code{@@value{AS}} directly.  Questionable instructions are those whose
behaviour would be different if they were executed sequentially.  For
example the code fragment @@samp{mv r1, r2 || mv r3, r1} produces a
different result from @@samp{mv r1, r2 \n mv r3, r1} since the former
moves r1 into r3 and then r2 into r1, whereas the later moves r2 into r1
and r3.

@@item -Wp
@@cindex @@samp{-Wp} option, M32RX
This is a shorter synonym for the @@emph{-warn-explicit-parallel-conflicts}
option.

@@item -no-warn-explicit-parallel-conflicts
@@cindex @@samp{-no-warn-explicit-parallel-conflicts} option, M32RX
Instructs @@code{@@value{AS}} not to produce warning messages when
questionable parallel instructions are encountered.

@@item -Wnp
@@cindex @@samp{-Wnp} option, M32RX
This is a shorter synonym for the @@emph{-no-warn-explicit-parallel-conflicts}
option.

@@item -ignore-parallel-conflicts
@@cindex @@samp{-ignore-parallel-conflicts} option, M32RX
This option tells the assembler's to stop checking parallel
instructions for constraint violations.  This ability is provided for
hardware vendors testing chip designs and should not be used under
normal circumstances.

@@item -no-ignore-parallel-conflicts
@@cindex @@samp{-no-ignore-parallel-conflicts} option, M32RX
This option restores the assembler's default behaviour of checking
parallel instructions to detect constraint violations.

@@item -Ip
@@cindex @@samp{-Ip} option, M32RX
This is a shorter synonym for the @@emph{-ignore-parallel-conflicts}
option.

@@item -nIp
@@cindex @@samp{-nIp} option, M32RX
This is a shorter synonym for the @@emph{-no-ignore-parallel-conflicts}
option.

@@item -warn-unmatched-high
@@cindex @@samp{-warn-unmatched-high} option, M32R
This option tells the assembler to produce a warning message if a
@@code{.high} pseudo op is encountered without a matching @@code{.low}
pseudo op.  The presence of such an unmatched pseudo op usually
indicates a programming error.

@@item -no-warn-unmatched-high
@@cindex @@samp{-no-warn-unmatched-high} option, M32R
Disables a previously enabled @@emph{-warn-unmatched-high} option.

@@item -Wuh
@@cindex @@samp{-Wuh} option, M32RX
This is a shorter synonym for the @@emph{-warn-unmatched-high} option.

@@item -Wnuh
@@cindex @@samp{-Wnuh} option, M32RX
This is a shorter synonym for the @@emph{-no-warn-unmatched-high} option.

@@end table

@@node M32R-Directives
@@section M32R Directives
@@cindex directives, M32R
@@cindex M32R directives

The Renease M32R version of @@code{@@value{AS}} has a few architecture
specific directives:

@@table @@code

@@cindex @@code{low} directive, M32R
@@item low @@var{expression}
The @@code{low} directive computes the value of its expression and
places the lower 16-bits of the result into the immediate-field of the
instruction.  For example:

@@smallexample
   or3   r0, r0, #low(0x12345678) ; compute r0 = r0 | 0x5678
   add3, r0, r0, #low(fred)   ; compute r0 = r0 + low 16-bits of address of fred
@@end smallexample

@@item high @@var{expression}
@@cindex @@code{high} directive, M32R
The @@code{high} directive computes the value of its expression and
places the upper 16-bits of the result into the immediate-field of the
instruction.  For example:

@@smallexample
   seth  r0, #high(0x12345678) ; compute r0 = 0x12340000
   seth, r0, #high(fred)       ; compute r0 = upper 16-bits of address of fred
@@end smallexample

@@item shigh @@var{expression}
@@cindex @@code{shigh} directive, M32R
The @@code{shigh} directive is very similar to the @@code{high}
directive.  It also computes the value of its expression and places
the upper 16-bits of the result into the immediate-field of the
instruction.  The difference is that @@code{shigh} also checks to see
if the lower 16-bits could be interpreted as a signed number, and if
so it assumes that a borrow will occur from the upper-16 bits.  To
compensate for this the @@code{shigh} directive pre-biases the upper
16 bit value by adding one to it.  For example:

For example:

@@smallexample
   seth  r0, #shigh(0x12345678) ; compute r0 = 0x12340000
   seth  r0, #shigh(0x00008000) ; compute r0 = 0x00010000
@@end smallexample

In the second example the lower 16-bits are 0x8000.  If these are
treated as a signed value and sign extended to 32-bits then the value
becomes 0xffff8000.  If this value is then added to 0x00010000 then
the result is 0x00008000.

This behaviour is to allow for the different semantics of the
@@code{or3} and @@code{add3} instructions.  The @@code{or3} instruction
treats its 16-bit immediate argument as unsigned whereas the
@@code{add3} treats its 16-bit immediate as a signed value.  So for
example:

@@smallexample
   seth  r0, #shigh(0x00008000)
   add3  r0, r0, #low(0x00008000)
@@end smallexample

Produces the correct result in r0, whereas:

@@smallexample
   seth  r0, #shigh(0x00008000)
   or3   r0, r0, #low(0x00008000)
@@end smallexample

Stores 0xffff8000 into r0.

Note - the @@code{shigh} directive does not know where in the assembly
source code the lower 16-bits of the value are going set, so it cannot
check to make sure that an @@code{or3} instruction is being used rather
than an @@code{add3} instruction.  It is up to the programmer to make
sure that correct directives are used.

@@cindex @@code{.m32r} directive, M32R
@@item .m32r
The directive performs a similar thing as the @@emph{-m32r} command
line option.  It tells the assembler to only accept M32R instructions
from now on.  An instructions from later M32R architectures are
refused.

@@cindex @@code{.m32rx} directive, M32RX
@@item .m32rx
The directive performs a similar thing as the @@emph{-m32rx} command
line option.  It tells the assembler to start accepting the extra
instructions in the M32RX ISA as well as the ordinary M32R ISA.

@@cindex @@code{.m32r2} directive, M32R2
@@item .m32r2
The directive performs a similar thing as the @@emph{-m32r2} command
line option.  It tells the assembler to start accepting the extra
instructions in the M32R2 ISA as well as the ordinary M32R ISA.

@@cindex @@code{.little} directive, M32RX
@@item .little
The directive performs a similar thing as the @@emph{-little} command
line option.  It tells the assembler to start producing little-endian
code and data.  This option should be used with care as producing
mixed-endian binary files is fraught with danger.

@@cindex @@code{.big} directive, M32RX
@@item .big
The directive performs a similar thing as the @@emph{-big} command
line option.  It tells the assembler to start producing big-endian
code and data.  This option should be used with care as producing
mixed-endian binary files is fraught with danger.

@@end table

@@node M32R-Warnings
@@section M32R Warnings

@@cindex warnings, M32R
@@cindex M32R warnings

There are several warning and error messages that can be produced by
@@code{@@value{AS}} which are specific to the M32R:

@@table @@code

@@item output of 1st instruction is the same as an input to 2nd instruction - is this intentional ?
This message is only produced if warnings for explicit parallel
conflicts have been enabled.  It indicates that the assembler has
encountered a parallel instruction in which the destination register of
the left hand instruction is used as an input register in the right hand
instruction.  For example in this code fragment
@@samp{mv r1, r2 || neg r3, r1} register r1 is the destination of the
move instruction and the input to the neg instruction.

@@item output of 2nd instruction is the same as an input to 1st instruction - is this intentional ?
This message is only produced if warnings for explicit parallel
conflicts have been enabled.  It indicates that the assembler has
encountered a parallel instruction in which the destination register of
the right hand instruction is used as an input register in the left hand
instruction.  For example in this code fragment
@@samp{mv r1, r2 || neg r2, r3} register r2 is the destination of the
neg instruction and the input to the move instruction.

@@item instruction @@samp{...} is for the M32RX only
This message is produced when the assembler encounters an instruction
which is only supported by the M32Rx processor, and the @@samp{-m32rx}
command line flag has not been specified to allow assembly of such
instructions.

@@item unknown instruction @@samp{...}
This message is produced when the assembler encounters an instruction
which it does not recognize.

@@item only the NOP instruction can be issued in parallel on the m32r
This message is produced when the assembler encounters a parallel
instruction which does not involve a NOP instruction and the
@@samp{-m32rx} command line flag has not been specified.  Only the M32Rx
processor is able to execute two instructions in parallel.

@@item instruction @@samp{...} cannot be executed in parallel.
This message is produced when the assembler encounters a parallel
instruction which is made up of one or two instructions which cannot be
executed in parallel.

@@item Instructions share the same execution pipeline
This message is produced when the assembler encounters a parallel
instruction whoes components both use the same execution pipeline.

@@item Instructions write to the same destination register.
This message is produced when the assembler encounters a parallel
instruction where both components attempt to modify the same register.
For example these code fragments will produce this message:
@@samp{mv r1, r2 || neg r1, r3}
@@samp{jl r0 || mv r14, r1}
@@samp{st r2, @@@@-r1 || mv r1, r3}
@@samp{mv r1, r2 || ld r0, @@@@r1+}
@@samp{cmp r1, r2 || addx r3, r4} (Both write to the condition bit)

@@end table
@


1.14
log
@Remove trailing white spaces on gas

	* app.c: Remove trailing white spaces.
	* as.c: Likewise.
	* as.h: Likewise.
	* cond.c: Likewise.
	* dw2gencfi.c: Likewise.
	* dwarf2dbg.h: Likewise.
	* ecoff.c: Likewise.
	* input-file.c: Likewise.
	* itbl-lex.h: Likewise.
	* output-file.c: Likewise.
	* read.c: Likewise.
	* sb.c: Likewise.
	* subsegs.c: Likewise.
	* symbols.c: Likewise.
	* write.c: Likewise.
	* config/tc-i386.c: Likewise.
	* doc/Makefile.am: Likewise.
	* doc/Makefile.in: Likewise.
	* doc/c-aarch64.texi: Likewise.
	* doc/c-alpha.texi: Likewise.
	* doc/c-arc.texi: Likewise.
	* doc/c-arm.texi: Likewise.
	* doc/c-avr.texi: Likewise.
	* doc/c-bfin.texi: Likewise.
	* doc/c-cr16.texi: Likewise.
	* doc/c-d10v.texi: Likewise.
	* doc/c-d30v.texi: Likewise.
	* doc/c-h8300.texi: Likewise.
	* doc/c-hppa.texi: Likewise.
	* doc/c-i370.texi: Likewise.
	* doc/c-i386.texi: Likewise.
	* doc/c-i860.texi: Likewise.
	* doc/c-m32c.texi: Likewise.
	* doc/c-m32r.texi: Likewise.
	* doc/c-m68hc11.texi: Likewise.
	* doc/c-m68k.texi: Likewise.
	* doc/c-microblaze.texi: Likewise.
	* doc/c-mips.texi: Likewise.
	* doc/c-msp430.texi: Likewise.
	* doc/c-mt.texi: Likewise.
	* doc/c-s390.texi: Likewise.
	* doc/c-score.texi: Likewise.
	* doc/c-sh.texi: Likewise.
	* doc/c-sh64.texi: Likewise.
	* doc/c-tic54x.texi: Likewise.
	* doc/c-tic6x.texi: Likewise.
	* doc/c-v850.texi: Likewise.
	* doc/c-xc16x.texi: Likewise.
	* doc/c-xgate.texi: Likewise.
	* doc/c-xtensa.texi: Likewise.
	* doc/c-z80.texi: Likewise.
	* doc/internals.texi: Likewise.
@
text
@d1 1
a1 3
@@c Copyright 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999,
@@c 2000, 2003, 2004, 2006
@@c Free Software Foundation, Inc.
d47 1
a47 1
This option changes the target processor to the the M32R2
@


1.13
log
@update copyright dates
@
text
@d195 1
a195 1
   or3   r0, r0, #low(0x12345678) ; compute r0 = r0 | 0x5678 
d206 1
a206 1
   seth  r0, #high(0x12345678) ; compute r0 = 0x12340000 
d214 1
a214 1
the upper 16-bits of the result into the immediate-field of the 
d240 2
a241 2
   seth  r0, #shigh(0x00008000) 
   add3  r0, r0, #low(0x00008000) 
d247 2
a248 2
   seth  r0, #shigh(0x00008000) 
   or3   r0, r0, #low(0x00008000) 
d327 1
a327 1
instructions. 
d354 2
a355 2
@@samp{st r2, @@@@-r1 || mv r1, r3} 
@@samp{mv r1, r2 || ld r0, @@@@r1+} 
@


1.12
log
@Fix spelling typos
@
text
@d2 1
a2 1
@@c 2000, 2003, 2004
@


1.11
log
@update copyright dates
@
text
@d68 1
a68 1
This is a synonum for @@emph{-little}.
d113 1
a113 1
@@code{@@value{AS}} directly.  Questionable instructions are those whoes
d138 1
a138 1
instructions for contraint violations.  This ability is provided for
d160 2
a161 2
@@code{.high} pseudo op is encountered without a mathcing @@code{.low}
pseudo op.  The presence of such an unmatches pseudo op usually
d283 1
a283 1
mixed-endian binary files is frought with danger.
d290 1
a290 1
mixed-endian binary files is frought with danger.
d331 1
a331 1
which it does not recognise.
@


1.10
log
@Add -no-bitinst switch for M32R2
@
text
@d1 2
a2 2
@@c Copyright 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 2000,
@@c 2003, 2004
@


1.9
log
@Add support for m32r-linux target, including a RELA ABI and PIC.
@
text
@d1 2
a2 1
@@c Copyright 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 2000, 2003
d94 6
@


1.8
log
@Replace --error-explicit-parallel-conflicts with --ignore-parallel-conflitcs.
Add test of parallel constraint checking.
@
text
@d78 6
@


1.7
log
@Add support for the M32R2 processor.
@
text
@d122 6
a127 7
@@item -error-explicit-parallel-conflicts
@@cindex @@samp{-error-explicit-parallel-conflicts} option, M32RX
This option performs the same thing as the
@@emph{-warn-explicit-parallel-conflicts} expcept that instead of
warning messages being produced, error messages will be produced.  If
any error messages are generated then GAS will not produce an output
file.
d129 4
a132 4
@@item -no-error-explicit-parallel-conflicts
@@cindex @@samp{-no-error-explicit-parallel-conflicts} option, M32RX
This option disables a previously enabled
@@emph{-error-explicit-parallel-conflicts} option.
d134 3
a136 3
@@item -Ep
@@cindex @@samp{-Ep} option, M32RX
This is a shorter synonym for the @@emph{-error-explicit-parallel-conflicts}
d139 3
a141 3
@@item -Enp
@@cindex @@samp{-Enp} option, M32RX
This is a shorter synonym for the @@emph{-no-error-explicit-parallel-conflicts}
@


1.6
log
@Add documentation of M32R .high, .shigh and .low directives.
@
text
@d32 1
d44 7
d59 36
d122 42
d175 4
a178 3
@@cindex @@code{.low} directive, M32R
@@item .low @@var{expression}
The @@code{.low} directive computes the value of its expression and
d187 3
a189 3
@@item .high @@var{expression}
@@cindex @@code{.high} directive, M32R
The @@code{.high} directive computes the value of its expression and
d198 3
a200 3
@@item .shigh @@var{expression}
@@cindex @@code{.shigh} directive, M32R
The @@code{.shigh} directive is very similar to the @@code{.high}
d203 1
a203 1
instruction.  The difference is that @@code{.shigh} also checks to see
d206 1
a206 1
compensate for this the @@code{.shigh} directive pre-biases the upper
d246 34
@


1.5
log
@Replace references to Mitsubishi M32R with references to Renesas M32R.
@
text
@d1 1
a1 1
@@c Copyright 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 2000
d18 1
d80 81
d198 1
a198 1
which it doe snot recognise.
@


1.4
log
@Fix copyright notices
@
text
@d27 1
a27 1
The Mitsubishi M32R version of @@code{@@value{AS}} has a few machine
d36 1
a36 1
Mitsubishi M32R family.  Normally the default is to assemble code for
@


1.3
log
@Document new -m32r command line switch
@
text
@d1 2
a2 1
@@c Copyright (C) 1991, 92-98, 1999 Free Software Foundation, Inc.
@


1.3.4.1
log
@Update copyright notices.
@
text
@d1 1
a1 2
@@c Copyright 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 2000
@@c Free Software Foundation, Inc.
@


1.2
log
@add m32rx docs
@
text
@d41 8
@


1.1
log
@Initial revision
@
text
@d1 1
a1 1
@@c Copyright (C) 1991, 92, 93, 94, 95, 96, 97, 1998 Free Software Foundation, Inc.
d14 121
@


1.1.1.1
log
@19990502 sourceware import
@
text
@@

