# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab4-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:34 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:11:34 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:34 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv 
# -- Compiling module full_adder
# -- Compiling module fourbitRippleAdder
# -- Compiling module nineBitAdder
# 
# Top level modules:
# 	nineBitAdder
# End time: 15:11:34 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:34 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv 
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# End time: 15:11:34 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:34 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv 
# -- Compiling module multiplexer
# 
# Top level modules:
# 	multiplexer
# End time: 15:11:34 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:34 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 15:11:34 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:34 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 15:11:34 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:34 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 15:11:34 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:34 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 15:11:34 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 15:11:35 on Feb 17,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.control
# Loading work.reg_1
# Loading work.reg_8
# Loading work.multiplexer
# Loading work.negate
# Loading work.full_adder
# Loading work.fourbitRippleAdder
# Loading work.nineBitAdder
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv(214): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/CT/REG_A File: C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv(224): [PCDPC] - Port size (9) does not match connection size (8) for port 'A'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/CT/add File: C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 800 ns
do lab4-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:38 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:14:38 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:38 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv 
# -- Compiling module full_adder
# -- Compiling module fourbitRippleAdder
# -- Compiling module nineBitAdder
# 
# Top level modules:
# 	nineBitAdder
# End time: 15:14:38 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:38 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv 
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# End time: 15:14:38 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:38 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv 
# -- Compiling module multiplexer
# 
# Top level modules:
# 	multiplexer
# End time: 15:14:38 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:38 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 15:14:38 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:38 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 15:14:38 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:38 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 15:14:38 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:14:38 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 15:14:39 on Feb 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 15:14:41 on Feb 17,2022, Elapsed time: 0:03:06
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 15:14:41 on Feb 17,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.control
# Loading work.reg_1
# Loading work.reg_8
# Loading work.multiplexer
# Loading work.negate
# Loading work.full_adder
# Loading work.fourbitRippleAdder
# Loading work.nineBitAdder
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv(214): [PCDPC] - Port size (8) does not match connection size (9) for port 'D'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/CT/REG_A File: C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv(224): [PCDPC] - Port size (9) does not match connection size (8) for port 'A'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/CT/add File: C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 800 ns
do lab4-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:15 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:22:15 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:15 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv 
# -- Compiling module full_adder
# -- Compiling module fourbitRippleAdder
# -- Compiling module nineBitAdder
# 
# Top level modules:
# 	nineBitAdder
# End time: 15:22:15 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:15 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv 
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# End time: 15:22:15 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:15 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv 
# -- Compiling module multiplexer
# 
# Top level modules:
# 	multiplexer
# End time: 15:22:15 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:15 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 15:22:16 on Feb 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:16 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 15:22:16 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:16 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 15:22:16 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:16 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 15:22:16 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 15:22:18 on Feb 17,2022, Elapsed time: 0:07:37
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 15:22:18 on Feb 17,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.control
# Loading work.reg_1
# Loading work.reg_8
# Loading work.multiplexer
# Loading work.negate
# Loading work.full_adder
# Loading work.fourbitRippleAdder
# Loading work.nineBitAdder
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv(224): [PCDPC] - Port size (9) does not match connection size (8) for port 'A'. The port definition is at: C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/CT/add File: C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 800 ns
do lab4-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:23:32 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv 
# -- Compiling module full_adder
# -- Compiling module fourbitRippleAdder
# -- Compiling module nineBitAdder
# 
# Top level modules:
# 	nineBitAdder
# End time: 15:23:32 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv 
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# End time: 15:23:32 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv 
# -- Compiling module multiplexer
# 
# Top level modules:
# 	multiplexer
# End time: 15:23:32 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 15:23:32 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 15:23:32 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 15:23:32 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:23:32 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 15:23:33 on Feb 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 15:23:35 on Feb 17,2022, Elapsed time: 0:01:17
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 15:23:35 on Feb 17,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.control
# Loading work.reg_1
# Loading work.reg_8
# Loading work.multiplexer
# Loading work.negate
# Loading work.full_adder
# Loading work.fourbitRippleAdder
# Loading work.nineBitAdder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 800 ns
do lab4-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:13 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:35:13 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:13 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv 
# -- Compiling module full_adder
# -- Compiling module fourbitRippleAdder
# -- Compiling module nineBitAdder
# 
# Top level modules:
# 	nineBitAdder
# End time: 15:35:13 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:13 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv 
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# End time: 15:35:13 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:13 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv 
# -- Compiling module multiplexer
# 
# Top level modules:
# 	multiplexer
# End time: 15:35:14 on Feb 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:14 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 15:35:14 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:14 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 15:35:14 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:14 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 15:35:14 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:14 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 15:35:14 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 15:35:16 on Feb 17,2022, Elapsed time: 0:11:41
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 15:35:16 on Feb 17,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.control
# Loading work.reg_1
# Loading work.reg_8
# Loading work.multiplexer
# Loading work.negate
# Loading work.full_adder
# Loading work.fourbitRippleAdder
# Loading work.nineBitAdder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 800 ns
do lab4-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:33 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:41:33 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:33 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv 
# -- Compiling module full_adder
# -- Compiling module fourbitRippleAdder
# -- Compiling module nineBitAdder
# 
# Top level modules:
# 	nineBitAdder
# End time: 15:41:33 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:33 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv 
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# End time: 15:41:33 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:33 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv 
# -- Compiling module multiplexer
# 
# Top level modules:
# 	multiplexer
# End time: 15:41:33 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:33 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 15:41:33 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:33 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 15:41:34 on Feb 17,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:34 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 15:41:34 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:34 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 15:41:34 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 15:41:40 on Feb 17,2022, Elapsed time: 0:06:24
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 15:41:40 on Feb 17,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.control
# Loading work.reg_1
# Loading work.reg_8
# Loading work.multiplexer
# Loading work.negate
# Loading work.full_adder
# Loading work.fourbitRippleAdder
# Loading work.nineBitAdder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 800 ns
do lab4-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:56 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:15:56 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:56 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/nineBitAdder.sv 
# -- Compiling module full_adder
# -- Compiling module fourbitRippleAdder
# -- Compiling module nineBitAdder
# 
# Top level modules:
# 	nineBitAdder
# End time: 16:15:56 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:56 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/negate.sv 
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# End time: 16:15:56 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:57 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/multiplexer.sv 
# -- Compiling module multiplexer
# 
# Top level modules:
# 	multiplexer
# End time: 16:15:57 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:57 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_8.sv 
# -- Compiling module reg_8
# 
# Top level modules:
# 	reg_8
# End time: 16:15:57 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:57 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 16:15:57 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:57 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 16:15:57 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh/Documents/ECE\ 385/lab4-ECE385 {C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:57 on Feb 17,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh/Documents/ECE 385/lab4-ECE385" C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 16:15:57 on Feb 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 16:16:01 on Feb 17,2022, Elapsed time: 0:34:21
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 16:16:01 on Feb 17,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.control
# Loading work.reg_1
# Loading work.reg_8
# Loading work.multiplexer
# Loading work.negate
# Loading work.full_adder
# Loading work.fourbitRippleAdder
# Loading work.nineBitAdder
# Loading work.HexDriver
# ** Warning: (vsim-3017) C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv(10): [TFMPC] - Too few port connections. Expected 13, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_1/CT File: C:/Users/alijh/Documents/ECE 385/lab4-ECE385/control.sv
# ** Warning: (vsim-3722) C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv(10): [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: (vsim-3722) C:/Users/alijh/Documents/ECE 385/lab4-ECE385/testbench_1.sv(10): [TFMPC] - Missing connection for port 'HEX5'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 800 ns
# End time: 16:18:19 on Feb 17,2022, Elapsed time: 0:02:18
# Errors: 0, Warnings: 3
