Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1		5	10		#r29
hw_input_global_wrapper_stencil$d_reg__U2		6	10		#r30
hw_input_global_wrapper_stencil$d_reg__U3		3	10		#r31
hw_input_global_wrapper_stencil$d_reg__U4		3	11		#r32
hw_input_global_wrapper_stencil$d_reg__U5		3	7		#r33
hw_input_global_wrapper_stencil$d_reg__U6		3	4		#r34
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_blur_unnormalized_stencil_1_11_garnet		3	8		#m9
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I8
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I28
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_blur_stencil$inner_compute$i139774601046608_i139774619937936		1	1		#p27
op_hcompute_blur_stencil$inner_compute$i139774601809680_i139774617936592		1	2		#p26
op_hcompute_blur_unnormalized_stencil$inner_compute$i139774614598992_i139774617936592		4	3		#p6
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774614651088_i139774600710544		2	8		#p13
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774614674896_i139774615029584		1	4		#p25
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774614675088_i139774615029584		4	4		#p24
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774617917456_i139774600710544		2	4		#p5
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774617918928_i139774600710544		4	6		#p7
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774618084624_i139774600710544		4	8		#p10
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774618085968_i139774615029584		4	5		#p23
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774618087248_i139774615029584		4	7		#p22
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774618087376_i139774600710544		6	9		#p14
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774619742352_i139774615029584		2	9		#p19
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774619742608_i139774600710544		5	11		#p16
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774619742928_i139774615029584		5	10		#p17
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774619743056_i139774615029584		5	9		#p18
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774619743824_i139774600710544		4	11		#p11
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774619744400_i139774600710544		4	9		#p15
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774619968144_i139774600710544		2	11		#p12
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774619978576_i139774615029584		2	10		#p20
op_hcompute_blur_unnormalized_stencil_1$inner_compute$i139774619978640_i139774615029584		4	10		#p21
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		7	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
reset		2	0		#i0
