// Seed: 1703330358
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2
    , id_5,
    input id_3,
    input logic id_4
);
  assign id_1 = id_4;
  type_13(
      id_3, 1, 1'b0
  );
  logic   id_6 = 1 && 1 == 1;
  integer id_7;
  logic   id_8;
  logic   id_9;
endmodule
