# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_axi_uartlite_0_0/sim/MicroBlaze_axi_uartlite_0_0.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_1_0/sim/MicroBlaze_axi_gpio_1_0.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_microblaze_0_1/sim/MicroBlaze_microblaze_0_1.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_dlmb_v10_1/sim/MicroBlaze_dlmb_v10_1.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_ilmb_v10_1/sim/MicroBlaze_ilmb_v10_1.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_dlmb_bram_if_cntlr_1/sim/MicroBlaze_dlmb_bram_if_cntlr_1.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_ilmb_bram_if_cntlr_1/sim/MicroBlaze_ilmb_bram_if_cntlr_1.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_mdm_1_1/sim/MicroBlaze_mdm_1_1.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_rst_clk_wiz_0_100M_1/sim/MicroBlaze_rst_clk_wiz_0_100M_1.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_axi_gpio_0_0/sim/MicroBlaze_axi_gpio_0_0.vhd" \
"../../../../HydroProccess.ip_user_files/bd/MicroBlaze/ip/MicroBlaze_dds_compiler_0_0/sim/MicroBlaze_dds_compiler_0_0.vhd" \

# Do not sort compile order
nosort
