// Seed: 3567170028
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always assume (1 - id_3);
  assign module_1.id_0 = 0;
  uwire id_4;
  assign id_4 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5,
    output supply0 id_6,
    output wor id_7
);
  tri id_9 = 1'b0;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  id_10 :
  assert property (@(posedge id_9, posedge id_10) 1)
  else;
  always id_7 = 1'b0;
  wire id_11;
endmodule
