/* Generated by Yosys 0.8 (git sha1 5706e90) */

(* top =  1  *)
(* src = "/app/library/verilogs/temp_0003acd9cf4842e5a602e286127cf26f.v:1" *)
module top(A, B, Y);
  wire _0_;
  wire _1_;
  (* src = "/app/library/verilogs/temp_0003acd9cf4842e5a602e286127cf26f.v:2" *)
  input A;
  (* src = "/app/library/verilogs/temp_0003acd9cf4842e5a602e286127cf26f.v:3" *)
  input B;
  (* src = "/app/library/verilogs/temp_0003acd9cf4842e5a602e286127cf26f.v:4" *)
  output Y;
  \$_NOT_  _2_ (
    .A(A),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(B),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(Y)
  );
endmodule
