
\chapter{Object Files}

\section{ELF Header}

\subsection{Machine Information}

For file identification in \texttt{e_ident}, the \xARCH architecture
requires the following values.

\begin{table}[H]
\Hrule
  \caption{\xARCH Identification}
  \begin{center}
    \begin{tabular}[t]{l|l}
      \multicolumn{1}{c}{Position} & \multicolumn{1}{c}{Value} \\
      \hline
      \texttt{e_ident[EI_CLASS]} & \texttt{ELFCLASS64} \\
      \texttt{e_ident[EI_DATA]} & \texttt{ELFDATA2LSB}
    \end{tabular}
  \end{center}
\Hrule
\end{table}

Processor identification resides in the ELF header's
\texttt{e_machine} member and must have the value
\texttt{EM_X86_64}.\footnote{The value of this identifier is 62.}

\section{Sections}

\subsection{Section Flags}

In order to allow linking object files of different code models, it is
necessary to provide for a way to differentiate those sections which may hold
more than 2GB from those which may not. This is accomplished by defining a
processor-specific section attribute flag for \code{sh\_flag}
(see table \ref{sh_flags}).

\begin{table}[H]
\Hrule
  \caption{\xARCH specific section header flag, \code{sh\_flags}}
  \label{sh_flags}
  \begin{center}
    \begin{tabular}[t]{l|l}
      \multicolumn{1}{c}{Name} & \multicolumn{1}{c}{Value} \\
      \hline
      \texttt{SHF_X86_64_LARGE} & \texttt{0x10000000}
    \end{tabular}
  \end{center}
\Hrule
\end{table}

\begin{description}
 \item[\code{SHF\_X86_64\_LARGE}] If an object file section does
   {\em not} have
   this flag set, then it may not hold more than 2GB and
   can be freely referred to in objects using smaller code models.
   Otherwise, only objects using larger code models can refer to them.
   For example, a medium code model object can refer to data in a
   section that sets this flag besides being able to refer to data in a
   section that does not set it; likewise, a small code model object can
   refer only to code in a section that does not set this flag.
\end{description}

\subsection{Section types}

\begin{table}[H]
\Hrule
  \caption{Section header types}
  \begin{center}
    \begin{tabular}[t]{l|l}
      \multicolumn{1}{c}{sh_type name} & \multicolumn{1}{c}{Value} \\
      \hline
      \texttt{SHT_X86_64_UNWIND} & \texttt{0x70000001}
    \end{tabular}
  \end{center}
\Hrule
\end{table}

\begin{description}
 \item[SHT_X86_64_UNWIND]
        This section contains unwind function table entries for
        stack unwinding.  The contents are described in
        Section \ref{sec_eh_frame} of this document.
\end{description}

\subsection{Special sections}

\begin{table}[H]
\Hrule
  \caption{Special sections}
  \begin{center}
    \begin{tabular}[t]{l|l|l}
      \multicolumn{1}{c}{Name} & \multicolumn{1}{c}{Type}
       & \multicolumn{1}{c}{Attributes} \\
      \hline
      \texttt{.got} & \texttt{SHT_PROGBITS} & \texttt{SHF_ALLOC+SHF_WRITE} \\
      \texttt{.plt}&\texttt{SHT_PROGBITS} & \texttt{SHF_ALLOC+SHF_EXECINSTR} \\
      \texttt{.eh_frame} & \texttt{SHT_X86_64_UNWIND} & \texttt{SHF_ALLOC}
    \end{tabular}
  \end{center}
\Hrule
\end{table}

\begin{description}
 \item[.got] This section holds the global offset table.
 \item[.plt] This section holds the procedure linkage table.
 \item[.eh_frame] This section holds the unwind function table.
                      The contents are described in Section \ref{sec_eh_frame}
                      of this document.
\end{description}

The additional sections defined in table \ref{large_sections} are used
by a system supporting the large code model.

\begin{table}[H]
\Hrule
  \caption{Additional special sections for the large code model}
  \label{large_sections}
  \begin{center}
    \begin{tabular}[t]{l|l|l}
      \multicolumn{1}{c}{Name} & \multicolumn{1}{c}{Type}
       & \multicolumn{1}{c}{Attributes} \\
      \hline
      \texttt{.lbss} & \texttt{SHT_NOBITS} &
         \texttt{SHF_ALLOC+SHF_WRITE+SHF_X86_64_LARGE} \\
      \texttt{.ldata} & \texttt{SHT_PROGBITS} &
         \texttt{SHF_ALLOC+SHF_WRITE+SHF_X86_64_LARGE} \\
      \texttt{.ldata1} & \texttt{SHT_PROGBITS} &
         \texttt{SHF_ALLOC+SHF_WRITE+SHF_X86_64_LARGE} \\
      \texttt{.lgot} & \texttt{SHT_PROGBITS} &
         \texttt{SHF_ALLOC+SHF_WRITE+SHF_X86_64_LARGE} \\
      \texttt{.lplt} & \texttt{SHT_PROGBITS} &
         \texttt{SHF_ALLOC+SHF_EXECINSTR+SHF_X86_64_LARGE} \\
      \texttt{.lrodata} & \texttt{SHT_PROGBITS} &
         \texttt{SHF_ALLOC+SHF_X86_64_LARGE} \\
      \texttt{.lrodata1} & \texttt{SHT_PROGBITS} &
         \texttt{SHF_ALLOC+SHF_X86_64_LARGE} \\
      \texttt{.ltext} & \texttt{SHT_PROGBITS} &
         \texttt{SHF_ALLOC+SHF_EXECINSTR+SHF_X86_64_LARGE} \\
    \end{tabular}
  \end{center}
\Hrule
\end{table}

In order to enable static linking of objects using different code
models, the following section ordering is suggested:

\begin{description}
  \item[\code{.plt .init .fini .text .got .rodata .rodata1 .data .data1
  .bss}] These sections can have a combined size of up to 2GB.
  \item[\code{.lplt .ltext .lgot .lrodata .lrodata1 .ldata .ldata1
  .lbss}] These sections plus the above can have a combined size of up
   to 16EB.
\end{description}

\subsection{EH\_FRAME sections}
\label{sec_eh_frame}

The call frame information needed for unwinding the stack is output in
an ELF section(s) of type \code{SHT_X86_64_UNWIND}. In the simplest case there
will be one such section per object file and it will be named
\code{.eh_frame}.  An \code{.eh_frame} section consists of one or more
subsections. Each subsection contains a CIE (Common Information Entry)
followed by varying number of FDEs (Frame Descriptor Entry). A FDE
corresponds to an explicit or compiler generated function in a
compilation unit, all FDEs can access the CIE that begins their
subsection for data.  If the code for a function is not one contiguous
block, there will be a separate FDE for each contiguous sub-piece.

If an object file contains C++ template instantiations there shall be
a separate CIE immediately preceding each FDE corresponding to an
instantiation.

Using the preferred encoding specified below, the \code{.eh_frame} section can
be entirely resolved at link time and thus can become part of the
text segment.

\code{EH_PE} encoding below refers to the pointer encoding as specified in the
enhanced LSB Chapter 7 for \code{Eh_Frame_Hdr}.

\begin{table}[H]
\Hrule
\caption{Common Information Entry (CIE)}
\label{format-cie}
\begin{center}
\begin{tabular}{p{7em}|l|p{17em}}
  \multicolumn{1}{c}{Field}
         & \multicolumn{1}{c}{Length (byte)}
         & \multicolumn{1}{c}{Description} \\ \hline
  Length & 4 & Length of the CIE (not including this 4-byte field) \\
  CIE id & 4 & Value 0 for \code{.eh_frame} (used to distinguish CIEs and
		  FDEs when scanning the section) \\
  Version & 1 & Value One (1) \\
  CIE Augmentation String & string & Null-terminated string with legal
     values being "" or 'z' optionally followed by single occurrances of
     'P', 'L', or 'R' in any order.  The presence of character(s) in the
     string dictates the content of field 8, the Augmentation Section.  Each
     character has one or two associated operands in the AS (see
     table \ref{format-cieaug} for which ones).  Operand order
     depends on position in the string ('z' must be first). \\
  Code Align Factor & uleb128 & To be multiplied with the
    "Advance Location" instructions in the Call Frame Instructions \\
  Data Align Factor & sleb128 & To be multiplied with all offsets
                                in the Call Frame Instructions \\
  Ret Address Reg & 1/uleb128 &  A "virtual" register representation
                                 of the return address. In Dwarf V2,
			         this is a byte, otherwise it is
			         uleb128. It is a byte in gcc 3.3.x \\
  Optional CIE Augmentation Section & varying & Present if Augmentation
                     String in Augmentation Section field 4 is not 0. 
		     See table \ref{format-cieaug} for the content. \\
  Optional Call Frame Instructions & varying & \\
\hline
    \end{tabular}
  \end{center}
\Hrule
\end{table}

\begin{table}[H]
\Hrule
\caption{CIE augmentation section content}
\label{format-cieaug}
\begin{center}
\begin{tabular}{l|p{6em}|l|p{16em}}
  \multicolumn{1}{c}{Char}
         & \multicolumn{1}{c}{Operands}
         & \multicolumn{1}{c}{Length (byte)}
         & \multicolumn{1}{c}{Description} \\ \hline
  z & size & uleb128 & Length of the remainder of the
                                        Augmentation Section \\
  P & personality_enc & 1 & Encoding specifier - preferred
                            value is a pc-relative, signed
                            4-byte \\
    & personality routine & (encoded) & Encoded pointer to personality
                                        routine (actually to the PLT
                                        entry for the personality
                                        routine) \\
  R & code_enc & 1 & Non-default encoding for the
                     code-pointers (FDE members
                     \code{initial_location} and \code{address_range}
                     and the operand for \code{DW_CFA_set_loc})
                     - preferred value is pc-relative,
                     signed 4-byte \\
  L & lsda_enc & 1 & FDE augmentation bodies may contain
		     LSDA pointers. If so they are encoded
		     as specified here -
		     preferred value is pc-relative, signed 4-byte possibly
		     indirect thru a GOT entry \\
\hline
    \end{tabular}
  \end{center}
\Hrule
\end{table}

\begin{table}[H]
\Hrule
\caption{Frame Descriptor Entry (FDE)}
\label{format-fde}
\begin{center}
\begin{tabular}{p{7em}|l|p{17em}}
  \multicolumn{1}{c}{Field}
         & \multicolumn{1}{c}{Length (byte)}
         & \multicolumn{1}{c}{Description} \\ \hline
  Length & 4 & Length of the FDE (not including this 4-byte field) \\
  CIE pointer & 4 & Distance from this field to the
		    nearest preceding CIE (the value is subtracted from the
		    current address). This value can never be zero and thus can
		    be used to distinguish CIE's and FDE's when scanning the
		    \code{.eh_frame} section \\
  Initial Location & var & Reference to the function code 
                           corresponding to this FDE.
                           If 'R' is missing from the CIE
                           Augmentation String, the field is an
                           8-byte absolute pointer. Otherwise,
                           the corresponding \code{EH_PE} encoding in the 
                           CIE Augmentation Section is used to 
                           interpret the reference \\
  Address Range & var & Size of the function code corresponding
                       to this FDE.
                       If 'R' is missing from the CIE
                       Augmentation String, the field is an
                       8-byte unsigned number. Otherwise,
                       the size is determined by the
                       corresponding \code{EH_PE} encoding in the 
                       CIE Augmentation Section (the
                       value is always absolute) \\
  Optional FDE Augmentation Section & var & Present if CIE Augmentation
                     String is non-empty.
		     See table \ref{format-fdeaug} for the content. \\
  Optional Call Frame Instructions & var & \\
\hline
    \end{tabular}
  \end{center}
\Hrule
\end{table}

\begin{table}[H]
\Hrule
\caption{FDE augmentation section content}
\label{format-fdeaug}
\begin{center}
\begin{tabular}{l|p{6em}|l|p{16em}}
  \multicolumn{1}{c}{Char}
         & \multicolumn{1}{c}{Operands}
         & \multicolumn{1}{c}{Length (byte)}
         & \multicolumn{1}{c}{Description} \\ \hline
  z & length & uleb128 & Length of the remainder of the
                                        Augmentation Section \\
  L & LSDA & var & LSDA pointer, encoded in the
                   format specified by the
                   corresponding operand in the CIE's
                   augmentation body. (only present if length > 0). \\
\hline
    \end{tabular}
  \end{center}
\Hrule
\end{table}
The existance and size of the optional call frame instruction area must
be computed
based on the overall size and the offset reached while scanning the
preceding fields of the CIE or FDE.

The overall size of a \code{.eh_frame} section is given in the ELF section
header.  The only way to determine the number of entries is to scan
the section till the end and count.

\section{Symbol Table}

No changes required.

\section{Relocation}

\subsection{Relocation Types}

The \xARCH ABI adds one additional field:

\begin{figure}[H]
\Hrule
  \caption{Relocatable Fields}
\begin{center}
  \begin{picture}(360,190)
    \put(0,150){\framebox(50, 33){7\hfill\textit{word8}\hfill 0}}
    \put(0,100){\framebox(90, 33){15\hfill\textit{word16}\hfill 0}}
    \put(0,50){\framebox(180, 33){31\hfill\textit{word32}\hfill 0}}
    \put(0,0){\framebox(360, 33){63\hfill\textit{word64}\hfill 0}}
  \end{picture}
\end{center}
\Hrule
\end{figure}

\noindent
\begin{tabular*}{\textwidth}{l@{\extracolsep{\fill}}p{4in}}
\textit{word8} & This specifies a 8-bit field occupying 1 byte.\\
\textit{word16} & This specifies a 16-bit field occupying 2 bytes
                  with arbitrary byte alignment.  These values use
                  the same byte order as other word values in the
                  \xARCH architecture. \\
\textit{word32} & This specifies a 32-bit field occupying 4 bytes
                  with arbitrary byte alignment.  These values use
                  the same byte order as other word values in the
                  \xARCH architecture. \\
\textit{word64} & This specifies a 64-bit field occupying 8 bytes
                  with arbitrary byte alignment.  These values use
                  the same byte order as other word values in the
                  \xARCH architecture. \\
\end{tabular*}

The following notations are used for specifying relocations in table
\ref{tab-relocations}:
\begin{description}
\item[A] Represents the addend used to compute the value of the
  relocatable field.
\item[B] Represents the base address at which a shared object has been
  loaded into memory during execution.  Generally, a shared object is
  built with a 0 base virtual address, but the execution address will
  be different.
\item[G] Represents the offset into the global offset table at which 
  the relocation entry's symbol will reside during execution.
\item[GOT] Represents the address of the global offset table.
\item[L] Represents the place (section offset or address) of the
  \textindex{Procedure Linkage Table} entry for a symbol.
\item[P] Represents the place (section offset or address) of the
  storage unit being relocated (computed using \code{r_offset}).
\item[S] Represents the value of the symbol whose index resides in the
  relocation entry.
\end{description}

The \xARCH ABI architectures uses only \texttt{Elf64_Rela} relocation
entries with explicit addends.  The \code{r_addend} member serves as
the relocation addend.

\begin{table}[H]
\Hrule
  \caption{Relocation Types}
  \label{tab-relocations}
  \begin{center}
    \begin{tabular}[t]{l|r|l|l}
      \multicolumn{1}{c}{Name} & 
      \multicolumn{1}{c}{Value} & 
      \multicolumn{1}{c}{Field} & 
      \multicolumn{1}{c}{Calculation} \\
      \hline
      \texttt{R_X86_64_NONE}  & 0 & none & none \\
      \texttt{R_X86_64_64}    & 1 & \textit{word64} & \texttt{S + A} \\
      \texttt{R_X86_64_PC32}  & 2 & \textit{word32} & \texttt{S + A - P} \\
      \texttt{R_X86_64_GOT32} & 3 & \textit{word32} & \texttt{G + A} \\
      \texttt{R_X86_64_PLT32} & 4 & \textit{word32} & \texttt{L + A - P} \\
      \texttt{R_X86_64_COPY}  & 5 & none            & none \\
      \texttt{R_X86_64_GLOB_DAT} & 6 & \textit{word64} & \texttt{S} \\
      \texttt{R_X86_64_JUMP_SLOT} & 7 & \textit{word64} & \texttt{S} \\
      \texttt{R_X86_64_RELATIVE} & 8 & \textit{word64} & \texttt{B + A} \\
      \texttt{R_X86_64_GOTPCREL} & 9 & \textit{word32} & \texttt{G + GOT + A - P} \\
      \texttt{R_X86_64_32}    & 10 & \textit{word32} & \texttt{S + A} \\
      \texttt{R_X86_64_32S}   & 11 & \textit{word32} & \texttt{S + A} \\
      \texttt{R_X86_64_16}    & 12 & \textit{word16} & \texttt{S + A} \\
      \texttt{R_X86_64_PC16}  & 13 & \textit{word16} & \texttt{S + A - P} \\
      \texttt{R_X86_64_8}     & 14 & \textit{word8} & \texttt{S + A} \\
      \texttt{R_X86_64_PC8}   & 15 & \textit{word8} & \texttt{S + A - P} \\
      \texttt{R_X86_64_DPTMOD64}   & 16 & \textit{word64} &  \\
      \texttt{R_X86_64_DTPOFF64}   & 17 & \textit{word64} &  \\
      \texttt{R_X86_64_TPOFF64}   & 18 & \textit{word64} &  \\
      \texttt{R_X86_64_TLSGD}   & 19 & \textit{word32} &  \\
      \texttt{R_X86_64_TLSLD}   & 20 & \textit{word32} &  \\
      \texttt{R_X86_64_DTPOFF32}   & 21 & \textit{word32} &  \\
      \texttt{R_X86_64_GOTTPOFF}   & 22 & \textit{word32} &  \\
      \texttt{R_X86_64_TPOFF32}   & 23 & \textit{word32} &  \\
      \texttt{R_X86_64_PC64}  & 24 & \textit{word64} & \texttt{S + A - P} \\
      \texttt{R_X86_64_GOTOFF64} & 25 & \textit{word64} & \texttt{S + A - GOT} \\
      \texttt{R_X86_64_GOTPC32} & 26 & \textit{word32} & \texttt{GOT + A - P} \\
%      \texttt{R_X86_64_GOT64} & 16 & \textit{word64} & \texttt{G + A} \\
%      \texttt{R_X86_64_PLT64} & 17 & \textit{word64} & \texttt{L + A - P} \\
    \end{tabular}
  \end{center}
\Hrule
\end{table}

The special semantics for most of these relocation types are identical
to those used for the \intelabi.  \footnote{Even though
  the \xARCH architecture supports IP-relative addressing modes, a GOT
  is still required since the offset from a particular instruction to
  a particular data item cannot be known by the static linker.}
\footnote{Note that the \xARCH architecture assumes that offsets into
  GOT are 32-bit values, not 64-bit values.  This choice means that a
  maximum of $2^{32}/8 = 2^{29}$ entries can be placed in the GOT.
  However, that should be more than enough for most programs.  In the
  event that it is not enough, the linker could create multiple GOTs.
  Because 32-bit offsets are used, loads of global data do not require
  loading the offset into a displacement register; the base plus
  immediate displacement addressing form can be used.}

The \texttt{R_X86_64_GOTPCREL} relocation has different semantics from the
\texttt{R_X86_64_GOT32} or equivalent i386 \texttt{R_I386_GOTPC} relocation.
In particular, because the \xARCH architecture has an addressing mode relative
to the instruction pointer, it is possible to load an address from the GOT
using a single instruction.  The calculation done by the
\texttt{R_X86_64_GOTPCREL} relocation gives the difference between the location
in the GOT where the symbol's address is given and the location where the
relocation is applied.

\begin{sloppypar}
The \texttt{R_X86_64_32} and \texttt{R_X86_64_32S} relocations truncate
the computed value to 32-bits.  The linker must verify that the
generated value for the \texttt{R_X86_64_32} (\texttt{R_X86_64_32S})
relocation zero-extends (sign-extends) to the original 64-bit value.
\end{sloppypar}

\begin{sloppypar}
A program or object file using \texttt{R_X86_64_8},
\texttt{R_X86_64_16}, \texttt{R_X86_64_PC16} or \texttt{R_X86_64_PC8}
relocations is not conformant to this ABI, these relocations are only
added for documentation purposes.  The \texttt{R_X86_64_16}, and
\texttt{R_X86_64_8} relocations truncate the computed value to 16-bits
resp. 8-bits.

The relocations \texttt{R_X86_64_DPTMOD64},
\texttt{R_X86_64_DTPOFF64}, \texttt{R_X86_64_TPOFF64} ,
\texttt{R_X86_64_TLSGD} , \texttt{R_X86_64_TLSLD} ,
\texttt{R_X86_64_DTPOFF32}, \texttt{R_X86_64_GOTTPOFF} and
\texttt{R_X86_64_TPOFF32} are listed for completeness.  They are part
of the Thread-Local Storage ABI extensions and are documented in the
document called ``ELF Handling for Thread-Local
Storage''\footnote{This document is currently available via
  \url{http://people.redhat.com/drepper/tls.pdf}}\index{Thread-Local Storage}.

\end{sloppypar}

\subsection{Large Models}

In order to extend both the PLT and the GOT beyond 2GB, it
is necessary to add appropriate relocation types to handle
full 64-bit addressing.  See figure \ref{large_relocation_types}.

\begin{figure}[H]
\Hrule
\caption{Large model relocation types}\label{large_relocation_types}
\begin{footnotesize}
\begin{tabular}{|l|l|l|l|}
\hline
Name                        &  Value &   Field   & Calculation            \\
\hline
\code{R_X86_64_GOT64}       &  27    &   word64  & \code{G + A}           \\
\hline
\code{R_X86_64_GOTPCREL64}  &  28    &   word64  & \code{G + GOT - P + A} \\
\hline                                                 
\code{R_X86_64_GOTPC64}     &  29    &   word64  & \code{GOT - P + A}     \\
\hline
\code{R_X86_64_GOTPLT64}    &  30    &   word64  & \code{G + A}           \\
\hline
\code{R_X86_64_PLTOFF64}    &  31    &   word64  & \code{L - GOT + A}     \\
\hline
\end{tabular}
\end{footnotesize}
\end{figure}


%%% Local Variables: 
%%% mode: latex
%%% TeX-master: "abi"
%%% End: 
