 
****************************************
Report : area
Design : Tetris
Version: K-2015.06-SP5-6
Date   : Mon Dec  2 01:28:53 2019
****************************************

Library(s) Used:

    sclib_tsmc180_ss (File: /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.db)

Number of ports:                          281
Number of nets:                         10624
Number of cells:                        10465
Number of combinational cells:           8166
Number of sequential cells:              2292
Number of macros/black boxes:               0
Number of buf/inv:                        314
Number of references:                       8

Combinational area:             129200.018999
Buf/Inv area:                     2605.937656
Noncombinational area:          114554.158951
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                243754.177950
Total area:                 undefined
1
