\doxysection{srsran\+::expert\+\_\+upper\+\_\+phy\+\_\+appconfig Struct Reference}
\hypertarget{structsrsran_1_1expert__upper__phy__appconfig}{}\label{structsrsran_1_1expert__upper__phy__appconfig}\index{srsran::expert\_upper\_phy\_appconfig@{srsran::expert\_upper\_phy\_appconfig}}


Expert upper physical layer configuration.  




{\ttfamily \#include $<$gnb\+\_\+appconfig.\+h$>$}



Collaboration diagram for srsran\+::expert\+\_\+upper\+\_\+phy\+\_\+appconfig\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{dd/de0/structsrsran_1_1expert__upper__phy__appconfig__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classunsigned}{unsigned}} \mbox{\hyperlink{structsrsran_1_1expert__upper__phy__appconfig_a274cb344d05fd47953fd2ab668fe70da}{max\+\_\+processing\+\_\+delay\+\_\+slots}} = 5U
\begin{DoxyCompactList}\small\item\em Sets the maximum allowed downlink processing delay in slots. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1expert__upper__phy__appconfig_a7a0a544fabeb8d5b9a97cfaa6cc4022b}\label{structsrsran_1_1expert__upper__phy__appconfig_a7a0a544fabeb8d5b9a97cfaa6cc4022b} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries pusch\+\_\+decoder\+\_\+max\+\_\+iterations} = 6
\begin{DoxyCompactList}\small\item\em Number of PUSCH LDPC decoder iterations. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1expert__upper__phy__appconfig_ae62fb8e70c46a87dd37fd072156eb1c2}\label{structsrsran_1_1expert__upper__phy__appconfig_ae62fb8e70c46a87dd37fd072156eb1c2} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries pusch\+\_\+decoder\+\_\+early\+\_\+stop} = \mbox{\hyperlink{namespacesrsran_a58e7c9f2c51a9ad6a0899b46d5315723}{true}}
\begin{DoxyCompactList}\small\item\em Set to true to enable the PUSCH LDPC decoder early stop. \end{DoxyCompactList}\item 
std\+::string \mbox{\hyperlink{structsrsran_1_1expert__upper__phy__appconfig_a7c74f49c147e5b119ffccecc0932b855}{pusch\+\_\+sinr\+\_\+calc\+\_\+method}} = "{}post\+\_\+equalization"{}
\begin{DoxyCompactList}\small\item\em Selects a PUSCH SINR calculation method. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classunsigned}{unsigned}} \mbox{\hyperlink{structsrsran_1_1expert__upper__phy__appconfig_a04de95fefceeb734c65cd4b9eeb2efcf}{nof\+\_\+slots\+\_\+request\+\_\+headroom}} = 0U
\begin{DoxyCompactList}\small\item\em Request headroom size in slots. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Expert upper physical layer configuration. 

\doxysubsection{Member Data Documentation}
\Hypertarget{structsrsran_1_1expert__upper__phy__appconfig_a274cb344d05fd47953fd2ab668fe70da}\label{structsrsran_1_1expert__upper__phy__appconfig_a274cb344d05fd47953fd2ab668fe70da} 
\index{srsran::expert\_upper\_phy\_appconfig@{srsran::expert\_upper\_phy\_appconfig}!max\_processing\_delay\_slots@{max\_processing\_delay\_slots}}
\index{max\_processing\_delay\_slots@{max\_processing\_delay\_slots}!srsran::expert\_upper\_phy\_appconfig@{srsran::expert\_upper\_phy\_appconfig}}
\doxysubsubsection{\texorpdfstring{max\_processing\_delay\_slots}{max\_processing\_delay\_slots}}
{\footnotesize\ttfamily \mbox{\hyperlink{classunsigned}{unsigned}} srsran\+::expert\+\_\+upper\+\_\+phy\+\_\+appconfig\+::max\+\_\+processing\+\_\+delay\+\_\+slots = 5U}



Sets the maximum allowed downlink processing delay in slots. 

Higher values increase the downlink processing pipeline length, which improves performance and stability for demanding cell configurations, such as using large bandwidths or higher order MIMO. Higher values also increase the round trip latency of the radio link. \Hypertarget{structsrsran_1_1expert__upper__phy__appconfig_a04de95fefceeb734c65cd4b9eeb2efcf}\label{structsrsran_1_1expert__upper__phy__appconfig_a04de95fefceeb734c65cd4b9eeb2efcf} 
\index{srsran::expert\_upper\_phy\_appconfig@{srsran::expert\_upper\_phy\_appconfig}!nof\_slots\_request\_headroom@{nof\_slots\_request\_headroom}}
\index{nof\_slots\_request\_headroom@{nof\_slots\_request\_headroom}!srsran::expert\_upper\_phy\_appconfig@{srsran::expert\_upper\_phy\_appconfig}}
\doxysubsubsection{\texorpdfstring{nof\_slots\_request\_headroom}{nof\_slots\_request\_headroom}}
{\footnotesize\ttfamily \mbox{\hyperlink{classunsigned}{unsigned}} srsran\+::expert\+\_\+upper\+\_\+phy\+\_\+appconfig\+::nof\+\_\+slots\+\_\+request\+\_\+headroom = 0U}



Request headroom size in slots. 

The request headroom size is the number of delayed slots that the upper physical layer will accept, ie, if the current slot is M, the upper phy will consider the slot M -\/ nof\+\_\+slots\+\_\+request\+\_\+headroom as valid and process it. \Hypertarget{structsrsran_1_1expert__upper__phy__appconfig_a7c74f49c147e5b119ffccecc0932b855}\label{structsrsran_1_1expert__upper__phy__appconfig_a7c74f49c147e5b119ffccecc0932b855} 
\index{srsran::expert\_upper\_phy\_appconfig@{srsran::expert\_upper\_phy\_appconfig}!pusch\_sinr\_calc\_method@{pusch\_sinr\_calc\_method}}
\index{pusch\_sinr\_calc\_method@{pusch\_sinr\_calc\_method}!srsran::expert\_upper\_phy\_appconfig@{srsran::expert\_upper\_phy\_appconfig}}
\doxysubsubsection{\texorpdfstring{pusch\_sinr\_calc\_method}{pusch\_sinr\_calc\_method}}
{\footnotesize\ttfamily std\+::string srsran\+::expert\+\_\+upper\+\_\+phy\+\_\+appconfig\+::pusch\+\_\+sinr\+\_\+calc\+\_\+method = "{}post\+\_\+equalization"{}}



Selects a PUSCH SINR calculation method. 

Available methods\+: -\/{\ttfamily channel\+\_\+estimator\+:} SINR is calculated by the channel estimator using the DM-\/\+RS. -\/{\ttfamily post\+\_\+equalization\+:} SINR is calculated using the post-\/equalization noise variances of the equalized RE. -\/{\ttfamily evm\+:} SINR is obtained from the EVM of the PUSCH symbols. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
apps/gnb/gnb\+\_\+appconfig.\+h\end{DoxyCompactItemize}
