// Seed: 1919531149
module module_0;
  wire  id_1;
  tri1  id_2;
  logic id_3 = -1;
  assign id_2 = 1;
  assign id_3 = -1'b0;
  wire id_4, id_5, id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  inout wire id_1;
  always $clog2(12);
  ;
  wire id_7;
  parameter id_8 = -1'h0;
endmodule
