
UART_HAL_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043a8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08004468  08004468  00005468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044d4  080044d4  0000601c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080044d4  080044d4  000054d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044dc  080044dc  0000601c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044dc  080044dc  000054dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080044e0  080044e0  000054e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  080044e4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e8  2000001c  08004500  0000601c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000504  08004500  00006504  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000601c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013652  00000000  00000000  00006044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003366  00000000  00000000  00019696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001068  00000000  00000000  0001ca00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ca1  00000000  00000000  0001da68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000157d5  00000000  00000000  0001e709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017539  00000000  00000000  00033ede  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e581  00000000  00000000  0004b417  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c9998  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003940  00000000  00000000  000c99dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  000cd31c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000001c 	.word	0x2000001c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004450 	.word	0x08004450

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000020 	.word	0x20000020
 8000104:	08004450 	.word	0x08004450

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800044c:	b590      	push	{r4, r7, lr}
 800044e:	b08b      	sub	sp, #44	@ 0x2c
 8000450:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000452:	2414      	movs	r4, #20
 8000454:	193b      	adds	r3, r7, r4
 8000456:	0018      	movs	r0, r3
 8000458:	2314      	movs	r3, #20
 800045a:	001a      	movs	r2, r3
 800045c:	2100      	movs	r1, #0
 800045e:	f003 ffcb 	bl	80043f8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000462:	4b4d      	ldr	r3, [pc, #308]	@ (8000598 <MX_GPIO_Init+0x14c>)
 8000464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000466:	4b4c      	ldr	r3, [pc, #304]	@ (8000598 <MX_GPIO_Init+0x14c>)
 8000468:	2104      	movs	r1, #4
 800046a:	430a      	orrs	r2, r1
 800046c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800046e:	4b4a      	ldr	r3, [pc, #296]	@ (8000598 <MX_GPIO_Init+0x14c>)
 8000470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000472:	2204      	movs	r2, #4
 8000474:	4013      	ands	r3, r2
 8000476:	613b      	str	r3, [r7, #16]
 8000478:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800047a:	4b47      	ldr	r3, [pc, #284]	@ (8000598 <MX_GPIO_Init+0x14c>)
 800047c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800047e:	4b46      	ldr	r3, [pc, #280]	@ (8000598 <MX_GPIO_Init+0x14c>)
 8000480:	2180      	movs	r1, #128	@ 0x80
 8000482:	430a      	orrs	r2, r1
 8000484:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000486:	4b44      	ldr	r3, [pc, #272]	@ (8000598 <MX_GPIO_Init+0x14c>)
 8000488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800048a:	2280      	movs	r2, #128	@ 0x80
 800048c:	4013      	ands	r3, r2
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000492:	4b41      	ldr	r3, [pc, #260]	@ (8000598 <MX_GPIO_Init+0x14c>)
 8000494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000496:	4b40      	ldr	r3, [pc, #256]	@ (8000598 <MX_GPIO_Init+0x14c>)
 8000498:	2101      	movs	r1, #1
 800049a:	430a      	orrs	r2, r1
 800049c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800049e:	4b3e      	ldr	r3, [pc, #248]	@ (8000598 <MX_GPIO_Init+0x14c>)
 80004a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004a2:	2201      	movs	r2, #1
 80004a4:	4013      	ands	r3, r2
 80004a6:	60bb      	str	r3, [r7, #8]
 80004a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004aa:	4b3b      	ldr	r3, [pc, #236]	@ (8000598 <MX_GPIO_Init+0x14c>)
 80004ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80004ae:	4b3a      	ldr	r3, [pc, #232]	@ (8000598 <MX_GPIO_Init+0x14c>)
 80004b0:	2102      	movs	r1, #2
 80004b2:	430a      	orrs	r2, r1
 80004b4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80004b6:	4b38      	ldr	r3, [pc, #224]	@ (8000598 <MX_GPIO_Init+0x14c>)
 80004b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004ba:	2202      	movs	r2, #2
 80004bc:	4013      	ands	r3, r2
 80004be:	607b      	str	r3, [r7, #4]
 80004c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 80004c2:	23a0      	movs	r3, #160	@ 0xa0
 80004c4:	05db      	lsls	r3, r3, #23
 80004c6:	2200      	movs	r2, #0
 80004c8:	2120      	movs	r1, #32
 80004ca:	0018      	movs	r0, r3
 80004cc:	f001 f85e 	bl	800158c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin, GPIO_PIN_RESET);
 80004d0:	4932      	ldr	r1, [pc, #200]	@ (800059c <MX_GPIO_Init+0x150>)
 80004d2:	4b33      	ldr	r3, [pc, #204]	@ (80005a0 <MX_GPIO_Init+0x154>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	0018      	movs	r0, r3
 80004d8:	f001 f858 	bl	800158c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 80004dc:	193b      	adds	r3, r7, r4
 80004de:	2280      	movs	r2, #128	@ 0x80
 80004e0:	0192      	lsls	r2, r2, #6
 80004e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004e4:	193b      	adds	r3, r7, r4
 80004e6:	2288      	movs	r2, #136	@ 0x88
 80004e8:	0352      	lsls	r2, r2, #13
 80004ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ec:	193b      	adds	r3, r7, r4
 80004ee:	2200      	movs	r2, #0
 80004f0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 80004f2:	193b      	adds	r3, r7, r4
 80004f4:	4a2b      	ldr	r2, [pc, #172]	@ (80005a4 <MX_GPIO_Init+0x158>)
 80004f6:	0019      	movs	r1, r3
 80004f8:	0010      	movs	r0, r2
 80004fa:	f000 fed1 	bl	80012a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80004fe:	193b      	adds	r3, r7, r4
 8000500:	2201      	movs	r2, #1
 8000502:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000504:	193b      	adds	r3, r7, r4
 8000506:	2290      	movs	r2, #144	@ 0x90
 8000508:	0352      	lsls	r2, r2, #13
 800050a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	193b      	adds	r3, r7, r4
 800050e:	2200      	movs	r2, #0
 8000510:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000512:	193a      	adds	r2, r7, r4
 8000514:	23a0      	movs	r3, #160	@ 0xa0
 8000516:	05db      	lsls	r3, r3, #23
 8000518:	0011      	movs	r1, r2
 800051a:	0018      	movs	r0, r3
 800051c:	f000 fec0 	bl	80012a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_WAKEUP_Pin ePD1_BUSY_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|ePD1_BUSY_Pin;
 8000520:	193b      	adds	r3, r7, r4
 8000522:	2281      	movs	r2, #129	@ 0x81
 8000524:	0052      	lsls	r2, r2, #1
 8000526:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000528:	193b      	adds	r3, r7, r4
 800052a:	2200      	movs	r2, #0
 800052c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052e:	193b      	adds	r3, r7, r4
 8000530:	2200      	movs	r2, #0
 8000532:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000534:	193a      	adds	r2, r7, r4
 8000536:	23a0      	movs	r3, #160	@ 0xa0
 8000538:	05db      	lsls	r3, r3, #23
 800053a:	0011      	movs	r1, r2
 800053c:	0018      	movs	r0, r3
 800053e:	f000 feaf 	bl	80012a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8000542:	193b      	adds	r3, r7, r4
 8000544:	2220      	movs	r2, #32
 8000546:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000548:	193b      	adds	r3, r7, r4
 800054a:	2201      	movs	r2, #1
 800054c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800054e:	193b      	adds	r3, r7, r4
 8000550:	2200      	movs	r2, #0
 8000552:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000554:	193b      	adds	r3, r7, r4
 8000556:	2200      	movs	r2, #0
 8000558:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 800055a:	193a      	adds	r2, r7, r4
 800055c:	23a0      	movs	r3, #160	@ 0xa0
 800055e:	05db      	lsls	r3, r3, #23
 8000560:	0011      	movs	r1, r2
 8000562:	0018      	movs	r0, r3
 8000564:	f000 fe9c 	bl	80012a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ePD1_RESET_Pin ePD1_PWR_ENn_Pin ePD1_D_C_Pin LD_G_Pin */
  GPIO_InitStruct.Pin = ePD1_RESET_Pin|ePD1_PWR_ENn_Pin|ePD1_D_C_Pin|LD_G_Pin;
 8000568:	0021      	movs	r1, r4
 800056a:	187b      	adds	r3, r7, r1
 800056c:	4a0b      	ldr	r2, [pc, #44]	@ (800059c <MX_GPIO_Init+0x150>)
 800056e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000570:	187b      	adds	r3, r7, r1
 8000572:	2201      	movs	r2, #1
 8000574:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000576:	187b      	adds	r3, r7, r1
 8000578:	2200      	movs	r2, #0
 800057a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800057c:	187b      	adds	r3, r7, r1
 800057e:	2200      	movs	r2, #0
 8000580:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000582:	187b      	adds	r3, r7, r1
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <MX_GPIO_Init+0x154>)
 8000586:	0019      	movs	r1, r3
 8000588:	0010      	movs	r0, r2
 800058a:	f000 fe89 	bl	80012a0 <HAL_GPIO_Init>

}
 800058e:	46c0      	nop			@ (mov r8, r8)
 8000590:	46bd      	mov	sp, r7
 8000592:	b00b      	add	sp, #44	@ 0x2c
 8000594:	bd90      	pop	{r4, r7, pc}
 8000596:	46c0      	nop			@ (mov r8, r8)
 8000598:	40021000 	.word	0x40021000
 800059c:	00000c14 	.word	0x00000c14
 80005a0:	50000400 	.word	0x50000400
 80005a4:	50000800 	.word	0x50000800

080005a8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000620 <MX_I2C1_Init+0x78>)
 80005ae:	4a1d      	ldr	r2, [pc, #116]	@ (8000624 <MX_I2C1_Init+0x7c>)
 80005b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000708;
 80005b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000620 <MX_I2C1_Init+0x78>)
 80005b4:	22e1      	movs	r2, #225	@ 0xe1
 80005b6:	00d2      	lsls	r2, r2, #3
 80005b8:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005ba:	4b19      	ldr	r3, [pc, #100]	@ (8000620 <MX_I2C1_Init+0x78>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005c0:	4b17      	ldr	r3, [pc, #92]	@ (8000620 <MX_I2C1_Init+0x78>)
 80005c2:	2201      	movs	r2, #1
 80005c4:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005c6:	4b16      	ldr	r3, [pc, #88]	@ (8000620 <MX_I2C1_Init+0x78>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005cc:	4b14      	ldr	r3, [pc, #80]	@ (8000620 <MX_I2C1_Init+0x78>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005d2:	4b13      	ldr	r3, [pc, #76]	@ (8000620 <MX_I2C1_Init+0x78>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005d8:	4b11      	ldr	r3, [pc, #68]	@ (8000620 <MX_I2C1_Init+0x78>)
 80005da:	2200      	movs	r2, #0
 80005dc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005de:	4b10      	ldr	r3, [pc, #64]	@ (8000620 <MX_I2C1_Init+0x78>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005e4:	4b0e      	ldr	r3, [pc, #56]	@ (8000620 <MX_I2C1_Init+0x78>)
 80005e6:	0018      	movs	r0, r3
 80005e8:	f000 ffee 	bl	80015c8 <HAL_I2C_Init>
 80005ec:	1e03      	subs	r3, r0, #0
 80005ee:	d001      	beq.n	80005f4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80005f0:	f000 f94e 	bl	8000890 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000620 <MX_I2C1_Init+0x78>)
 80005f6:	2100      	movs	r1, #0
 80005f8:	0018      	movs	r0, r3
 80005fa:	f001 f88b 	bl	8001714 <HAL_I2CEx_ConfigAnalogFilter>
 80005fe:	1e03      	subs	r3, r0, #0
 8000600:	d001      	beq.n	8000606 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000602:	f000 f945 	bl	8000890 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000606:	4b06      	ldr	r3, [pc, #24]	@ (8000620 <MX_I2C1_Init+0x78>)
 8000608:	2100      	movs	r1, #0
 800060a:	0018      	movs	r0, r3
 800060c:	f001 f8ce 	bl	80017ac <HAL_I2CEx_ConfigDigitalFilter>
 8000610:	1e03      	subs	r3, r0, #0
 8000612:	d001      	beq.n	8000618 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000614:	f000 f93c 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000618:	46c0      	nop			@ (mov r8, r8)
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	20000038 	.word	0x20000038
 8000624:	40005400 	.word	0x40005400

08000628 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000628:	b590      	push	{r4, r7, lr}
 800062a:	b089      	sub	sp, #36	@ 0x24
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000630:	240c      	movs	r4, #12
 8000632:	193b      	adds	r3, r7, r4
 8000634:	0018      	movs	r0, r3
 8000636:	2314      	movs	r3, #20
 8000638:	001a      	movs	r2, r3
 800063a:	2100      	movs	r1, #0
 800063c:	f003 fedc 	bl	80043f8 <memset>
  if(i2cHandle->Instance==I2C1)
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a18      	ldr	r2, [pc, #96]	@ (80006a8 <HAL_I2C_MspInit+0x80>)
 8000646:	4293      	cmp	r3, r2
 8000648:	d129      	bne.n	800069e <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800064a:	4b18      	ldr	r3, [pc, #96]	@ (80006ac <HAL_I2C_MspInit+0x84>)
 800064c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800064e:	4b17      	ldr	r3, [pc, #92]	@ (80006ac <HAL_I2C_MspInit+0x84>)
 8000650:	2102      	movs	r1, #2
 8000652:	430a      	orrs	r2, r1
 8000654:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000656:	4b15      	ldr	r3, [pc, #84]	@ (80006ac <HAL_I2C_MspInit+0x84>)
 8000658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800065a:	2202      	movs	r2, #2
 800065c:	4013      	ands	r3, r2
 800065e:	60bb      	str	r3, [r7, #8]
 8000660:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MFX_I2C_SCL_Pin|MFX_I2C_SDA_Pin;
 8000662:	193b      	adds	r3, r7, r4
 8000664:	22c0      	movs	r2, #192	@ 0xc0
 8000666:	0092      	lsls	r2, r2, #2
 8000668:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800066a:	0021      	movs	r1, r4
 800066c:	187b      	adds	r3, r7, r1
 800066e:	2212      	movs	r2, #18
 8000670:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000672:	187b      	adds	r3, r7, r1
 8000674:	2201      	movs	r2, #1
 8000676:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000678:	187b      	adds	r3, r7, r1
 800067a:	2203      	movs	r2, #3
 800067c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800067e:	187b      	adds	r3, r7, r1
 8000680:	2204      	movs	r2, #4
 8000682:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000684:	187b      	adds	r3, r7, r1
 8000686:	4a0a      	ldr	r2, [pc, #40]	@ (80006b0 <HAL_I2C_MspInit+0x88>)
 8000688:	0019      	movs	r1, r3
 800068a:	0010      	movs	r0, r2
 800068c:	f000 fe08 	bl	80012a0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000690:	4b06      	ldr	r3, [pc, #24]	@ (80006ac <HAL_I2C_MspInit+0x84>)
 8000692:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000694:	4b05      	ldr	r3, [pc, #20]	@ (80006ac <HAL_I2C_MspInit+0x84>)
 8000696:	2180      	movs	r1, #128	@ 0x80
 8000698:	0389      	lsls	r1, r1, #14
 800069a:	430a      	orrs	r2, r1
 800069c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800069e:	46c0      	nop			@ (mov r8, r8)
 80006a0:	46bd      	mov	sp, r7
 80006a2:	b009      	add	sp, #36	@ 0x24
 80006a4:	bd90      	pop	{r4, r7, pc}
 80006a6:	46c0      	nop			@ (mov r8, r8)
 80006a8:	40005400 	.word	0x40005400
 80006ac:	40021000 	.word	0x40021000
 80006b0:	50000400 	.word	0x50000400

080006b4 <HAL_UART_RxCpltCallback>:
uint8_t tx_data[] = "Loopback OK\r\n";
uint8_t rx_buffer[20];
uint8_t rx_index = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b082      	sub	sp, #8
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a13      	ldr	r2, [pc, #76]	@ (8000710 <HAL_UART_RxCpltCallback+0x5c>)
 80006c2:	4293      	cmp	r3, r2
 80006c4:	d120      	bne.n	8000708 <HAL_UART_RxCpltCallback+0x54>
	{
		rx_buffer[rx_index++] = rx_data;
 80006c6:	4b13      	ldr	r3, [pc, #76]	@ (8000714 <HAL_UART_RxCpltCallback+0x60>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	1c5a      	adds	r2, r3, #1
 80006cc:	b2d1      	uxtb	r1, r2
 80006ce:	4a11      	ldr	r2, [pc, #68]	@ (8000714 <HAL_UART_RxCpltCallback+0x60>)
 80006d0:	7011      	strb	r1, [r2, #0]
 80006d2:	001a      	movs	r2, r3
 80006d4:	4b10      	ldr	r3, [pc, #64]	@ (8000718 <HAL_UART_RxCpltCallback+0x64>)
 80006d6:	7819      	ldrb	r1, [r3, #0]
 80006d8:	4b10      	ldr	r3, [pc, #64]	@ (800071c <HAL_UART_RxCpltCallback+0x68>)
 80006da:	5499      	strb	r1, [r3, r2]
		if(rx_data == '\n')
 80006dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <HAL_UART_RxCpltCallback+0x64>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	2b0a      	cmp	r3, #10
 80006e2:	d10b      	bne.n	80006fc <HAL_UART_RxCpltCallback+0x48>
		{
			HAL_UART_Transmit(&huart1, rx_buffer, rx_index, HAL_MAX_DELAY);
 80006e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000714 <HAL_UART_RxCpltCallback+0x60>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	001a      	movs	r2, r3
 80006ea:	2301      	movs	r3, #1
 80006ec:	425b      	negs	r3, r3
 80006ee:	490b      	ldr	r1, [pc, #44]	@ (800071c <HAL_UART_RxCpltCallback+0x68>)
 80006f0:	480b      	ldr	r0, [pc, #44]	@ (8000720 <HAL_UART_RxCpltCallback+0x6c>)
 80006f2:	f002 faa9 	bl	8002c48 <HAL_UART_Transmit>
			rx_index = 0;
 80006f6:	4b07      	ldr	r3, [pc, #28]	@ (8000714 <HAL_UART_RxCpltCallback+0x60>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 80006fc:	4906      	ldr	r1, [pc, #24]	@ (8000718 <HAL_UART_RxCpltCallback+0x64>)
 80006fe:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <HAL_UART_RxCpltCallback+0x6c>)
 8000700:	2201      	movs	r2, #1
 8000702:	0018      	movs	r0, r3
 8000704:	f002 fb40 	bl	8002d88 <HAL_UART_Receive_IT>
	}
}
 8000708:	46c0      	nop			@ (mov r8, r8)
 800070a:	46bd      	mov	sp, r7
 800070c:	b002      	add	sp, #8
 800070e:	bd80      	pop	{r7, pc}
 8000710:	40013800 	.word	0x40013800
 8000714:	200000a4 	.word	0x200000a4
 8000718:	2000008c 	.word	0x2000008c
 800071c:	20000090 	.word	0x20000090
 8000720:	2000019c 	.word	0x2000019c

08000724 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800072a:	f000 fbbf 	bl	8000eac <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800072e:	f000 f833 	bl	8000798 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000732:	f7ff fe8b 	bl	800044c <MX_GPIO_Init>
	MX_I2C1_Init();
 8000736:	f7ff ff37 	bl	80005a8 <MX_I2C1_Init>
	MX_SPI1_Init();
 800073a:	f000 f8af 	bl	800089c <MX_SPI1_Init>
	MX_SPI2_Init();
 800073e:	f000 f8e5 	bl	800090c <MX_SPI2_Init>
	MX_TSC_Init();
 8000742:	f000 f9f3 	bl	8000b2c <MX_TSC_Init>
	MX_USART1_UART_Init();
 8000746:	f000 facd 	bl	8000ce4 <MX_USART1_UART_Init>
	MX_USB_PCD_Init();
 800074a:	f000 fb47 	bl	8000ddc <MX_USB_PCD_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart1, &rx_data, 1);
 800074e:	490f      	ldr	r1, [pc, #60]	@ (800078c <main+0x68>)
 8000750:	4b0f      	ldr	r3, [pc, #60]	@ (8000790 <main+0x6c>)
 8000752:	2201      	movs	r2, #1
 8000754:	0018      	movs	r0, r3
 8000756:	f002 fb17 	bl	8002d88 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart1, tx_data, sizeof(tx_data)-1, HAL_MAX_DELAY);
 800075a:	2301      	movs	r3, #1
 800075c:	425b      	negs	r3, r3
 800075e:	490d      	ldr	r1, [pc, #52]	@ (8000794 <main+0x70>)
 8000760:	480b      	ldr	r0, [pc, #44]	@ (8000790 <main+0x6c>)
 8000762:	220d      	movs	r2, #13
 8000764:	f002 fa70 	bl	8002c48 <HAL_UART_Transmit>
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		uint8_t c = 'A';
 8000768:	1dfb      	adds	r3, r7, #7
 800076a:	2241      	movs	r2, #65	@ 0x41
 800076c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, &c, 1, HAL_MAX_DELAY);
 800076e:	2301      	movs	r3, #1
 8000770:	425b      	negs	r3, r3
 8000772:	1df9      	adds	r1, r7, #7
 8000774:	4806      	ldr	r0, [pc, #24]	@ (8000790 <main+0x6c>)
 8000776:	2201      	movs	r2, #1
 8000778:	f002 fa66 	bl	8002c48 <HAL_UART_Transmit>
		HAL_Delay(500);
 800077c:	23fa      	movs	r3, #250	@ 0xfa
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	0018      	movs	r0, r3
 8000782:	f000 fc03 	bl	8000f8c <HAL_Delay>
	{
 8000786:	46c0      	nop			@ (mov r8, r8)
 8000788:	e7ee      	b.n	8000768 <main+0x44>
 800078a:	46c0      	nop			@ (mov r8, r8)
 800078c:	2000008c 	.word	0x2000008c
 8000790:	2000019c 	.word	0x2000019c
 8000794:	20000000 	.word	0x20000000

08000798 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000798:	b590      	push	{r4, r7, lr}
 800079a:	b09d      	sub	sp, #116	@ 0x74
 800079c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079e:	2438      	movs	r4, #56	@ 0x38
 80007a0:	193b      	adds	r3, r7, r4
 80007a2:	0018      	movs	r0, r3
 80007a4:	2338      	movs	r3, #56	@ 0x38
 80007a6:	001a      	movs	r2, r3
 80007a8:	2100      	movs	r1, #0
 80007aa:	f003 fe25 	bl	80043f8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007ae:	2324      	movs	r3, #36	@ 0x24
 80007b0:	18fb      	adds	r3, r7, r3
 80007b2:	0018      	movs	r0, r3
 80007b4:	2314      	movs	r3, #20
 80007b6:	001a      	movs	r2, r3
 80007b8:	2100      	movs	r1, #0
 80007ba:	f003 fe1d 	bl	80043f8 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007be:	003b      	movs	r3, r7
 80007c0:	0018      	movs	r0, r3
 80007c2:	2324      	movs	r3, #36	@ 0x24
 80007c4:	001a      	movs	r2, r3
 80007c6:	2100      	movs	r1, #0
 80007c8:	f003 fe16 	bl	80043f8 <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007cc:	4b2e      	ldr	r3, [pc, #184]	@ (8000888 <SystemClock_Config+0xf0>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a2e      	ldr	r2, [pc, #184]	@ (800088c <SystemClock_Config+0xf4>)
 80007d2:	401a      	ands	r2, r3
 80007d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000888 <SystemClock_Config+0xf0>)
 80007d6:	2180      	movs	r1, #128	@ 0x80
 80007d8:	0109      	lsls	r1, r1, #4
 80007da:	430a      	orrs	r2, r1
 80007dc:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI48;
 80007de:	193b      	adds	r3, r7, r4
 80007e0:	2221      	movs	r2, #33	@ 0x21
 80007e2:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80007e4:	193b      	adds	r3, r7, r4
 80007e6:	22a0      	movs	r2, #160	@ 0xa0
 80007e8:	02d2      	lsls	r2, r2, #11
 80007ea:	605a      	str	r2, [r3, #4]
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80007ec:	0021      	movs	r1, r4
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	2201      	movs	r2, #1
 80007f2:	619a      	str	r2, [r3, #24]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	2202      	movs	r2, #2
 80007f8:	629a      	str	r2, [r3, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007fa:	187b      	adds	r3, r7, r1
 80007fc:	2280      	movs	r2, #128	@ 0x80
 80007fe:	0252      	lsls	r2, r2, #9
 8000800:	62da      	str	r2, [r3, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_12;
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2280      	movs	r2, #128	@ 0x80
 8000806:	0352      	lsls	r2, r2, #13
 8000808:	631a      	str	r2, [r3, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 800080a:	187b      	adds	r3, r7, r1
 800080c:	2280      	movs	r2, #128	@ 0x80
 800080e:	0412      	lsls	r2, r2, #16
 8000810:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000812:	187b      	adds	r3, r7, r1
 8000814:	0018      	movs	r0, r3
 8000816:	f001 f933 	bl	8001a80 <HAL_RCC_OscConfig>
 800081a:	1e03      	subs	r3, r0, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0x8a>
	{
		Error_Handler();
 800081e:	f000 f837 	bl	8000890 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000822:	2124      	movs	r1, #36	@ 0x24
 8000824:	187b      	adds	r3, r7, r1
 8000826:	220f      	movs	r2, #15
 8000828:	601a      	str	r2, [r3, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082a:	187b      	adds	r3, r7, r1
 800082c:	2203      	movs	r2, #3
 800082e:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000830:	187b      	adds	r3, r7, r1
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000836:	187b      	adds	r3, r7, r1
 8000838:	2200      	movs	r2, #0
 800083a:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800083c:	187b      	adds	r3, r7, r1
 800083e:	2200      	movs	r2, #0
 8000840:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000842:	187b      	adds	r3, r7, r1
 8000844:	2101      	movs	r1, #1
 8000846:	0018      	movs	r0, r3
 8000848:	f001 fcde 	bl	8002208 <HAL_RCC_ClockConfig>
 800084c:	1e03      	subs	r3, r0, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0xbc>
	{
		Error_Handler();
 8000850:	f000 f81e 	bl	8000890 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1
 8000854:	003b      	movs	r3, r7
 8000856:	2249      	movs	r2, #73	@ 0x49
 8000858:	601a      	str	r2, [r3, #0]
			|RCC_PERIPHCLK_USB;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800085a:	003b      	movs	r3, r7
 800085c:	2200      	movs	r2, #0
 800085e:	60da      	str	r2, [r3, #12]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000860:	003b      	movs	r3, r7
 8000862:	2200      	movs	r2, #0
 8000864:	619a      	str	r2, [r3, #24]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000866:	003b      	movs	r3, r7
 8000868:	2280      	movs	r2, #128	@ 0x80
 800086a:	04d2      	lsls	r2, r2, #19
 800086c:	621a      	str	r2, [r3, #32]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800086e:	003b      	movs	r3, r7
 8000870:	0018      	movs	r0, r3
 8000872:	f001 fecd 	bl	8002610 <HAL_RCCEx_PeriphCLKConfig>
 8000876:	1e03      	subs	r3, r0, #0
 8000878:	d001      	beq.n	800087e <SystemClock_Config+0xe6>
	{
		Error_Handler();
 800087a:	f000 f809 	bl	8000890 <Error_Handler>
	}
}
 800087e:	46c0      	nop			@ (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	b01d      	add	sp, #116	@ 0x74
 8000884:	bd90      	pop	{r4, r7, pc}
 8000886:	46c0      	nop			@ (mov r8, r8)
 8000888:	40007000 	.word	0x40007000
 800088c:	ffffe7ff 	.word	0xffffe7ff

08000890 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000894:	b672      	cpsid	i
}
 8000896:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000898:	46c0      	nop			@ (mov r8, r8)
 800089a:	e7fd      	b.n	8000898 <Error_Handler+0x8>

0800089c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80008a0:	4b18      	ldr	r3, [pc, #96]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008a2:	4a19      	ldr	r2, [pc, #100]	@ (8000908 <MX_SPI1_Init+0x6c>)
 80008a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80008a6:	4b17      	ldr	r3, [pc, #92]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008a8:	2282      	movs	r2, #130	@ 0x82
 80008aa:	0052      	lsls	r2, r2, #1
 80008ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80008ae:	4b15      	ldr	r3, [pc, #84]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008b0:	2280      	movs	r2, #128	@ 0x80
 80008b2:	0212      	lsls	r2, r2, #8
 80008b4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008b6:	4b13      	ldr	r3, [pc, #76]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008bc:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008be:	2200      	movs	r2, #0
 80008c0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008c2:	4b10      	ldr	r3, [pc, #64]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80008c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008da:	4b0a      	ldr	r3, [pc, #40]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008dc:	2200      	movs	r2, #0
 80008de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008e0:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80008e6:	4b07      	ldr	r3, [pc, #28]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008e8:	2207      	movs	r2, #7
 80008ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008ec:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <MX_SPI1_Init+0x68>)
 80008ee:	0018      	movs	r0, r3
 80008f0:	f002 f81c 	bl	800292c <HAL_SPI_Init>
 80008f4:	1e03      	subs	r3, r0, #0
 80008f6:	d001      	beq.n	80008fc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80008f8:	f7ff ffca 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008fc:	46c0      	nop			@ (mov r8, r8)
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	46c0      	nop			@ (mov r8, r8)
 8000904:	200000a8 	.word	0x200000a8
 8000908:	40013000 	.word	0x40013000

0800090c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000910:	4b17      	ldr	r3, [pc, #92]	@ (8000970 <MX_SPI2_Init+0x64>)
 8000912:	4a18      	ldr	r2, [pc, #96]	@ (8000974 <MX_SPI2_Init+0x68>)
 8000914:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000916:	4b16      	ldr	r3, [pc, #88]	@ (8000970 <MX_SPI2_Init+0x64>)
 8000918:	2282      	movs	r2, #130	@ 0x82
 800091a:	0052      	lsls	r2, r2, #1
 800091c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800091e:	4b14      	ldr	r3, [pc, #80]	@ (8000970 <MX_SPI2_Init+0x64>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000924:	4b12      	ldr	r3, [pc, #72]	@ (8000970 <MX_SPI2_Init+0x64>)
 8000926:	2200      	movs	r2, #0
 8000928:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800092a:	4b11      	ldr	r3, [pc, #68]	@ (8000970 <MX_SPI2_Init+0x64>)
 800092c:	2200      	movs	r2, #0
 800092e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000930:	4b0f      	ldr	r3, [pc, #60]	@ (8000970 <MX_SPI2_Init+0x64>)
 8000932:	2200      	movs	r2, #0
 8000934:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8000936:	4b0e      	ldr	r3, [pc, #56]	@ (8000970 <MX_SPI2_Init+0x64>)
 8000938:	2200      	movs	r2, #0
 800093a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800093c:	4b0c      	ldr	r3, [pc, #48]	@ (8000970 <MX_SPI2_Init+0x64>)
 800093e:	2200      	movs	r2, #0
 8000940:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000942:	4b0b      	ldr	r3, [pc, #44]	@ (8000970 <MX_SPI2_Init+0x64>)
 8000944:	2200      	movs	r2, #0
 8000946:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000948:	4b09      	ldr	r3, [pc, #36]	@ (8000970 <MX_SPI2_Init+0x64>)
 800094a:	2200      	movs	r2, #0
 800094c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800094e:	4b08      	ldr	r3, [pc, #32]	@ (8000970 <MX_SPI2_Init+0x64>)
 8000950:	2200      	movs	r2, #0
 8000952:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000954:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <MX_SPI2_Init+0x64>)
 8000956:	2207      	movs	r2, #7
 8000958:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800095a:	4b05      	ldr	r3, [pc, #20]	@ (8000970 <MX_SPI2_Init+0x64>)
 800095c:	0018      	movs	r0, r3
 800095e:	f001 ffe5 	bl	800292c <HAL_SPI_Init>
 8000962:	1e03      	subs	r3, r0, #0
 8000964:	d001      	beq.n	800096a <MX_SPI2_Init+0x5e>
  {
    Error_Handler();
 8000966:	f7ff ff93 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800096a:	46c0      	nop			@ (mov r8, r8)
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	20000100 	.word	0x20000100
 8000974:	40003800 	.word	0x40003800

08000978 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000978:	b590      	push	{r4, r7, lr}
 800097a:	b08b      	sub	sp, #44	@ 0x2c
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000980:	2414      	movs	r4, #20
 8000982:	193b      	adds	r3, r7, r4
 8000984:	0018      	movs	r0, r3
 8000986:	2314      	movs	r3, #20
 8000988:	001a      	movs	r2, r3
 800098a:	2100      	movs	r1, #0
 800098c:	f003 fd34 	bl	80043f8 <memset>
  if(spiHandle->Instance==SPI1)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a41      	ldr	r2, [pc, #260]	@ (8000a9c <HAL_SPI_MspInit+0x124>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d14c      	bne.n	8000a34 <HAL_SPI_MspInit+0xbc>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800099a:	4b41      	ldr	r3, [pc, #260]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 800099c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800099e:	4b40      	ldr	r3, [pc, #256]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 80009a0:	2180      	movs	r1, #128	@ 0x80
 80009a2:	0149      	lsls	r1, r1, #5
 80009a4:	430a      	orrs	r2, r1
 80009a6:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a8:	4b3d      	ldr	r3, [pc, #244]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 80009aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009ac:	4b3c      	ldr	r3, [pc, #240]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 80009ae:	2101      	movs	r1, #1
 80009b0:	430a      	orrs	r2, r1
 80009b2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009b4:	4b3a      	ldr	r3, [pc, #232]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 80009b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009b8:	2201      	movs	r2, #1
 80009ba:	4013      	ands	r3, r2
 80009bc:	613b      	str	r3, [r7, #16]
 80009be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c0:	4b37      	ldr	r3, [pc, #220]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 80009c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80009c4:	4b36      	ldr	r3, [pc, #216]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 80009c6:	2102      	movs	r1, #2
 80009c8:	430a      	orrs	r2, r1
 80009ca:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009cc:	4b34      	ldr	r3, [pc, #208]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 80009ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009d0:	2202      	movs	r2, #2
 80009d2:	4013      	ands	r3, r2
 80009d4:	60fb      	str	r3, [r7, #12]
 80009d6:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA15     ------> SPI1_NSS
    PB3     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ePD1_CS_Pin;
 80009d8:	193b      	adds	r3, r7, r4
 80009da:	2280      	movs	r2, #128	@ 0x80
 80009dc:	0212      	lsls	r2, r2, #8
 80009de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e0:	193b      	adds	r3, r7, r4
 80009e2:	2202      	movs	r2, #2
 80009e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	193b      	adds	r3, r7, r4
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ec:	193b      	adds	r3, r7, r4
 80009ee:	2200      	movs	r2, #0
 80009f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80009f2:	193b      	adds	r3, r7, r4
 80009f4:	2200      	movs	r2, #0
 80009f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(ePD1_CS_GPIO_Port, &GPIO_InitStruct);
 80009f8:	193a      	adds	r2, r7, r4
 80009fa:	23a0      	movs	r3, #160	@ 0xa0
 80009fc:	05db      	lsls	r3, r3, #23
 80009fe:	0011      	movs	r1, r2
 8000a00:	0018      	movs	r0, r3
 8000a02:	f000 fc4d 	bl	80012a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ePD1_SCK_Pin|ePD1_MOSI_Pin;
 8000a06:	0021      	movs	r1, r4
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	2228      	movs	r2, #40	@ 0x28
 8000a0c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0e:	187b      	adds	r3, r7, r1
 8000a10:	2202      	movs	r2, #2
 8000a12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	187b      	adds	r3, r7, r1
 8000a16:	2200      	movs	r2, #0
 8000a18:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1a:	187b      	adds	r3, r7, r1
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000a20:	187b      	adds	r3, r7, r1
 8000a22:	2200      	movs	r2, #0
 8000a24:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	4a1e      	ldr	r2, [pc, #120]	@ (8000aa4 <HAL_SPI_MspInit+0x12c>)
 8000a2a:	0019      	movs	r1, r3
 8000a2c:	0010      	movs	r0, r2
 8000a2e:	f000 fc37 	bl	80012a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000a32:	e02e      	b.n	8000a92 <HAL_SPI_MspInit+0x11a>
  else if(spiHandle->Instance==SPI2)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a1b      	ldr	r2, [pc, #108]	@ (8000aa8 <HAL_SPI_MspInit+0x130>)
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d129      	bne.n	8000a92 <HAL_SPI_MspInit+0x11a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a3e:	4b18      	ldr	r3, [pc, #96]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 8000a40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000a42:	4b17      	ldr	r3, [pc, #92]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 8000a44:	2180      	movs	r1, #128	@ 0x80
 8000a46:	01c9      	lsls	r1, r1, #7
 8000a48:	430a      	orrs	r2, r1
 8000a4a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4c:	4b14      	ldr	r3, [pc, #80]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 8000a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a50:	4b13      	ldr	r3, [pc, #76]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 8000a52:	2102      	movs	r1, #2
 8000a54:	430a      	orrs	r2, r1
 8000a56:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a58:	4b11      	ldr	r3, [pc, #68]	@ (8000aa0 <HAL_SPI_MspInit+0x128>)
 8000a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a5c:	2202      	movs	r2, #2
 8000a5e:	4013      	ands	r3, r2
 8000a60:	60bb      	str	r3, [r7, #8]
 8000a62:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = NFC_NSS_Pin|NFC_SCK_Pin|NFC_MISO_Pin|NFC_MOSI_Pin;
 8000a64:	2114      	movs	r1, #20
 8000a66:	187b      	adds	r3, r7, r1
 8000a68:	22f0      	movs	r2, #240	@ 0xf0
 8000a6a:	0212      	lsls	r2, r2, #8
 8000a6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6e:	187b      	adds	r3, r7, r1
 8000a70:	2202      	movs	r2, #2
 8000a72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	2200      	movs	r2, #0
 8000a78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a7a:	187b      	adds	r3, r7, r1
 8000a7c:	2203      	movs	r2, #3
 8000a7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000a80:	187b      	adds	r3, r7, r1
 8000a82:	2200      	movs	r2, #0
 8000a84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a86:	187b      	adds	r3, r7, r1
 8000a88:	4a06      	ldr	r2, [pc, #24]	@ (8000aa4 <HAL_SPI_MspInit+0x12c>)
 8000a8a:	0019      	movs	r1, r3
 8000a8c:	0010      	movs	r0, r2
 8000a8e:	f000 fc07 	bl	80012a0 <HAL_GPIO_Init>
}
 8000a92:	46c0      	nop			@ (mov r8, r8)
 8000a94:	46bd      	mov	sp, r7
 8000a96:	b00b      	add	sp, #44	@ 0x2c
 8000a98:	bd90      	pop	{r4, r7, pc}
 8000a9a:	46c0      	nop			@ (mov r8, r8)
 8000a9c:	40013000 	.word	0x40013000
 8000aa0:	40021000 	.word	0x40021000
 8000aa4:	50000400 	.word	0x50000400
 8000aa8:	40003800 	.word	0x40003800

08000aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab0:	4b07      	ldr	r3, [pc, #28]	@ (8000ad0 <HAL_MspInit+0x24>)
 8000ab2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ab4:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <HAL_MspInit+0x24>)
 8000ab6:	2101      	movs	r1, #1
 8000ab8:	430a      	orrs	r2, r1
 8000aba:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000abc:	4b04      	ldr	r3, [pc, #16]	@ (8000ad0 <HAL_MspInit+0x24>)
 8000abe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000ac0:	4b03      	ldr	r3, [pc, #12]	@ (8000ad0 <HAL_MspInit+0x24>)
 8000ac2:	2180      	movs	r1, #128	@ 0x80
 8000ac4:	0549      	lsls	r1, r1, #21
 8000ac6:	430a      	orrs	r2, r1
 8000ac8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aca:	46c0      	nop			@ (mov r8, r8)
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ad8:	46c0      	nop			@ (mov r8, r8)
 8000ada:	e7fd      	b.n	8000ad8 <NMI_Handler+0x4>

08000adc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ae0:	46c0      	nop			@ (mov r8, r8)
 8000ae2:	e7fd      	b.n	8000ae0 <HardFault_Handler+0x4>

08000ae4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ae8:	46c0      	nop			@ (mov r8, r8)
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000af2:	46c0      	nop			@ (mov r8, r8)
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000afc:	f000 fa2a 	bl	8000f54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b00:	46c0      	nop			@ (mov r8, r8)
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
	...

08000b08 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b0c:	4b03      	ldr	r3, [pc, #12]	@ (8000b1c <USART1_IRQHandler+0x14>)
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f002 f998 	bl	8002e44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b14:	46c0      	nop			@ (mov r8, r8)
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	46c0      	nop			@ (mov r8, r8)
 8000b1c:	2000019c 	.word	0x2000019c

08000b20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b24:	46c0      	nop			@ (mov r8, r8)
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
	...

08000b2c <MX_TSC_Init>:

TSC_HandleTypeDef htsc;

/* TSC init function */
void MX_TSC_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0

  /* USER CODE END TSC_Init 1 */

  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 8000b30:	4b1e      	ldr	r3, [pc, #120]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b32:	4a1f      	ldr	r2, [pc, #124]	@ (8000bb0 <MX_TSC_Init+0x84>)
 8000b34:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_2CYCLES;
 8000b36:	4b1d      	ldr	r3, [pc, #116]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b38:	2280      	movs	r2, #128	@ 0x80
 8000b3a:	0552      	lsls	r2, r2, #21
 8000b3c:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_2CYCLES;
 8000b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b40:	2280      	movs	r2, #128	@ 0x80
 8000b42:	0452      	lsls	r2, r2, #17
 8000b44:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 8000b46:	4b19      	ldr	r3, [pc, #100]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	731a      	strb	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 8000b4c:	4b17      	ldr	r3, [pc, #92]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b4e:	2201      	movs	r2, #1
 8000b50:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 8000b52:	4b16      	ldr	r3, [pc, #88]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV4;
 8000b58:	4b14      	ldr	r3, [pc, #80]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b5a:	2280      	movs	r2, #128	@ 0x80
 8000b5c:	0192      	lsls	r2, r2, #6
 8000b5e:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_8191;
 8000b60:	4b12      	ldr	r3, [pc, #72]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b62:	22a0      	movs	r2, #160	@ 0xa0
 8000b64:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 8000b66:	4b11      	ldr	r3, [pc, #68]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8000b6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	625a      	str	r2, [r3, #36]	@ 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 8000b72:	4b0e      	ldr	r3, [pc, #56]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	629a      	str	r2, [r3, #40]	@ 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 8000b78:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b7a:	222c      	movs	r2, #44	@ 0x2c
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	5499      	strb	r1, [r3, r2]
  htsc.Init.ChannelIOs = TSC_GROUP1_IO3|TSC_GROUP2_IO3|TSC_GROUP3_IO2;
 8000b80:	4b0a      	ldr	r3, [pc, #40]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b82:	2291      	movs	r2, #145	@ 0x91
 8000b84:	0092      	lsls	r2, r2, #2
 8000b86:	631a      	str	r2, [r3, #48]	@ 0x30
  htsc.Init.ShieldIOs = 0;
 8000b88:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	635a      	str	r2, [r3, #52]	@ 0x34
  htsc.Init.SamplingIOs = TSC_GROUP1_IO4|TSC_GROUP2_IO4|TSC_GROUP3_IO3;
 8000b8e:	4b07      	ldr	r3, [pc, #28]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b90:	2291      	movs	r2, #145	@ 0x91
 8000b92:	00d2      	lsls	r2, r2, #3
 8000b94:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 8000b96:	4b05      	ldr	r3, [pc, #20]	@ (8000bac <MX_TSC_Init+0x80>)
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f001 ff5b 	bl	8002a54 <HAL_TSC_Init>
 8000b9e:	1e03      	subs	r3, r0, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_TSC_Init+0x7a>
  {
    Error_Handler();
 8000ba2:	f7ff fe75 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 8000ba6:	46c0      	nop			@ (mov r8, r8)
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20000158 	.word	0x20000158
 8000bb0:	40024000 	.word	0x40024000

08000bb4 <HAL_TSC_MspInit>:

void HAL_TSC_MspInit(TSC_HandleTypeDef* tscHandle)
{
 8000bb4:	b590      	push	{r4, r7, lr}
 8000bb6:	b08b      	sub	sp, #44	@ 0x2c
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbc:	2414      	movs	r4, #20
 8000bbe:	193b      	adds	r3, r7, r4
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	2314      	movs	r3, #20
 8000bc4:	001a      	movs	r2, r3
 8000bc6:	2100      	movs	r1, #0
 8000bc8:	f003 fc16 	bl	80043f8 <memset>
  if(tscHandle->Instance==TSC)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a41      	ldr	r2, [pc, #260]	@ (8000cd8 <HAL_TSC_MspInit+0x124>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d17c      	bne.n	8000cd0 <HAL_TSC_MspInit+0x11c>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* TSC clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 8000bd6:	4b41      	ldr	r3, [pc, #260]	@ (8000cdc <HAL_TSC_MspInit+0x128>)
 8000bd8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000bda:	4b40      	ldr	r3, [pc, #256]	@ (8000cdc <HAL_TSC_MspInit+0x128>)
 8000bdc:	2180      	movs	r1, #128	@ 0x80
 8000bde:	0249      	lsls	r1, r1, #9
 8000be0:	430a      	orrs	r2, r1
 8000be2:	631a      	str	r2, [r3, #48]	@ 0x30
 8000be4:	4b3d      	ldr	r3, [pc, #244]	@ (8000cdc <HAL_TSC_MspInit+0x128>)
 8000be6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000be8:	2380      	movs	r3, #128	@ 0x80
 8000bea:	025b      	lsls	r3, r3, #9
 8000bec:	4013      	ands	r3, r2
 8000bee:	613b      	str	r3, [r7, #16]
 8000bf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf2:	4b3a      	ldr	r3, [pc, #232]	@ (8000cdc <HAL_TSC_MspInit+0x128>)
 8000bf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bf6:	4b39      	ldr	r3, [pc, #228]	@ (8000cdc <HAL_TSC_MspInit+0x128>)
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	430a      	orrs	r2, r1
 8000bfc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bfe:	4b37      	ldr	r3, [pc, #220]	@ (8000cdc <HAL_TSC_MspInit+0x128>)
 8000c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c02:	2201      	movs	r2, #1
 8000c04:	4013      	ands	r3, r2
 8000c06:	60fb      	str	r3, [r7, #12]
 8000c08:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c0a:	4b34      	ldr	r3, [pc, #208]	@ (8000cdc <HAL_TSC_MspInit+0x128>)
 8000c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c0e:	4b33      	ldr	r3, [pc, #204]	@ (8000cdc <HAL_TSC_MspInit+0x128>)
 8000c10:	2102      	movs	r1, #2
 8000c12:	430a      	orrs	r2, r1
 8000c14:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c16:	4b31      	ldr	r3, [pc, #196]	@ (8000cdc <HAL_TSC_MspInit+0x128>)
 8000c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c1a:	2202      	movs	r2, #2
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	60bb      	str	r3, [r7, #8]
 8000c20:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> TSC_G2_IO3
    PA7     ------> TSC_G2_IO4
    PB0     ------> TSC_G3_IO2
    PB1     ------> TSC_G3_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000c22:	193b      	adds	r3, r7, r4
 8000c24:	2244      	movs	r2, #68	@ 0x44
 8000c26:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c28:	193b      	adds	r3, r7, r4
 8000c2a:	2202      	movs	r2, #2
 8000c2c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	193b      	adds	r3, r7, r4
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	193b      	adds	r3, r7, r4
 8000c36:	2200      	movs	r2, #0
 8000c38:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000c3a:	193b      	adds	r3, r7, r4
 8000c3c:	2203      	movs	r2, #3
 8000c3e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c40:	193a      	adds	r2, r7, r4
 8000c42:	23a0      	movs	r3, #160	@ 0xa0
 8000c44:	05db      	lsls	r3, r3, #23
 8000c46:	0011      	movs	r1, r2
 8000c48:	0018      	movs	r0, r3
 8000c4a:	f000 fb29 	bl	80012a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7;
 8000c4e:	193b      	adds	r3, r7, r4
 8000c50:	2288      	movs	r2, #136	@ 0x88
 8000c52:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c54:	193b      	adds	r3, r7, r4
 8000c56:	2212      	movs	r2, #18
 8000c58:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5a:	193b      	adds	r3, r7, r4
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c60:	193b      	adds	r3, r7, r4
 8000c62:	2200      	movs	r2, #0
 8000c64:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000c66:	193b      	adds	r3, r7, r4
 8000c68:	2203      	movs	r2, #3
 8000c6a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c6c:	193a      	adds	r2, r7, r4
 8000c6e:	23a0      	movs	r3, #160	@ 0xa0
 8000c70:	05db      	lsls	r3, r3, #23
 8000c72:	0011      	movs	r1, r2
 8000c74:	0018      	movs	r0, r3
 8000c76:	f000 fb13 	bl	80012a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c7a:	193b      	adds	r3, r7, r4
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c80:	193b      	adds	r3, r7, r4
 8000c82:	2202      	movs	r2, #2
 8000c84:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	193b      	adds	r3, r7, r4
 8000c88:	2200      	movs	r2, #0
 8000c8a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8c:	193b      	adds	r3, r7, r4
 8000c8e:	2200      	movs	r2, #0
 8000c90:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000c92:	193b      	adds	r3, r7, r4
 8000c94:	2203      	movs	r2, #3
 8000c96:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c98:	193b      	adds	r3, r7, r4
 8000c9a:	4a11      	ldr	r2, [pc, #68]	@ (8000ce0 <HAL_TSC_MspInit+0x12c>)
 8000c9c:	0019      	movs	r1, r3
 8000c9e:	0010      	movs	r0, r2
 8000ca0:	f000 fafe 	bl	80012a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ca4:	0021      	movs	r1, r4
 8000ca6:	187b      	adds	r3, r7, r1
 8000ca8:	2202      	movs	r2, #2
 8000caa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000cac:	187b      	adds	r3, r7, r1
 8000cae:	2212      	movs	r2, #18
 8000cb0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb2:	187b      	adds	r3, r7, r1
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb8:	187b      	adds	r3, r7, r1
 8000cba:	2200      	movs	r2, #0
 8000cbc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8000cbe:	187b      	adds	r3, r7, r1
 8000cc0:	2203      	movs	r2, #3
 8000cc2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc4:	187b      	adds	r3, r7, r1
 8000cc6:	4a06      	ldr	r2, [pc, #24]	@ (8000ce0 <HAL_TSC_MspInit+0x12c>)
 8000cc8:	0019      	movs	r1, r3
 8000cca:	0010      	movs	r0, r2
 8000ccc:	f000 fae8 	bl	80012a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }
}
 8000cd0:	46c0      	nop			@ (mov r8, r8)
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	b00b      	add	sp, #44	@ 0x2c
 8000cd6:	bd90      	pop	{r4, r7, pc}
 8000cd8:	40024000 	.word	0x40024000
 8000cdc:	40021000 	.word	0x40021000
 8000ce0:	50000400 	.word	0x50000400

08000ce4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000ce8:	4b14      	ldr	r3, [pc, #80]	@ (8000d3c <MX_USART1_UART_Init+0x58>)
 8000cea:	4a15      	ldr	r2, [pc, #84]	@ (8000d40 <MX_USART1_UART_Init+0x5c>)
 8000cec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000cee:	4b13      	ldr	r3, [pc, #76]	@ (8000d3c <MX_USART1_UART_Init+0x58>)
 8000cf0:	22e1      	movs	r2, #225	@ 0xe1
 8000cf2:	0252      	lsls	r2, r2, #9
 8000cf4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000cf6:	4b11      	ldr	r3, [pc, #68]	@ (8000d3c <MX_USART1_UART_Init+0x58>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d3c <MX_USART1_UART_Init+0x58>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d02:	4b0e      	ldr	r3, [pc, #56]	@ (8000d3c <MX_USART1_UART_Init+0x58>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d08:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <MX_USART1_UART_Init+0x58>)
 8000d0a:	220c      	movs	r2, #12
 8000d0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <MX_USART1_UART_Init+0x58>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d14:	4b09      	ldr	r3, [pc, #36]	@ (8000d3c <MX_USART1_UART_Init+0x58>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d1a:	4b08      	ldr	r3, [pc, #32]	@ (8000d3c <MX_USART1_UART_Init+0x58>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d20:	4b06      	ldr	r3, [pc, #24]	@ (8000d3c <MX_USART1_UART_Init+0x58>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d26:	4b05      	ldr	r3, [pc, #20]	@ (8000d3c <MX_USART1_UART_Init+0x58>)
 8000d28:	0018      	movs	r0, r3
 8000d2a:	f001 ff39 	bl	8002ba0 <HAL_UART_Init>
 8000d2e:	1e03      	subs	r3, r0, #0
 8000d30:	d001      	beq.n	8000d36 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000d32:	f7ff fdad 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	2000019c 	.word	0x2000019c
 8000d40:	40013800 	.word	0x40013800

08000d44 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d44:	b590      	push	{r4, r7, lr}
 8000d46:	b089      	sub	sp, #36	@ 0x24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4c:	240c      	movs	r4, #12
 8000d4e:	193b      	adds	r3, r7, r4
 8000d50:	0018      	movs	r0, r3
 8000d52:	2314      	movs	r3, #20
 8000d54:	001a      	movs	r2, r3
 8000d56:	2100      	movs	r1, #0
 8000d58:	f003 fb4e 	bl	80043f8 <memset>
  if(uartHandle->Instance==USART1)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a1c      	ldr	r2, [pc, #112]	@ (8000dd4 <HAL_UART_MspInit+0x90>)
 8000d62:	4293      	cmp	r3, r2
 8000d64:	d132      	bne.n	8000dcc <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d66:	4b1c      	ldr	r3, [pc, #112]	@ (8000dd8 <HAL_UART_MspInit+0x94>)
 8000d68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd8 <HAL_UART_MspInit+0x94>)
 8000d6c:	2180      	movs	r1, #128	@ 0x80
 8000d6e:	01c9      	lsls	r1, r1, #7
 8000d70:	430a      	orrs	r2, r1
 8000d72:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d74:	4b18      	ldr	r3, [pc, #96]	@ (8000dd8 <HAL_UART_MspInit+0x94>)
 8000d76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d78:	4b17      	ldr	r3, [pc, #92]	@ (8000dd8 <HAL_UART_MspInit+0x94>)
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d80:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <HAL_UART_MspInit+0x94>)
 8000d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d84:	2201      	movs	r2, #1
 8000d86:	4013      	ands	r3, r2
 8000d88:	60bb      	str	r3, [r7, #8]
 8000d8a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000d8c:	193b      	adds	r3, r7, r4
 8000d8e:	22c0      	movs	r2, #192	@ 0xc0
 8000d90:	00d2      	lsls	r2, r2, #3
 8000d92:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d94:	0021      	movs	r1, r4
 8000d96:	187b      	adds	r3, r7, r1
 8000d98:	2202      	movs	r2, #2
 8000d9a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	187b      	adds	r3, r7, r1
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da2:	187b      	adds	r3, r7, r1
 8000da4:	2203      	movs	r2, #3
 8000da6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000da8:	187b      	adds	r3, r7, r1
 8000daa:	2204      	movs	r2, #4
 8000dac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dae:	187a      	adds	r2, r7, r1
 8000db0:	23a0      	movs	r3, #160	@ 0xa0
 8000db2:	05db      	lsls	r3, r3, #23
 8000db4:	0011      	movs	r1, r2
 8000db6:	0018      	movs	r0, r3
 8000db8:	f000 fa72 	bl	80012a0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	201b      	movs	r0, #27
 8000dc2:	f000 f9b3 	bl	800112c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000dc6:	201b      	movs	r0, #27
 8000dc8:	f000 f9c5 	bl	8001156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000dcc:	46c0      	nop			@ (mov r8, r8)
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b009      	add	sp, #36	@ 0x24
 8000dd2:	bd90      	pop	{r4, r7, pc}
 8000dd4:	40013800 	.word	0x40013800
 8000dd8:	40021000 	.word	0x40021000

08000ddc <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000de0:	4b0f      	ldr	r3, [pc, #60]	@ (8000e20 <MX_USB_PCD_Init+0x44>)
 8000de2:	4a10      	ldr	r2, [pc, #64]	@ (8000e24 <MX_USB_PCD_Init+0x48>)
 8000de4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000de6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e20 <MX_USB_PCD_Init+0x44>)
 8000de8:	2208      	movs	r2, #8
 8000dea:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000dec:	4b0c      	ldr	r3, [pc, #48]	@ (8000e20 <MX_USB_PCD_Init+0x44>)
 8000dee:	2202      	movs	r2, #2
 8000df0:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000df2:	4b0b      	ldr	r3, [pc, #44]	@ (8000e20 <MX_USB_PCD_Init+0x44>)
 8000df4:	2202      	movs	r2, #2
 8000df6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000df8:	4b09      	ldr	r3, [pc, #36]	@ (8000e20 <MX_USB_PCD_Init+0x44>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000dfe:	4b08      	ldr	r3, [pc, #32]	@ (8000e20 <MX_USB_PCD_Init+0x44>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000e04:	4b06      	ldr	r3, [pc, #24]	@ (8000e20 <MX_USB_PCD_Init+0x44>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000e0a:	4b05      	ldr	r3, [pc, #20]	@ (8000e20 <MX_USB_PCD_Init+0x44>)
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	f000 fd19 	bl	8001844 <HAL_PCD_Init>
 8000e12:	1e03      	subs	r3, r0, #0
 8000e14:	d001      	beq.n	8000e1a <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 8000e16:	f7ff fd3b 	bl	8000890 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000e1a:	46c0      	nop			@ (mov r8, r8)
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	20000224 	.word	0x20000224
 8000e24:	40005c00 	.word	0x40005c00

08000e28 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]

  if(pcdHandle->Instance==USB)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a06      	ldr	r2, [pc, #24]	@ (8000e50 <HAL_PCD_MspInit+0x28>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d106      	bne.n	8000e48 <HAL_PCD_MspInit+0x20>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000e3a:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <HAL_PCD_MspInit+0x2c>)
 8000e3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000e3e:	4b05      	ldr	r3, [pc, #20]	@ (8000e54 <HAL_PCD_MspInit+0x2c>)
 8000e40:	2180      	movs	r1, #128	@ 0x80
 8000e42:	0409      	lsls	r1, r1, #16
 8000e44:	430a      	orrs	r2, r1
 8000e46:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8000e48:	46c0      	nop			@ (mov r8, r8)
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	b002      	add	sp, #8
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	40005c00 	.word	0x40005c00
 8000e54:	40021000 	.word	0x40021000

08000e58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000e58:	480d      	ldr	r0, [pc, #52]	@ (8000e90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e5a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e5c:	f7ff fe60 	bl	8000b20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e60:	480c      	ldr	r0, [pc, #48]	@ (8000e94 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e62:	490d      	ldr	r1, [pc, #52]	@ (8000e98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e64:	4a0d      	ldr	r2, [pc, #52]	@ (8000e9c <LoopForever+0xe>)
  movs r3, #0
 8000e66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e68:	e002      	b.n	8000e70 <LoopCopyDataInit>

08000e6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e6e:	3304      	adds	r3, #4

08000e70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e74:	d3f9      	bcc.n	8000e6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e76:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e78:	4c0a      	ldr	r4, [pc, #40]	@ (8000ea4 <LoopForever+0x16>)
  movs r3, #0
 8000e7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e7c:	e001      	b.n	8000e82 <LoopFillZerobss>

08000e7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e80:	3204      	adds	r2, #4

08000e82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e84:	d3fb      	bcc.n	8000e7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e86:	f003 fabf 	bl	8004408 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e8a:	f7ff fc4b 	bl	8000724 <main>

08000e8e <LoopForever>:

LoopForever:
    b LoopForever
 8000e8e:	e7fe      	b.n	8000e8e <LoopForever>
  ldr   r0, =_estack
 8000e90:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000e94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e98:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000e9c:	080044e4 	.word	0x080044e4
  ldr r2, =_sbss
 8000ea0:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000ea4:	20000504 	.word	0x20000504

08000ea8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ea8:	e7fe      	b.n	8000ea8 <ADC1_COMP_IRQHandler>
	...

08000eac <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eb2:	1dfb      	adds	r3, r7, #7
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee8 <HAL_Init+0x3c>)
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee8 <HAL_Init+0x3c>)
 8000ebe:	2140      	movs	r1, #64	@ 0x40
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f000 f811 	bl	8000eec <HAL_InitTick>
 8000eca:	1e03      	subs	r3, r0, #0
 8000ecc:	d003      	beq.n	8000ed6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000ece:	1dfb      	adds	r3, r7, #7
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	701a      	strb	r2, [r3, #0]
 8000ed4:	e001      	b.n	8000eda <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ed6:	f7ff fde9 	bl	8000aac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eda:	1dfb      	adds	r3, r7, #7
 8000edc:	781b      	ldrb	r3, [r3, #0]
}
 8000ede:	0018      	movs	r0, r3
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	b002      	add	sp, #8
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	46c0      	nop			@ (mov r8, r8)
 8000ee8:	40022000 	.word	0x40022000

08000eec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ef4:	4b14      	ldr	r3, [pc, #80]	@ (8000f48 <HAL_InitTick+0x5c>)
 8000ef6:	681c      	ldr	r4, [r3, #0]
 8000ef8:	4b14      	ldr	r3, [pc, #80]	@ (8000f4c <HAL_InitTick+0x60>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	0019      	movs	r1, r3
 8000efe:	23fa      	movs	r3, #250	@ 0xfa
 8000f00:	0098      	lsls	r0, r3, #2
 8000f02:	f7ff f901 	bl	8000108 <__udivsi3>
 8000f06:	0003      	movs	r3, r0
 8000f08:	0019      	movs	r1, r3
 8000f0a:	0020      	movs	r0, r4
 8000f0c:	f7ff f8fc 	bl	8000108 <__udivsi3>
 8000f10:	0003      	movs	r3, r0
 8000f12:	0018      	movs	r0, r3
 8000f14:	f000 f92f 	bl	8001176 <HAL_SYSTICK_Config>
 8000f18:	1e03      	subs	r3, r0, #0
 8000f1a:	d001      	beq.n	8000f20 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	e00f      	b.n	8000f40 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2b03      	cmp	r3, #3
 8000f24:	d80b      	bhi.n	8000f3e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f26:	6879      	ldr	r1, [r7, #4]
 8000f28:	2301      	movs	r3, #1
 8000f2a:	425b      	negs	r3, r3
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f000 f8fc 	bl	800112c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f34:	4b06      	ldr	r3, [pc, #24]	@ (8000f50 <HAL_InitTick+0x64>)
 8000f36:	687a      	ldr	r2, [r7, #4]
 8000f38:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	e000      	b.n	8000f40 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
}
 8000f40:	0018      	movs	r0, r3
 8000f42:	46bd      	mov	sp, r7
 8000f44:	b003      	add	sp, #12
 8000f46:	bd90      	pop	{r4, r7, pc}
 8000f48:	20000010 	.word	0x20000010
 8000f4c:	20000018 	.word	0x20000018
 8000f50:	20000014 	.word	0x20000014

08000f54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f58:	4b05      	ldr	r3, [pc, #20]	@ (8000f70 <HAL_IncTick+0x1c>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	001a      	movs	r2, r3
 8000f5e:	4b05      	ldr	r3, [pc, #20]	@ (8000f74 <HAL_IncTick+0x20>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	18d2      	adds	r2, r2, r3
 8000f64:	4b03      	ldr	r3, [pc, #12]	@ (8000f74 <HAL_IncTick+0x20>)
 8000f66:	601a      	str	r2, [r3, #0]
}
 8000f68:	46c0      	nop			@ (mov r8, r8)
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	46c0      	nop			@ (mov r8, r8)
 8000f70:	20000018 	.word	0x20000018
 8000f74:	20000500 	.word	0x20000500

08000f78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f7c:	4b02      	ldr	r3, [pc, #8]	@ (8000f88 <HAL_GetTick+0x10>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
}
 8000f80:	0018      	movs	r0, r3
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	46c0      	nop			@ (mov r8, r8)
 8000f88:	20000500 	.word	0x20000500

08000f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f94:	f7ff fff0 	bl	8000f78 <HAL_GetTick>
 8000f98:	0003      	movs	r3, r0
 8000f9a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	3301      	adds	r3, #1
 8000fa4:	d005      	beq.n	8000fb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd0 <HAL_Delay+0x44>)
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	001a      	movs	r2, r3
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	189b      	adds	r3, r3, r2
 8000fb0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fb2:	46c0      	nop			@ (mov r8, r8)
 8000fb4:	f7ff ffe0 	bl	8000f78 <HAL_GetTick>
 8000fb8:	0002      	movs	r2, r0
 8000fba:	68bb      	ldr	r3, [r7, #8]
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	68fa      	ldr	r2, [r7, #12]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d8f7      	bhi.n	8000fb4 <HAL_Delay+0x28>
  {
  }
}
 8000fc4:	46c0      	nop			@ (mov r8, r8)
 8000fc6:	46c0      	nop			@ (mov r8, r8)
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	b004      	add	sp, #16
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	46c0      	nop			@ (mov r8, r8)
 8000fd0:	20000018 	.word	0x20000018

08000fd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	0002      	movs	r2, r0
 8000fdc:	1dfb      	adds	r3, r7, #7
 8000fde:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000fe0:	1dfb      	adds	r3, r7, #7
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000fe6:	d809      	bhi.n	8000ffc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fe8:	1dfb      	adds	r3, r7, #7
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	001a      	movs	r2, r3
 8000fee:	231f      	movs	r3, #31
 8000ff0:	401a      	ands	r2, r3
 8000ff2:	4b04      	ldr	r3, [pc, #16]	@ (8001004 <__NVIC_EnableIRQ+0x30>)
 8000ff4:	2101      	movs	r1, #1
 8000ff6:	4091      	lsls	r1, r2
 8000ff8:	000a      	movs	r2, r1
 8000ffa:	601a      	str	r2, [r3, #0]
  }
}
 8000ffc:	46c0      	nop			@ (mov r8, r8)
 8000ffe:	46bd      	mov	sp, r7
 8001000:	b002      	add	sp, #8
 8001002:	bd80      	pop	{r7, pc}
 8001004:	e000e100 	.word	0xe000e100

08001008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	0002      	movs	r2, r0
 8001010:	6039      	str	r1, [r7, #0]
 8001012:	1dfb      	adds	r3, r7, #7
 8001014:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001016:	1dfb      	adds	r3, r7, #7
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b7f      	cmp	r3, #127	@ 0x7f
 800101c:	d828      	bhi.n	8001070 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800101e:	4a2f      	ldr	r2, [pc, #188]	@ (80010dc <__NVIC_SetPriority+0xd4>)
 8001020:	1dfb      	adds	r3, r7, #7
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	b25b      	sxtb	r3, r3
 8001026:	089b      	lsrs	r3, r3, #2
 8001028:	33c0      	adds	r3, #192	@ 0xc0
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	589b      	ldr	r3, [r3, r2]
 800102e:	1dfa      	adds	r2, r7, #7
 8001030:	7812      	ldrb	r2, [r2, #0]
 8001032:	0011      	movs	r1, r2
 8001034:	2203      	movs	r2, #3
 8001036:	400a      	ands	r2, r1
 8001038:	00d2      	lsls	r2, r2, #3
 800103a:	21ff      	movs	r1, #255	@ 0xff
 800103c:	4091      	lsls	r1, r2
 800103e:	000a      	movs	r2, r1
 8001040:	43d2      	mvns	r2, r2
 8001042:	401a      	ands	r2, r3
 8001044:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	019b      	lsls	r3, r3, #6
 800104a:	22ff      	movs	r2, #255	@ 0xff
 800104c:	401a      	ands	r2, r3
 800104e:	1dfb      	adds	r3, r7, #7
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	0018      	movs	r0, r3
 8001054:	2303      	movs	r3, #3
 8001056:	4003      	ands	r3, r0
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800105c:	481f      	ldr	r0, [pc, #124]	@ (80010dc <__NVIC_SetPriority+0xd4>)
 800105e:	1dfb      	adds	r3, r7, #7
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	b25b      	sxtb	r3, r3
 8001064:	089b      	lsrs	r3, r3, #2
 8001066:	430a      	orrs	r2, r1
 8001068:	33c0      	adds	r3, #192	@ 0xc0
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800106e:	e031      	b.n	80010d4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001070:	4a1b      	ldr	r2, [pc, #108]	@ (80010e0 <__NVIC_SetPriority+0xd8>)
 8001072:	1dfb      	adds	r3, r7, #7
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	0019      	movs	r1, r3
 8001078:	230f      	movs	r3, #15
 800107a:	400b      	ands	r3, r1
 800107c:	3b08      	subs	r3, #8
 800107e:	089b      	lsrs	r3, r3, #2
 8001080:	3306      	adds	r3, #6
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	18d3      	adds	r3, r2, r3
 8001086:	3304      	adds	r3, #4
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	1dfa      	adds	r2, r7, #7
 800108c:	7812      	ldrb	r2, [r2, #0]
 800108e:	0011      	movs	r1, r2
 8001090:	2203      	movs	r2, #3
 8001092:	400a      	ands	r2, r1
 8001094:	00d2      	lsls	r2, r2, #3
 8001096:	21ff      	movs	r1, #255	@ 0xff
 8001098:	4091      	lsls	r1, r2
 800109a:	000a      	movs	r2, r1
 800109c:	43d2      	mvns	r2, r2
 800109e:	401a      	ands	r2, r3
 80010a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	019b      	lsls	r3, r3, #6
 80010a6:	22ff      	movs	r2, #255	@ 0xff
 80010a8:	401a      	ands	r2, r3
 80010aa:	1dfb      	adds	r3, r7, #7
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	0018      	movs	r0, r3
 80010b0:	2303      	movs	r3, #3
 80010b2:	4003      	ands	r3, r0
 80010b4:	00db      	lsls	r3, r3, #3
 80010b6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80010b8:	4809      	ldr	r0, [pc, #36]	@ (80010e0 <__NVIC_SetPriority+0xd8>)
 80010ba:	1dfb      	adds	r3, r7, #7
 80010bc:	781b      	ldrb	r3, [r3, #0]
 80010be:	001c      	movs	r4, r3
 80010c0:	230f      	movs	r3, #15
 80010c2:	4023      	ands	r3, r4
 80010c4:	3b08      	subs	r3, #8
 80010c6:	089b      	lsrs	r3, r3, #2
 80010c8:	430a      	orrs	r2, r1
 80010ca:	3306      	adds	r3, #6
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	18c3      	adds	r3, r0, r3
 80010d0:	3304      	adds	r3, #4
 80010d2:	601a      	str	r2, [r3, #0]
}
 80010d4:	46c0      	nop			@ (mov r8, r8)
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b003      	add	sp, #12
 80010da:	bd90      	pop	{r4, r7, pc}
 80010dc:	e000e100 	.word	0xe000e100
 80010e0:	e000ed00 	.word	0xe000ed00

080010e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	1e5a      	subs	r2, r3, #1
 80010f0:	2380      	movs	r3, #128	@ 0x80
 80010f2:	045b      	lsls	r3, r3, #17
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d301      	bcc.n	80010fc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010f8:	2301      	movs	r3, #1
 80010fa:	e010      	b.n	800111e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001128 <SysTick_Config+0x44>)
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	3a01      	subs	r2, #1
 8001102:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001104:	2301      	movs	r3, #1
 8001106:	425b      	negs	r3, r3
 8001108:	2103      	movs	r1, #3
 800110a:	0018      	movs	r0, r3
 800110c:	f7ff ff7c 	bl	8001008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001110:	4b05      	ldr	r3, [pc, #20]	@ (8001128 <SysTick_Config+0x44>)
 8001112:	2200      	movs	r2, #0
 8001114:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001116:	4b04      	ldr	r3, [pc, #16]	@ (8001128 <SysTick_Config+0x44>)
 8001118:	2207      	movs	r2, #7
 800111a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800111c:	2300      	movs	r3, #0
}
 800111e:	0018      	movs	r0, r3
 8001120:	46bd      	mov	sp, r7
 8001122:	b002      	add	sp, #8
 8001124:	bd80      	pop	{r7, pc}
 8001126:	46c0      	nop			@ (mov r8, r8)
 8001128:	e000e010 	.word	0xe000e010

0800112c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
 8001136:	210f      	movs	r1, #15
 8001138:	187b      	adds	r3, r7, r1
 800113a:	1c02      	adds	r2, r0, #0
 800113c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	187b      	adds	r3, r7, r1
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	b25b      	sxtb	r3, r3
 8001146:	0011      	movs	r1, r2
 8001148:	0018      	movs	r0, r3
 800114a:	f7ff ff5d 	bl	8001008 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800114e:	46c0      	nop			@ (mov r8, r8)
 8001150:	46bd      	mov	sp, r7
 8001152:	b004      	add	sp, #16
 8001154:	bd80      	pop	{r7, pc}

08001156 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	0002      	movs	r2, r0
 800115e:	1dfb      	adds	r3, r7, #7
 8001160:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001162:	1dfb      	adds	r3, r7, #7
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	b25b      	sxtb	r3, r3
 8001168:	0018      	movs	r0, r3
 800116a:	f7ff ff33 	bl	8000fd4 <__NVIC_EnableIRQ>
}
 800116e:	46c0      	nop			@ (mov r8, r8)
 8001170:	46bd      	mov	sp, r7
 8001172:	b002      	add	sp, #8
 8001174:	bd80      	pop	{r7, pc}

08001176 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001176:	b580      	push	{r7, lr}
 8001178:	b082      	sub	sp, #8
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	0018      	movs	r0, r3
 8001182:	f7ff ffaf 	bl	80010e4 <SysTick_Config>
 8001186:	0003      	movs	r3, r0
}
 8001188:	0018      	movs	r0, r3
 800118a:	46bd      	mov	sp, r7
 800118c:	b002      	add	sp, #8
 800118e:	bd80      	pop	{r7, pc}

08001190 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001198:	230f      	movs	r3, #15
 800119a:	18fb      	adds	r3, r7, r3
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2225      	movs	r2, #37	@ 0x25
 80011a4:	5c9b      	ldrb	r3, [r3, r2]
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d008      	beq.n	80011be <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2204      	movs	r2, #4
 80011b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2224      	movs	r2, #36	@ 0x24
 80011b6:	2100      	movs	r1, #0
 80011b8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e024      	b.n	8001208 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	210e      	movs	r1, #14
 80011ca:	438a      	bics	r2, r1
 80011cc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2101      	movs	r1, #1
 80011da:	438a      	bics	r2, r1
 80011dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011e2:	221c      	movs	r2, #28
 80011e4:	401a      	ands	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ea:	2101      	movs	r1, #1
 80011ec:	4091      	lsls	r1, r2
 80011ee:	000a      	movs	r2, r1
 80011f0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2225      	movs	r2, #37	@ 0x25
 80011f6:	2101      	movs	r1, #1
 80011f8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2224      	movs	r2, #36	@ 0x24
 80011fe:	2100      	movs	r1, #0
 8001200:	5499      	strb	r1, [r3, r2]

    return status;
 8001202:	230f      	movs	r3, #15
 8001204:	18fb      	adds	r3, r7, r3
 8001206:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001208:	0018      	movs	r0, r3
 800120a:	46bd      	mov	sp, r7
 800120c:	b004      	add	sp, #16
 800120e:	bd80      	pop	{r7, pc}

08001210 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001218:	210f      	movs	r1, #15
 800121a:	187b      	adds	r3, r7, r1
 800121c:	2200      	movs	r2, #0
 800121e:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2225      	movs	r2, #37	@ 0x25
 8001224:	5c9b      	ldrb	r3, [r3, r2]
 8001226:	b2db      	uxtb	r3, r3
 8001228:	2b02      	cmp	r3, #2
 800122a:	d006      	beq.n	800123a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2204      	movs	r2, #4
 8001230:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001232:	187b      	adds	r3, r7, r1
 8001234:	2201      	movs	r2, #1
 8001236:	701a      	strb	r2, [r3, #0]
 8001238:	e02a      	b.n	8001290 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	210e      	movs	r1, #14
 8001246:	438a      	bics	r2, r1
 8001248:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2101      	movs	r1, #1
 8001256:	438a      	bics	r2, r1
 8001258:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800125e:	221c      	movs	r2, #28
 8001260:	401a      	ands	r2, r3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001266:	2101      	movs	r1, #1
 8001268:	4091      	lsls	r1, r2
 800126a:	000a      	movs	r2, r1
 800126c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2225      	movs	r2, #37	@ 0x25
 8001272:	2101      	movs	r1, #1
 8001274:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2224      	movs	r2, #36	@ 0x24
 800127a:	2100      	movs	r1, #0
 800127c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001282:	2b00      	cmp	r3, #0
 8001284:	d004      	beq.n	8001290 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	0010      	movs	r0, r2
 800128e:	4798      	blx	r3
    }
  }
  return status;
 8001290:	230f      	movs	r3, #15
 8001292:	18fb      	adds	r3, r7, r3
 8001294:	781b      	ldrb	r3, [r3, #0]
}
 8001296:	0018      	movs	r0, r3
 8001298:	46bd      	mov	sp, r7
 800129a:	b004      	add	sp, #16
 800129c:	bd80      	pop	{r7, pc}
	...

080012a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80012aa:	2300      	movs	r3, #0
 80012ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012ae:	2300      	movs	r3, #0
 80012b0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80012b2:	2300      	movs	r3, #0
 80012b4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80012b6:	e14f      	b.n	8001558 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	2101      	movs	r1, #1
 80012be:	697a      	ldr	r2, [r7, #20]
 80012c0:	4091      	lsls	r1, r2
 80012c2:	000a      	movs	r2, r1
 80012c4:	4013      	ands	r3, r2
 80012c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d100      	bne.n	80012d0 <HAL_GPIO_Init+0x30>
 80012ce:	e140      	b.n	8001552 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	2203      	movs	r2, #3
 80012d6:	4013      	ands	r3, r2
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d005      	beq.n	80012e8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	2203      	movs	r2, #3
 80012e2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012e4:	2b02      	cmp	r3, #2
 80012e6:	d130      	bne.n	800134a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	2203      	movs	r2, #3
 80012f4:	409a      	lsls	r2, r3
 80012f6:	0013      	movs	r3, r2
 80012f8:	43da      	mvns	r2, r3
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	4013      	ands	r3, r2
 80012fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	68da      	ldr	r2, [r3, #12]
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	409a      	lsls	r2, r3
 800130a:	0013      	movs	r3, r2
 800130c:	693a      	ldr	r2, [r7, #16]
 800130e:	4313      	orrs	r3, r2
 8001310:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	693a      	ldr	r2, [r7, #16]
 8001316:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800131e:	2201      	movs	r2, #1
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	409a      	lsls	r2, r3
 8001324:	0013      	movs	r3, r2
 8001326:	43da      	mvns	r2, r3
 8001328:	693b      	ldr	r3, [r7, #16]
 800132a:	4013      	ands	r3, r2
 800132c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	091b      	lsrs	r3, r3, #4
 8001334:	2201      	movs	r2, #1
 8001336:	401a      	ands	r2, r3
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	409a      	lsls	r2, r3
 800133c:	0013      	movs	r3, r2
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	4313      	orrs	r3, r2
 8001342:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	2203      	movs	r2, #3
 8001350:	4013      	ands	r3, r2
 8001352:	2b03      	cmp	r3, #3
 8001354:	d017      	beq.n	8001386 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	68db      	ldr	r3, [r3, #12]
 800135a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	2203      	movs	r2, #3
 8001362:	409a      	lsls	r2, r3
 8001364:	0013      	movs	r3, r2
 8001366:	43da      	mvns	r2, r3
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	4013      	ands	r3, r2
 800136c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	689a      	ldr	r2, [r3, #8]
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	409a      	lsls	r2, r3
 8001378:	0013      	movs	r3, r2
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	4313      	orrs	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	693a      	ldr	r2, [r7, #16]
 8001384:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	2203      	movs	r2, #3
 800138c:	4013      	ands	r3, r2
 800138e:	2b02      	cmp	r3, #2
 8001390:	d123      	bne.n	80013da <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	08da      	lsrs	r2, r3, #3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	3208      	adds	r2, #8
 800139a:	0092      	lsls	r2, r2, #2
 800139c:	58d3      	ldr	r3, [r2, r3]
 800139e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	2207      	movs	r2, #7
 80013a4:	4013      	ands	r3, r2
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	220f      	movs	r2, #15
 80013aa:	409a      	lsls	r2, r3
 80013ac:	0013      	movs	r3, r2
 80013ae:	43da      	mvns	r2, r3
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	4013      	ands	r3, r2
 80013b4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	691a      	ldr	r2, [r3, #16]
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	2107      	movs	r1, #7
 80013be:	400b      	ands	r3, r1
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	409a      	lsls	r2, r3
 80013c4:	0013      	movs	r3, r2
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	08da      	lsrs	r2, r3, #3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3208      	adds	r2, #8
 80013d4:	0092      	lsls	r2, r2, #2
 80013d6:	6939      	ldr	r1, [r7, #16]
 80013d8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	2203      	movs	r2, #3
 80013e6:	409a      	lsls	r2, r3
 80013e8:	0013      	movs	r3, r2
 80013ea:	43da      	mvns	r2, r3
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	4013      	ands	r3, r2
 80013f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	2203      	movs	r2, #3
 80013f8:	401a      	ands	r2, r3
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	409a      	lsls	r2, r3
 8001400:	0013      	movs	r3, r2
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	4313      	orrs	r3, r2
 8001406:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	693a      	ldr	r2, [r7, #16]
 800140c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685a      	ldr	r2, [r3, #4]
 8001412:	23c0      	movs	r3, #192	@ 0xc0
 8001414:	029b      	lsls	r3, r3, #10
 8001416:	4013      	ands	r3, r2
 8001418:	d100      	bne.n	800141c <HAL_GPIO_Init+0x17c>
 800141a:	e09a      	b.n	8001552 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141c:	4b54      	ldr	r3, [pc, #336]	@ (8001570 <HAL_GPIO_Init+0x2d0>)
 800141e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001420:	4b53      	ldr	r3, [pc, #332]	@ (8001570 <HAL_GPIO_Init+0x2d0>)
 8001422:	2101      	movs	r1, #1
 8001424:	430a      	orrs	r2, r1
 8001426:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001428:	4a52      	ldr	r2, [pc, #328]	@ (8001574 <HAL_GPIO_Init+0x2d4>)
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	089b      	lsrs	r3, r3, #2
 800142e:	3302      	adds	r3, #2
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	589b      	ldr	r3, [r3, r2]
 8001434:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	2203      	movs	r2, #3
 800143a:	4013      	ands	r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	220f      	movs	r2, #15
 8001440:	409a      	lsls	r2, r3
 8001442:	0013      	movs	r3, r2
 8001444:	43da      	mvns	r2, r3
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	4013      	ands	r3, r2
 800144a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	23a0      	movs	r3, #160	@ 0xa0
 8001450:	05db      	lsls	r3, r3, #23
 8001452:	429a      	cmp	r2, r3
 8001454:	d019      	beq.n	800148a <HAL_GPIO_Init+0x1ea>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a47      	ldr	r2, [pc, #284]	@ (8001578 <HAL_GPIO_Init+0x2d8>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d013      	beq.n	8001486 <HAL_GPIO_Init+0x1e6>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a46      	ldr	r2, [pc, #280]	@ (800157c <HAL_GPIO_Init+0x2dc>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d00d      	beq.n	8001482 <HAL_GPIO_Init+0x1e2>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a45      	ldr	r2, [pc, #276]	@ (8001580 <HAL_GPIO_Init+0x2e0>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d007      	beq.n	800147e <HAL_GPIO_Init+0x1de>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a44      	ldr	r2, [pc, #272]	@ (8001584 <HAL_GPIO_Init+0x2e4>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d101      	bne.n	800147a <HAL_GPIO_Init+0x1da>
 8001476:	2305      	movs	r3, #5
 8001478:	e008      	b.n	800148c <HAL_GPIO_Init+0x1ec>
 800147a:	2306      	movs	r3, #6
 800147c:	e006      	b.n	800148c <HAL_GPIO_Init+0x1ec>
 800147e:	2303      	movs	r3, #3
 8001480:	e004      	b.n	800148c <HAL_GPIO_Init+0x1ec>
 8001482:	2302      	movs	r3, #2
 8001484:	e002      	b.n	800148c <HAL_GPIO_Init+0x1ec>
 8001486:	2301      	movs	r3, #1
 8001488:	e000      	b.n	800148c <HAL_GPIO_Init+0x1ec>
 800148a:	2300      	movs	r3, #0
 800148c:	697a      	ldr	r2, [r7, #20]
 800148e:	2103      	movs	r1, #3
 8001490:	400a      	ands	r2, r1
 8001492:	0092      	lsls	r2, r2, #2
 8001494:	4093      	lsls	r3, r2
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	4313      	orrs	r3, r2
 800149a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800149c:	4935      	ldr	r1, [pc, #212]	@ (8001574 <HAL_GPIO_Init+0x2d4>)
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	089b      	lsrs	r3, r3, #2
 80014a2:	3302      	adds	r3, #2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014aa:	4b37      	ldr	r3, [pc, #220]	@ (8001588 <HAL_GPIO_Init+0x2e8>)
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	43da      	mvns	r2, r3
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	4013      	ands	r3, r2
 80014b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685a      	ldr	r2, [r3, #4]
 80014be:	2380      	movs	r3, #128	@ 0x80
 80014c0:	035b      	lsls	r3, r3, #13
 80014c2:	4013      	ands	r3, r2
 80014c4:	d003      	beq.n	80014ce <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80014c6:	693a      	ldr	r2, [r7, #16]
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	4313      	orrs	r3, r2
 80014cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80014ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001588 <HAL_GPIO_Init+0x2e8>)
 80014d0:	693a      	ldr	r2, [r7, #16]
 80014d2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80014d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001588 <HAL_GPIO_Init+0x2e8>)
 80014d6:	68db      	ldr	r3, [r3, #12]
 80014d8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	43da      	mvns	r2, r3
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	4013      	ands	r3, r2
 80014e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	685a      	ldr	r2, [r3, #4]
 80014e8:	2380      	movs	r3, #128	@ 0x80
 80014ea:	039b      	lsls	r3, r3, #14
 80014ec:	4013      	ands	r3, r2
 80014ee:	d003      	beq.n	80014f8 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80014f0:	693a      	ldr	r2, [r7, #16]
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	4313      	orrs	r3, r2
 80014f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80014f8:	4b23      	ldr	r3, [pc, #140]	@ (8001588 <HAL_GPIO_Init+0x2e8>)
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80014fe:	4b22      	ldr	r3, [pc, #136]	@ (8001588 <HAL_GPIO_Init+0x2e8>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	43da      	mvns	r2, r3
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	4013      	ands	r3, r2
 800150c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	685a      	ldr	r2, [r3, #4]
 8001512:	2380      	movs	r3, #128	@ 0x80
 8001514:	029b      	lsls	r3, r3, #10
 8001516:	4013      	ands	r3, r2
 8001518:	d003      	beq.n	8001522 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800151a:	693a      	ldr	r2, [r7, #16]
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	4313      	orrs	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001522:	4b19      	ldr	r3, [pc, #100]	@ (8001588 <HAL_GPIO_Init+0x2e8>)
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001528:	4b17      	ldr	r3, [pc, #92]	@ (8001588 <HAL_GPIO_Init+0x2e8>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	43da      	mvns	r2, r3
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	4013      	ands	r3, r2
 8001536:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	2380      	movs	r3, #128	@ 0x80
 800153e:	025b      	lsls	r3, r3, #9
 8001540:	4013      	ands	r3, r2
 8001542:	d003      	beq.n	800154c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001544:	693a      	ldr	r2, [r7, #16]
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	4313      	orrs	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800154c:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <HAL_GPIO_Init+0x2e8>)
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	3301      	adds	r3, #1
 8001556:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	40da      	lsrs	r2, r3
 8001560:	1e13      	subs	r3, r2, #0
 8001562:	d000      	beq.n	8001566 <HAL_GPIO_Init+0x2c6>
 8001564:	e6a8      	b.n	80012b8 <HAL_GPIO_Init+0x18>
  }
}
 8001566:	46c0      	nop			@ (mov r8, r8)
 8001568:	46c0      	nop			@ (mov r8, r8)
 800156a:	46bd      	mov	sp, r7
 800156c:	b006      	add	sp, #24
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40021000 	.word	0x40021000
 8001574:	40010000 	.word	0x40010000
 8001578:	50000400 	.word	0x50000400
 800157c:	50000800 	.word	0x50000800
 8001580:	50000c00 	.word	0x50000c00
 8001584:	50001c00 	.word	0x50001c00
 8001588:	40010400 	.word	0x40010400

0800158c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	0008      	movs	r0, r1
 8001596:	0011      	movs	r1, r2
 8001598:	1cbb      	adds	r3, r7, #2
 800159a:	1c02      	adds	r2, r0, #0
 800159c:	801a      	strh	r2, [r3, #0]
 800159e:	1c7b      	adds	r3, r7, #1
 80015a0:	1c0a      	adds	r2, r1, #0
 80015a2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015a4:	1c7b      	adds	r3, r7, #1
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d004      	beq.n	80015b6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015ac:	1cbb      	adds	r3, r7, #2
 80015ae:	881a      	ldrh	r2, [r3, #0]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80015b4:	e003      	b.n	80015be <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80015b6:	1cbb      	adds	r3, r7, #2
 80015b8:	881a      	ldrh	r2, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80015be:	46c0      	nop			@ (mov r8, r8)
 80015c0:	46bd      	mov	sp, r7
 80015c2:	b002      	add	sp, #8
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d101      	bne.n	80015da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e08f      	b.n	80016fa <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2241      	movs	r2, #65	@ 0x41
 80015de:	5c9b      	ldrb	r3, [r3, r2]
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d107      	bne.n	80015f6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2240      	movs	r2, #64	@ 0x40
 80015ea:	2100      	movs	r1, #0
 80015ec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	0018      	movs	r0, r3
 80015f2:	f7ff f819 	bl	8000628 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2241      	movs	r2, #65	@ 0x41
 80015fa:	2124      	movs	r1, #36	@ 0x24
 80015fc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2101      	movs	r1, #1
 800160a:	438a      	bics	r2, r1
 800160c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685a      	ldr	r2, [r3, #4]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	493b      	ldr	r1, [pc, #236]	@ (8001704 <HAL_I2C_Init+0x13c>)
 8001618:	400a      	ands	r2, r1
 800161a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	689a      	ldr	r2, [r3, #8]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4938      	ldr	r1, [pc, #224]	@ (8001708 <HAL_I2C_Init+0x140>)
 8001628:	400a      	ands	r2, r1
 800162a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	2b01      	cmp	r3, #1
 8001632:	d108      	bne.n	8001646 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689a      	ldr	r2, [r3, #8]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	2180      	movs	r1, #128	@ 0x80
 800163e:	0209      	lsls	r1, r1, #8
 8001640:	430a      	orrs	r2, r1
 8001642:	609a      	str	r2, [r3, #8]
 8001644:	e007      	b.n	8001656 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	689a      	ldr	r2, [r3, #8]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2184      	movs	r1, #132	@ 0x84
 8001650:	0209      	lsls	r1, r1, #8
 8001652:	430a      	orrs	r2, r1
 8001654:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	2b02      	cmp	r3, #2
 800165c:	d109      	bne.n	8001672 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	685a      	ldr	r2, [r3, #4]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2180      	movs	r1, #128	@ 0x80
 800166a:	0109      	lsls	r1, r1, #4
 800166c:	430a      	orrs	r2, r1
 800166e:	605a      	str	r2, [r3, #4]
 8001670:	e007      	b.n	8001682 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	685a      	ldr	r2, [r3, #4]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4923      	ldr	r1, [pc, #140]	@ (800170c <HAL_I2C_Init+0x144>)
 800167e:	400a      	ands	r2, r1
 8001680:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	685a      	ldr	r2, [r3, #4]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4920      	ldr	r1, [pc, #128]	@ (8001710 <HAL_I2C_Init+0x148>)
 800168e:	430a      	orrs	r2, r1
 8001690:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	68da      	ldr	r2, [r3, #12]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	491a      	ldr	r1, [pc, #104]	@ (8001708 <HAL_I2C_Init+0x140>)
 800169e:	400a      	ands	r2, r1
 80016a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	691a      	ldr	r2, [r3, #16]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	695b      	ldr	r3, [r3, #20]
 80016aa:	431a      	orrs	r2, r3
 80016ac:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	699b      	ldr	r3, [r3, #24]
 80016b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	430a      	orrs	r2, r1
 80016ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	69d9      	ldr	r1, [r3, #28]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a1a      	ldr	r2, [r3, #32]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	430a      	orrs	r2, r1
 80016ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2101      	movs	r1, #1
 80016d8:	430a      	orrs	r2, r1
 80016da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2241      	movs	r2, #65	@ 0x41
 80016e6:	2120      	movs	r1, #32
 80016e8:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2200      	movs	r2, #0
 80016ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2242      	movs	r2, #66	@ 0x42
 80016f4:	2100      	movs	r1, #0
 80016f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	0018      	movs	r0, r3
 80016fc:	46bd      	mov	sp, r7
 80016fe:	b002      	add	sp, #8
 8001700:	bd80      	pop	{r7, pc}
 8001702:	46c0      	nop			@ (mov r8, r8)
 8001704:	f0ffffff 	.word	0xf0ffffff
 8001708:	ffff7fff 	.word	0xffff7fff
 800170c:	fffff7ff 	.word	0xfffff7ff
 8001710:	02008000 	.word	0x02008000

08001714 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2241      	movs	r2, #65	@ 0x41
 8001722:	5c9b      	ldrb	r3, [r3, r2]
 8001724:	b2db      	uxtb	r3, r3
 8001726:	2b20      	cmp	r3, #32
 8001728:	d138      	bne.n	800179c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2240      	movs	r2, #64	@ 0x40
 800172e:	5c9b      	ldrb	r3, [r3, r2]
 8001730:	2b01      	cmp	r3, #1
 8001732:	d101      	bne.n	8001738 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001734:	2302      	movs	r3, #2
 8001736:	e032      	b.n	800179e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2240      	movs	r2, #64	@ 0x40
 800173c:	2101      	movs	r1, #1
 800173e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2241      	movs	r2, #65	@ 0x41
 8001744:	2124      	movs	r1, #36	@ 0x24
 8001746:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2101      	movs	r1, #1
 8001754:	438a      	bics	r2, r1
 8001756:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4911      	ldr	r1, [pc, #68]	@ (80017a8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001764:	400a      	ands	r2, r1
 8001766:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	6819      	ldr	r1, [r3, #0]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	683a      	ldr	r2, [r7, #0]
 8001774:	430a      	orrs	r2, r1
 8001776:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2101      	movs	r1, #1
 8001784:	430a      	orrs	r2, r1
 8001786:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2241      	movs	r2, #65	@ 0x41
 800178c:	2120      	movs	r1, #32
 800178e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2240      	movs	r2, #64	@ 0x40
 8001794:	2100      	movs	r1, #0
 8001796:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001798:	2300      	movs	r3, #0
 800179a:	e000      	b.n	800179e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800179c:	2302      	movs	r3, #2
  }
}
 800179e:	0018      	movs	r0, r3
 80017a0:	46bd      	mov	sp, r7
 80017a2:	b002      	add	sp, #8
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	46c0      	nop			@ (mov r8, r8)
 80017a8:	ffffefff 	.word	0xffffefff

080017ac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2241      	movs	r2, #65	@ 0x41
 80017ba:	5c9b      	ldrb	r3, [r3, r2]
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	2b20      	cmp	r3, #32
 80017c0:	d139      	bne.n	8001836 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2240      	movs	r2, #64	@ 0x40
 80017c6:	5c9b      	ldrb	r3, [r3, r2]
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d101      	bne.n	80017d0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80017cc:	2302      	movs	r3, #2
 80017ce:	e033      	b.n	8001838 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2240      	movs	r2, #64	@ 0x40
 80017d4:	2101      	movs	r1, #1
 80017d6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2241      	movs	r2, #65	@ 0x41
 80017dc:	2124      	movs	r1, #36	@ 0x24
 80017de:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2101      	movs	r1, #1
 80017ec:	438a      	bics	r2, r1
 80017ee:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	4a11      	ldr	r2, [pc, #68]	@ (8001840 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80017fc:	4013      	ands	r3, r2
 80017fe:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	021b      	lsls	r3, r3, #8
 8001804:	68fa      	ldr	r2, [r7, #12]
 8001806:	4313      	orrs	r3, r2
 8001808:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	68fa      	ldr	r2, [r7, #12]
 8001810:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2101      	movs	r1, #1
 800181e:	430a      	orrs	r2, r1
 8001820:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2241      	movs	r2, #65	@ 0x41
 8001826:	2120      	movs	r1, #32
 8001828:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2240      	movs	r2, #64	@ 0x40
 800182e:	2100      	movs	r1, #0
 8001830:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001832:	2300      	movs	r3, #0
 8001834:	e000      	b.n	8001838 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001836:	2302      	movs	r3, #2
  }
}
 8001838:	0018      	movs	r0, r3
 800183a:	46bd      	mov	sp, r7
 800183c:	b004      	add	sp, #16
 800183e:	bd80      	pop	{r7, pc}
 8001840:	fffff0ff 	.word	0xfffff0ff

08001844 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001844:	b590      	push	{r4, r7, lr}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d101      	bne.n	8001856 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e0e4      	b.n	8001a20 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a73      	ldr	r2, [pc, #460]	@ (8001a28 <HAL_PCD_Init+0x1e4>)
 800185a:	5c9b      	ldrb	r3, [r3, r2]
 800185c:	b2db      	uxtb	r3, r3
 800185e:	2b00      	cmp	r3, #0
 8001860:	d108      	bne.n	8001874 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001862:	687a      	ldr	r2, [r7, #4]
 8001864:	23a4      	movs	r3, #164	@ 0xa4
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	2100      	movs	r1, #0
 800186a:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	0018      	movs	r0, r3
 8001870:	f7ff fada 	bl	8000e28 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4a6c      	ldr	r2, [pc, #432]	@ (8001a28 <HAL_PCD_Init+0x1e4>)
 8001878:	2103      	movs	r1, #3
 800187a:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	0018      	movs	r0, r3
 8001882:	f002 fd83 	bl	800438c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001886:	230f      	movs	r3, #15
 8001888:	18fb      	adds	r3, r7, r3
 800188a:	2200      	movs	r2, #0
 800188c:	701a      	strb	r2, [r3, #0]
 800188e:	e047      	b.n	8001920 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001890:	200f      	movs	r0, #15
 8001892:	183b      	adds	r3, r7, r0
 8001894:	781a      	ldrb	r2, [r3, #0]
 8001896:	6879      	ldr	r1, [r7, #4]
 8001898:	0013      	movs	r3, r2
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	189b      	adds	r3, r3, r2
 800189e:	00db      	lsls	r3, r3, #3
 80018a0:	18cb      	adds	r3, r1, r3
 80018a2:	3311      	adds	r3, #17
 80018a4:	2201      	movs	r2, #1
 80018a6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80018a8:	183b      	adds	r3, r7, r0
 80018aa:	781a      	ldrb	r2, [r3, #0]
 80018ac:	6879      	ldr	r1, [r7, #4]
 80018ae:	0013      	movs	r3, r2
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	189b      	adds	r3, r3, r2
 80018b4:	00db      	lsls	r3, r3, #3
 80018b6:	18cb      	adds	r3, r1, r3
 80018b8:	3310      	adds	r3, #16
 80018ba:	183a      	adds	r2, r7, r0
 80018bc:	7812      	ldrb	r2, [r2, #0]
 80018be:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80018c0:	183b      	adds	r3, r7, r0
 80018c2:	781a      	ldrb	r2, [r3, #0]
 80018c4:	6879      	ldr	r1, [r7, #4]
 80018c6:	0013      	movs	r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	189b      	adds	r3, r3, r2
 80018cc:	00db      	lsls	r3, r3, #3
 80018ce:	18cb      	adds	r3, r1, r3
 80018d0:	3313      	adds	r3, #19
 80018d2:	2200      	movs	r2, #0
 80018d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80018d6:	183b      	adds	r3, r7, r0
 80018d8:	781a      	ldrb	r2, [r3, #0]
 80018da:	6879      	ldr	r1, [r7, #4]
 80018dc:	0013      	movs	r3, r2
 80018de:	009b      	lsls	r3, r3, #2
 80018e0:	189b      	adds	r3, r3, r2
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	18cb      	adds	r3, r1, r3
 80018e6:	3320      	adds	r3, #32
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80018ec:	183b      	adds	r3, r7, r0
 80018ee:	781a      	ldrb	r2, [r3, #0]
 80018f0:	6879      	ldr	r1, [r7, #4]
 80018f2:	0013      	movs	r3, r2
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	189b      	adds	r3, r3, r2
 80018f8:	00db      	lsls	r3, r3, #3
 80018fa:	18cb      	adds	r3, r1, r3
 80018fc:	3324      	adds	r3, #36	@ 0x24
 80018fe:	2200      	movs	r2, #0
 8001900:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001902:	183b      	adds	r3, r7, r0
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	6879      	ldr	r1, [r7, #4]
 8001908:	1c5a      	adds	r2, r3, #1
 800190a:	0013      	movs	r3, r2
 800190c:	009b      	lsls	r3, r3, #2
 800190e:	189b      	adds	r3, r3, r2
 8001910:	00db      	lsls	r3, r3, #3
 8001912:	2200      	movs	r2, #0
 8001914:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001916:	183b      	adds	r3, r7, r0
 8001918:	781a      	ldrb	r2, [r3, #0]
 800191a:	183b      	adds	r3, r7, r0
 800191c:	3201      	adds	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	791b      	ldrb	r3, [r3, #4]
 8001924:	210f      	movs	r1, #15
 8001926:	187a      	adds	r2, r7, r1
 8001928:	7812      	ldrb	r2, [r2, #0]
 800192a:	429a      	cmp	r2, r3
 800192c:	d3b0      	bcc.n	8001890 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800192e:	187b      	adds	r3, r7, r1
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
 8001934:	e056      	b.n	80019e4 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001936:	240f      	movs	r4, #15
 8001938:	193b      	adds	r3, r7, r4
 800193a:	781a      	ldrb	r2, [r3, #0]
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	2352      	movs	r3, #82	@ 0x52
 8001940:	33ff      	adds	r3, #255	@ 0xff
 8001942:	0019      	movs	r1, r3
 8001944:	0013      	movs	r3, r2
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	189b      	adds	r3, r3, r2
 800194a:	00db      	lsls	r3, r3, #3
 800194c:	18c3      	adds	r3, r0, r3
 800194e:	185b      	adds	r3, r3, r1
 8001950:	2200      	movs	r2, #0
 8001952:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001954:	193b      	adds	r3, r7, r4
 8001956:	781a      	ldrb	r2, [r3, #0]
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	23a8      	movs	r3, #168	@ 0xa8
 800195c:	0059      	lsls	r1, r3, #1
 800195e:	0013      	movs	r3, r2
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	189b      	adds	r3, r3, r2
 8001964:	00db      	lsls	r3, r3, #3
 8001966:	18c3      	adds	r3, r0, r3
 8001968:	185b      	adds	r3, r3, r1
 800196a:	193a      	adds	r2, r7, r4
 800196c:	7812      	ldrb	r2, [r2, #0]
 800196e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001970:	193b      	adds	r3, r7, r4
 8001972:	781a      	ldrb	r2, [r3, #0]
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	2354      	movs	r3, #84	@ 0x54
 8001978:	33ff      	adds	r3, #255	@ 0xff
 800197a:	0019      	movs	r1, r3
 800197c:	0013      	movs	r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	189b      	adds	r3, r3, r2
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	18c3      	adds	r3, r0, r3
 8001986:	185b      	adds	r3, r3, r1
 8001988:	2200      	movs	r2, #0
 800198a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800198c:	193b      	adds	r3, r7, r4
 800198e:	781a      	ldrb	r2, [r3, #0]
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	23b0      	movs	r3, #176	@ 0xb0
 8001994:	0059      	lsls	r1, r3, #1
 8001996:	0013      	movs	r3, r2
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	189b      	adds	r3, r3, r2
 800199c:	00db      	lsls	r3, r3, #3
 800199e:	18c3      	adds	r3, r0, r3
 80019a0:	185b      	adds	r3, r3, r1
 80019a2:	2200      	movs	r2, #0
 80019a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80019a6:	193b      	adds	r3, r7, r4
 80019a8:	781a      	ldrb	r2, [r3, #0]
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	23b2      	movs	r3, #178	@ 0xb2
 80019ae:	0059      	lsls	r1, r3, #1
 80019b0:	0013      	movs	r3, r2
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	189b      	adds	r3, r3, r2
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	18c3      	adds	r3, r0, r3
 80019ba:	185b      	adds	r3, r3, r1
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80019c0:	193b      	adds	r3, r7, r4
 80019c2:	781a      	ldrb	r2, [r3, #0]
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	23b4      	movs	r3, #180	@ 0xb4
 80019c8:	0059      	lsls	r1, r3, #1
 80019ca:	0013      	movs	r3, r2
 80019cc:	009b      	lsls	r3, r3, #2
 80019ce:	189b      	adds	r3, r3, r2
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	18c3      	adds	r3, r0, r3
 80019d4:	185b      	adds	r3, r3, r1
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019da:	193b      	adds	r3, r7, r4
 80019dc:	781a      	ldrb	r2, [r3, #0]
 80019de:	193b      	adds	r3, r7, r4
 80019e0:	3201      	adds	r2, #1
 80019e2:	701a      	strb	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	791b      	ldrb	r3, [r3, #4]
 80019e8:	220f      	movs	r2, #15
 80019ea:	18ba      	adds	r2, r7, r2
 80019ec:	7812      	ldrb	r2, [r2, #0]
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d3a1      	bcc.n	8001936 <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6818      	ldr	r0, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6859      	ldr	r1, [r3, #4]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	f002 fce0 	bl	80043c0 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2200      	movs	r2, #0
 8001a04:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	4a07      	ldr	r2, [pc, #28]	@ (8001a28 <HAL_PCD_Init+0x1e4>)
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	7a9b      	ldrb	r3, [r3, #10]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d103      	bne.n	8001a1e <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	0018      	movs	r0, r3
 8001a1a:	f000 f807 	bl	8001a2c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8001a1e:	2300      	movs	r3, #0
}
 8001a20:	0018      	movs	r0, r3
 8001a22:	46bd      	mov	sp, r7
 8001a24:	b005      	add	sp, #20
 8001a26:	bd90      	pop	{r4, r7, pc}
 8001a28:	00000291 	.word	0x00000291

08001a2c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b084      	sub	sp, #16
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	23b4      	movs	r3, #180	@ 0xb4
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	2101      	movs	r1, #1
 8001a42:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	23b2      	movs	r3, #178	@ 0xb2
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	2100      	movs	r1, #0
 8001a4c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2254      	movs	r2, #84	@ 0x54
 8001a52:	5a9b      	ldrh	r3, [r3, r2]
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	2201      	movs	r2, #1
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	b299      	uxth	r1, r3
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2254      	movs	r2, #84	@ 0x54
 8001a60:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2254      	movs	r2, #84	@ 0x54
 8001a66:	5a9b      	ldrh	r3, [r3, r2]
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	b299      	uxth	r1, r3
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2254      	movs	r2, #84	@ 0x54
 8001a74:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	0018      	movs	r0, r3
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	b004      	add	sp, #16
 8001a7e:	bd80      	pop	{r7, pc}

08001a80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a80:	b5b0      	push	{r4, r5, r7, lr}
 8001a82:	b08a      	sub	sp, #40	@ 0x28
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d102      	bne.n	8001a94 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	f000 fbaf 	bl	80021f2 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a94:	4bcf      	ldr	r3, [pc, #828]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	220c      	movs	r2, #12
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a9e:	4bcd      	ldr	r3, [pc, #820]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001aa0:	68da      	ldr	r2, [r3, #12]
 8001aa2:	2380      	movs	r3, #128	@ 0x80
 8001aa4:	025b      	lsls	r3, r3, #9
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	2201      	movs	r2, #1
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	d100      	bne.n	8001ab6 <HAL_RCC_OscConfig+0x36>
 8001ab4:	e07e      	b.n	8001bb4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ab6:	6a3b      	ldr	r3, [r7, #32]
 8001ab8:	2b08      	cmp	r3, #8
 8001aba:	d007      	beq.n	8001acc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001abc:	6a3b      	ldr	r3, [r7, #32]
 8001abe:	2b0c      	cmp	r3, #12
 8001ac0:	d112      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x68>
 8001ac2:	69fa      	ldr	r2, [r7, #28]
 8001ac4:	2380      	movs	r3, #128	@ 0x80
 8001ac6:	025b      	lsls	r3, r3, #9
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d10d      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001acc:	4bc1      	ldr	r3, [pc, #772]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	2380      	movs	r3, #128	@ 0x80
 8001ad2:	029b      	lsls	r3, r3, #10
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	d100      	bne.n	8001ada <HAL_RCC_OscConfig+0x5a>
 8001ad8:	e06b      	b.n	8001bb2 <HAL_RCC_OscConfig+0x132>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d167      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	f000 fb85 	bl	80021f2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	685a      	ldr	r2, [r3, #4]
 8001aec:	2380      	movs	r3, #128	@ 0x80
 8001aee:	025b      	lsls	r3, r3, #9
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d107      	bne.n	8001b04 <HAL_RCC_OscConfig+0x84>
 8001af4:	4bb7      	ldr	r3, [pc, #732]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	4bb6      	ldr	r3, [pc, #728]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001afa:	2180      	movs	r1, #128	@ 0x80
 8001afc:	0249      	lsls	r1, r1, #9
 8001afe:	430a      	orrs	r2, r1
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	e027      	b.n	8001b54 <HAL_RCC_OscConfig+0xd4>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685a      	ldr	r2, [r3, #4]
 8001b08:	23a0      	movs	r3, #160	@ 0xa0
 8001b0a:	02db      	lsls	r3, r3, #11
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d10e      	bne.n	8001b2e <HAL_RCC_OscConfig+0xae>
 8001b10:	4bb0      	ldr	r3, [pc, #704]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	4baf      	ldr	r3, [pc, #700]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001b16:	2180      	movs	r1, #128	@ 0x80
 8001b18:	02c9      	lsls	r1, r1, #11
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	601a      	str	r2, [r3, #0]
 8001b1e:	4bad      	ldr	r3, [pc, #692]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	4bac      	ldr	r3, [pc, #688]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001b24:	2180      	movs	r1, #128	@ 0x80
 8001b26:	0249      	lsls	r1, r1, #9
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	e012      	b.n	8001b54 <HAL_RCC_OscConfig+0xd4>
 8001b2e:	4ba9      	ldr	r3, [pc, #676]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	4ba8      	ldr	r3, [pc, #672]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001b34:	49a8      	ldr	r1, [pc, #672]	@ (8001dd8 <HAL_RCC_OscConfig+0x358>)
 8001b36:	400a      	ands	r2, r1
 8001b38:	601a      	str	r2, [r3, #0]
 8001b3a:	4ba6      	ldr	r3, [pc, #664]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	2380      	movs	r3, #128	@ 0x80
 8001b40:	025b      	lsls	r3, r3, #9
 8001b42:	4013      	ands	r3, r2
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	4ba2      	ldr	r3, [pc, #648]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	4ba1      	ldr	r3, [pc, #644]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001b4e:	49a3      	ldr	r1, [pc, #652]	@ (8001ddc <HAL_RCC_OscConfig+0x35c>)
 8001b50:	400a      	ands	r2, r1
 8001b52:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d015      	beq.n	8001b88 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b5c:	f7ff fa0c 	bl	8000f78 <HAL_GetTick>
 8001b60:	0003      	movs	r3, r0
 8001b62:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b64:	e009      	b.n	8001b7a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b66:	f7ff fa07 	bl	8000f78 <HAL_GetTick>
 8001b6a:	0002      	movs	r2, r0
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	2b64      	cmp	r3, #100	@ 0x64
 8001b72:	d902      	bls.n	8001b7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	f000 fb3c 	bl	80021f2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b7a:	4b96      	ldr	r3, [pc, #600]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	2380      	movs	r3, #128	@ 0x80
 8001b80:	029b      	lsls	r3, r3, #10
 8001b82:	4013      	ands	r3, r2
 8001b84:	d0ef      	beq.n	8001b66 <HAL_RCC_OscConfig+0xe6>
 8001b86:	e015      	b.n	8001bb4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b88:	f7ff f9f6 	bl	8000f78 <HAL_GetTick>
 8001b8c:	0003      	movs	r3, r0
 8001b8e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b92:	f7ff f9f1 	bl	8000f78 <HAL_GetTick>
 8001b96:	0002      	movs	r2, r0
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b64      	cmp	r3, #100	@ 0x64
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e326      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001ba4:	4b8b      	ldr	r3, [pc, #556]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	2380      	movs	r3, #128	@ 0x80
 8001baa:	029b      	lsls	r3, r3, #10
 8001bac:	4013      	ands	r3, r2
 8001bae:	d1f0      	bne.n	8001b92 <HAL_RCC_OscConfig+0x112>
 8001bb0:	e000      	b.n	8001bb4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bb2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2202      	movs	r2, #2
 8001bba:	4013      	ands	r3, r2
 8001bbc:	d100      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x140>
 8001bbe:	e08b      	b.n	8001cd8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001bc6:	6a3b      	ldr	r3, [r7, #32]
 8001bc8:	2b04      	cmp	r3, #4
 8001bca:	d005      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001bcc:	6a3b      	ldr	r3, [r7, #32]
 8001bce:	2b0c      	cmp	r3, #12
 8001bd0:	d13e      	bne.n	8001c50 <HAL_RCC_OscConfig+0x1d0>
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d13b      	bne.n	8001c50 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001bd8:	4b7e      	ldr	r3, [pc, #504]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2204      	movs	r2, #4
 8001bde:	4013      	ands	r3, r2
 8001be0:	d004      	beq.n	8001bec <HAL_RCC_OscConfig+0x16c>
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e302      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bec:	4b79      	ldr	r3, [pc, #484]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	4a7b      	ldr	r2, [pc, #492]	@ (8001de0 <HAL_RCC_OscConfig+0x360>)
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	0019      	movs	r1, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	021a      	lsls	r2, r3, #8
 8001bfc:	4b75      	ldr	r3, [pc, #468]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001c02:	4b74      	ldr	r3, [pc, #464]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2209      	movs	r2, #9
 8001c08:	4393      	bics	r3, r2
 8001c0a:	0019      	movs	r1, r3
 8001c0c:	4b71      	ldr	r3, [pc, #452]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001c0e:	697a      	ldr	r2, [r7, #20]
 8001c10:	430a      	orrs	r2, r1
 8001c12:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c14:	f000 fc40 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 8001c18:	0001      	movs	r1, r0
 8001c1a:	4b6e      	ldr	r3, [pc, #440]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001c1c:	68db      	ldr	r3, [r3, #12]
 8001c1e:	091b      	lsrs	r3, r3, #4
 8001c20:	220f      	movs	r2, #15
 8001c22:	4013      	ands	r3, r2
 8001c24:	4a6f      	ldr	r2, [pc, #444]	@ (8001de4 <HAL_RCC_OscConfig+0x364>)
 8001c26:	5cd3      	ldrb	r3, [r2, r3]
 8001c28:	000a      	movs	r2, r1
 8001c2a:	40da      	lsrs	r2, r3
 8001c2c:	4b6e      	ldr	r3, [pc, #440]	@ (8001de8 <HAL_RCC_OscConfig+0x368>)
 8001c2e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001c30:	4b6e      	ldr	r3, [pc, #440]	@ (8001dec <HAL_RCC_OscConfig+0x36c>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2513      	movs	r5, #19
 8001c36:	197c      	adds	r4, r7, r5
 8001c38:	0018      	movs	r0, r3
 8001c3a:	f7ff f957 	bl	8000eec <HAL_InitTick>
 8001c3e:	0003      	movs	r3, r0
 8001c40:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001c42:	197b      	adds	r3, r7, r5
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d046      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001c4a:	197b      	adds	r3, r7, r5
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	e2d0      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d027      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001c56:	4b5f      	ldr	r3, [pc, #380]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2209      	movs	r2, #9
 8001c5c:	4393      	bics	r3, r2
 8001c5e:	0019      	movs	r1, r3
 8001c60:	4b5c      	ldr	r3, [pc, #368]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001c62:	697a      	ldr	r2, [r7, #20]
 8001c64:	430a      	orrs	r2, r1
 8001c66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c68:	f7ff f986 	bl	8000f78 <HAL_GetTick>
 8001c6c:	0003      	movs	r3, r0
 8001c6e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c70:	e008      	b.n	8001c84 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c72:	f7ff f981 	bl	8000f78 <HAL_GetTick>
 8001c76:	0002      	movs	r2, r0
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	1ad3      	subs	r3, r2, r3
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d901      	bls.n	8001c84 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001c80:	2303      	movs	r3, #3
 8001c82:	e2b6      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c84:	4b53      	ldr	r3, [pc, #332]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2204      	movs	r2, #4
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d0f1      	beq.n	8001c72 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c8e:	4b51      	ldr	r3, [pc, #324]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001c90:	685b      	ldr	r3, [r3, #4]
 8001c92:	4a53      	ldr	r2, [pc, #332]	@ (8001de0 <HAL_RCC_OscConfig+0x360>)
 8001c94:	4013      	ands	r3, r2
 8001c96:	0019      	movs	r1, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	021a      	lsls	r2, r3, #8
 8001c9e:	4b4d      	ldr	r3, [pc, #308]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001ca0:	430a      	orrs	r2, r1
 8001ca2:	605a      	str	r2, [r3, #4]
 8001ca4:	e018      	b.n	8001cd8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ca6:	4b4b      	ldr	r3, [pc, #300]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	4b4a      	ldr	r3, [pc, #296]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001cac:	2101      	movs	r1, #1
 8001cae:	438a      	bics	r2, r1
 8001cb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb2:	f7ff f961 	bl	8000f78 <HAL_GetTick>
 8001cb6:	0003      	movs	r3, r0
 8001cb8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001cba:	e008      	b.n	8001cce <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cbc:	f7ff f95c 	bl	8000f78 <HAL_GetTick>
 8001cc0:	0002      	movs	r2, r0
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d901      	bls.n	8001cce <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	e291      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001cce:	4b41      	ldr	r3, [pc, #260]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2204      	movs	r2, #4
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	d1f1      	bne.n	8001cbc <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2210      	movs	r2, #16
 8001cde:	4013      	ands	r3, r2
 8001ce0:	d100      	bne.n	8001ce4 <HAL_RCC_OscConfig+0x264>
 8001ce2:	e0a1      	b.n	8001e28 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001ce4:	6a3b      	ldr	r3, [r7, #32]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d140      	bne.n	8001d6c <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001cea:	4b3a      	ldr	r3, [pc, #232]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	2380      	movs	r3, #128	@ 0x80
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	d005      	beq.n	8001d02 <HAL_RCC_OscConfig+0x282>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d101      	bne.n	8001d02 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e277      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001d02:	4b34      	ldr	r3, [pc, #208]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	4a3a      	ldr	r2, [pc, #232]	@ (8001df0 <HAL_RCC_OscConfig+0x370>)
 8001d08:	4013      	ands	r3, r2
 8001d0a:	0019      	movs	r1, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d10:	4b30      	ldr	r3, [pc, #192]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001d12:	430a      	orrs	r2, r1
 8001d14:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001d16:	4b2f      	ldr	r3, [pc, #188]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	021b      	lsls	r3, r3, #8
 8001d1c:	0a19      	lsrs	r1, r3, #8
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a1b      	ldr	r3, [r3, #32]
 8001d22:	061a      	lsls	r2, r3, #24
 8001d24:	4b2b      	ldr	r3, [pc, #172]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001d26:	430a      	orrs	r2, r1
 8001d28:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d2e:	0b5b      	lsrs	r3, r3, #13
 8001d30:	3301      	adds	r3, #1
 8001d32:	2280      	movs	r2, #128	@ 0x80
 8001d34:	0212      	lsls	r2, r2, #8
 8001d36:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001d38:	4b26      	ldr	r3, [pc, #152]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	091b      	lsrs	r3, r3, #4
 8001d3e:	210f      	movs	r1, #15
 8001d40:	400b      	ands	r3, r1
 8001d42:	4928      	ldr	r1, [pc, #160]	@ (8001de4 <HAL_RCC_OscConfig+0x364>)
 8001d44:	5ccb      	ldrb	r3, [r1, r3]
 8001d46:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001d48:	4b27      	ldr	r3, [pc, #156]	@ (8001de8 <HAL_RCC_OscConfig+0x368>)
 8001d4a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001d4c:	4b27      	ldr	r3, [pc, #156]	@ (8001dec <HAL_RCC_OscConfig+0x36c>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2513      	movs	r5, #19
 8001d52:	197c      	adds	r4, r7, r5
 8001d54:	0018      	movs	r0, r3
 8001d56:	f7ff f8c9 	bl	8000eec <HAL_InitTick>
 8001d5a:	0003      	movs	r3, r0
 8001d5c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001d5e:	197b      	adds	r3, r7, r5
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d060      	beq.n	8001e28 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8001d66:	197b      	adds	r3, r7, r5
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	e242      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69db      	ldr	r3, [r3, #28]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d03f      	beq.n	8001df4 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001d74:	4b17      	ldr	r3, [pc, #92]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4b16      	ldr	r3, [pc, #88]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001d7a:	2180      	movs	r1, #128	@ 0x80
 8001d7c:	0049      	lsls	r1, r1, #1
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d82:	f7ff f8f9 	bl	8000f78 <HAL_GetTick>
 8001d86:	0003      	movs	r3, r0
 8001d88:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d8a:	e008      	b.n	8001d9e <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001d8c:	f7ff f8f4 	bl	8000f78 <HAL_GetTick>
 8001d90:	0002      	movs	r2, r0
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e229      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	2380      	movs	r3, #128	@ 0x80
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	4013      	ands	r3, r2
 8001da8:	d0f0      	beq.n	8001d8c <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001daa:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	4a10      	ldr	r2, [pc, #64]	@ (8001df0 <HAL_RCC_OscConfig+0x370>)
 8001db0:	4013      	ands	r3, r2
 8001db2:	0019      	movs	r1, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001db8:	4b06      	ldr	r3, [pc, #24]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dbe:	4b05      	ldr	r3, [pc, #20]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	021b      	lsls	r3, r3, #8
 8001dc4:	0a19      	lsrs	r1, r3, #8
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a1b      	ldr	r3, [r3, #32]
 8001dca:	061a      	lsls	r2, r3, #24
 8001dcc:	4b01      	ldr	r3, [pc, #4]	@ (8001dd4 <HAL_RCC_OscConfig+0x354>)
 8001dce:	430a      	orrs	r2, r1
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	e029      	b.n	8001e28 <HAL_RCC_OscConfig+0x3a8>
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	fffeffff 	.word	0xfffeffff
 8001ddc:	fffbffff 	.word	0xfffbffff
 8001de0:	ffffe0ff 	.word	0xffffe0ff
 8001de4:	08004468 	.word	0x08004468
 8001de8:	20000010 	.word	0x20000010
 8001dec:	20000014 	.word	0x20000014
 8001df0:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001df4:	4bbd      	ldr	r3, [pc, #756]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	4bbc      	ldr	r3, [pc, #752]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001dfa:	49bd      	ldr	r1, [pc, #756]	@ (80020f0 <HAL_RCC_OscConfig+0x670>)
 8001dfc:	400a      	ands	r2, r1
 8001dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e00:	f7ff f8ba 	bl	8000f78 <HAL_GetTick>
 8001e04:	0003      	movs	r3, r0
 8001e06:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e0a:	f7ff f8b5 	bl	8000f78 <HAL_GetTick>
 8001e0e:	0002      	movs	r2, r0
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e1ea      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001e1c:	4bb3      	ldr	r3, [pc, #716]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	2380      	movs	r3, #128	@ 0x80
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4013      	ands	r3, r2
 8001e26:	d1f0      	bne.n	8001e0a <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2208      	movs	r2, #8
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d036      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	695b      	ldr	r3, [r3, #20]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d019      	beq.n	8001e6e <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e3a:	4bac      	ldr	r3, [pc, #688]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001e3c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e3e:	4bab      	ldr	r3, [pc, #684]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001e40:	2101      	movs	r1, #1
 8001e42:	430a      	orrs	r2, r1
 8001e44:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e46:	f7ff f897 	bl	8000f78 <HAL_GetTick>
 8001e4a:	0003      	movs	r3, r0
 8001e4c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e4e:	e008      	b.n	8001e62 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e50:	f7ff f892 	bl	8000f78 <HAL_GetTick>
 8001e54:	0002      	movs	r2, r0
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e1c7      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e62:	4ba2      	ldr	r3, [pc, #648]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001e64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e66:	2202      	movs	r2, #2
 8001e68:	4013      	ands	r3, r2
 8001e6a:	d0f1      	beq.n	8001e50 <HAL_RCC_OscConfig+0x3d0>
 8001e6c:	e018      	b.n	8001ea0 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e6e:	4b9f      	ldr	r3, [pc, #636]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001e70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001e72:	4b9e      	ldr	r3, [pc, #632]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001e74:	2101      	movs	r1, #1
 8001e76:	438a      	bics	r2, r1
 8001e78:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e7a:	f7ff f87d 	bl	8000f78 <HAL_GetTick>
 8001e7e:	0003      	movs	r3, r0
 8001e80:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e84:	f7ff f878 	bl	8000f78 <HAL_GetTick>
 8001e88:	0002      	movs	r2, r0
 8001e8a:	69bb      	ldr	r3, [r7, #24]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b02      	cmp	r3, #2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e1ad      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e96:	4b95      	ldr	r3, [pc, #596]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001e98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d1f1      	bne.n	8001e84 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2204      	movs	r2, #4
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	d100      	bne.n	8001eac <HAL_RCC_OscConfig+0x42c>
 8001eaa:	e0ae      	b.n	800200a <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001eac:	2027      	movs	r0, #39	@ 0x27
 8001eae:	183b      	adds	r3, r7, r0
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eb4:	4b8d      	ldr	r3, [pc, #564]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001eb6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001eb8:	2380      	movs	r3, #128	@ 0x80
 8001eba:	055b      	lsls	r3, r3, #21
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d109      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ec0:	4b8a      	ldr	r3, [pc, #552]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001ec2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001ec4:	4b89      	ldr	r3, [pc, #548]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001ec6:	2180      	movs	r1, #128	@ 0x80
 8001ec8:	0549      	lsls	r1, r1, #21
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001ece:	183b      	adds	r3, r7, r0
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed4:	4b87      	ldr	r3, [pc, #540]	@ (80020f4 <HAL_RCC_OscConfig+0x674>)
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	2380      	movs	r3, #128	@ 0x80
 8001eda:	005b      	lsls	r3, r3, #1
 8001edc:	4013      	ands	r3, r2
 8001ede:	d11a      	bne.n	8001f16 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ee0:	4b84      	ldr	r3, [pc, #528]	@ (80020f4 <HAL_RCC_OscConfig+0x674>)
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	4b83      	ldr	r3, [pc, #524]	@ (80020f4 <HAL_RCC_OscConfig+0x674>)
 8001ee6:	2180      	movs	r1, #128	@ 0x80
 8001ee8:	0049      	lsls	r1, r1, #1
 8001eea:	430a      	orrs	r2, r1
 8001eec:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001eee:	f7ff f843 	bl	8000f78 <HAL_GetTick>
 8001ef2:	0003      	movs	r3, r0
 8001ef4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ef6:	e008      	b.n	8001f0a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ef8:	f7ff f83e 	bl	8000f78 <HAL_GetTick>
 8001efc:	0002      	movs	r2, r0
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	2b64      	cmp	r3, #100	@ 0x64
 8001f04:	d901      	bls.n	8001f0a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	e173      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f0a:	4b7a      	ldr	r3, [pc, #488]	@ (80020f4 <HAL_RCC_OscConfig+0x674>)
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	2380      	movs	r3, #128	@ 0x80
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	4013      	ands	r3, r2
 8001f14:	d0f0      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689a      	ldr	r2, [r3, #8]
 8001f1a:	2380      	movs	r3, #128	@ 0x80
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d107      	bne.n	8001f32 <HAL_RCC_OscConfig+0x4b2>
 8001f22:	4b72      	ldr	r3, [pc, #456]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f24:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001f26:	4b71      	ldr	r3, [pc, #452]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f28:	2180      	movs	r1, #128	@ 0x80
 8001f2a:	0049      	lsls	r1, r1, #1
 8001f2c:	430a      	orrs	r2, r1
 8001f2e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001f30:	e031      	b.n	8001f96 <HAL_RCC_OscConfig+0x516>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d10c      	bne.n	8001f54 <HAL_RCC_OscConfig+0x4d4>
 8001f3a:	4b6c      	ldr	r3, [pc, #432]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f3c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001f3e:	4b6b      	ldr	r3, [pc, #428]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f40:	496b      	ldr	r1, [pc, #428]	@ (80020f0 <HAL_RCC_OscConfig+0x670>)
 8001f42:	400a      	ands	r2, r1
 8001f44:	651a      	str	r2, [r3, #80]	@ 0x50
 8001f46:	4b69      	ldr	r3, [pc, #420]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001f4a:	4b68      	ldr	r3, [pc, #416]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f4c:	496a      	ldr	r1, [pc, #424]	@ (80020f8 <HAL_RCC_OscConfig+0x678>)
 8001f4e:	400a      	ands	r2, r1
 8001f50:	651a      	str	r2, [r3, #80]	@ 0x50
 8001f52:	e020      	b.n	8001f96 <HAL_RCC_OscConfig+0x516>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689a      	ldr	r2, [r3, #8]
 8001f58:	23a0      	movs	r3, #160	@ 0xa0
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d10e      	bne.n	8001f7e <HAL_RCC_OscConfig+0x4fe>
 8001f60:	4b62      	ldr	r3, [pc, #392]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f62:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001f64:	4b61      	ldr	r3, [pc, #388]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f66:	2180      	movs	r1, #128	@ 0x80
 8001f68:	00c9      	lsls	r1, r1, #3
 8001f6a:	430a      	orrs	r2, r1
 8001f6c:	651a      	str	r2, [r3, #80]	@ 0x50
 8001f6e:	4b5f      	ldr	r3, [pc, #380]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f70:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001f72:	4b5e      	ldr	r3, [pc, #376]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f74:	2180      	movs	r1, #128	@ 0x80
 8001f76:	0049      	lsls	r1, r1, #1
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	651a      	str	r2, [r3, #80]	@ 0x50
 8001f7c:	e00b      	b.n	8001f96 <HAL_RCC_OscConfig+0x516>
 8001f7e:	4b5b      	ldr	r3, [pc, #364]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001f82:	4b5a      	ldr	r3, [pc, #360]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f84:	495a      	ldr	r1, [pc, #360]	@ (80020f0 <HAL_RCC_OscConfig+0x670>)
 8001f86:	400a      	ands	r2, r1
 8001f88:	651a      	str	r2, [r3, #80]	@ 0x50
 8001f8a:	4b58      	ldr	r3, [pc, #352]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f8c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001f8e:	4b57      	ldr	r3, [pc, #348]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001f90:	4959      	ldr	r1, [pc, #356]	@ (80020f8 <HAL_RCC_OscConfig+0x678>)
 8001f92:	400a      	ands	r2, r1
 8001f94:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d015      	beq.n	8001fca <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f9e:	f7fe ffeb 	bl	8000f78 <HAL_GetTick>
 8001fa2:	0003      	movs	r3, r0
 8001fa4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001fa6:	e009      	b.n	8001fbc <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fa8:	f7fe ffe6 	bl	8000f78 <HAL_GetTick>
 8001fac:	0002      	movs	r2, r0
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	4a52      	ldr	r2, [pc, #328]	@ (80020fc <HAL_RCC_OscConfig+0x67c>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d901      	bls.n	8001fbc <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001fb8:	2303      	movs	r3, #3
 8001fba:	e11a      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001fbc:	4b4b      	ldr	r3, [pc, #300]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001fbe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001fc0:	2380      	movs	r3, #128	@ 0x80
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d0ef      	beq.n	8001fa8 <HAL_RCC_OscConfig+0x528>
 8001fc8:	e014      	b.n	8001ff4 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fca:	f7fe ffd5 	bl	8000f78 <HAL_GetTick>
 8001fce:	0003      	movs	r3, r0
 8001fd0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001fd2:	e009      	b.n	8001fe8 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fd4:	f7fe ffd0 	bl	8000f78 <HAL_GetTick>
 8001fd8:	0002      	movs	r2, r0
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	4a47      	ldr	r2, [pc, #284]	@ (80020fc <HAL_RCC_OscConfig+0x67c>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e104      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001fe8:	4b40      	ldr	r3, [pc, #256]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8001fea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001fec:	2380      	movs	r3, #128	@ 0x80
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	d1ef      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ff4:	2327      	movs	r3, #39	@ 0x27
 8001ff6:	18fb      	adds	r3, r7, r3
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d105      	bne.n	800200a <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ffe:	4b3b      	ldr	r3, [pc, #236]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8002000:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002002:	4b3a      	ldr	r3, [pc, #232]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8002004:	493e      	ldr	r1, [pc, #248]	@ (8002100 <HAL_RCC_OscConfig+0x680>)
 8002006:	400a      	ands	r2, r1
 8002008:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	2220      	movs	r2, #32
 8002010:	4013      	ands	r3, r2
 8002012:	d049      	beq.n	80020a8 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d026      	beq.n	800206a <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800201c:	4b33      	ldr	r3, [pc, #204]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	4b32      	ldr	r3, [pc, #200]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8002022:	2101      	movs	r1, #1
 8002024:	430a      	orrs	r2, r1
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	4b30      	ldr	r3, [pc, #192]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 800202a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800202c:	4b2f      	ldr	r3, [pc, #188]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 800202e:	2101      	movs	r1, #1
 8002030:	430a      	orrs	r2, r1
 8002032:	635a      	str	r2, [r3, #52]	@ 0x34
 8002034:	4b33      	ldr	r3, [pc, #204]	@ (8002104 <HAL_RCC_OscConfig+0x684>)
 8002036:	6a1a      	ldr	r2, [r3, #32]
 8002038:	4b32      	ldr	r3, [pc, #200]	@ (8002104 <HAL_RCC_OscConfig+0x684>)
 800203a:	2180      	movs	r1, #128	@ 0x80
 800203c:	0189      	lsls	r1, r1, #6
 800203e:	430a      	orrs	r2, r1
 8002040:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002042:	f7fe ff99 	bl	8000f78 <HAL_GetTick>
 8002046:	0003      	movs	r3, r0
 8002048:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800204a:	e008      	b.n	800205e <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800204c:	f7fe ff94 	bl	8000f78 <HAL_GetTick>
 8002050:	0002      	movs	r2, r0
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d901      	bls.n	800205e <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e0c9      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800205e:	4b23      	ldr	r3, [pc, #140]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	2202      	movs	r2, #2
 8002064:	4013      	ands	r3, r2
 8002066:	d0f1      	beq.n	800204c <HAL_RCC_OscConfig+0x5cc>
 8002068:	e01e      	b.n	80020a8 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800206a:	4b20      	ldr	r3, [pc, #128]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	4b1f      	ldr	r3, [pc, #124]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 8002070:	2101      	movs	r1, #1
 8002072:	438a      	bics	r2, r1
 8002074:	609a      	str	r2, [r3, #8]
 8002076:	4b23      	ldr	r3, [pc, #140]	@ (8002104 <HAL_RCC_OscConfig+0x684>)
 8002078:	6a1a      	ldr	r2, [r3, #32]
 800207a:	4b22      	ldr	r3, [pc, #136]	@ (8002104 <HAL_RCC_OscConfig+0x684>)
 800207c:	4922      	ldr	r1, [pc, #136]	@ (8002108 <HAL_RCC_OscConfig+0x688>)
 800207e:	400a      	ands	r2, r1
 8002080:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002082:	f7fe ff79 	bl	8000f78 <HAL_GetTick>
 8002086:	0003      	movs	r3, r0
 8002088:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800208c:	f7fe ff74 	bl	8000f78 <HAL_GetTick>
 8002090:	0002      	movs	r2, r0
 8002092:	69bb      	ldr	r3, [r7, #24]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b02      	cmp	r3, #2
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e0a9      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800209e:	4b13      	ldr	r3, [pc, #76]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2202      	movs	r2, #2
 80020a4:	4013      	ands	r3, r2
 80020a6:	d1f1      	bne.n	800208c <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d100      	bne.n	80020b2 <HAL_RCC_OscConfig+0x632>
 80020b0:	e09e      	b.n	80021f0 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020b2:	6a3b      	ldr	r3, [r7, #32]
 80020b4:	2b0c      	cmp	r3, #12
 80020b6:	d100      	bne.n	80020ba <HAL_RCC_OscConfig+0x63a>
 80020b8:	e077      	b.n	80021aa <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d158      	bne.n	8002174 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020c2:	4b0a      	ldr	r3, [pc, #40]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	4b09      	ldr	r3, [pc, #36]	@ (80020ec <HAL_RCC_OscConfig+0x66c>)
 80020c8:	4910      	ldr	r1, [pc, #64]	@ (800210c <HAL_RCC_OscConfig+0x68c>)
 80020ca:	400a      	ands	r2, r1
 80020cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ce:	f7fe ff53 	bl	8000f78 <HAL_GetTick>
 80020d2:	0003      	movs	r3, r0
 80020d4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80020d6:	e01b      	b.n	8002110 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020d8:	f7fe ff4e 	bl	8000f78 <HAL_GetTick>
 80020dc:	0002      	movs	r2, r0
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d914      	bls.n	8002110 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e083      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
 80020ea:	46c0      	nop			@ (mov r8, r8)
 80020ec:	40021000 	.word	0x40021000
 80020f0:	fffffeff 	.word	0xfffffeff
 80020f4:	40007000 	.word	0x40007000
 80020f8:	fffffbff 	.word	0xfffffbff
 80020fc:	00001388 	.word	0x00001388
 8002100:	efffffff 	.word	0xefffffff
 8002104:	40010000 	.word	0x40010000
 8002108:	ffffdfff 	.word	0xffffdfff
 800210c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002110:	4b3a      	ldr	r3, [pc, #232]	@ (80021fc <HAL_RCC_OscConfig+0x77c>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	2380      	movs	r3, #128	@ 0x80
 8002116:	049b      	lsls	r3, r3, #18
 8002118:	4013      	ands	r3, r2
 800211a:	d1dd      	bne.n	80020d8 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800211c:	4b37      	ldr	r3, [pc, #220]	@ (80021fc <HAL_RCC_OscConfig+0x77c>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	4a37      	ldr	r2, [pc, #220]	@ (8002200 <HAL_RCC_OscConfig+0x780>)
 8002122:	4013      	ands	r3, r2
 8002124:	0019      	movs	r1, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212e:	431a      	orrs	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002134:	431a      	orrs	r2, r3
 8002136:	4b31      	ldr	r3, [pc, #196]	@ (80021fc <HAL_RCC_OscConfig+0x77c>)
 8002138:	430a      	orrs	r2, r1
 800213a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800213c:	4b2f      	ldr	r3, [pc, #188]	@ (80021fc <HAL_RCC_OscConfig+0x77c>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	4b2e      	ldr	r3, [pc, #184]	@ (80021fc <HAL_RCC_OscConfig+0x77c>)
 8002142:	2180      	movs	r1, #128	@ 0x80
 8002144:	0449      	lsls	r1, r1, #17
 8002146:	430a      	orrs	r2, r1
 8002148:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800214a:	f7fe ff15 	bl	8000f78 <HAL_GetTick>
 800214e:	0003      	movs	r3, r0
 8002150:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002152:	e008      	b.n	8002166 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002154:	f7fe ff10 	bl	8000f78 <HAL_GetTick>
 8002158:	0002      	movs	r2, r0
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	2b02      	cmp	r3, #2
 8002160:	d901      	bls.n	8002166 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8002162:	2303      	movs	r3, #3
 8002164:	e045      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002166:	4b25      	ldr	r3, [pc, #148]	@ (80021fc <HAL_RCC_OscConfig+0x77c>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	2380      	movs	r3, #128	@ 0x80
 800216c:	049b      	lsls	r3, r3, #18
 800216e:	4013      	ands	r3, r2
 8002170:	d0f0      	beq.n	8002154 <HAL_RCC_OscConfig+0x6d4>
 8002172:	e03d      	b.n	80021f0 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002174:	4b21      	ldr	r3, [pc, #132]	@ (80021fc <HAL_RCC_OscConfig+0x77c>)
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	4b20      	ldr	r3, [pc, #128]	@ (80021fc <HAL_RCC_OscConfig+0x77c>)
 800217a:	4922      	ldr	r1, [pc, #136]	@ (8002204 <HAL_RCC_OscConfig+0x784>)
 800217c:	400a      	ands	r2, r1
 800217e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002180:	f7fe fefa 	bl	8000f78 <HAL_GetTick>
 8002184:	0003      	movs	r3, r0
 8002186:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002188:	e008      	b.n	800219c <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800218a:	f7fe fef5 	bl	8000f78 <HAL_GetTick>
 800218e:	0002      	movs	r2, r0
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d901      	bls.n	800219c <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e02a      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800219c:	4b17      	ldr	r3, [pc, #92]	@ (80021fc <HAL_RCC_OscConfig+0x77c>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	2380      	movs	r3, #128	@ 0x80
 80021a2:	049b      	lsls	r3, r3, #18
 80021a4:	4013      	ands	r3, r2
 80021a6:	d1f0      	bne.n	800218a <HAL_RCC_OscConfig+0x70a>
 80021a8:	e022      	b.n	80021f0 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d101      	bne.n	80021b6 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e01d      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021b6:	4b11      	ldr	r3, [pc, #68]	@ (80021fc <HAL_RCC_OscConfig+0x77c>)
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021bc:	69fa      	ldr	r2, [r7, #28]
 80021be:	2380      	movs	r3, #128	@ 0x80
 80021c0:	025b      	lsls	r3, r3, #9
 80021c2:	401a      	ands	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d10f      	bne.n	80021ec <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80021cc:	69fa      	ldr	r2, [r7, #28]
 80021ce:	23f0      	movs	r3, #240	@ 0xf0
 80021d0:	039b      	lsls	r3, r3, #14
 80021d2:	401a      	ands	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021d8:	429a      	cmp	r2, r3
 80021da:	d107      	bne.n	80021ec <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80021dc:	69fa      	ldr	r2, [r7, #28]
 80021de:	23c0      	movs	r3, #192	@ 0xc0
 80021e0:	041b      	lsls	r3, r3, #16
 80021e2:	401a      	ands	r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d001      	beq.n	80021f0 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e000      	b.n	80021f2 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 80021f0:	2300      	movs	r3, #0
}
 80021f2:	0018      	movs	r0, r3
 80021f4:	46bd      	mov	sp, r7
 80021f6:	b00a      	add	sp, #40	@ 0x28
 80021f8:	bdb0      	pop	{r4, r5, r7, pc}
 80021fa:	46c0      	nop			@ (mov r8, r8)
 80021fc:	40021000 	.word	0x40021000
 8002200:	ff02ffff 	.word	0xff02ffff
 8002204:	feffffff 	.word	0xfeffffff

08002208 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002208:	b5b0      	push	{r4, r5, r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d101      	bne.n	800221c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e128      	b.n	800246e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800221c:	4b96      	ldr	r3, [pc, #600]	@ (8002478 <HAL_RCC_ClockConfig+0x270>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2201      	movs	r2, #1
 8002222:	4013      	ands	r3, r2
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	429a      	cmp	r2, r3
 8002228:	d91e      	bls.n	8002268 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222a:	4b93      	ldr	r3, [pc, #588]	@ (8002478 <HAL_RCC_ClockConfig+0x270>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2201      	movs	r2, #1
 8002230:	4393      	bics	r3, r2
 8002232:	0019      	movs	r1, r3
 8002234:	4b90      	ldr	r3, [pc, #576]	@ (8002478 <HAL_RCC_ClockConfig+0x270>)
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	430a      	orrs	r2, r1
 800223a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800223c:	f7fe fe9c 	bl	8000f78 <HAL_GetTick>
 8002240:	0003      	movs	r3, r0
 8002242:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002244:	e009      	b.n	800225a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002246:	f7fe fe97 	bl	8000f78 <HAL_GetTick>
 800224a:	0002      	movs	r2, r0
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	4a8a      	ldr	r2, [pc, #552]	@ (800247c <HAL_RCC_ClockConfig+0x274>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d901      	bls.n	800225a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002256:	2303      	movs	r3, #3
 8002258:	e109      	b.n	800246e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800225a:	4b87      	ldr	r3, [pc, #540]	@ (8002478 <HAL_RCC_ClockConfig+0x270>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2201      	movs	r2, #1
 8002260:	4013      	ands	r3, r2
 8002262:	683a      	ldr	r2, [r7, #0]
 8002264:	429a      	cmp	r2, r3
 8002266:	d1ee      	bne.n	8002246 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2202      	movs	r2, #2
 800226e:	4013      	ands	r3, r2
 8002270:	d009      	beq.n	8002286 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002272:	4b83      	ldr	r3, [pc, #524]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	22f0      	movs	r2, #240	@ 0xf0
 8002278:	4393      	bics	r3, r2
 800227a:	0019      	movs	r1, r3
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689a      	ldr	r2, [r3, #8]
 8002280:	4b7f      	ldr	r3, [pc, #508]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 8002282:	430a      	orrs	r2, r1
 8002284:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2201      	movs	r2, #1
 800228c:	4013      	ands	r3, r2
 800228e:	d100      	bne.n	8002292 <HAL_RCC_ClockConfig+0x8a>
 8002290:	e089      	b.n	80023a6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b02      	cmp	r3, #2
 8002298:	d107      	bne.n	80022aa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800229a:	4b79      	ldr	r3, [pc, #484]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	2380      	movs	r3, #128	@ 0x80
 80022a0:	029b      	lsls	r3, r3, #10
 80022a2:	4013      	ands	r3, r2
 80022a4:	d120      	bne.n	80022e8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e0e1      	b.n	800246e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	2b03      	cmp	r3, #3
 80022b0:	d107      	bne.n	80022c2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80022b2:	4b73      	ldr	r3, [pc, #460]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	2380      	movs	r3, #128	@ 0x80
 80022b8:	049b      	lsls	r3, r3, #18
 80022ba:	4013      	ands	r3, r2
 80022bc:	d114      	bne.n	80022e8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e0d5      	b.n	800246e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d106      	bne.n	80022d8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80022ca:	4b6d      	ldr	r3, [pc, #436]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	2204      	movs	r2, #4
 80022d0:	4013      	ands	r3, r2
 80022d2:	d109      	bne.n	80022e8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e0ca      	b.n	800246e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80022d8:	4b69      	ldr	r3, [pc, #420]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	2380      	movs	r3, #128	@ 0x80
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	4013      	ands	r3, r2
 80022e2:	d101      	bne.n	80022e8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	e0c2      	b.n	800246e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022e8:	4b65      	ldr	r3, [pc, #404]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	2203      	movs	r2, #3
 80022ee:	4393      	bics	r3, r2
 80022f0:	0019      	movs	r1, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685a      	ldr	r2, [r3, #4]
 80022f6:	4b62      	ldr	r3, [pc, #392]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 80022f8:	430a      	orrs	r2, r1
 80022fa:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022fc:	f7fe fe3c 	bl	8000f78 <HAL_GetTick>
 8002300:	0003      	movs	r3, r0
 8002302:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	2b02      	cmp	r3, #2
 800230a:	d111      	bne.n	8002330 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800230c:	e009      	b.n	8002322 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800230e:	f7fe fe33 	bl	8000f78 <HAL_GetTick>
 8002312:	0002      	movs	r2, r0
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	4a58      	ldr	r2, [pc, #352]	@ (800247c <HAL_RCC_ClockConfig+0x274>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d901      	bls.n	8002322 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e0a5      	b.n	800246e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002322:	4b57      	ldr	r3, [pc, #348]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	220c      	movs	r2, #12
 8002328:	4013      	ands	r3, r2
 800232a:	2b08      	cmp	r3, #8
 800232c:	d1ef      	bne.n	800230e <HAL_RCC_ClockConfig+0x106>
 800232e:	e03a      	b.n	80023a6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	2b03      	cmp	r3, #3
 8002336:	d111      	bne.n	800235c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002338:	e009      	b.n	800234e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800233a:	f7fe fe1d 	bl	8000f78 <HAL_GetTick>
 800233e:	0002      	movs	r2, r0
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	4a4d      	ldr	r2, [pc, #308]	@ (800247c <HAL_RCC_ClockConfig+0x274>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d901      	bls.n	800234e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e08f      	b.n	800246e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800234e:	4b4c      	ldr	r3, [pc, #304]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	220c      	movs	r2, #12
 8002354:	4013      	ands	r3, r2
 8002356:	2b0c      	cmp	r3, #12
 8002358:	d1ef      	bne.n	800233a <HAL_RCC_ClockConfig+0x132>
 800235a:	e024      	b.n	80023a6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d11b      	bne.n	800239c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002364:	e009      	b.n	800237a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002366:	f7fe fe07 	bl	8000f78 <HAL_GetTick>
 800236a:	0002      	movs	r2, r0
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	4a42      	ldr	r2, [pc, #264]	@ (800247c <HAL_RCC_ClockConfig+0x274>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d901      	bls.n	800237a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002376:	2303      	movs	r3, #3
 8002378:	e079      	b.n	800246e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800237a:	4b41      	ldr	r3, [pc, #260]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	220c      	movs	r2, #12
 8002380:	4013      	ands	r3, r2
 8002382:	2b04      	cmp	r3, #4
 8002384:	d1ef      	bne.n	8002366 <HAL_RCC_ClockConfig+0x15e>
 8002386:	e00e      	b.n	80023a6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002388:	f7fe fdf6 	bl	8000f78 <HAL_GetTick>
 800238c:	0002      	movs	r2, r0
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	4a3a      	ldr	r2, [pc, #232]	@ (800247c <HAL_RCC_ClockConfig+0x274>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d901      	bls.n	800239c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e068      	b.n	800246e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800239c:	4b38      	ldr	r3, [pc, #224]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	220c      	movs	r2, #12
 80023a2:	4013      	ands	r3, r2
 80023a4:	d1f0      	bne.n	8002388 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023a6:	4b34      	ldr	r3, [pc, #208]	@ (8002478 <HAL_RCC_ClockConfig+0x270>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2201      	movs	r2, #1
 80023ac:	4013      	ands	r3, r2
 80023ae:	683a      	ldr	r2, [r7, #0]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d21e      	bcs.n	80023f2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023b4:	4b30      	ldr	r3, [pc, #192]	@ (8002478 <HAL_RCC_ClockConfig+0x270>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2201      	movs	r2, #1
 80023ba:	4393      	bics	r3, r2
 80023bc:	0019      	movs	r1, r3
 80023be:	4b2e      	ldr	r3, [pc, #184]	@ (8002478 <HAL_RCC_ClockConfig+0x270>)
 80023c0:	683a      	ldr	r2, [r7, #0]
 80023c2:	430a      	orrs	r2, r1
 80023c4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80023c6:	f7fe fdd7 	bl	8000f78 <HAL_GetTick>
 80023ca:	0003      	movs	r3, r0
 80023cc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ce:	e009      	b.n	80023e4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023d0:	f7fe fdd2 	bl	8000f78 <HAL_GetTick>
 80023d4:	0002      	movs	r2, r0
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	4a28      	ldr	r2, [pc, #160]	@ (800247c <HAL_RCC_ClockConfig+0x274>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d901      	bls.n	80023e4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e044      	b.n	800246e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e4:	4b24      	ldr	r3, [pc, #144]	@ (8002478 <HAL_RCC_ClockConfig+0x270>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2201      	movs	r2, #1
 80023ea:	4013      	ands	r3, r2
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d1ee      	bne.n	80023d0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	2204      	movs	r2, #4
 80023f8:	4013      	ands	r3, r2
 80023fa:	d009      	beq.n	8002410 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023fc:	4b20      	ldr	r3, [pc, #128]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	4a20      	ldr	r2, [pc, #128]	@ (8002484 <HAL_RCC_ClockConfig+0x27c>)
 8002402:	4013      	ands	r3, r2
 8002404:	0019      	movs	r1, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	68da      	ldr	r2, [r3, #12]
 800240a:	4b1d      	ldr	r3, [pc, #116]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 800240c:	430a      	orrs	r2, r1
 800240e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	2208      	movs	r2, #8
 8002416:	4013      	ands	r3, r2
 8002418:	d00a      	beq.n	8002430 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800241a:	4b19      	ldr	r3, [pc, #100]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	4a1a      	ldr	r2, [pc, #104]	@ (8002488 <HAL_RCC_ClockConfig+0x280>)
 8002420:	4013      	ands	r3, r2
 8002422:	0019      	movs	r1, r3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	691b      	ldr	r3, [r3, #16]
 8002428:	00da      	lsls	r2, r3, #3
 800242a:	4b15      	ldr	r3, [pc, #84]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 800242c:	430a      	orrs	r2, r1
 800242e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002430:	f000 f832 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 8002434:	0001      	movs	r1, r0
 8002436:	4b12      	ldr	r3, [pc, #72]	@ (8002480 <HAL_RCC_ClockConfig+0x278>)
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	091b      	lsrs	r3, r3, #4
 800243c:	220f      	movs	r2, #15
 800243e:	4013      	ands	r3, r2
 8002440:	4a12      	ldr	r2, [pc, #72]	@ (800248c <HAL_RCC_ClockConfig+0x284>)
 8002442:	5cd3      	ldrb	r3, [r2, r3]
 8002444:	000a      	movs	r2, r1
 8002446:	40da      	lsrs	r2, r3
 8002448:	4b11      	ldr	r3, [pc, #68]	@ (8002490 <HAL_RCC_ClockConfig+0x288>)
 800244a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800244c:	4b11      	ldr	r3, [pc, #68]	@ (8002494 <HAL_RCC_ClockConfig+0x28c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	250b      	movs	r5, #11
 8002452:	197c      	adds	r4, r7, r5
 8002454:	0018      	movs	r0, r3
 8002456:	f7fe fd49 	bl	8000eec <HAL_InitTick>
 800245a:	0003      	movs	r3, r0
 800245c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800245e:	197b      	adds	r3, r7, r5
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d002      	beq.n	800246c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002466:	197b      	adds	r3, r7, r5
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	e000      	b.n	800246e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	0018      	movs	r0, r3
 8002470:	46bd      	mov	sp, r7
 8002472:	b004      	add	sp, #16
 8002474:	bdb0      	pop	{r4, r5, r7, pc}
 8002476:	46c0      	nop			@ (mov r8, r8)
 8002478:	40022000 	.word	0x40022000
 800247c:	00001388 	.word	0x00001388
 8002480:	40021000 	.word	0x40021000
 8002484:	fffff8ff 	.word	0xfffff8ff
 8002488:	ffffc7ff 	.word	0xffffc7ff
 800248c:	08004468 	.word	0x08004468
 8002490:	20000010 	.word	0x20000010
 8002494:	20000014 	.word	0x20000014

08002498 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b086      	sub	sp, #24
 800249c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800249e:	4b3c      	ldr	r3, [pc, #240]	@ (8002590 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024a0:	68db      	ldr	r3, [r3, #12]
 80024a2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	220c      	movs	r2, #12
 80024a8:	4013      	ands	r3, r2
 80024aa:	2b0c      	cmp	r3, #12
 80024ac:	d013      	beq.n	80024d6 <HAL_RCC_GetSysClockFreq+0x3e>
 80024ae:	d85c      	bhi.n	800256a <HAL_RCC_GetSysClockFreq+0xd2>
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	d002      	beq.n	80024ba <HAL_RCC_GetSysClockFreq+0x22>
 80024b4:	2b08      	cmp	r3, #8
 80024b6:	d00b      	beq.n	80024d0 <HAL_RCC_GetSysClockFreq+0x38>
 80024b8:	e057      	b.n	800256a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80024ba:	4b35      	ldr	r3, [pc, #212]	@ (8002590 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2210      	movs	r2, #16
 80024c0:	4013      	ands	r3, r2
 80024c2:	d002      	beq.n	80024ca <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80024c4:	4b33      	ldr	r3, [pc, #204]	@ (8002594 <HAL_RCC_GetSysClockFreq+0xfc>)
 80024c6:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80024c8:	e05d      	b.n	8002586 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80024ca:	4b33      	ldr	r3, [pc, #204]	@ (8002598 <HAL_RCC_GetSysClockFreq+0x100>)
 80024cc:	613b      	str	r3, [r7, #16]
      break;
 80024ce:	e05a      	b.n	8002586 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024d0:	4b32      	ldr	r3, [pc, #200]	@ (800259c <HAL_RCC_GetSysClockFreq+0x104>)
 80024d2:	613b      	str	r3, [r7, #16]
      break;
 80024d4:	e057      	b.n	8002586 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	0c9b      	lsrs	r3, r3, #18
 80024da:	220f      	movs	r2, #15
 80024dc:	4013      	ands	r3, r2
 80024de:	4a30      	ldr	r2, [pc, #192]	@ (80025a0 <HAL_RCC_GetSysClockFreq+0x108>)
 80024e0:	5cd3      	ldrb	r3, [r2, r3]
 80024e2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	0d9b      	lsrs	r3, r3, #22
 80024e8:	2203      	movs	r2, #3
 80024ea:	4013      	ands	r3, r2
 80024ec:	3301      	adds	r3, #1
 80024ee:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024f0:	4b27      	ldr	r3, [pc, #156]	@ (8002590 <HAL_RCC_GetSysClockFreq+0xf8>)
 80024f2:	68da      	ldr	r2, [r3, #12]
 80024f4:	2380      	movs	r3, #128	@ 0x80
 80024f6:	025b      	lsls	r3, r3, #9
 80024f8:	4013      	ands	r3, r2
 80024fa:	d00f      	beq.n	800251c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80024fc:	68b9      	ldr	r1, [r7, #8]
 80024fe:	000a      	movs	r2, r1
 8002500:	0152      	lsls	r2, r2, #5
 8002502:	1a52      	subs	r2, r2, r1
 8002504:	0193      	lsls	r3, r2, #6
 8002506:	1a9b      	subs	r3, r3, r2
 8002508:	00db      	lsls	r3, r3, #3
 800250a:	185b      	adds	r3, r3, r1
 800250c:	025b      	lsls	r3, r3, #9
 800250e:	6879      	ldr	r1, [r7, #4]
 8002510:	0018      	movs	r0, r3
 8002512:	f7fd fdf9 	bl	8000108 <__udivsi3>
 8002516:	0003      	movs	r3, r0
 8002518:	617b      	str	r3, [r7, #20]
 800251a:	e023      	b.n	8002564 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800251c:	4b1c      	ldr	r3, [pc, #112]	@ (8002590 <HAL_RCC_GetSysClockFreq+0xf8>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2210      	movs	r2, #16
 8002522:	4013      	ands	r3, r2
 8002524:	d00f      	beq.n	8002546 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8002526:	68b9      	ldr	r1, [r7, #8]
 8002528:	000a      	movs	r2, r1
 800252a:	0152      	lsls	r2, r2, #5
 800252c:	1a52      	subs	r2, r2, r1
 800252e:	0193      	lsls	r3, r2, #6
 8002530:	1a9b      	subs	r3, r3, r2
 8002532:	00db      	lsls	r3, r3, #3
 8002534:	185b      	adds	r3, r3, r1
 8002536:	021b      	lsls	r3, r3, #8
 8002538:	6879      	ldr	r1, [r7, #4]
 800253a:	0018      	movs	r0, r3
 800253c:	f7fd fde4 	bl	8000108 <__udivsi3>
 8002540:	0003      	movs	r3, r0
 8002542:	617b      	str	r3, [r7, #20]
 8002544:	e00e      	b.n	8002564 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8002546:	68b9      	ldr	r1, [r7, #8]
 8002548:	000a      	movs	r2, r1
 800254a:	0152      	lsls	r2, r2, #5
 800254c:	1a52      	subs	r2, r2, r1
 800254e:	0193      	lsls	r3, r2, #6
 8002550:	1a9b      	subs	r3, r3, r2
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	185b      	adds	r3, r3, r1
 8002556:	029b      	lsls	r3, r3, #10
 8002558:	6879      	ldr	r1, [r7, #4]
 800255a:	0018      	movs	r0, r3
 800255c:	f7fd fdd4 	bl	8000108 <__udivsi3>
 8002560:	0003      	movs	r3, r0
 8002562:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	613b      	str	r3, [r7, #16]
      break;
 8002568:	e00d      	b.n	8002586 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800256a:	4b09      	ldr	r3, [pc, #36]	@ (8002590 <HAL_RCC_GetSysClockFreq+0xf8>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	0b5b      	lsrs	r3, r3, #13
 8002570:	2207      	movs	r2, #7
 8002572:	4013      	ands	r3, r2
 8002574:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	3301      	adds	r3, #1
 800257a:	2280      	movs	r2, #128	@ 0x80
 800257c:	0212      	lsls	r2, r2, #8
 800257e:	409a      	lsls	r2, r3
 8002580:	0013      	movs	r3, r2
 8002582:	613b      	str	r3, [r7, #16]
      break;
 8002584:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002586:	693b      	ldr	r3, [r7, #16]
}
 8002588:	0018      	movs	r0, r3
 800258a:	46bd      	mov	sp, r7
 800258c:	b006      	add	sp, #24
 800258e:	bd80      	pop	{r7, pc}
 8002590:	40021000 	.word	0x40021000
 8002594:	003d0900 	.word	0x003d0900
 8002598:	00f42400 	.word	0x00f42400
 800259c:	007a1200 	.word	0x007a1200
 80025a0:	08004480 	.word	0x08004480

080025a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025a8:	4b02      	ldr	r3, [pc, #8]	@ (80025b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80025aa:	681b      	ldr	r3, [r3, #0]
}
 80025ac:	0018      	movs	r0, r3
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	46c0      	nop			@ (mov r8, r8)
 80025b4:	20000010 	.word	0x20000010

080025b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025bc:	f7ff fff2 	bl	80025a4 <HAL_RCC_GetHCLKFreq>
 80025c0:	0001      	movs	r1, r0
 80025c2:	4b06      	ldr	r3, [pc, #24]	@ (80025dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	0a1b      	lsrs	r3, r3, #8
 80025c8:	2207      	movs	r2, #7
 80025ca:	4013      	ands	r3, r2
 80025cc:	4a04      	ldr	r2, [pc, #16]	@ (80025e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80025ce:	5cd3      	ldrb	r3, [r2, r3]
 80025d0:	40d9      	lsrs	r1, r3
 80025d2:	000b      	movs	r3, r1
}
 80025d4:	0018      	movs	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	46c0      	nop			@ (mov r8, r8)
 80025dc:	40021000 	.word	0x40021000
 80025e0:	08004478 	.word	0x08004478

080025e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025e8:	f7ff ffdc 	bl	80025a4 <HAL_RCC_GetHCLKFreq>
 80025ec:	0001      	movs	r1, r0
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	0adb      	lsrs	r3, r3, #11
 80025f4:	2207      	movs	r2, #7
 80025f6:	4013      	ands	r3, r2
 80025f8:	4a04      	ldr	r2, [pc, #16]	@ (800260c <HAL_RCC_GetPCLK2Freq+0x28>)
 80025fa:	5cd3      	ldrb	r3, [r2, r3]
 80025fc:	40d9      	lsrs	r1, r3
 80025fe:	000b      	movs	r3, r1
}
 8002600:	0018      	movs	r0, r3
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	46c0      	nop			@ (mov r8, r8)
 8002608:	40021000 	.word	0x40021000
 800260c:	08004478 	.word	0x08004478

08002610 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002618:	2317      	movs	r3, #23
 800261a:	18fb      	adds	r3, r7, r3
 800261c:	2200      	movs	r2, #0
 800261e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2220      	movs	r2, #32
 8002626:	4013      	ands	r3, r2
 8002628:	d106      	bne.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	2380      	movs	r3, #128	@ 0x80
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	4013      	ands	r3, r2
 8002634:	d100      	bne.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8002636:	e104      	b.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002638:	4bb1      	ldr	r3, [pc, #708]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800263a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800263c:	2380      	movs	r3, #128	@ 0x80
 800263e:	055b      	lsls	r3, r3, #21
 8002640:	4013      	ands	r3, r2
 8002642:	d10a      	bne.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002644:	4bae      	ldr	r3, [pc, #696]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002646:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002648:	4bad      	ldr	r3, [pc, #692]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800264a:	2180      	movs	r1, #128	@ 0x80
 800264c:	0549      	lsls	r1, r1, #21
 800264e:	430a      	orrs	r2, r1
 8002650:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8002652:	2317      	movs	r3, #23
 8002654:	18fb      	adds	r3, r7, r3
 8002656:	2201      	movs	r2, #1
 8002658:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800265a:	4baa      	ldr	r3, [pc, #680]	@ (8002904 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	2380      	movs	r3, #128	@ 0x80
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	4013      	ands	r3, r2
 8002664:	d11a      	bne.n	800269c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002666:	4ba7      	ldr	r3, [pc, #668]	@ (8002904 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	4ba6      	ldr	r3, [pc, #664]	@ (8002904 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800266c:	2180      	movs	r1, #128	@ 0x80
 800266e:	0049      	lsls	r1, r1, #1
 8002670:	430a      	orrs	r2, r1
 8002672:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002674:	f7fe fc80 	bl	8000f78 <HAL_GetTick>
 8002678:	0003      	movs	r3, r0
 800267a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800267c:	e008      	b.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800267e:	f7fe fc7b 	bl	8000f78 <HAL_GetTick>
 8002682:	0002      	movs	r2, r0
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	2b64      	cmp	r3, #100	@ 0x64
 800268a:	d901      	bls.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800268c:	2303      	movs	r3, #3
 800268e:	e133      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002690:	4b9c      	ldr	r3, [pc, #624]	@ (8002904 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	2380      	movs	r3, #128	@ 0x80
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	4013      	ands	r3, r2
 800269a:	d0f0      	beq.n	800267e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800269c:	4b98      	ldr	r3, [pc, #608]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	23c0      	movs	r3, #192	@ 0xc0
 80026a2:	039b      	lsls	r3, r3, #14
 80026a4:	4013      	ands	r3, r2
 80026a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	685a      	ldr	r2, [r3, #4]
 80026ac:	23c0      	movs	r3, #192	@ 0xc0
 80026ae:	039b      	lsls	r3, r3, #14
 80026b0:	4013      	ands	r3, r2
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d107      	bne.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	23c0      	movs	r3, #192	@ 0xc0
 80026be:	039b      	lsls	r3, r3, #14
 80026c0:	4013      	ands	r3, r2
 80026c2:	68fa      	ldr	r2, [r7, #12]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d013      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685a      	ldr	r2, [r3, #4]
 80026cc:	23c0      	movs	r3, #192	@ 0xc0
 80026ce:	029b      	lsls	r3, r3, #10
 80026d0:	401a      	ands	r2, r3
 80026d2:	23c0      	movs	r3, #192	@ 0xc0
 80026d4:	029b      	lsls	r3, r3, #10
 80026d6:	429a      	cmp	r2, r3
 80026d8:	d10a      	bne.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80026da:	4b89      	ldr	r3, [pc, #548]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	2380      	movs	r3, #128	@ 0x80
 80026e0:	029b      	lsls	r3, r3, #10
 80026e2:	401a      	ands	r2, r3
 80026e4:	2380      	movs	r3, #128	@ 0x80
 80026e6:	029b      	lsls	r3, r3, #10
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d101      	bne.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e103      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80026f0:	4b83      	ldr	r3, [pc, #524]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80026f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80026f4:	23c0      	movs	r3, #192	@ 0xc0
 80026f6:	029b      	lsls	r3, r3, #10
 80026f8:	4013      	ands	r3, r2
 80026fa:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d049      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	23c0      	movs	r3, #192	@ 0xc0
 8002708:	029b      	lsls	r3, r3, #10
 800270a:	4013      	ands	r3, r2
 800270c:	68fa      	ldr	r2, [r7, #12]
 800270e:	429a      	cmp	r2, r3
 8002710:	d004      	beq.n	800271c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2220      	movs	r2, #32
 8002718:	4013      	ands	r3, r2
 800271a:	d10d      	bne.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689a      	ldr	r2, [r3, #8]
 8002720:	23c0      	movs	r3, #192	@ 0xc0
 8002722:	029b      	lsls	r3, r3, #10
 8002724:	4013      	ands	r3, r2
 8002726:	68fa      	ldr	r2, [r7, #12]
 8002728:	429a      	cmp	r2, r3
 800272a:	d034      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	2380      	movs	r3, #128	@ 0x80
 8002732:	011b      	lsls	r3, r3, #4
 8002734:	4013      	ands	r3, r2
 8002736:	d02e      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002738:	4b71      	ldr	r3, [pc, #452]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800273a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800273c:	4a72      	ldr	r2, [pc, #456]	@ (8002908 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800273e:	4013      	ands	r3, r2
 8002740:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002742:	4b6f      	ldr	r3, [pc, #444]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002744:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002746:	4b6e      	ldr	r3, [pc, #440]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002748:	2180      	movs	r1, #128	@ 0x80
 800274a:	0309      	lsls	r1, r1, #12
 800274c:	430a      	orrs	r2, r1
 800274e:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002750:	4b6b      	ldr	r3, [pc, #428]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002752:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002754:	4b6a      	ldr	r3, [pc, #424]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002756:	496d      	ldr	r1, [pc, #436]	@ (800290c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002758:	400a      	ands	r2, r1
 800275a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800275c:	4b68      	ldr	r3, [pc, #416]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800275e:	68fa      	ldr	r2, [r7, #12]
 8002760:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002762:	68fa      	ldr	r2, [r7, #12]
 8002764:	2380      	movs	r3, #128	@ 0x80
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	4013      	ands	r3, r2
 800276a:	d014      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276c:	f7fe fc04 	bl	8000f78 <HAL_GetTick>
 8002770:	0003      	movs	r3, r0
 8002772:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002774:	e009      	b.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002776:	f7fe fbff 	bl	8000f78 <HAL_GetTick>
 800277a:	0002      	movs	r2, r0
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	1ad3      	subs	r3, r2, r3
 8002780:	4a63      	ldr	r2, [pc, #396]	@ (8002910 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d901      	bls.n	800278a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e0b6      	b.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800278a:	4b5d      	ldr	r3, [pc, #372]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800278c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800278e:	2380      	movs	r3, #128	@ 0x80
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	4013      	ands	r3, r2
 8002794:	d0ef      	beq.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	2380      	movs	r3, #128	@ 0x80
 800279c:	011b      	lsls	r3, r3, #4
 800279e:	4013      	ands	r3, r2
 80027a0:	d01f      	beq.n	80027e2 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	689a      	ldr	r2, [r3, #8]
 80027a6:	23c0      	movs	r3, #192	@ 0xc0
 80027a8:	029b      	lsls	r3, r3, #10
 80027aa:	401a      	ands	r2, r3
 80027ac:	23c0      	movs	r3, #192	@ 0xc0
 80027ae:	029b      	lsls	r3, r3, #10
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d10c      	bne.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x1be>
 80027b4:	4b52      	ldr	r3, [pc, #328]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a56      	ldr	r2, [pc, #344]	@ (8002914 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80027ba:	4013      	ands	r3, r2
 80027bc:	0019      	movs	r1, r3
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689a      	ldr	r2, [r3, #8]
 80027c2:	23c0      	movs	r3, #192	@ 0xc0
 80027c4:	039b      	lsls	r3, r3, #14
 80027c6:	401a      	ands	r2, r3
 80027c8:	4b4d      	ldr	r3, [pc, #308]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80027ca:	430a      	orrs	r2, r1
 80027cc:	601a      	str	r2, [r3, #0]
 80027ce:	4b4c      	ldr	r3, [pc, #304]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80027d0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	689a      	ldr	r2, [r3, #8]
 80027d6:	23c0      	movs	r3, #192	@ 0xc0
 80027d8:	029b      	lsls	r3, r3, #10
 80027da:	401a      	ands	r2, r3
 80027dc:	4b48      	ldr	r3, [pc, #288]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80027de:	430a      	orrs	r2, r1
 80027e0:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2220      	movs	r2, #32
 80027e8:	4013      	ands	r3, r2
 80027ea:	d01f      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	23c0      	movs	r3, #192	@ 0xc0
 80027f2:	029b      	lsls	r3, r3, #10
 80027f4:	401a      	ands	r2, r3
 80027f6:	23c0      	movs	r3, #192	@ 0xc0
 80027f8:	029b      	lsls	r3, r3, #10
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d10c      	bne.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x208>
 80027fe:	4b40      	ldr	r3, [pc, #256]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a44      	ldr	r2, [pc, #272]	@ (8002914 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002804:	4013      	ands	r3, r2
 8002806:	0019      	movs	r1, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	23c0      	movs	r3, #192	@ 0xc0
 800280e:	039b      	lsls	r3, r3, #14
 8002810:	401a      	ands	r2, r3
 8002812:	4b3b      	ldr	r3, [pc, #236]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002814:	430a      	orrs	r2, r1
 8002816:	601a      	str	r2, [r3, #0]
 8002818:	4b39      	ldr	r3, [pc, #228]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800281a:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	23c0      	movs	r3, #192	@ 0xc0
 8002822:	029b      	lsls	r3, r3, #10
 8002824:	401a      	ands	r2, r3
 8002826:	4b36      	ldr	r3, [pc, #216]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002828:	430a      	orrs	r2, r1
 800282a:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800282c:	2317      	movs	r3, #23
 800282e:	18fb      	adds	r3, r7, r3
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d105      	bne.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002836:	4b32      	ldr	r3, [pc, #200]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002838:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800283a:	4b31      	ldr	r3, [pc, #196]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800283c:	4936      	ldr	r1, [pc, #216]	@ (8002918 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800283e:	400a      	ands	r2, r1
 8002840:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2201      	movs	r2, #1
 8002848:	4013      	ands	r3, r2
 800284a:	d009      	beq.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800284c:	4b2c      	ldr	r3, [pc, #176]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800284e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002850:	2203      	movs	r2, #3
 8002852:	4393      	bics	r3, r2
 8002854:	0019      	movs	r1, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	68da      	ldr	r2, [r3, #12]
 800285a:	4b29      	ldr	r3, [pc, #164]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800285c:	430a      	orrs	r2, r1
 800285e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2202      	movs	r2, #2
 8002866:	4013      	ands	r3, r2
 8002868:	d009      	beq.n	800287e <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800286a:	4b25      	ldr	r3, [pc, #148]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800286c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800286e:	220c      	movs	r2, #12
 8002870:	4393      	bics	r3, r2
 8002872:	0019      	movs	r1, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	691a      	ldr	r2, [r3, #16]
 8002878:	4b21      	ldr	r3, [pc, #132]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800287a:	430a      	orrs	r2, r1
 800287c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2204      	movs	r2, #4
 8002884:	4013      	ands	r3, r2
 8002886:	d009      	beq.n	800289c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002888:	4b1d      	ldr	r3, [pc, #116]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800288a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800288c:	4a23      	ldr	r2, [pc, #140]	@ (800291c <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 800288e:	4013      	ands	r3, r2
 8002890:	0019      	movs	r1, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	695a      	ldr	r2, [r3, #20]
 8002896:	4b1a      	ldr	r3, [pc, #104]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002898:	430a      	orrs	r2, r1
 800289a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	2208      	movs	r2, #8
 80028a2:	4013      	ands	r3, r2
 80028a4:	d009      	beq.n	80028ba <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028a6:	4b16      	ldr	r3, [pc, #88]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80028a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028aa:	4a1d      	ldr	r2, [pc, #116]	@ (8002920 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80028ac:	4013      	ands	r3, r2
 80028ae:	0019      	movs	r1, r3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	699a      	ldr	r2, [r3, #24]
 80028b4:	4b12      	ldr	r3, [pc, #72]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80028b6:	430a      	orrs	r2, r1
 80028b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2240      	movs	r2, #64	@ 0x40
 80028c0:	4013      	ands	r3, r2
 80028c2:	d009      	beq.n	80028d8 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80028c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80028c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028c8:	4a16      	ldr	r2, [pc, #88]	@ (8002924 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80028ca:	4013      	ands	r3, r2
 80028cc:	0019      	movs	r1, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a1a      	ldr	r2, [r3, #32]
 80028d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80028d4:	430a      	orrs	r2, r1
 80028d6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2280      	movs	r2, #128	@ 0x80
 80028de:	4013      	ands	r3, r2
 80028e0:	d009      	beq.n	80028f6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80028e2:	4b07      	ldr	r3, [pc, #28]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80028e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e6:	4a10      	ldr	r2, [pc, #64]	@ (8002928 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80028e8:	4013      	ands	r3, r2
 80028ea:	0019      	movs	r1, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	69da      	ldr	r2, [r3, #28]
 80028f0:	4b03      	ldr	r3, [pc, #12]	@ (8002900 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80028f2:	430a      	orrs	r2, r1
 80028f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80028f6:	2300      	movs	r3, #0
}
 80028f8:	0018      	movs	r0, r3
 80028fa:	46bd      	mov	sp, r7
 80028fc:	b006      	add	sp, #24
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	40021000 	.word	0x40021000
 8002904:	40007000 	.word	0x40007000
 8002908:	fffcffff 	.word	0xfffcffff
 800290c:	fff7ffff 	.word	0xfff7ffff
 8002910:	00001388 	.word	0x00001388
 8002914:	ffcfffff 	.word	0xffcfffff
 8002918:	efffffff 	.word	0xefffffff
 800291c:	fffff3ff 	.word	0xfffff3ff
 8002920:	ffffcfff 	.word	0xffffcfff
 8002924:	fbffffff 	.word	0xfbffffff
 8002928:	fff3ffff 	.word	0xfff3ffff

0800292c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e083      	b.n	8002a46 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002942:	2b00      	cmp	r3, #0
 8002944:	d109      	bne.n	800295a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	2382      	movs	r3, #130	@ 0x82
 800294c:	005b      	lsls	r3, r3, #1
 800294e:	429a      	cmp	r2, r3
 8002950:	d009      	beq.n	8002966 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	61da      	str	r2, [r3, #28]
 8002958:	e005      	b.n	8002966 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2251      	movs	r2, #81	@ 0x51
 8002970:	5c9b      	ldrb	r3, [r3, r2]
 8002972:	b2db      	uxtb	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	d107      	bne.n	8002988 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2250      	movs	r2, #80	@ 0x50
 800297c:	2100      	movs	r1, #0
 800297e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	0018      	movs	r0, r3
 8002984:	f7fd fff8 	bl	8000978 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2251      	movs	r2, #81	@ 0x51
 800298c:	2102      	movs	r1, #2
 800298e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2140      	movs	r1, #64	@ 0x40
 800299c:	438a      	bics	r2, r1
 800299e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	685a      	ldr	r2, [r3, #4]
 80029a4:	2382      	movs	r3, #130	@ 0x82
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	401a      	ands	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6899      	ldr	r1, [r3, #8]
 80029ae:	2384      	movs	r3, #132	@ 0x84
 80029b0:	021b      	lsls	r3, r3, #8
 80029b2:	400b      	ands	r3, r1
 80029b4:	431a      	orrs	r2, r3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	68d9      	ldr	r1, [r3, #12]
 80029ba:	2380      	movs	r3, #128	@ 0x80
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	400b      	ands	r3, r1
 80029c0:	431a      	orrs	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	691b      	ldr	r3, [r3, #16]
 80029c6:	2102      	movs	r1, #2
 80029c8:	400b      	ands	r3, r1
 80029ca:	431a      	orrs	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	695b      	ldr	r3, [r3, #20]
 80029d0:	2101      	movs	r1, #1
 80029d2:	400b      	ands	r3, r1
 80029d4:	431a      	orrs	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6999      	ldr	r1, [r3, #24]
 80029da:	2380      	movs	r3, #128	@ 0x80
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	400b      	ands	r3, r1
 80029e0:	431a      	orrs	r2, r3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69db      	ldr	r3, [r3, #28]
 80029e6:	2138      	movs	r1, #56	@ 0x38
 80029e8:	400b      	ands	r3, r1
 80029ea:	431a      	orrs	r2, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6a1b      	ldr	r3, [r3, #32]
 80029f0:	2180      	movs	r1, #128	@ 0x80
 80029f2:	400b      	ands	r3, r1
 80029f4:	431a      	orrs	r2, r3
 80029f6:	0011      	movs	r1, r2
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029fc:	2380      	movs	r3, #128	@ 0x80
 80029fe:	019b      	lsls	r3, r3, #6
 8002a00:	401a      	ands	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	0c1b      	lsrs	r3, r3, #16
 8002a10:	2204      	movs	r2, #4
 8002a12:	4013      	ands	r3, r2
 8002a14:	0019      	movs	r1, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1a:	2210      	movs	r2, #16
 8002a1c:	401a      	ands	r2, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	430a      	orrs	r2, r1
 8002a24:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	69da      	ldr	r2, [r3, #28]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4907      	ldr	r1, [pc, #28]	@ (8002a50 <HAL_SPI_Init+0x124>)
 8002a32:	400a      	ands	r2, r1
 8002a34:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2200      	movs	r2, #0
 8002a3a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2251      	movs	r2, #81	@ 0x51
 8002a40:	2101      	movs	r1, #1
 8002a42:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	0018      	movs	r0, r3
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b002      	add	sp, #8
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	46c0      	nop			@ (mov r8, r8)
 8002a50:	fffff7ff 	.word	0xfffff7ff

08002a54 <HAL_TSC_Init>:
  *         in the TSC_InitTypeDef structure and initialize the associated handle.
  * @param  htsc TSC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc)
{
 8002a54:	b590      	push	{r4, r7, lr}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check TSC handle allocation */
  if (htsc == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_TSC_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e074      	b.n	8002b50 <HAL_TSC_Init+0xfc>
  assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt));
  assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs));
  assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs));

  if (htsc->State == HAL_TSC_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	223c      	movs	r2, #60	@ 0x3c
 8002a6a:	5c9b      	ldrb	r3, [r3, r2]
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d107      	bne.n	8002a82 <HAL_TSC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htsc->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	223d      	movs	r2, #61	@ 0x3d
 8002a76:	2100      	movs	r1, #0
 8002a78:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    htsc->MspInitCallback(htsc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_TSC_MspInit(htsc);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f7fe f899 	bl	8000bb4 <HAL_TSC_MspInit>
#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */
  }

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_BUSY;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	223c      	movs	r2, #60	@ 0x3c
 8002a86:	2102      	movs	r1, #2
 8002a88:	5499      	strb	r1, [r3, r2]

  /*--------------------------------------------------------------------------*/
  /* Set TSC parameters */

  /* Enable TSC */
  htsc->Instance->CR = TSC_CR_TSCE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	601a      	str	r2, [r3, #0]

  /* Set all functions */
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	6819      	ldr	r1, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685a      	ldr	r2, [r3, #4]
                         htsc->Init.CTPulseLowLength |
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	689b      	ldr	r3, [r3, #8]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002aa0:	431a      	orrs	r2, r3
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	691b      	ldr	r3, [r3, #16]
 8002aa6:	045b      	lsls	r3, r3, #17
                         htsc->Init.CTPulseLowLength |
 8002aa8:	431a      	orrs	r2, r3
                         htsc->Init.SpreadSpectrumPrescaler |
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	695b      	ldr	r3, [r3, #20]
                         (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 8002aae:	431a      	orrs	r2, r3
                         htsc->Init.PulseGeneratorPrescaler |
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	699b      	ldr	r3, [r3, #24]
                         htsc->Init.SpreadSpectrumPrescaler |
 8002ab4:	431a      	orrs	r2, r3
                         htsc->Init.MaxCountValue |
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	69db      	ldr	r3, [r3, #28]
                         htsc->Init.PulseGeneratorPrescaler |
 8002aba:	431a      	orrs	r2, r3
                         htsc->Init.SynchroPinPolarity |
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                         htsc->Init.MaxCountValue |
 8002ac0:	431a      	orrs	r2, r3
                         htsc->Init.AcquisitionMode);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                         htsc->Init.SynchroPinPolarity |
 8002ac6:	431a      	orrs	r2, r3
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	601a      	str	r2, [r3, #0]

  /* Spread spectrum */
  if (htsc->Init.SpreadSpectrum == ENABLE)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	7b1b      	ldrb	r3, [r3, #12]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d108      	bne.n	8002aea <HAL_TSC_Init+0x96>
  {
    htsc->Instance->CR |= TSC_CR_SSE;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2180      	movs	r1, #128	@ 0x80
 8002ae4:	0249      	lsls	r1, r1, #9
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	601a      	str	r2, [r3, #0]
  }

  /* Disable Schmitt trigger hysteresis on all used TSC IOs */
  htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002af2:	431a      	orrs	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002af8:	431a      	orrs	r2, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	43d2      	mvns	r2, r2
 8002b00:	611a      	str	r2, [r3, #16]

  /* Set channel and shield IOs */
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	430a      	orrs	r2, r1
 8002b10:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set sampling IOs */
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002b1a:	621a      	str	r2, [r3, #32]

  /* Set the groups to be acquired */
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681c      	ldr	r4, [r3, #0]
 8002b24:	0010      	movs	r0, r2
 8002b26:	f000 f817 	bl	8002b58 <TSC_extract_groups>
 8002b2a:	0003      	movs	r3, r0
 8002b2c:	6323      	str	r3, [r4, #48]	@ 0x30

  /* Disable interrupts */
  htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE));
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2103      	movs	r1, #3
 8002b3a:	438a      	bics	r2, r1
 8002b3c:	605a      	str	r2, [r3, #4]

  /* Clear flags */
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2203      	movs	r2, #3
 8002b44:	609a      	str	r2, [r3, #8]

  /*--------------------------------------------------------------------------*/

  /* Initialize the TSC state */
  htsc->State = HAL_TSC_STATE_READY;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	223c      	movs	r2, #60	@ 0x3c
 8002b4a:	2101      	movs	r1, #1
 8002b4c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002b4e:	2300      	movs	r3, #0
}
 8002b50:	0018      	movs	r0, r3
 8002b52:	46bd      	mov	sp, r7
 8002b54:	b003      	add	sp, #12
 8002b56:	bd90      	pop	{r4, r7, pc}

08002b58 <TSC_extract_groups>:
  * @brief  Utility function used to set the acquired groups mask.
  * @param  iomask Channels IOs mask
  * @retval Acquired groups mask
  */
static uint32_t TSC_extract_groups(uint32_t iomask)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b084      	sub	sp, #16
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t groups = 0UL;
 8002b60:	2300      	movs	r3, #0
 8002b62:	60fb      	str	r3, [r7, #12]
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002b64:	2300      	movs	r3, #0
 8002b66:	60bb      	str	r3, [r7, #8]
 8002b68:	e011      	b.n	8002b8e <TSC_extract_groups+0x36>
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL)
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	220f      	movs	r2, #15
 8002b70:	409a      	lsls	r2, r3
 8002b72:	0013      	movs	r3, r2
 8002b74:	687a      	ldr	r2, [r7, #4]
 8002b76:	4013      	ands	r3, r2
 8002b78:	d006      	beq.n	8002b88 <TSC_extract_groups+0x30>
    {
      groups |= (1UL << idx);
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	409a      	lsls	r2, r3
 8002b80:	0013      	movs	r3, r2
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	60fb      	str	r3, [r7, #12]
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	60bb      	str	r3, [r7, #8]
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	2b07      	cmp	r3, #7
 8002b92:	d9ea      	bls.n	8002b6a <TSC_extract_groups+0x12>
    }
  }

  return groups;
 8002b94:	68fb      	ldr	r3, [r7, #12]
}
 8002b96:	0018      	movs	r0, r3
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	b004      	add	sp, #16
 8002b9c:	bd80      	pop	{r7, pc}
	...

08002ba0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e044      	b.n	8002c3c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d107      	bne.n	8002bca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2278      	movs	r2, #120	@ 0x78
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	f7fe f8bd 	bl	8000d44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2224      	movs	r2, #36	@ 0x24
 8002bce:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2101      	movs	r1, #1
 8002bdc:	438a      	bics	r2, r1
 8002bde:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d003      	beq.n	8002bf0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	0018      	movs	r0, r3
 8002bec:	f000 feca 	bl	8003984 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	f000 fc42 	bl	800347c <UART_SetConfig>
 8002bf8:	0003      	movs	r3, r0
 8002bfa:	2b01      	cmp	r3, #1
 8002bfc:	d101      	bne.n	8002c02 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e01c      	b.n	8002c3c <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	685a      	ldr	r2, [r3, #4]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	490d      	ldr	r1, [pc, #52]	@ (8002c44 <HAL_UART_Init+0xa4>)
 8002c0e:	400a      	ands	r2, r1
 8002c10:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	689a      	ldr	r2, [r3, #8]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	212a      	movs	r1, #42	@ 0x2a
 8002c1e:	438a      	bics	r2, r1
 8002c20:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	0018      	movs	r0, r3
 8002c36:	f000 ff59 	bl	8003aec <UART_CheckIdleState>
 8002c3a:	0003      	movs	r3, r0
}
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	b002      	add	sp, #8
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	ffffb7ff 	.word	0xffffb7ff

08002c48 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b08a      	sub	sp, #40	@ 0x28
 8002c4c:	af02      	add	r7, sp, #8
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	603b      	str	r3, [r7, #0]
 8002c54:	1dbb      	adds	r3, r7, #6
 8002c56:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c5c:	2b20      	cmp	r3, #32
 8002c5e:	d000      	beq.n	8002c62 <HAL_UART_Transmit+0x1a>
 8002c60:	e08c      	b.n	8002d7c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d003      	beq.n	8002c70 <HAL_UART_Transmit+0x28>
 8002c68:	1dbb      	adds	r3, r7, #6
 8002c6a:	881b      	ldrh	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d101      	bne.n	8002c74 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e084      	b.n	8002d7e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	689a      	ldr	r2, [r3, #8]
 8002c78:	2380      	movs	r3, #128	@ 0x80
 8002c7a:	015b      	lsls	r3, r3, #5
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d109      	bne.n	8002c94 <HAL_UART_Transmit+0x4c>
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	691b      	ldr	r3, [r3, #16]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d105      	bne.n	8002c94 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	d001      	beq.n	8002c94 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e074      	b.n	8002d7e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2284      	movs	r2, #132	@ 0x84
 8002c98:	2100      	movs	r1, #0
 8002c9a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2221      	movs	r2, #33	@ 0x21
 8002ca0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ca2:	f7fe f969 	bl	8000f78 <HAL_GetTick>
 8002ca6:	0003      	movs	r3, r0
 8002ca8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	1dba      	adds	r2, r7, #6
 8002cae:	2150      	movs	r1, #80	@ 0x50
 8002cb0:	8812      	ldrh	r2, [r2, #0]
 8002cb2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	1dba      	adds	r2, r7, #6
 8002cb8:	2152      	movs	r1, #82	@ 0x52
 8002cba:	8812      	ldrh	r2, [r2, #0]
 8002cbc:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	2380      	movs	r3, #128	@ 0x80
 8002cc4:	015b      	lsls	r3, r3, #5
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d108      	bne.n	8002cdc <HAL_UART_Transmit+0x94>
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	691b      	ldr	r3, [r3, #16]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d104      	bne.n	8002cdc <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	61bb      	str	r3, [r7, #24]
 8002cda:	e003      	b.n	8002ce4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002ce4:	e02f      	b.n	8002d46 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	68f8      	ldr	r0, [r7, #12]
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	9300      	str	r3, [sp, #0]
 8002cee:	0013      	movs	r3, r2
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	2180      	movs	r1, #128	@ 0x80
 8002cf4:	f000 ffa2 	bl	8003c3c <UART_WaitOnFlagUntilTimeout>
 8002cf8:	1e03      	subs	r3, r0, #0
 8002cfa:	d004      	beq.n	8002d06 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e03b      	b.n	8002d7e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d10b      	bne.n	8002d24 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	881b      	ldrh	r3, [r3, #0]
 8002d10:	001a      	movs	r2, r3
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	05d2      	lsls	r2, r2, #23
 8002d18:	0dd2      	lsrs	r2, r2, #23
 8002d1a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	3302      	adds	r3, #2
 8002d20:	61bb      	str	r3, [r7, #24]
 8002d22:	e007      	b.n	8002d34 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	781a      	ldrb	r2, [r3, #0]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002d2e:	69fb      	ldr	r3, [r7, #28]
 8002d30:	3301      	adds	r3, #1
 8002d32:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	2252      	movs	r2, #82	@ 0x52
 8002d38:	5a9b      	ldrh	r3, [r3, r2]
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	b299      	uxth	r1, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2252      	movs	r2, #82	@ 0x52
 8002d44:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2252      	movs	r2, #82	@ 0x52
 8002d4a:	5a9b      	ldrh	r3, [r3, r2]
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1c9      	bne.n	8002ce6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	68f8      	ldr	r0, [r7, #12]
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	9300      	str	r3, [sp, #0]
 8002d5a:	0013      	movs	r3, r2
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	2140      	movs	r1, #64	@ 0x40
 8002d60:	f000 ff6c 	bl	8003c3c <UART_WaitOnFlagUntilTimeout>
 8002d64:	1e03      	subs	r3, r0, #0
 8002d66:	d004      	beq.n	8002d72 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2220      	movs	r2, #32
 8002d6c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e005      	b.n	8002d7e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2220      	movs	r2, #32
 8002d76:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	e000      	b.n	8002d7e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002d7c:	2302      	movs	r3, #2
  }
}
 8002d7e:	0018      	movs	r0, r3
 8002d80:	46bd      	mov	sp, r7
 8002d82:	b008      	add	sp, #32
 8002d84:	bd80      	pop	{r7, pc}
	...

08002d88 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b088      	sub	sp, #32
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	1dbb      	adds	r3, r7, #6
 8002d94:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2280      	movs	r2, #128	@ 0x80
 8002d9a:	589b      	ldr	r3, [r3, r2]
 8002d9c:	2b20      	cmp	r3, #32
 8002d9e:	d14a      	bne.n	8002e36 <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d003      	beq.n	8002dae <HAL_UART_Receive_IT+0x26>
 8002da6:	1dbb      	adds	r3, r7, #6
 8002da8:	881b      	ldrh	r3, [r3, #0]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e042      	b.n	8002e38 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	689a      	ldr	r2, [r3, #8]
 8002db6:	2380      	movs	r3, #128	@ 0x80
 8002db8:	015b      	lsls	r3, r3, #5
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d109      	bne.n	8002dd2 <HAL_UART_Receive_IT+0x4a>
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d105      	bne.n	8002dd2 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	2201      	movs	r2, #1
 8002dca:	4013      	ands	r3, r2
 8002dcc:	d001      	beq.n	8002dd2 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e032      	b.n	8002e38 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a18      	ldr	r2, [pc, #96]	@ (8002e40 <HAL_UART_Receive_IT+0xb8>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d020      	beq.n	8002e24 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	685a      	ldr	r2, [r3, #4]
 8002de8:	2380      	movs	r3, #128	@ 0x80
 8002dea:	041b      	lsls	r3, r3, #16
 8002dec:	4013      	ands	r3, r2
 8002dee:	d019      	beq.n	8002e24 <HAL_UART_Receive_IT+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002df0:	f3ef 8310 	mrs	r3, PRIMASK
 8002df4:	613b      	str	r3, [r7, #16]
  return(result);
 8002df6:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002df8:	61fb      	str	r3, [r7, #28]
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	f383 8810 	msr	PRIMASK, r3
}
 8002e04:	46c0      	nop			@ (mov r8, r8)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2180      	movs	r1, #128	@ 0x80
 8002e12:	04c9      	lsls	r1, r1, #19
 8002e14:	430a      	orrs	r2, r1
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	f383 8810 	msr	PRIMASK, r3
}
 8002e22:	46c0      	nop			@ (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002e24:	1dbb      	adds	r3, r7, #6
 8002e26:	881a      	ldrh	r2, [r3, #0]
 8002e28:	68b9      	ldr	r1, [r7, #8]
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	f000 ff75 	bl	8003d1c <UART_Start_Receive_IT>
 8002e32:	0003      	movs	r3, r0
 8002e34:	e000      	b.n	8002e38 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8002e36:	2302      	movs	r3, #2
  }
}
 8002e38:	0018      	movs	r0, r3
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	b008      	add	sp, #32
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	40004800 	.word	0x40004800

08002e44 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002e44:	b590      	push	{r4, r7, lr}
 8002e46:	b0ab      	sub	sp, #172	@ 0xac
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	69db      	ldr	r3, [r3, #28]
 8002e52:	22a4      	movs	r2, #164	@ 0xa4
 8002e54:	18b9      	adds	r1, r7, r2
 8002e56:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	20a0      	movs	r0, #160	@ 0xa0
 8002e60:	1839      	adds	r1, r7, r0
 8002e62:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	219c      	movs	r1, #156	@ 0x9c
 8002e6c:	1879      	adds	r1, r7, r1
 8002e6e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002e70:	0011      	movs	r1, r2
 8002e72:	18bb      	adds	r3, r7, r2
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a99      	ldr	r2, [pc, #612]	@ (80030dc <HAL_UART_IRQHandler+0x298>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	2298      	movs	r2, #152	@ 0x98
 8002e7c:	18bc      	adds	r4, r7, r2
 8002e7e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8002e80:	18bb      	adds	r3, r7, r2
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d114      	bne.n	8002eb2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002e88:	187b      	adds	r3, r7, r1
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2220      	movs	r2, #32
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d00f      	beq.n	8002eb2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002e92:	183b      	adds	r3, r7, r0
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2220      	movs	r2, #32
 8002e98:	4013      	ands	r3, r2
 8002e9a:	d00a      	beq.n	8002eb2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d100      	bne.n	8002ea6 <HAL_UART_IRQHandler+0x62>
 8002ea4:	e2be      	b.n	8003424 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	0010      	movs	r0, r2
 8002eae:	4798      	blx	r3
      }
      return;
 8002eb0:	e2b8      	b.n	8003424 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002eb2:	2398      	movs	r3, #152	@ 0x98
 8002eb4:	18fb      	adds	r3, r7, r3
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d100      	bne.n	8002ebe <HAL_UART_IRQHandler+0x7a>
 8002ebc:	e114      	b.n	80030e8 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002ebe:	239c      	movs	r3, #156	@ 0x9c
 8002ec0:	18fb      	adds	r3, r7, r3
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	d106      	bne.n	8002ed8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002eca:	23a0      	movs	r3, #160	@ 0xa0
 8002ecc:	18fb      	adds	r3, r7, r3
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a83      	ldr	r2, [pc, #524]	@ (80030e0 <HAL_UART_IRQHandler+0x29c>)
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	d100      	bne.n	8002ed8 <HAL_UART_IRQHandler+0x94>
 8002ed6:	e107      	b.n	80030e8 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002ed8:	23a4      	movs	r3, #164	@ 0xa4
 8002eda:	18fb      	adds	r3, r7, r3
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	d012      	beq.n	8002f0a <HAL_UART_IRQHandler+0xc6>
 8002ee4:	23a0      	movs	r3, #160	@ 0xa0
 8002ee6:	18fb      	adds	r3, r7, r3
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	2380      	movs	r3, #128	@ 0x80
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	4013      	ands	r3, r2
 8002ef0:	d00b      	beq.n	8002f0a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2284      	movs	r2, #132	@ 0x84
 8002efe:	589b      	ldr	r3, [r3, r2]
 8002f00:	2201      	movs	r2, #1
 8002f02:	431a      	orrs	r2, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2184      	movs	r1, #132	@ 0x84
 8002f08:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f0a:	23a4      	movs	r3, #164	@ 0xa4
 8002f0c:	18fb      	adds	r3, r7, r3
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2202      	movs	r2, #2
 8002f12:	4013      	ands	r3, r2
 8002f14:	d011      	beq.n	8002f3a <HAL_UART_IRQHandler+0xf6>
 8002f16:	239c      	movs	r3, #156	@ 0x9c
 8002f18:	18fb      	adds	r3, r7, r3
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	4013      	ands	r3, r2
 8002f20:	d00b      	beq.n	8002f3a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2202      	movs	r2, #2
 8002f28:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2284      	movs	r2, #132	@ 0x84
 8002f2e:	589b      	ldr	r3, [r3, r2]
 8002f30:	2204      	movs	r2, #4
 8002f32:	431a      	orrs	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2184      	movs	r1, #132	@ 0x84
 8002f38:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f3a:	23a4      	movs	r3, #164	@ 0xa4
 8002f3c:	18fb      	adds	r3, r7, r3
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2204      	movs	r2, #4
 8002f42:	4013      	ands	r3, r2
 8002f44:	d011      	beq.n	8002f6a <HAL_UART_IRQHandler+0x126>
 8002f46:	239c      	movs	r3, #156	@ 0x9c
 8002f48:	18fb      	adds	r3, r7, r3
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	4013      	ands	r3, r2
 8002f50:	d00b      	beq.n	8002f6a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2204      	movs	r2, #4
 8002f58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2284      	movs	r2, #132	@ 0x84
 8002f5e:	589b      	ldr	r3, [r3, r2]
 8002f60:	2202      	movs	r2, #2
 8002f62:	431a      	orrs	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2184      	movs	r1, #132	@ 0x84
 8002f68:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002f6a:	23a4      	movs	r3, #164	@ 0xa4
 8002f6c:	18fb      	adds	r3, r7, r3
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2208      	movs	r2, #8
 8002f72:	4013      	ands	r3, r2
 8002f74:	d017      	beq.n	8002fa6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002f76:	23a0      	movs	r3, #160	@ 0xa0
 8002f78:	18fb      	adds	r3, r7, r3
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	4013      	ands	r3, r2
 8002f80:	d105      	bne.n	8002f8e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002f82:	239c      	movs	r3, #156	@ 0x9c
 8002f84:	18fb      	adds	r3, r7, r3
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2201      	movs	r2, #1
 8002f8a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002f8c:	d00b      	beq.n	8002fa6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2208      	movs	r2, #8
 8002f94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2284      	movs	r2, #132	@ 0x84
 8002f9a:	589b      	ldr	r3, [r3, r2]
 8002f9c:	2208      	movs	r2, #8
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2184      	movs	r1, #132	@ 0x84
 8002fa4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002fa6:	23a4      	movs	r3, #164	@ 0xa4
 8002fa8:	18fb      	adds	r3, r7, r3
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	2380      	movs	r3, #128	@ 0x80
 8002fae:	011b      	lsls	r3, r3, #4
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	d013      	beq.n	8002fdc <HAL_UART_IRQHandler+0x198>
 8002fb4:	23a0      	movs	r3, #160	@ 0xa0
 8002fb6:	18fb      	adds	r3, r7, r3
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	2380      	movs	r3, #128	@ 0x80
 8002fbc:	04db      	lsls	r3, r3, #19
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	d00c      	beq.n	8002fdc <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2280      	movs	r2, #128	@ 0x80
 8002fc8:	0112      	lsls	r2, r2, #4
 8002fca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2284      	movs	r2, #132	@ 0x84
 8002fd0:	589b      	ldr	r3, [r3, r2]
 8002fd2:	2220      	movs	r2, #32
 8002fd4:	431a      	orrs	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2184      	movs	r1, #132	@ 0x84
 8002fda:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2284      	movs	r2, #132	@ 0x84
 8002fe0:	589b      	ldr	r3, [r3, r2]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d100      	bne.n	8002fe8 <HAL_UART_IRQHandler+0x1a4>
 8002fe6:	e21f      	b.n	8003428 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002fe8:	23a4      	movs	r3, #164	@ 0xa4
 8002fea:	18fb      	adds	r3, r7, r3
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2220      	movs	r2, #32
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	d00e      	beq.n	8003012 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002ff4:	23a0      	movs	r3, #160	@ 0xa0
 8002ff6:	18fb      	adds	r3, r7, r3
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2220      	movs	r2, #32
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	d008      	beq.n	8003012 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003004:	2b00      	cmp	r3, #0
 8003006:	d004      	beq.n	8003012 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	0010      	movs	r0, r2
 8003010:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2284      	movs	r2, #132	@ 0x84
 8003016:	589b      	ldr	r3, [r3, r2]
 8003018:	2194      	movs	r1, #148	@ 0x94
 800301a:	187a      	adds	r2, r7, r1
 800301c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	2240      	movs	r2, #64	@ 0x40
 8003026:	4013      	ands	r3, r2
 8003028:	2b40      	cmp	r3, #64	@ 0x40
 800302a:	d004      	beq.n	8003036 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800302c:	187b      	adds	r3, r7, r1
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2228      	movs	r2, #40	@ 0x28
 8003032:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003034:	d047      	beq.n	80030c6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	0018      	movs	r0, r3
 800303a:	f000 ff39 	bl	8003eb0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	2240      	movs	r2, #64	@ 0x40
 8003046:	4013      	ands	r3, r2
 8003048:	2b40      	cmp	r3, #64	@ 0x40
 800304a:	d137      	bne.n	80030bc <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800304c:	f3ef 8310 	mrs	r3, PRIMASK
 8003050:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8003052:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003054:	2090      	movs	r0, #144	@ 0x90
 8003056:	183a      	adds	r2, r7, r0
 8003058:	6013      	str	r3, [r2, #0]
 800305a:	2301      	movs	r3, #1
 800305c:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800305e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003060:	f383 8810 	msr	PRIMASK, r3
}
 8003064:	46c0      	nop			@ (mov r8, r8)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	689a      	ldr	r2, [r3, #8]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2140      	movs	r1, #64	@ 0x40
 8003072:	438a      	bics	r2, r1
 8003074:	609a      	str	r2, [r3, #8]
 8003076:	183b      	adds	r3, r7, r0
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800307c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800307e:	f383 8810 	msr	PRIMASK, r3
}
 8003082:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003088:	2b00      	cmp	r3, #0
 800308a:	d012      	beq.n	80030b2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003090:	4a14      	ldr	r2, [pc, #80]	@ (80030e4 <HAL_UART_IRQHandler+0x2a0>)
 8003092:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003098:	0018      	movs	r0, r3
 800309a:	f7fe f8b9 	bl	8001210 <HAL_DMA_Abort_IT>
 800309e:	1e03      	subs	r3, r0, #0
 80030a0:	d01a      	beq.n	80030d8 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030ac:	0018      	movs	r0, r3
 80030ae:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030b0:	e012      	b.n	80030d8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	0018      	movs	r0, r3
 80030b6:	f000 f9cd 	bl	8003454 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030ba:	e00d      	b.n	80030d8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	0018      	movs	r0, r3
 80030c0:	f000 f9c8 	bl	8003454 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030c4:	e008      	b.n	80030d8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	0018      	movs	r0, r3
 80030ca:	f000 f9c3 	bl	8003454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2284      	movs	r2, #132	@ 0x84
 80030d2:	2100      	movs	r1, #0
 80030d4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80030d6:	e1a7      	b.n	8003428 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030d8:	46c0      	nop			@ (mov r8, r8)
    return;
 80030da:	e1a5      	b.n	8003428 <HAL_UART_IRQHandler+0x5e4>
 80030dc:	0000080f 	.word	0x0000080f
 80030e0:	04000120 	.word	0x04000120
 80030e4:	08003f79 	.word	0x08003f79

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d000      	beq.n	80030f2 <HAL_UART_IRQHandler+0x2ae>
 80030f0:	e159      	b.n	80033a6 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80030f2:	23a4      	movs	r3, #164	@ 0xa4
 80030f4:	18fb      	adds	r3, r7, r3
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2210      	movs	r2, #16
 80030fa:	4013      	ands	r3, r2
 80030fc:	d100      	bne.n	8003100 <HAL_UART_IRQHandler+0x2bc>
 80030fe:	e152      	b.n	80033a6 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003100:	23a0      	movs	r3, #160	@ 0xa0
 8003102:	18fb      	adds	r3, r7, r3
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2210      	movs	r2, #16
 8003108:	4013      	ands	r3, r2
 800310a:	d100      	bne.n	800310e <HAL_UART_IRQHandler+0x2ca>
 800310c:	e14b      	b.n	80033a6 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2210      	movs	r2, #16
 8003114:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	2240      	movs	r2, #64	@ 0x40
 800311e:	4013      	ands	r3, r2
 8003120:	2b40      	cmp	r3, #64	@ 0x40
 8003122:	d000      	beq.n	8003126 <HAL_UART_IRQHandler+0x2e2>
 8003124:	e0bf      	b.n	80032a6 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	685a      	ldr	r2, [r3, #4]
 800312e:	217e      	movs	r1, #126	@ 0x7e
 8003130:	187b      	adds	r3, r7, r1
 8003132:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003134:	187b      	adds	r3, r7, r1
 8003136:	881b      	ldrh	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d100      	bne.n	800313e <HAL_UART_IRQHandler+0x2fa>
 800313c:	e095      	b.n	800326a <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2258      	movs	r2, #88	@ 0x58
 8003142:	5a9b      	ldrh	r3, [r3, r2]
 8003144:	187a      	adds	r2, r7, r1
 8003146:	8812      	ldrh	r2, [r2, #0]
 8003148:	429a      	cmp	r2, r3
 800314a:	d300      	bcc.n	800314e <HAL_UART_IRQHandler+0x30a>
 800314c:	e08d      	b.n	800326a <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	187a      	adds	r2, r7, r1
 8003152:	215a      	movs	r1, #90	@ 0x5a
 8003154:	8812      	ldrh	r2, [r2, #0]
 8003156:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2220      	movs	r2, #32
 8003162:	4013      	ands	r3, r2
 8003164:	d16f      	bne.n	8003246 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003166:	f3ef 8310 	mrs	r3, PRIMASK
 800316a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800316c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800316e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003170:	2301      	movs	r3, #1
 8003172:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003176:	f383 8810 	msr	PRIMASK, r3
}
 800317a:	46c0      	nop			@ (mov r8, r8)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	49ad      	ldr	r1, [pc, #692]	@ (800343c <HAL_UART_IRQHandler+0x5f8>)
 8003188:	400a      	ands	r2, r1
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800318e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003192:	f383 8810 	msr	PRIMASK, r3
}
 8003196:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003198:	f3ef 8310 	mrs	r3, PRIMASK
 800319c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800319e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031a0:	677b      	str	r3, [r7, #116]	@ 0x74
 80031a2:	2301      	movs	r3, #1
 80031a4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031a8:	f383 8810 	msr	PRIMASK, r3
}
 80031ac:	46c0      	nop			@ (mov r8, r8)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689a      	ldr	r2, [r3, #8]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2101      	movs	r1, #1
 80031ba:	438a      	bics	r2, r1
 80031bc:	609a      	str	r2, [r3, #8]
 80031be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031c0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031c4:	f383 8810 	msr	PRIMASK, r3
}
 80031c8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031ca:	f3ef 8310 	mrs	r3, PRIMASK
 80031ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80031d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031d2:	673b      	str	r3, [r7, #112]	@ 0x70
 80031d4:	2301      	movs	r3, #1
 80031d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031da:	f383 8810 	msr	PRIMASK, r3
}
 80031de:	46c0      	nop			@ (mov r8, r8)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689a      	ldr	r2, [r3, #8]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2140      	movs	r1, #64	@ 0x40
 80031ec:	438a      	bics	r2, r1
 80031ee:	609a      	str	r2, [r3, #8]
 80031f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031f2:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031f6:	f383 8810 	msr	PRIMASK, r3
}
 80031fa:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2280      	movs	r2, #128	@ 0x80
 8003200:	2120      	movs	r1, #32
 8003202:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800320a:	f3ef 8310 	mrs	r3, PRIMASK
 800320e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8003210:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003212:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003214:	2301      	movs	r3, #1
 8003216:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003218:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800321a:	f383 8810 	msr	PRIMASK, r3
}
 800321e:	46c0      	nop			@ (mov r8, r8)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	2110      	movs	r1, #16
 800322c:	438a      	bics	r2, r1
 800322e:	601a      	str	r2, [r3, #0]
 8003230:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003232:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003234:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003236:	f383 8810 	msr	PRIMASK, r3
}
 800323a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003240:	0018      	movs	r0, r3
 8003242:	f7fd ffa5 	bl	8001190 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2202      	movs	r2, #2
 800324a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2258      	movs	r2, #88	@ 0x58
 8003250:	5a9a      	ldrh	r2, [r3, r2]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	215a      	movs	r1, #90	@ 0x5a
 8003256:	5a5b      	ldrh	r3, [r3, r1]
 8003258:	b29b      	uxth	r3, r3
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	b29a      	uxth	r2, r3
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	0011      	movs	r1, r2
 8003262:	0018      	movs	r0, r3
 8003264:	f000 f8fe 	bl	8003464 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003268:	e0e0      	b.n	800342c <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2258      	movs	r2, #88	@ 0x58
 800326e:	5a9b      	ldrh	r3, [r3, r2]
 8003270:	227e      	movs	r2, #126	@ 0x7e
 8003272:	18ba      	adds	r2, r7, r2
 8003274:	8812      	ldrh	r2, [r2, #0]
 8003276:	429a      	cmp	r2, r3
 8003278:	d000      	beq.n	800327c <HAL_UART_IRQHandler+0x438>
 800327a:	e0d7      	b.n	800342c <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2220      	movs	r2, #32
 8003286:	4013      	ands	r3, r2
 8003288:	2b20      	cmp	r3, #32
 800328a:	d000      	beq.n	800328e <HAL_UART_IRQHandler+0x44a>
 800328c:	e0ce      	b.n	800342c <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2202      	movs	r2, #2
 8003292:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2258      	movs	r2, #88	@ 0x58
 8003298:	5a9a      	ldrh	r2, [r3, r2]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	0011      	movs	r1, r2
 800329e:	0018      	movs	r0, r3
 80032a0:	f000 f8e0 	bl	8003464 <HAL_UARTEx_RxEventCallback>
      return;
 80032a4:	e0c2      	b.n	800342c <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2258      	movs	r2, #88	@ 0x58
 80032aa:	5a99      	ldrh	r1, [r3, r2]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	225a      	movs	r2, #90	@ 0x5a
 80032b0:	5a9b      	ldrh	r3, [r3, r2]
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	208e      	movs	r0, #142	@ 0x8e
 80032b6:	183b      	adds	r3, r7, r0
 80032b8:	1a8a      	subs	r2, r1, r2
 80032ba:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	225a      	movs	r2, #90	@ 0x5a
 80032c0:	5a9b      	ldrh	r3, [r3, r2]
 80032c2:	b29b      	uxth	r3, r3
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d100      	bne.n	80032ca <HAL_UART_IRQHandler+0x486>
 80032c8:	e0b2      	b.n	8003430 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 80032ca:	183b      	adds	r3, r7, r0
 80032cc:	881b      	ldrh	r3, [r3, #0]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d100      	bne.n	80032d4 <HAL_UART_IRQHandler+0x490>
 80032d2:	e0ad      	b.n	8003430 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032d4:	f3ef 8310 	mrs	r3, PRIMASK
 80032d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80032da:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032dc:	2488      	movs	r4, #136	@ 0x88
 80032de:	193a      	adds	r2, r7, r4
 80032e0:	6013      	str	r3, [r2, #0]
 80032e2:	2301      	movs	r3, #1
 80032e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	f383 8810 	msr	PRIMASK, r3
}
 80032ec:	46c0      	nop			@ (mov r8, r8)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4951      	ldr	r1, [pc, #324]	@ (8003440 <HAL_UART_IRQHandler+0x5fc>)
 80032fa:	400a      	ands	r2, r1
 80032fc:	601a      	str	r2, [r3, #0]
 80032fe:	193b      	adds	r3, r7, r4
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	f383 8810 	msr	PRIMASK, r3
}
 800330a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800330c:	f3ef 8310 	mrs	r3, PRIMASK
 8003310:	61bb      	str	r3, [r7, #24]
  return(result);
 8003312:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003314:	2484      	movs	r4, #132	@ 0x84
 8003316:	193a      	adds	r2, r7, r4
 8003318:	6013      	str	r3, [r2, #0]
 800331a:	2301      	movs	r3, #1
 800331c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	f383 8810 	msr	PRIMASK, r3
}
 8003324:	46c0      	nop			@ (mov r8, r8)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	689a      	ldr	r2, [r3, #8]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2101      	movs	r1, #1
 8003332:	438a      	bics	r2, r1
 8003334:	609a      	str	r2, [r3, #8]
 8003336:	193b      	adds	r3, r7, r4
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800333c:	6a3b      	ldr	r3, [r7, #32]
 800333e:	f383 8810 	msr	PRIMASK, r3
}
 8003342:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2280      	movs	r2, #128	@ 0x80
 8003348:	2120      	movs	r1, #32
 800334a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003358:	f3ef 8310 	mrs	r3, PRIMASK
 800335c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800335e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003360:	2480      	movs	r4, #128	@ 0x80
 8003362:	193a      	adds	r2, r7, r4
 8003364:	6013      	str	r3, [r2, #0]
 8003366:	2301      	movs	r3, #1
 8003368:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800336a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800336c:	f383 8810 	msr	PRIMASK, r3
}
 8003370:	46c0      	nop			@ (mov r8, r8)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	2110      	movs	r1, #16
 800337e:	438a      	bics	r2, r1
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	193b      	adds	r3, r7, r4
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800338a:	f383 8810 	msr	PRIMASK, r3
}
 800338e:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2202      	movs	r2, #2
 8003394:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003396:	183b      	adds	r3, r7, r0
 8003398:	881a      	ldrh	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	0011      	movs	r1, r2
 800339e:	0018      	movs	r0, r3
 80033a0:	f000 f860 	bl	8003464 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80033a4:	e044      	b.n	8003430 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80033a6:	23a4      	movs	r3, #164	@ 0xa4
 80033a8:	18fb      	adds	r3, r7, r3
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	2380      	movs	r3, #128	@ 0x80
 80033ae:	035b      	lsls	r3, r3, #13
 80033b0:	4013      	ands	r3, r2
 80033b2:	d010      	beq.n	80033d6 <HAL_UART_IRQHandler+0x592>
 80033b4:	239c      	movs	r3, #156	@ 0x9c
 80033b6:	18fb      	adds	r3, r7, r3
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	2380      	movs	r3, #128	@ 0x80
 80033bc:	03db      	lsls	r3, r3, #15
 80033be:	4013      	ands	r3, r2
 80033c0:	d009      	beq.n	80033d6 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2280      	movs	r2, #128	@ 0x80
 80033c8:	0352      	lsls	r2, r2, #13
 80033ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	0018      	movs	r0, r3
 80033d0:	f000 ffd4 	bl	800437c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80033d4:	e02f      	b.n	8003436 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80033d6:	23a4      	movs	r3, #164	@ 0xa4
 80033d8:	18fb      	adds	r3, r7, r3
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2280      	movs	r2, #128	@ 0x80
 80033de:	4013      	ands	r3, r2
 80033e0:	d00f      	beq.n	8003402 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80033e2:	23a0      	movs	r3, #160	@ 0xa0
 80033e4:	18fb      	adds	r3, r7, r3
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2280      	movs	r2, #128	@ 0x80
 80033ea:	4013      	ands	r3, r2
 80033ec:	d009      	beq.n	8003402 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d01e      	beq.n	8003434 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	0010      	movs	r0, r2
 80033fe:	4798      	blx	r3
    }
    return;
 8003400:	e018      	b.n	8003434 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003402:	23a4      	movs	r3, #164	@ 0xa4
 8003404:	18fb      	adds	r3, r7, r3
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2240      	movs	r2, #64	@ 0x40
 800340a:	4013      	ands	r3, r2
 800340c:	d013      	beq.n	8003436 <HAL_UART_IRQHandler+0x5f2>
 800340e:	23a0      	movs	r3, #160	@ 0xa0
 8003410:	18fb      	adds	r3, r7, r3
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2240      	movs	r2, #64	@ 0x40
 8003416:	4013      	ands	r3, r2
 8003418:	d00d      	beq.n	8003436 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	0018      	movs	r0, r3
 800341e:	f000 fdbe 	bl	8003f9e <UART_EndTransmit_IT>
    return;
 8003422:	e008      	b.n	8003436 <HAL_UART_IRQHandler+0x5f2>
      return;
 8003424:	46c0      	nop			@ (mov r8, r8)
 8003426:	e006      	b.n	8003436 <HAL_UART_IRQHandler+0x5f2>
    return;
 8003428:	46c0      	nop			@ (mov r8, r8)
 800342a:	e004      	b.n	8003436 <HAL_UART_IRQHandler+0x5f2>
      return;
 800342c:	46c0      	nop			@ (mov r8, r8)
 800342e:	e002      	b.n	8003436 <HAL_UART_IRQHandler+0x5f2>
      return;
 8003430:	46c0      	nop			@ (mov r8, r8)
 8003432:	e000      	b.n	8003436 <HAL_UART_IRQHandler+0x5f2>
    return;
 8003434:	46c0      	nop			@ (mov r8, r8)
  }

}
 8003436:	46bd      	mov	sp, r7
 8003438:	b02b      	add	sp, #172	@ 0xac
 800343a:	bd90      	pop	{r4, r7, pc}
 800343c:	fffffeff 	.word	0xfffffeff
 8003440:	fffffedf 	.word	0xfffffedf

08003444 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800344c:	46c0      	nop			@ (mov r8, r8)
 800344e:	46bd      	mov	sp, r7
 8003450:	b002      	add	sp, #8
 8003452:	bd80      	pop	{r7, pc}

08003454 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b082      	sub	sp, #8
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800345c:	46c0      	nop			@ (mov r8, r8)
 800345e:	46bd      	mov	sp, r7
 8003460:	b002      	add	sp, #8
 8003462:	bd80      	pop	{r7, pc}

08003464 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	000a      	movs	r2, r1
 800346e:	1cbb      	adds	r3, r7, #2
 8003470:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003472:	46c0      	nop			@ (mov r8, r8)
 8003474:	46bd      	mov	sp, r7
 8003476:	b002      	add	sp, #8
 8003478:	bd80      	pop	{r7, pc}
	...

0800347c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800347c:	b5b0      	push	{r4, r5, r7, lr}
 800347e:	b08e      	sub	sp, #56	@ 0x38
 8003480:	af00      	add	r7, sp, #0
 8003482:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003484:	231a      	movs	r3, #26
 8003486:	2218      	movs	r2, #24
 8003488:	189b      	adds	r3, r3, r2
 800348a:	19db      	adds	r3, r3, r7
 800348c:	2200      	movs	r2, #0
 800348e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	689a      	ldr	r2, [r3, #8]
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	431a      	orrs	r2, r3
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	431a      	orrs	r2, r3
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4ac6      	ldr	r2, [pc, #792]	@ (80037c8 <UART_SetConfig+0x34c>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	0019      	movs	r1, r3
 80034b4:	69fb      	ldr	r3, [r7, #28]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034ba:	430a      	orrs	r2, r1
 80034bc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	4ac1      	ldr	r2, [pc, #772]	@ (80037cc <UART_SetConfig+0x350>)
 80034c6:	4013      	ands	r3, r2
 80034c8:	0019      	movs	r1, r3
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	68da      	ldr	r2, [r3, #12]
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	430a      	orrs	r2, r1
 80034d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4abb      	ldr	r2, [pc, #748]	@ (80037d0 <UART_SetConfig+0x354>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d004      	beq.n	80034f0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	6a1b      	ldr	r3, [r3, #32]
 80034ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80034ec:	4313      	orrs	r3, r2
 80034ee:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	4ab7      	ldr	r2, [pc, #732]	@ (80037d4 <UART_SetConfig+0x358>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	0019      	movs	r1, r3
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003502:	430a      	orrs	r2, r1
 8003504:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4ab3      	ldr	r2, [pc, #716]	@ (80037d8 <UART_SetConfig+0x35c>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d131      	bne.n	8003574 <UART_SetConfig+0xf8>
 8003510:	4bb2      	ldr	r3, [pc, #712]	@ (80037dc <UART_SetConfig+0x360>)
 8003512:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003514:	2203      	movs	r2, #3
 8003516:	4013      	ands	r3, r2
 8003518:	2b03      	cmp	r3, #3
 800351a:	d01d      	beq.n	8003558 <UART_SetConfig+0xdc>
 800351c:	d823      	bhi.n	8003566 <UART_SetConfig+0xea>
 800351e:	2b02      	cmp	r3, #2
 8003520:	d00c      	beq.n	800353c <UART_SetConfig+0xc0>
 8003522:	d820      	bhi.n	8003566 <UART_SetConfig+0xea>
 8003524:	2b00      	cmp	r3, #0
 8003526:	d002      	beq.n	800352e <UART_SetConfig+0xb2>
 8003528:	2b01      	cmp	r3, #1
 800352a:	d00e      	beq.n	800354a <UART_SetConfig+0xce>
 800352c:	e01b      	b.n	8003566 <UART_SetConfig+0xea>
 800352e:	231b      	movs	r3, #27
 8003530:	2218      	movs	r2, #24
 8003532:	189b      	adds	r3, r3, r2
 8003534:	19db      	adds	r3, r3, r7
 8003536:	2201      	movs	r2, #1
 8003538:	701a      	strb	r2, [r3, #0]
 800353a:	e09c      	b.n	8003676 <UART_SetConfig+0x1fa>
 800353c:	231b      	movs	r3, #27
 800353e:	2218      	movs	r2, #24
 8003540:	189b      	adds	r3, r3, r2
 8003542:	19db      	adds	r3, r3, r7
 8003544:	2202      	movs	r2, #2
 8003546:	701a      	strb	r2, [r3, #0]
 8003548:	e095      	b.n	8003676 <UART_SetConfig+0x1fa>
 800354a:	231b      	movs	r3, #27
 800354c:	2218      	movs	r2, #24
 800354e:	189b      	adds	r3, r3, r2
 8003550:	19db      	adds	r3, r3, r7
 8003552:	2204      	movs	r2, #4
 8003554:	701a      	strb	r2, [r3, #0]
 8003556:	e08e      	b.n	8003676 <UART_SetConfig+0x1fa>
 8003558:	231b      	movs	r3, #27
 800355a:	2218      	movs	r2, #24
 800355c:	189b      	adds	r3, r3, r2
 800355e:	19db      	adds	r3, r3, r7
 8003560:	2208      	movs	r2, #8
 8003562:	701a      	strb	r2, [r3, #0]
 8003564:	e087      	b.n	8003676 <UART_SetConfig+0x1fa>
 8003566:	231b      	movs	r3, #27
 8003568:	2218      	movs	r2, #24
 800356a:	189b      	adds	r3, r3, r2
 800356c:	19db      	adds	r3, r3, r7
 800356e:	2210      	movs	r2, #16
 8003570:	701a      	strb	r2, [r3, #0]
 8003572:	e080      	b.n	8003676 <UART_SetConfig+0x1fa>
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a99      	ldr	r2, [pc, #612]	@ (80037e0 <UART_SetConfig+0x364>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d131      	bne.n	80035e2 <UART_SetConfig+0x166>
 800357e:	4b97      	ldr	r3, [pc, #604]	@ (80037dc <UART_SetConfig+0x360>)
 8003580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003582:	220c      	movs	r2, #12
 8003584:	4013      	ands	r3, r2
 8003586:	2b0c      	cmp	r3, #12
 8003588:	d01d      	beq.n	80035c6 <UART_SetConfig+0x14a>
 800358a:	d823      	bhi.n	80035d4 <UART_SetConfig+0x158>
 800358c:	2b08      	cmp	r3, #8
 800358e:	d00c      	beq.n	80035aa <UART_SetConfig+0x12e>
 8003590:	d820      	bhi.n	80035d4 <UART_SetConfig+0x158>
 8003592:	2b00      	cmp	r3, #0
 8003594:	d002      	beq.n	800359c <UART_SetConfig+0x120>
 8003596:	2b04      	cmp	r3, #4
 8003598:	d00e      	beq.n	80035b8 <UART_SetConfig+0x13c>
 800359a:	e01b      	b.n	80035d4 <UART_SetConfig+0x158>
 800359c:	231b      	movs	r3, #27
 800359e:	2218      	movs	r2, #24
 80035a0:	189b      	adds	r3, r3, r2
 80035a2:	19db      	adds	r3, r3, r7
 80035a4:	2200      	movs	r2, #0
 80035a6:	701a      	strb	r2, [r3, #0]
 80035a8:	e065      	b.n	8003676 <UART_SetConfig+0x1fa>
 80035aa:	231b      	movs	r3, #27
 80035ac:	2218      	movs	r2, #24
 80035ae:	189b      	adds	r3, r3, r2
 80035b0:	19db      	adds	r3, r3, r7
 80035b2:	2202      	movs	r2, #2
 80035b4:	701a      	strb	r2, [r3, #0]
 80035b6:	e05e      	b.n	8003676 <UART_SetConfig+0x1fa>
 80035b8:	231b      	movs	r3, #27
 80035ba:	2218      	movs	r2, #24
 80035bc:	189b      	adds	r3, r3, r2
 80035be:	19db      	adds	r3, r3, r7
 80035c0:	2204      	movs	r2, #4
 80035c2:	701a      	strb	r2, [r3, #0]
 80035c4:	e057      	b.n	8003676 <UART_SetConfig+0x1fa>
 80035c6:	231b      	movs	r3, #27
 80035c8:	2218      	movs	r2, #24
 80035ca:	189b      	adds	r3, r3, r2
 80035cc:	19db      	adds	r3, r3, r7
 80035ce:	2208      	movs	r2, #8
 80035d0:	701a      	strb	r2, [r3, #0]
 80035d2:	e050      	b.n	8003676 <UART_SetConfig+0x1fa>
 80035d4:	231b      	movs	r3, #27
 80035d6:	2218      	movs	r2, #24
 80035d8:	189b      	adds	r3, r3, r2
 80035da:	19db      	adds	r3, r3, r7
 80035dc:	2210      	movs	r2, #16
 80035de:	701a      	strb	r2, [r3, #0]
 80035e0:	e049      	b.n	8003676 <UART_SetConfig+0x1fa>
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a7a      	ldr	r2, [pc, #488]	@ (80037d0 <UART_SetConfig+0x354>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d13e      	bne.n	800366a <UART_SetConfig+0x1ee>
 80035ec:	4b7b      	ldr	r3, [pc, #492]	@ (80037dc <UART_SetConfig+0x360>)
 80035ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80035f0:	23c0      	movs	r3, #192	@ 0xc0
 80035f2:	011b      	lsls	r3, r3, #4
 80035f4:	4013      	ands	r3, r2
 80035f6:	22c0      	movs	r2, #192	@ 0xc0
 80035f8:	0112      	lsls	r2, r2, #4
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d027      	beq.n	800364e <UART_SetConfig+0x1d2>
 80035fe:	22c0      	movs	r2, #192	@ 0xc0
 8003600:	0112      	lsls	r2, r2, #4
 8003602:	4293      	cmp	r3, r2
 8003604:	d82a      	bhi.n	800365c <UART_SetConfig+0x1e0>
 8003606:	2280      	movs	r2, #128	@ 0x80
 8003608:	0112      	lsls	r2, r2, #4
 800360a:	4293      	cmp	r3, r2
 800360c:	d011      	beq.n	8003632 <UART_SetConfig+0x1b6>
 800360e:	2280      	movs	r2, #128	@ 0x80
 8003610:	0112      	lsls	r2, r2, #4
 8003612:	4293      	cmp	r3, r2
 8003614:	d822      	bhi.n	800365c <UART_SetConfig+0x1e0>
 8003616:	2b00      	cmp	r3, #0
 8003618:	d004      	beq.n	8003624 <UART_SetConfig+0x1a8>
 800361a:	2280      	movs	r2, #128	@ 0x80
 800361c:	00d2      	lsls	r2, r2, #3
 800361e:	4293      	cmp	r3, r2
 8003620:	d00e      	beq.n	8003640 <UART_SetConfig+0x1c4>
 8003622:	e01b      	b.n	800365c <UART_SetConfig+0x1e0>
 8003624:	231b      	movs	r3, #27
 8003626:	2218      	movs	r2, #24
 8003628:	189b      	adds	r3, r3, r2
 800362a:	19db      	adds	r3, r3, r7
 800362c:	2200      	movs	r2, #0
 800362e:	701a      	strb	r2, [r3, #0]
 8003630:	e021      	b.n	8003676 <UART_SetConfig+0x1fa>
 8003632:	231b      	movs	r3, #27
 8003634:	2218      	movs	r2, #24
 8003636:	189b      	adds	r3, r3, r2
 8003638:	19db      	adds	r3, r3, r7
 800363a:	2202      	movs	r2, #2
 800363c:	701a      	strb	r2, [r3, #0]
 800363e:	e01a      	b.n	8003676 <UART_SetConfig+0x1fa>
 8003640:	231b      	movs	r3, #27
 8003642:	2218      	movs	r2, #24
 8003644:	189b      	adds	r3, r3, r2
 8003646:	19db      	adds	r3, r3, r7
 8003648:	2204      	movs	r2, #4
 800364a:	701a      	strb	r2, [r3, #0]
 800364c:	e013      	b.n	8003676 <UART_SetConfig+0x1fa>
 800364e:	231b      	movs	r3, #27
 8003650:	2218      	movs	r2, #24
 8003652:	189b      	adds	r3, r3, r2
 8003654:	19db      	adds	r3, r3, r7
 8003656:	2208      	movs	r2, #8
 8003658:	701a      	strb	r2, [r3, #0]
 800365a:	e00c      	b.n	8003676 <UART_SetConfig+0x1fa>
 800365c:	231b      	movs	r3, #27
 800365e:	2218      	movs	r2, #24
 8003660:	189b      	adds	r3, r3, r2
 8003662:	19db      	adds	r3, r3, r7
 8003664:	2210      	movs	r2, #16
 8003666:	701a      	strb	r2, [r3, #0]
 8003668:	e005      	b.n	8003676 <UART_SetConfig+0x1fa>
 800366a:	231b      	movs	r3, #27
 800366c:	2218      	movs	r2, #24
 800366e:	189b      	adds	r3, r3, r2
 8003670:	19db      	adds	r3, r3, r7
 8003672:	2210      	movs	r2, #16
 8003674:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a55      	ldr	r2, [pc, #340]	@ (80037d0 <UART_SetConfig+0x354>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d000      	beq.n	8003682 <UART_SetConfig+0x206>
 8003680:	e084      	b.n	800378c <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003682:	231b      	movs	r3, #27
 8003684:	2218      	movs	r2, #24
 8003686:	189b      	adds	r3, r3, r2
 8003688:	19db      	adds	r3, r3, r7
 800368a:	781b      	ldrb	r3, [r3, #0]
 800368c:	2b08      	cmp	r3, #8
 800368e:	d01d      	beq.n	80036cc <UART_SetConfig+0x250>
 8003690:	dc20      	bgt.n	80036d4 <UART_SetConfig+0x258>
 8003692:	2b04      	cmp	r3, #4
 8003694:	d015      	beq.n	80036c2 <UART_SetConfig+0x246>
 8003696:	dc1d      	bgt.n	80036d4 <UART_SetConfig+0x258>
 8003698:	2b00      	cmp	r3, #0
 800369a:	d002      	beq.n	80036a2 <UART_SetConfig+0x226>
 800369c:	2b02      	cmp	r3, #2
 800369e:	d005      	beq.n	80036ac <UART_SetConfig+0x230>
 80036a0:	e018      	b.n	80036d4 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036a2:	f7fe ff89 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
 80036a6:	0003      	movs	r3, r0
 80036a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036aa:	e01c      	b.n	80036e6 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036ac:	4b4b      	ldr	r3, [pc, #300]	@ (80037dc <UART_SetConfig+0x360>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2210      	movs	r2, #16
 80036b2:	4013      	ands	r3, r2
 80036b4:	d002      	beq.n	80036bc <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80036b6:	4b4b      	ldr	r3, [pc, #300]	@ (80037e4 <UART_SetConfig+0x368>)
 80036b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80036ba:	e014      	b.n	80036e6 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 80036bc:	4b4a      	ldr	r3, [pc, #296]	@ (80037e8 <UART_SetConfig+0x36c>)
 80036be:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036c0:	e011      	b.n	80036e6 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036c2:	f7fe fee9 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 80036c6:	0003      	movs	r3, r0
 80036c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036ca:	e00c      	b.n	80036e6 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036cc:	2380      	movs	r3, #128	@ 0x80
 80036ce:	021b      	lsls	r3, r3, #8
 80036d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80036d2:	e008      	b.n	80036e6 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 80036d4:	2300      	movs	r3, #0
 80036d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80036d8:	231a      	movs	r3, #26
 80036da:	2218      	movs	r2, #24
 80036dc:	189b      	adds	r3, r3, r2
 80036de:	19db      	adds	r3, r3, r7
 80036e0:	2201      	movs	r2, #1
 80036e2:	701a      	strb	r2, [r3, #0]
        break;
 80036e4:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80036e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d100      	bne.n	80036ee <UART_SetConfig+0x272>
 80036ec:	e132      	b.n	8003954 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	0013      	movs	r3, r2
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	189b      	adds	r3, r3, r2
 80036f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036fa:	429a      	cmp	r2, r3
 80036fc:	d305      	bcc.n	800370a <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003704:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003706:	429a      	cmp	r2, r3
 8003708:	d906      	bls.n	8003718 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 800370a:	231a      	movs	r3, #26
 800370c:	2218      	movs	r2, #24
 800370e:	189b      	adds	r3, r3, r2
 8003710:	19db      	adds	r3, r3, r7
 8003712:	2201      	movs	r2, #1
 8003714:	701a      	strb	r2, [r3, #0]
 8003716:	e11d      	b.n	8003954 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800371a:	613b      	str	r3, [r7, #16]
 800371c:	2300      	movs	r3, #0
 800371e:	617b      	str	r3, [r7, #20]
 8003720:	6939      	ldr	r1, [r7, #16]
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	000b      	movs	r3, r1
 8003726:	0e1b      	lsrs	r3, r3, #24
 8003728:	0010      	movs	r0, r2
 800372a:	0205      	lsls	r5, r0, #8
 800372c:	431d      	orrs	r5, r3
 800372e:	000b      	movs	r3, r1
 8003730:	021c      	lsls	r4, r3, #8
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	085b      	lsrs	r3, r3, #1
 8003738:	60bb      	str	r3, [r7, #8]
 800373a:	2300      	movs	r3, #0
 800373c:	60fb      	str	r3, [r7, #12]
 800373e:	68b8      	ldr	r0, [r7, #8]
 8003740:	68f9      	ldr	r1, [r7, #12]
 8003742:	1900      	adds	r0, r0, r4
 8003744:	4169      	adcs	r1, r5
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	603b      	str	r3, [r7, #0]
 800374c:	2300      	movs	r3, #0
 800374e:	607b      	str	r3, [r7, #4]
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f7fc fd64 	bl	8000220 <__aeabi_uldivmod>
 8003758:	0002      	movs	r2, r0
 800375a:	000b      	movs	r3, r1
 800375c:	0013      	movs	r3, r2
 800375e:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003760:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003762:	23c0      	movs	r3, #192	@ 0xc0
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	429a      	cmp	r2, r3
 8003768:	d309      	bcc.n	800377e <UART_SetConfig+0x302>
 800376a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800376c:	2380      	movs	r3, #128	@ 0x80
 800376e:	035b      	lsls	r3, r3, #13
 8003770:	429a      	cmp	r2, r3
 8003772:	d204      	bcs.n	800377e <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800377a:	60da      	str	r2, [r3, #12]
 800377c:	e0ea      	b.n	8003954 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 800377e:	231a      	movs	r3, #26
 8003780:	2218      	movs	r2, #24
 8003782:	189b      	adds	r3, r3, r2
 8003784:	19db      	adds	r3, r3, r7
 8003786:	2201      	movs	r2, #1
 8003788:	701a      	strb	r2, [r3, #0]
 800378a:	e0e3      	b.n	8003954 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	69da      	ldr	r2, [r3, #28]
 8003790:	2380      	movs	r3, #128	@ 0x80
 8003792:	021b      	lsls	r3, r3, #8
 8003794:	429a      	cmp	r2, r3
 8003796:	d000      	beq.n	800379a <UART_SetConfig+0x31e>
 8003798:	e085      	b.n	80038a6 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 800379a:	231b      	movs	r3, #27
 800379c:	2218      	movs	r2, #24
 800379e:	189b      	adds	r3, r3, r2
 80037a0:	19db      	adds	r3, r3, r7
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	2b08      	cmp	r3, #8
 80037a6:	d837      	bhi.n	8003818 <UART_SetConfig+0x39c>
 80037a8:	009a      	lsls	r2, r3, #2
 80037aa:	4b10      	ldr	r3, [pc, #64]	@ (80037ec <UART_SetConfig+0x370>)
 80037ac:	18d3      	adds	r3, r2, r3
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037b2:	f7fe ff01 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
 80037b6:	0003      	movs	r3, r0
 80037b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80037ba:	e036      	b.n	800382a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80037bc:	f7fe ff12 	bl	80025e4 <HAL_RCC_GetPCLK2Freq>
 80037c0:	0003      	movs	r3, r0
 80037c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80037c4:	e031      	b.n	800382a <UART_SetConfig+0x3ae>
 80037c6:	46c0      	nop			@ (mov r8, r8)
 80037c8:	efff69f3 	.word	0xefff69f3
 80037cc:	ffffcfff 	.word	0xffffcfff
 80037d0:	40004800 	.word	0x40004800
 80037d4:	fffff4ff 	.word	0xfffff4ff
 80037d8:	40013800 	.word	0x40013800
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40004400 	.word	0x40004400
 80037e4:	003d0900 	.word	0x003d0900
 80037e8:	00f42400 	.word	0x00f42400
 80037ec:	0800448c 	.word	0x0800448c
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80037f0:	4b60      	ldr	r3, [pc, #384]	@ (8003974 <UART_SetConfig+0x4f8>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2210      	movs	r2, #16
 80037f6:	4013      	ands	r3, r2
 80037f8:	d002      	beq.n	8003800 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80037fa:	4b5f      	ldr	r3, [pc, #380]	@ (8003978 <UART_SetConfig+0x4fc>)
 80037fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80037fe:	e014      	b.n	800382a <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8003800:	4b5e      	ldr	r3, [pc, #376]	@ (800397c <UART_SetConfig+0x500>)
 8003802:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003804:	e011      	b.n	800382a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003806:	f7fe fe47 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 800380a:	0003      	movs	r3, r0
 800380c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800380e:	e00c      	b.n	800382a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003810:	2380      	movs	r3, #128	@ 0x80
 8003812:	021b      	lsls	r3, r3, #8
 8003814:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003816:	e008      	b.n	800382a <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8003818:	2300      	movs	r3, #0
 800381a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800381c:	231a      	movs	r3, #26
 800381e:	2218      	movs	r2, #24
 8003820:	189b      	adds	r3, r3, r2
 8003822:	19db      	adds	r3, r3, r7
 8003824:	2201      	movs	r2, #1
 8003826:	701a      	strb	r2, [r3, #0]
        break;
 8003828:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800382a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800382c:	2b00      	cmp	r3, #0
 800382e:	d100      	bne.n	8003832 <UART_SetConfig+0x3b6>
 8003830:	e090      	b.n	8003954 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003834:	005a      	lsls	r2, r3, #1
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	085b      	lsrs	r3, r3, #1
 800383c:	18d2      	adds	r2, r2, r3
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	0019      	movs	r1, r3
 8003844:	0010      	movs	r0, r2
 8003846:	f7fc fc5f 	bl	8000108 <__udivsi3>
 800384a:	0003      	movs	r3, r0
 800384c:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800384e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003850:	2b0f      	cmp	r3, #15
 8003852:	d921      	bls.n	8003898 <UART_SetConfig+0x41c>
 8003854:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003856:	2380      	movs	r3, #128	@ 0x80
 8003858:	025b      	lsls	r3, r3, #9
 800385a:	429a      	cmp	r2, r3
 800385c:	d21c      	bcs.n	8003898 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800385e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003860:	b29a      	uxth	r2, r3
 8003862:	200e      	movs	r0, #14
 8003864:	2418      	movs	r4, #24
 8003866:	1903      	adds	r3, r0, r4
 8003868:	19db      	adds	r3, r3, r7
 800386a:	210f      	movs	r1, #15
 800386c:	438a      	bics	r2, r1
 800386e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003872:	085b      	lsrs	r3, r3, #1
 8003874:	b29b      	uxth	r3, r3
 8003876:	2207      	movs	r2, #7
 8003878:	4013      	ands	r3, r2
 800387a:	b299      	uxth	r1, r3
 800387c:	1903      	adds	r3, r0, r4
 800387e:	19db      	adds	r3, r3, r7
 8003880:	1902      	adds	r2, r0, r4
 8003882:	19d2      	adds	r2, r2, r7
 8003884:	8812      	ldrh	r2, [r2, #0]
 8003886:	430a      	orrs	r2, r1
 8003888:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	1902      	adds	r2, r0, r4
 8003890:	19d2      	adds	r2, r2, r7
 8003892:	8812      	ldrh	r2, [r2, #0]
 8003894:	60da      	str	r2, [r3, #12]
 8003896:	e05d      	b.n	8003954 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8003898:	231a      	movs	r3, #26
 800389a:	2218      	movs	r2, #24
 800389c:	189b      	adds	r3, r3, r2
 800389e:	19db      	adds	r3, r3, r7
 80038a0:	2201      	movs	r2, #1
 80038a2:	701a      	strb	r2, [r3, #0]
 80038a4:	e056      	b.n	8003954 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80038a6:	231b      	movs	r3, #27
 80038a8:	2218      	movs	r2, #24
 80038aa:	189b      	adds	r3, r3, r2
 80038ac:	19db      	adds	r3, r3, r7
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	2b08      	cmp	r3, #8
 80038b2:	d822      	bhi.n	80038fa <UART_SetConfig+0x47e>
 80038b4:	009a      	lsls	r2, r3, #2
 80038b6:	4b32      	ldr	r3, [pc, #200]	@ (8003980 <UART_SetConfig+0x504>)
 80038b8:	18d3      	adds	r3, r2, r3
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038be:	f7fe fe7b 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
 80038c2:	0003      	movs	r3, r0
 80038c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80038c6:	e021      	b.n	800390c <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038c8:	f7fe fe8c 	bl	80025e4 <HAL_RCC_GetPCLK2Freq>
 80038cc:	0003      	movs	r3, r0
 80038ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80038d0:	e01c      	b.n	800390c <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80038d2:	4b28      	ldr	r3, [pc, #160]	@ (8003974 <UART_SetConfig+0x4f8>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2210      	movs	r2, #16
 80038d8:	4013      	ands	r3, r2
 80038da:	d002      	beq.n	80038e2 <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80038dc:	4b26      	ldr	r3, [pc, #152]	@ (8003978 <UART_SetConfig+0x4fc>)
 80038de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80038e0:	e014      	b.n	800390c <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 80038e2:	4b26      	ldr	r3, [pc, #152]	@ (800397c <UART_SetConfig+0x500>)
 80038e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80038e6:	e011      	b.n	800390c <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038e8:	f7fe fdd6 	bl	8002498 <HAL_RCC_GetSysClockFreq>
 80038ec:	0003      	movs	r3, r0
 80038ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80038f0:	e00c      	b.n	800390c <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038f2:	2380      	movs	r3, #128	@ 0x80
 80038f4:	021b      	lsls	r3, r3, #8
 80038f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80038f8:	e008      	b.n	800390c <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 80038fa:	2300      	movs	r3, #0
 80038fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80038fe:	231a      	movs	r3, #26
 8003900:	2218      	movs	r2, #24
 8003902:	189b      	adds	r3, r3, r2
 8003904:	19db      	adds	r3, r3, r7
 8003906:	2201      	movs	r2, #1
 8003908:	701a      	strb	r2, [r3, #0]
        break;
 800390a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800390c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800390e:	2b00      	cmp	r3, #0
 8003910:	d020      	beq.n	8003954 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003912:	69fb      	ldr	r3, [r7, #28]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	085a      	lsrs	r2, r3, #1
 8003918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800391a:	18d2      	adds	r2, r2, r3
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	0019      	movs	r1, r3
 8003922:	0010      	movs	r0, r2
 8003924:	f7fc fbf0 	bl	8000108 <__udivsi3>
 8003928:	0003      	movs	r3, r0
 800392a:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800392c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800392e:	2b0f      	cmp	r3, #15
 8003930:	d90a      	bls.n	8003948 <UART_SetConfig+0x4cc>
 8003932:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003934:	2380      	movs	r3, #128	@ 0x80
 8003936:	025b      	lsls	r3, r3, #9
 8003938:	429a      	cmp	r2, r3
 800393a:	d205      	bcs.n	8003948 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800393c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800393e:	b29a      	uxth	r2, r3
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	60da      	str	r2, [r3, #12]
 8003946:	e005      	b.n	8003954 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8003948:	231a      	movs	r3, #26
 800394a:	2218      	movs	r2, #24
 800394c:	189b      	adds	r3, r3, r2
 800394e:	19db      	adds	r3, r3, r7
 8003950:	2201      	movs	r2, #1
 8003952:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	2200      	movs	r2, #0
 8003958:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	2200      	movs	r2, #0
 800395e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003960:	231a      	movs	r3, #26
 8003962:	2218      	movs	r2, #24
 8003964:	189b      	adds	r3, r3, r2
 8003966:	19db      	adds	r3, r3, r7
 8003968:	781b      	ldrb	r3, [r3, #0]
}
 800396a:	0018      	movs	r0, r3
 800396c:	46bd      	mov	sp, r7
 800396e:	b00e      	add	sp, #56	@ 0x38
 8003970:	bdb0      	pop	{r4, r5, r7, pc}
 8003972:	46c0      	nop			@ (mov r8, r8)
 8003974:	40021000 	.word	0x40021000
 8003978:	003d0900 	.word	0x003d0900
 800397c:	00f42400 	.word	0x00f42400
 8003980:	080044b0 	.word	0x080044b0

08003984 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003990:	2208      	movs	r2, #8
 8003992:	4013      	ands	r3, r2
 8003994:	d00b      	beq.n	80039ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	4a4a      	ldr	r2, [pc, #296]	@ (8003ac8 <UART_AdvFeatureConfig+0x144>)
 800399e:	4013      	ands	r3, r2
 80039a0:	0019      	movs	r1, r3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	430a      	orrs	r2, r1
 80039ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b2:	2201      	movs	r2, #1
 80039b4:	4013      	ands	r3, r2
 80039b6:	d00b      	beq.n	80039d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	4a43      	ldr	r2, [pc, #268]	@ (8003acc <UART_AdvFeatureConfig+0x148>)
 80039c0:	4013      	ands	r3, r2
 80039c2:	0019      	movs	r1, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	430a      	orrs	r2, r1
 80039ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d4:	2202      	movs	r2, #2
 80039d6:	4013      	ands	r3, r2
 80039d8:	d00b      	beq.n	80039f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	4a3b      	ldr	r2, [pc, #236]	@ (8003ad0 <UART_AdvFeatureConfig+0x14c>)
 80039e2:	4013      	ands	r3, r2
 80039e4:	0019      	movs	r1, r3
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f6:	2204      	movs	r2, #4
 80039f8:	4013      	ands	r3, r2
 80039fa:	d00b      	beq.n	8003a14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	4a34      	ldr	r2, [pc, #208]	@ (8003ad4 <UART_AdvFeatureConfig+0x150>)
 8003a04:	4013      	ands	r3, r2
 8003a06:	0019      	movs	r1, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	430a      	orrs	r2, r1
 8003a12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a18:	2210      	movs	r2, #16
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	d00b      	beq.n	8003a36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	4a2c      	ldr	r2, [pc, #176]	@ (8003ad8 <UART_AdvFeatureConfig+0x154>)
 8003a26:	4013      	ands	r3, r2
 8003a28:	0019      	movs	r1, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	430a      	orrs	r2, r1
 8003a34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	d00b      	beq.n	8003a58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	4a25      	ldr	r2, [pc, #148]	@ (8003adc <UART_AdvFeatureConfig+0x158>)
 8003a48:	4013      	ands	r3, r2
 8003a4a:	0019      	movs	r1, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	430a      	orrs	r2, r1
 8003a56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a5c:	2240      	movs	r2, #64	@ 0x40
 8003a5e:	4013      	ands	r3, r2
 8003a60:	d01d      	beq.n	8003a9e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	4a1d      	ldr	r2, [pc, #116]	@ (8003ae0 <UART_AdvFeatureConfig+0x15c>)
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	0019      	movs	r1, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	430a      	orrs	r2, r1
 8003a78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a7e:	2380      	movs	r3, #128	@ 0x80
 8003a80:	035b      	lsls	r3, r3, #13
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d10b      	bne.n	8003a9e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	4a15      	ldr	r2, [pc, #84]	@ (8003ae4 <UART_AdvFeatureConfig+0x160>)
 8003a8e:	4013      	ands	r3, r2
 8003a90:	0019      	movs	r1, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa2:	2280      	movs	r2, #128	@ 0x80
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	d00b      	beq.n	8003ac0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	4a0e      	ldr	r2, [pc, #56]	@ (8003ae8 <UART_AdvFeatureConfig+0x164>)
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	0019      	movs	r1, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	430a      	orrs	r2, r1
 8003abe:	605a      	str	r2, [r3, #4]
  }
}
 8003ac0:	46c0      	nop			@ (mov r8, r8)
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	b002      	add	sp, #8
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	ffff7fff 	.word	0xffff7fff
 8003acc:	fffdffff 	.word	0xfffdffff
 8003ad0:	fffeffff 	.word	0xfffeffff
 8003ad4:	fffbffff 	.word	0xfffbffff
 8003ad8:	ffffefff 	.word	0xffffefff
 8003adc:	ffffdfff 	.word	0xffffdfff
 8003ae0:	ffefffff 	.word	0xffefffff
 8003ae4:	ff9fffff 	.word	0xff9fffff
 8003ae8:	fff7ffff 	.word	0xfff7ffff

08003aec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b092      	sub	sp, #72	@ 0x48
 8003af0:	af02      	add	r7, sp, #8
 8003af2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2284      	movs	r2, #132	@ 0x84
 8003af8:	2100      	movs	r1, #0
 8003afa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003afc:	f7fd fa3c 	bl	8000f78 <HAL_GetTick>
 8003b00:	0003      	movs	r3, r0
 8003b02:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2208      	movs	r2, #8
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	2b08      	cmp	r3, #8
 8003b10:	d12c      	bne.n	8003b6c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b14:	2280      	movs	r2, #128	@ 0x80
 8003b16:	0391      	lsls	r1, r2, #14
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	4a46      	ldr	r2, [pc, #280]	@ (8003c34 <UART_CheckIdleState+0x148>)
 8003b1c:	9200      	str	r2, [sp, #0]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f000 f88c 	bl	8003c3c <UART_WaitOnFlagUntilTimeout>
 8003b24:	1e03      	subs	r3, r0, #0
 8003b26:	d021      	beq.n	8003b6c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b28:	f3ef 8310 	mrs	r3, PRIMASK
 8003b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003b30:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003b32:	2301      	movs	r3, #1
 8003b34:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b38:	f383 8810 	msr	PRIMASK, r3
}
 8003b3c:	46c0      	nop			@ (mov r8, r8)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2180      	movs	r1, #128	@ 0x80
 8003b4a:	438a      	bics	r2, r1
 8003b4c:	601a      	str	r2, [r3, #0]
 8003b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b54:	f383 8810 	msr	PRIMASK, r3
}
 8003b58:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2220      	movs	r2, #32
 8003b5e:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2278      	movs	r2, #120	@ 0x78
 8003b64:	2100      	movs	r1, #0
 8003b66:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b68:	2303      	movs	r3, #3
 8003b6a:	e05f      	b.n	8003c2c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2204      	movs	r2, #4
 8003b74:	4013      	ands	r3, r2
 8003b76:	2b04      	cmp	r3, #4
 8003b78:	d146      	bne.n	8003c08 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b7c:	2280      	movs	r2, #128	@ 0x80
 8003b7e:	03d1      	lsls	r1, r2, #15
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	4a2c      	ldr	r2, [pc, #176]	@ (8003c34 <UART_CheckIdleState+0x148>)
 8003b84:	9200      	str	r2, [sp, #0]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f000 f858 	bl	8003c3c <UART_WaitOnFlagUntilTimeout>
 8003b8c:	1e03      	subs	r3, r0, #0
 8003b8e:	d03b      	beq.n	8003c08 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b90:	f3ef 8310 	mrs	r3, PRIMASK
 8003b94:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b96:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b98:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	f383 8810 	msr	PRIMASK, r3
}
 8003ba4:	46c0      	nop			@ (mov r8, r8)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4921      	ldr	r1, [pc, #132]	@ (8003c38 <UART_CheckIdleState+0x14c>)
 8003bb2:	400a      	ands	r2, r1
 8003bb4:	601a      	str	r2, [r3, #0]
 8003bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bb8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f383 8810 	msr	PRIMASK, r3
}
 8003bc0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bc2:	f3ef 8310 	mrs	r3, PRIMASK
 8003bc6:	61bb      	str	r3, [r7, #24]
  return(result);
 8003bc8:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bca:	633b      	str	r3, [r7, #48]	@ 0x30
 8003bcc:	2301      	movs	r3, #1
 8003bce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	f383 8810 	msr	PRIMASK, r3
}
 8003bd6:	46c0      	nop			@ (mov r8, r8)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	689a      	ldr	r2, [r3, #8]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	2101      	movs	r1, #1
 8003be4:	438a      	bics	r2, r1
 8003be6:	609a      	str	r2, [r3, #8]
 8003be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bea:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bec:	6a3b      	ldr	r3, [r7, #32]
 8003bee:	f383 8810 	msr	PRIMASK, r3
}
 8003bf2:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2280      	movs	r2, #128	@ 0x80
 8003bf8:	2120      	movs	r1, #32
 8003bfa:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2278      	movs	r2, #120	@ 0x78
 8003c00:	2100      	movs	r1, #0
 8003c02:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c04:	2303      	movs	r3, #3
 8003c06:	e011      	b.n	8003c2c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2220      	movs	r2, #32
 8003c0c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2280      	movs	r2, #128	@ 0x80
 8003c12:	2120      	movs	r1, #32
 8003c14:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2278      	movs	r2, #120	@ 0x78
 8003c26:	2100      	movs	r1, #0
 8003c28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
}
 8003c2c:	0018      	movs	r0, r3
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	b010      	add	sp, #64	@ 0x40
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	01ffffff 	.word	0x01ffffff
 8003c38:	fffffedf 	.word	0xfffffedf

08003c3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	603b      	str	r3, [r7, #0]
 8003c48:	1dfb      	adds	r3, r7, #7
 8003c4a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c4c:	e051      	b.n	8003cf2 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	3301      	adds	r3, #1
 8003c52:	d04e      	beq.n	8003cf2 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c54:	f7fd f990 	bl	8000f78 <HAL_GetTick>
 8003c58:	0002      	movs	r2, r0
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	69ba      	ldr	r2, [r7, #24]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d302      	bcc.n	8003c6a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d101      	bne.n	8003c6e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e051      	b.n	8003d12 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	2204      	movs	r2, #4
 8003c76:	4013      	ands	r3, r2
 8003c78:	d03b      	beq.n	8003cf2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	2b80      	cmp	r3, #128	@ 0x80
 8003c7e:	d038      	beq.n	8003cf2 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	2b40      	cmp	r3, #64	@ 0x40
 8003c84:	d035      	beq.n	8003cf2 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	69db      	ldr	r3, [r3, #28]
 8003c8c:	2208      	movs	r2, #8
 8003c8e:	4013      	ands	r3, r2
 8003c90:	2b08      	cmp	r3, #8
 8003c92:	d111      	bne.n	8003cb8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2208      	movs	r2, #8
 8003c9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	0018      	movs	r0, r3
 8003ca0:	f000 f906 	bl	8003eb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2284      	movs	r2, #132	@ 0x84
 8003ca8:	2108      	movs	r1, #8
 8003caa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2278      	movs	r2, #120	@ 0x78
 8003cb0:	2100      	movs	r1, #0
 8003cb2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e02c      	b.n	8003d12 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	69da      	ldr	r2, [r3, #28]
 8003cbe:	2380      	movs	r3, #128	@ 0x80
 8003cc0:	011b      	lsls	r3, r3, #4
 8003cc2:	401a      	ands	r2, r3
 8003cc4:	2380      	movs	r3, #128	@ 0x80
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d112      	bne.n	8003cf2 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	2280      	movs	r2, #128	@ 0x80
 8003cd2:	0112      	lsls	r2, r2, #4
 8003cd4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	0018      	movs	r0, r3
 8003cda:	f000 f8e9 	bl	8003eb0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2284      	movs	r2, #132	@ 0x84
 8003ce2:	2120      	movs	r1, #32
 8003ce4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2278      	movs	r2, #120	@ 0x78
 8003cea:	2100      	movs	r1, #0
 8003cec:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e00f      	b.n	8003d12 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	69db      	ldr	r3, [r3, #28]
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	68ba      	ldr	r2, [r7, #8]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	425a      	negs	r2, r3
 8003d02:	4153      	adcs	r3, r2
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	001a      	movs	r2, r3
 8003d08:	1dfb      	adds	r3, r7, #7
 8003d0a:	781b      	ldrb	r3, [r3, #0]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d09e      	beq.n	8003c4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	0018      	movs	r0, r3
 8003d14:	46bd      	mov	sp, r7
 8003d16:	b004      	add	sp, #16
 8003d18:	bd80      	pop	{r7, pc}
	...

08003d1c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b090      	sub	sp, #64	@ 0x40
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	1dbb      	adds	r3, r7, #6
 8003d28:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	68ba      	ldr	r2, [r7, #8]
 8003d2e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	1dba      	adds	r2, r7, #6
 8003d34:	2158      	movs	r1, #88	@ 0x58
 8003d36:	8812      	ldrh	r2, [r2, #0]
 8003d38:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	1dba      	adds	r2, r7, #6
 8003d3e:	215a      	movs	r1, #90	@ 0x5a
 8003d40:	8812      	ldrh	r2, [r2, #0]
 8003d42:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2200      	movs	r2, #0
 8003d48:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	689a      	ldr	r2, [r3, #8]
 8003d4e:	2380      	movs	r3, #128	@ 0x80
 8003d50:	015b      	lsls	r3, r3, #5
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d10d      	bne.n	8003d72 <UART_Start_Receive_IT+0x56>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d104      	bne.n	8003d68 <UART_Start_Receive_IT+0x4c>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	225c      	movs	r2, #92	@ 0x5c
 8003d62:	4950      	ldr	r1, [pc, #320]	@ (8003ea4 <UART_Start_Receive_IT+0x188>)
 8003d64:	5299      	strh	r1, [r3, r2]
 8003d66:	e02e      	b.n	8003dc6 <UART_Start_Receive_IT+0xaa>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	225c      	movs	r2, #92	@ 0x5c
 8003d6c:	21ff      	movs	r1, #255	@ 0xff
 8003d6e:	5299      	strh	r1, [r3, r2]
 8003d70:	e029      	b.n	8003dc6 <UART_Start_Receive_IT+0xaa>
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10d      	bne.n	8003d96 <UART_Start_Receive_IT+0x7a>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	691b      	ldr	r3, [r3, #16]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d104      	bne.n	8003d8c <UART_Start_Receive_IT+0x70>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	225c      	movs	r2, #92	@ 0x5c
 8003d86:	21ff      	movs	r1, #255	@ 0xff
 8003d88:	5299      	strh	r1, [r3, r2]
 8003d8a:	e01c      	b.n	8003dc6 <UART_Start_Receive_IT+0xaa>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	225c      	movs	r2, #92	@ 0x5c
 8003d90:	217f      	movs	r1, #127	@ 0x7f
 8003d92:	5299      	strh	r1, [r3, r2]
 8003d94:	e017      	b.n	8003dc6 <UART_Start_Receive_IT+0xaa>
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	689a      	ldr	r2, [r3, #8]
 8003d9a:	2380      	movs	r3, #128	@ 0x80
 8003d9c:	055b      	lsls	r3, r3, #21
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d10d      	bne.n	8003dbe <UART_Start_Receive_IT+0xa2>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	691b      	ldr	r3, [r3, #16]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d104      	bne.n	8003db4 <UART_Start_Receive_IT+0x98>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	225c      	movs	r2, #92	@ 0x5c
 8003dae:	217f      	movs	r1, #127	@ 0x7f
 8003db0:	5299      	strh	r1, [r3, r2]
 8003db2:	e008      	b.n	8003dc6 <UART_Start_Receive_IT+0xaa>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	225c      	movs	r2, #92	@ 0x5c
 8003db8:	213f      	movs	r1, #63	@ 0x3f
 8003dba:	5299      	strh	r1, [r3, r2]
 8003dbc:	e003      	b.n	8003dc6 <UART_Start_Receive_IT+0xaa>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	225c      	movs	r2, #92	@ 0x5c
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2284      	movs	r2, #132	@ 0x84
 8003dca:	2100      	movs	r1, #0
 8003dcc:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	2280      	movs	r2, #128	@ 0x80
 8003dd2:	2122      	movs	r1, #34	@ 0x22
 8003dd4:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dd6:	f3ef 8310 	mrs	r3, PRIMASK
 8003dda:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8003ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003de0:	2301      	movs	r3, #1
 8003de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003de6:	f383 8810 	msr	PRIMASK, r3
}
 8003dea:	46c0      	nop			@ (mov r8, r8)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689a      	ldr	r2, [r3, #8]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2101      	movs	r1, #1
 8003df8:	430a      	orrs	r2, r1
 8003dfa:	609a      	str	r2, [r3, #8]
 8003dfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dfe:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e02:	f383 8810 	msr	PRIMASK, r3
}
 8003e06:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	689a      	ldr	r2, [r3, #8]
 8003e0c:	2380      	movs	r3, #128	@ 0x80
 8003e0e:	015b      	lsls	r3, r3, #5
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d107      	bne.n	8003e24 <UART_Start_Receive_IT+0x108>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d103      	bne.n	8003e24 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	4a22      	ldr	r2, [pc, #136]	@ (8003ea8 <UART_Start_Receive_IT+0x18c>)
 8003e20:	669a      	str	r2, [r3, #104]	@ 0x68
 8003e22:	e002      	b.n	8003e2a <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	4a21      	ldr	r2, [pc, #132]	@ (8003eac <UART_Start_Receive_IT+0x190>)
 8003e28:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d019      	beq.n	8003e66 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e32:	f3ef 8310 	mrs	r3, PRIMASK
 8003e36:	61fb      	str	r3, [r7, #28]
  return(result);
 8003e38:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003e3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e40:	6a3b      	ldr	r3, [r7, #32]
 8003e42:	f383 8810 	msr	PRIMASK, r3
}
 8003e46:	46c0      	nop			@ (mov r8, r8)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2190      	movs	r1, #144	@ 0x90
 8003e54:	0049      	lsls	r1, r1, #1
 8003e56:	430a      	orrs	r2, r1
 8003e58:	601a      	str	r2, [r3, #0]
 8003e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e5c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e60:	f383 8810 	msr	PRIMASK, r3
}
 8003e64:	e018      	b.n	8003e98 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e66:	f3ef 8310 	mrs	r3, PRIMASK
 8003e6a:	613b      	str	r3, [r7, #16]
  return(result);
 8003e6c:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e70:	2301      	movs	r3, #1
 8003e72:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	f383 8810 	msr	PRIMASK, r3
}
 8003e7a:	46c0      	nop			@ (mov r8, r8)
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2120      	movs	r1, #32
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	601a      	str	r2, [r3, #0]
 8003e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e8e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e90:	69bb      	ldr	r3, [r7, #24]
 8003e92:	f383 8810 	msr	PRIMASK, r3
}
 8003e96:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8003e98:	2300      	movs	r3, #0
}
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	b010      	add	sp, #64	@ 0x40
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	46c0      	nop			@ (mov r8, r8)
 8003ea4:	000001ff 	.word	0x000001ff
 8003ea8:	080041b9 	.word	0x080041b9
 8003eac:	08003ff5 	.word	0x08003ff5

08003eb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b08e      	sub	sp, #56	@ 0x38
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eb8:	f3ef 8310 	mrs	r3, PRIMASK
 8003ebc:	617b      	str	r3, [r7, #20]
  return(result);
 8003ebe:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ec0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	f383 8810 	msr	PRIMASK, r3
}
 8003ecc:	46c0      	nop			@ (mov r8, r8)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4926      	ldr	r1, [pc, #152]	@ (8003f74 <UART_EndRxTransfer+0xc4>)
 8003eda:	400a      	ands	r2, r1
 8003edc:	601a      	str	r2, [r3, #0]
 8003ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ee0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	f383 8810 	msr	PRIMASK, r3
}
 8003ee8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003eea:	f3ef 8310 	mrs	r3, PRIMASK
 8003eee:	623b      	str	r3, [r7, #32]
  return(result);
 8003ef0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ef2:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efa:	f383 8810 	msr	PRIMASK, r3
}
 8003efe:	46c0      	nop			@ (mov r8, r8)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	689a      	ldr	r2, [r3, #8]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2101      	movs	r1, #1
 8003f0c:	438a      	bics	r2, r1
 8003f0e:	609a      	str	r2, [r3, #8]
 8003f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f12:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f16:	f383 8810 	msr	PRIMASK, r3
}
 8003f1a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d118      	bne.n	8003f56 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f24:	f3ef 8310 	mrs	r3, PRIMASK
 8003f28:	60bb      	str	r3, [r7, #8]
  return(result);
 8003f2a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f2e:	2301      	movs	r3, #1
 8003f30:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f383 8810 	msr	PRIMASK, r3
}
 8003f38:	46c0      	nop			@ (mov r8, r8)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2110      	movs	r1, #16
 8003f46:	438a      	bics	r2, r1
 8003f48:	601a      	str	r2, [r3, #0]
 8003f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f4c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	f383 8810 	msr	PRIMASK, r3
}
 8003f54:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2280      	movs	r2, #128	@ 0x80
 8003f5a:	2120      	movs	r1, #32
 8003f5c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003f6a:	46c0      	nop			@ (mov r8, r8)
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	b00e      	add	sp, #56	@ 0x38
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	46c0      	nop			@ (mov r8, r8)
 8003f74:	fffffedf 	.word	0xfffffedf

08003f78 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	225a      	movs	r2, #90	@ 0x5a
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	0018      	movs	r0, r3
 8003f92:	f7ff fa5f 	bl	8003454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f96:	46c0      	nop			@ (mov r8, r8)
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	b004      	add	sp, #16
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b086      	sub	sp, #24
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fa6:	f3ef 8310 	mrs	r3, PRIMASK
 8003faa:	60bb      	str	r3, [r7, #8]
  return(result);
 8003fac:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003fae:	617b      	str	r3, [r7, #20]
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f383 8810 	msr	PRIMASK, r3
}
 8003fba:	46c0      	nop			@ (mov r8, r8)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	2140      	movs	r1, #64	@ 0x40
 8003fc8:	438a      	bics	r2, r1
 8003fca:	601a      	str	r2, [r3, #0]
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	f383 8810 	msr	PRIMASK, r3
}
 8003fd6:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	0018      	movs	r0, r3
 8003fe8:	f7ff fa2c 	bl	8003444 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003fec:	46c0      	nop			@ (mov r8, r8)
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	b006      	add	sp, #24
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b094      	sub	sp, #80	@ 0x50
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003ffc:	204e      	movs	r0, #78	@ 0x4e
 8003ffe:	183b      	adds	r3, r7, r0
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	215c      	movs	r1, #92	@ 0x5c
 8004004:	5a52      	ldrh	r2, [r2, r1]
 8004006:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2280      	movs	r2, #128	@ 0x80
 800400c:	589b      	ldr	r3, [r3, r2]
 800400e:	2b22      	cmp	r3, #34	@ 0x22
 8004010:	d000      	beq.n	8004014 <UART_RxISR_8BIT+0x20>
 8004012:	e0bf      	b.n	8004194 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800401a:	214c      	movs	r1, #76	@ 0x4c
 800401c:	187b      	adds	r3, r7, r1
 800401e:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004020:	187b      	adds	r3, r7, r1
 8004022:	881b      	ldrh	r3, [r3, #0]
 8004024:	b2da      	uxtb	r2, r3
 8004026:	183b      	adds	r3, r7, r0
 8004028:	881b      	ldrh	r3, [r3, #0]
 800402a:	b2d9      	uxtb	r1, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004030:	400a      	ands	r2, r1
 8004032:	b2d2      	uxtb	r2, r2
 8004034:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800403a:	1c5a      	adds	r2, r3, #1
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	225a      	movs	r2, #90	@ 0x5a
 8004044:	5a9b      	ldrh	r3, [r3, r2]
 8004046:	b29b      	uxth	r3, r3
 8004048:	3b01      	subs	r3, #1
 800404a:	b299      	uxth	r1, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	225a      	movs	r2, #90	@ 0x5a
 8004050:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	225a      	movs	r2, #90	@ 0x5a
 8004056:	5a9b      	ldrh	r3, [r3, r2]
 8004058:	b29b      	uxth	r3, r3
 800405a:	2b00      	cmp	r3, #0
 800405c:	d000      	beq.n	8004060 <UART_RxISR_8BIT+0x6c>
 800405e:	e0a1      	b.n	80041a4 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004060:	f3ef 8310 	mrs	r3, PRIMASK
 8004064:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004068:	64bb      	str	r3, [r7, #72]	@ 0x48
 800406a:	2301      	movs	r3, #1
 800406c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800406e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004070:	f383 8810 	msr	PRIMASK, r3
}
 8004074:	46c0      	nop			@ (mov r8, r8)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	494a      	ldr	r1, [pc, #296]	@ (80041ac <UART_RxISR_8BIT+0x1b8>)
 8004082:	400a      	ands	r2, r1
 8004084:	601a      	str	r2, [r3, #0]
 8004086:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004088:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800408a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800408c:	f383 8810 	msr	PRIMASK, r3
}
 8004090:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004092:	f3ef 8310 	mrs	r3, PRIMASK
 8004096:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800409a:	647b      	str	r3, [r7, #68]	@ 0x44
 800409c:	2301      	movs	r3, #1
 800409e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040a2:	f383 8810 	msr	PRIMASK, r3
}
 80040a6:	46c0      	nop			@ (mov r8, r8)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689a      	ldr	r2, [r3, #8]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2101      	movs	r1, #1
 80040b4:	438a      	bics	r2, r1
 80040b6:	609a      	str	r2, [r3, #8]
 80040b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040be:	f383 8810 	msr	PRIMASK, r3
}
 80040c2:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2280      	movs	r2, #128	@ 0x80
 80040c8:	2120      	movs	r1, #32
 80040ca:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a34      	ldr	r2, [pc, #208]	@ (80041b0 <UART_RxISR_8BIT+0x1bc>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d01f      	beq.n	8004122 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685a      	ldr	r2, [r3, #4]
 80040e8:	2380      	movs	r3, #128	@ 0x80
 80040ea:	041b      	lsls	r3, r3, #16
 80040ec:	4013      	ands	r3, r2
 80040ee:	d018      	beq.n	8004122 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040f0:	f3ef 8310 	mrs	r3, PRIMASK
 80040f4:	61bb      	str	r3, [r7, #24]
  return(result);
 80040f6:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80040f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80040fa:	2301      	movs	r3, #1
 80040fc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	f383 8810 	msr	PRIMASK, r3
}
 8004104:	46c0      	nop			@ (mov r8, r8)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4928      	ldr	r1, [pc, #160]	@ (80041b4 <UART_RxISR_8BIT+0x1c0>)
 8004112:	400a      	ands	r2, r1
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004118:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800411a:	6a3b      	ldr	r3, [r7, #32]
 800411c:	f383 8810 	msr	PRIMASK, r3
}
 8004120:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004126:	2b01      	cmp	r3, #1
 8004128:	d12f      	bne.n	800418a <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2200      	movs	r2, #0
 800412e:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004130:	f3ef 8310 	mrs	r3, PRIMASK
 8004134:	60fb      	str	r3, [r7, #12]
  return(result);
 8004136:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004138:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800413a:	2301      	movs	r3, #1
 800413c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	f383 8810 	msr	PRIMASK, r3
}
 8004144:	46c0      	nop			@ (mov r8, r8)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2110      	movs	r1, #16
 8004152:	438a      	bics	r2, r1
 8004154:	601a      	str	r2, [r3, #0]
 8004156:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004158:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	f383 8810 	msr	PRIMASK, r3
}
 8004160:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	69db      	ldr	r3, [r3, #28]
 8004168:	2210      	movs	r2, #16
 800416a:	4013      	ands	r3, r2
 800416c:	2b10      	cmp	r3, #16
 800416e:	d103      	bne.n	8004178 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	2210      	movs	r2, #16
 8004176:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2258      	movs	r2, #88	@ 0x58
 800417c:	5a9a      	ldrh	r2, [r3, r2]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	0011      	movs	r1, r2
 8004182:	0018      	movs	r0, r3
 8004184:	f7ff f96e 	bl	8003464 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004188:	e00c      	b.n	80041a4 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	0018      	movs	r0, r3
 800418e:	f7fc fa91 	bl	80006b4 <HAL_UART_RxCpltCallback>
}
 8004192:	e007      	b.n	80041a4 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	699a      	ldr	r2, [r3, #24]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2108      	movs	r1, #8
 80041a0:	430a      	orrs	r2, r1
 80041a2:	619a      	str	r2, [r3, #24]
}
 80041a4:	46c0      	nop			@ (mov r8, r8)
 80041a6:	46bd      	mov	sp, r7
 80041a8:	b014      	add	sp, #80	@ 0x50
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	fffffedf 	.word	0xfffffedf
 80041b0:	40004800 	.word	0x40004800
 80041b4:	fbffffff 	.word	0xfbffffff

080041b8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b094      	sub	sp, #80	@ 0x50
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80041c0:	204e      	movs	r0, #78	@ 0x4e
 80041c2:	183b      	adds	r3, r7, r0
 80041c4:	687a      	ldr	r2, [r7, #4]
 80041c6:	215c      	movs	r1, #92	@ 0x5c
 80041c8:	5a52      	ldrh	r2, [r2, r1]
 80041ca:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2280      	movs	r2, #128	@ 0x80
 80041d0:	589b      	ldr	r3, [r3, r2]
 80041d2:	2b22      	cmp	r3, #34	@ 0x22
 80041d4:	d000      	beq.n	80041d8 <UART_RxISR_16BIT+0x20>
 80041d6:	e0bf      	b.n	8004358 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041de:	214c      	movs	r1, #76	@ 0x4c
 80041e0:	187b      	adds	r3, r7, r1
 80041e2:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e8:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80041ea:	187b      	adds	r3, r7, r1
 80041ec:	183a      	adds	r2, r7, r0
 80041ee:	881b      	ldrh	r3, [r3, #0]
 80041f0:	8812      	ldrh	r2, [r2, #0]
 80041f2:	4013      	ands	r3, r2
 80041f4:	b29a      	uxth	r2, r3
 80041f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80041f8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041fe:	1c9a      	adds	r2, r3, #2
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	225a      	movs	r2, #90	@ 0x5a
 8004208:	5a9b      	ldrh	r3, [r3, r2]
 800420a:	b29b      	uxth	r3, r3
 800420c:	3b01      	subs	r3, #1
 800420e:	b299      	uxth	r1, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	225a      	movs	r2, #90	@ 0x5a
 8004214:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	225a      	movs	r2, #90	@ 0x5a
 800421a:	5a9b      	ldrh	r3, [r3, r2]
 800421c:	b29b      	uxth	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d000      	beq.n	8004224 <UART_RxISR_16BIT+0x6c>
 8004222:	e0a1      	b.n	8004368 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004224:	f3ef 8310 	mrs	r3, PRIMASK
 8004228:	623b      	str	r3, [r7, #32]
  return(result);
 800422a:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800422c:	647b      	str	r3, [r7, #68]	@ 0x44
 800422e:	2301      	movs	r3, #1
 8004230:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004234:	f383 8810 	msr	PRIMASK, r3
}
 8004238:	46c0      	nop			@ (mov r8, r8)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	494a      	ldr	r1, [pc, #296]	@ (8004370 <UART_RxISR_16BIT+0x1b8>)
 8004246:	400a      	ands	r2, r1
 8004248:	601a      	str	r2, [r3, #0]
 800424a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800424c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800424e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004250:	f383 8810 	msr	PRIMASK, r3
}
 8004254:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004256:	f3ef 8310 	mrs	r3, PRIMASK
 800425a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800425c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800425e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004260:	2301      	movs	r3, #1
 8004262:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004266:	f383 8810 	msr	PRIMASK, r3
}
 800426a:	46c0      	nop			@ (mov r8, r8)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689a      	ldr	r2, [r3, #8]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	2101      	movs	r1, #1
 8004278:	438a      	bics	r2, r1
 800427a:	609a      	str	r2, [r3, #8]
 800427c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800427e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004282:	f383 8810 	msr	PRIMASK, r3
}
 8004286:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2280      	movs	r2, #128	@ 0x80
 800428c:	2120      	movs	r1, #32
 800428e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a34      	ldr	r2, [pc, #208]	@ (8004374 <UART_RxISR_16BIT+0x1bc>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d01f      	beq.n	80042e6 <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	685a      	ldr	r2, [r3, #4]
 80042ac:	2380      	movs	r3, #128	@ 0x80
 80042ae:	041b      	lsls	r3, r3, #16
 80042b0:	4013      	ands	r3, r2
 80042b2:	d018      	beq.n	80042e6 <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042b4:	f3ef 8310 	mrs	r3, PRIMASK
 80042b8:	617b      	str	r3, [r7, #20]
  return(result);
 80042ba:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80042bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042be:	2301      	movs	r3, #1
 80042c0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	f383 8810 	msr	PRIMASK, r3
}
 80042c8:	46c0      	nop			@ (mov r8, r8)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4928      	ldr	r1, [pc, #160]	@ (8004378 <UART_RxISR_16BIT+0x1c0>)
 80042d6:	400a      	ands	r2, r1
 80042d8:	601a      	str	r2, [r3, #0]
 80042da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	f383 8810 	msr	PRIMASK, r3
}
 80042e4:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d12f      	bne.n	800434e <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042f4:	f3ef 8310 	mrs	r3, PRIMASK
 80042f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80042fa:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80042fe:	2301      	movs	r3, #1
 8004300:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	f383 8810 	msr	PRIMASK, r3
}
 8004308:	46c0      	nop			@ (mov r8, r8)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2110      	movs	r1, #16
 8004316:	438a      	bics	r2, r1
 8004318:	601a      	str	r2, [r3, #0]
 800431a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800431c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	f383 8810 	msr	PRIMASK, r3
}
 8004324:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	69db      	ldr	r3, [r3, #28]
 800432c:	2210      	movs	r2, #16
 800432e:	4013      	ands	r3, r2
 8004330:	2b10      	cmp	r3, #16
 8004332:	d103      	bne.n	800433c <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2210      	movs	r2, #16
 800433a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2258      	movs	r2, #88	@ 0x58
 8004340:	5a9a      	ldrh	r2, [r3, r2]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	0011      	movs	r1, r2
 8004346:	0018      	movs	r0, r3
 8004348:	f7ff f88c 	bl	8003464 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800434c:	e00c      	b.n	8004368 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	0018      	movs	r0, r3
 8004352:	f7fc f9af 	bl	80006b4 <HAL_UART_RxCpltCallback>
}
 8004356:	e007      	b.n	8004368 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	699a      	ldr	r2, [r3, #24]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	2108      	movs	r1, #8
 8004364:	430a      	orrs	r2, r1
 8004366:	619a      	str	r2, [r3, #24]
}
 8004368:	46c0      	nop			@ (mov r8, r8)
 800436a:	46bd      	mov	sp, r7
 800436c:	b014      	add	sp, #80	@ 0x50
 800436e:	bd80      	pop	{r7, pc}
 8004370:	fffffedf 	.word	0xfffffedf
 8004374:	40004800 	.word	0x40004800
 8004378:	fbffffff 	.word	0xfbffffff

0800437c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004384:	46c0      	nop			@ (mov r8, r8)
 8004386:	46bd      	mov	sp, r7
 8004388:	b002      	add	sp, #8
 800438a:	bd80      	pop	{r7, pc}

0800438c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004394:	4b09      	ldr	r3, [pc, #36]	@ (80043bc <USB_DisableGlobalInt+0x30>)
 8004396:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2240      	movs	r2, #64	@ 0x40
 800439c:	5a9b      	ldrh	r3, [r3, r2]
 800439e:	b29b      	uxth	r3, r3
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	b292      	uxth	r2, r2
 80043a4:	43d2      	mvns	r2, r2
 80043a6:	b292      	uxth	r2, r2
 80043a8:	4013      	ands	r3, r2
 80043aa:	b299      	uxth	r1, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2240      	movs	r2, #64	@ 0x40
 80043b0:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	0018      	movs	r0, r3
 80043b6:	46bd      	mov	sp, r7
 80043b8:	b004      	add	sp, #16
 80043ba:	bd80      	pop	{r7, pc}
 80043bc:	0000bf80 	.word	0x0000bf80

080043c0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	1d3b      	adds	r3, r7, #4
 80043ca:	6019      	str	r1, [r3, #0]
 80043cc:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2240      	movs	r2, #64	@ 0x40
 80043d2:	2101      	movs	r1, #1
 80043d4:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2240      	movs	r2, #64	@ 0x40
 80043da:	2100      	movs	r1, #0
 80043dc:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	2244      	movs	r2, #68	@ 0x44
 80043e2:	2100      	movs	r1, #0
 80043e4:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	2250      	movs	r2, #80	@ 0x50
 80043ea:	2100      	movs	r1, #0
 80043ec:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	0018      	movs	r0, r3
 80043f2:	46bd      	mov	sp, r7
 80043f4:	b004      	add	sp, #16
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <memset>:
 80043f8:	0003      	movs	r3, r0
 80043fa:	1882      	adds	r2, r0, r2
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d100      	bne.n	8004402 <memset+0xa>
 8004400:	4770      	bx	lr
 8004402:	7019      	strb	r1, [r3, #0]
 8004404:	3301      	adds	r3, #1
 8004406:	e7f9      	b.n	80043fc <memset+0x4>

08004408 <__libc_init_array>:
 8004408:	b570      	push	{r4, r5, r6, lr}
 800440a:	2600      	movs	r6, #0
 800440c:	4c0c      	ldr	r4, [pc, #48]	@ (8004440 <__libc_init_array+0x38>)
 800440e:	4d0d      	ldr	r5, [pc, #52]	@ (8004444 <__libc_init_array+0x3c>)
 8004410:	1b64      	subs	r4, r4, r5
 8004412:	10a4      	asrs	r4, r4, #2
 8004414:	42a6      	cmp	r6, r4
 8004416:	d109      	bne.n	800442c <__libc_init_array+0x24>
 8004418:	2600      	movs	r6, #0
 800441a:	f000 f819 	bl	8004450 <_init>
 800441e:	4c0a      	ldr	r4, [pc, #40]	@ (8004448 <__libc_init_array+0x40>)
 8004420:	4d0a      	ldr	r5, [pc, #40]	@ (800444c <__libc_init_array+0x44>)
 8004422:	1b64      	subs	r4, r4, r5
 8004424:	10a4      	asrs	r4, r4, #2
 8004426:	42a6      	cmp	r6, r4
 8004428:	d105      	bne.n	8004436 <__libc_init_array+0x2e>
 800442a:	bd70      	pop	{r4, r5, r6, pc}
 800442c:	00b3      	lsls	r3, r6, #2
 800442e:	58eb      	ldr	r3, [r5, r3]
 8004430:	4798      	blx	r3
 8004432:	3601      	adds	r6, #1
 8004434:	e7ee      	b.n	8004414 <__libc_init_array+0xc>
 8004436:	00b3      	lsls	r3, r6, #2
 8004438:	58eb      	ldr	r3, [r5, r3]
 800443a:	4798      	blx	r3
 800443c:	3601      	adds	r6, #1
 800443e:	e7f2      	b.n	8004426 <__libc_init_array+0x1e>
 8004440:	080044dc 	.word	0x080044dc
 8004444:	080044dc 	.word	0x080044dc
 8004448:	080044e0 	.word	0x080044e0
 800444c:	080044dc 	.word	0x080044dc

08004450 <_init>:
 8004450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004452:	46c0      	nop			@ (mov r8, r8)
 8004454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004456:	bc08      	pop	{r3}
 8004458:	469e      	mov	lr, r3
 800445a:	4770      	bx	lr

0800445c <_fini>:
 800445c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800445e:	46c0      	nop			@ (mov r8, r8)
 8004460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004462:	bc08      	pop	{r3}
 8004464:	469e      	mov	lr, r3
 8004466:	4770      	bx	lr
