Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Thu Jan 26 21:01:16 2023
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.05
  Critical Path Slack:          -0.54
  Critical Path Clk Period:      1.00
  Total Negative Slack:         -9.00
  No. of Violating Paths:       34.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'INTERNAL'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.30
  Critical Path Slack:           0.55
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.22
  Total Hold Violation:        -31.29
  No. of Hold Violations:      176.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.76
  Critical Path Slack:          -1.30
  Critical Path Clk Period:      1.00
  Total Negative Slack:        -10.43
  No. of Violating Paths:        8.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                367
  Buf/Inv Cell Count:              83
  Buf Cell Count:                   0
  Inv Cell Count:                  83
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       263
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   180677.547915
  Noncombinational Area:
                        120834.100627
  Buf/Inv Area:            275.746243
  Total Buffer Area:             0.00
  Total Inverter Area:         275.75
  Macro/Black Box Area: 209907.328125
  Net Area:               1041.921276
  -----------------------------------
  Cell Area:            511418.976667
  Design Area:          512460.897943


  Design Rules
  -----------------------------------
  Total Number of Nets:           492
  Nets With Violations:            86
  Max Trans Violations:            22
  Max Cap Violations:              76
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                  0.45
  Mapping Optimization:                6.45
  -----------------------------------------
  Overall Compile Time:               12.82
  Overall Compile Wall Clock Time:    13.57

  --------------------------------------------------------------------

  Design  WNS: 1.30  TNS: 19.44  Number of Violating Paths: 42


  Design (Hold)  WNS: 0.22  TNS: 31.29  Number of Violating Paths: 176

  --------------------------------------------------------------------


1
