module universal_shift_register (
input clk,reset,
input [1:0] sel,
input [3:0] parallel_in,
input serial_left,serial_right,
output reg [3:0] q
);
always @(posedge clk or posedge reset)
begin
if (reset)
q <= 4'b0000;
else
case(sel)
2'b00: q <= q;
2'b01: q <= {serial_right, q[3:1]};
2'b10: q <= {q[2:0], serial_left};
2'b11: q <= parallel_in;
endcase
end
endmodule
