 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : priQueue
Version: Z-2007.03-SP5
Date   : Tue Nov 13 04:37:05 2012
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: shiftOut (input port clocked by ck)
  Endpoint: r2/out_reg[0]
            (rising edge-triggered flip-flop clocked by ck)
  Path Group: ck
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ck (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  shiftOut (in)                            0.00       0.00 f
  U89/Y (NOR3X1)                           0.18       0.18 r
  U86/Y (INVX1)                            0.04       0.22 f
  U91/Y (OAI21XL)                          0.18       0.40 r
  U68/Y (AOI222X1)                         0.06       0.46 f
  U67/Y (OR2XL)                            0.16       0.62 f
  r2/out_reg[0]/D (DFFSX1)                 0.00       0.62 f
  data arrival time                                   0.62

  clock ck (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.00      10.00
  r2/out_reg[0]/CK (DFFSX1)                0.00      10.00 r
  library setup time                      -0.16       9.84
  data required time                                  9.84
  -----------------------------------------------------------
  data required time                                  9.84
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         9.22


1
