// Seed: 1600727380
module module_0 (
    output wand  id_0,
    input  tri   id_1,
    output uwire id_2
);
  wire id_4;
  assign id_2 = 1'h0;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    output wire id_5,
    output tri1 id_6,
    input wand id_7,
    input tri id_8,
    output supply0 id_9,
    output tri1 id_10,
    input uwire id_11,
    output tri1 id_12
);
  reg id_14;
  assign id_12 = id_14 == id_11 && id_14;
  wire id_15;
  assign id_5 = (1);
  wire id_16;
  module_0(
      id_6, id_2, id_10
  );
  always_latch id_14 <= #1 1;
endmodule
