{
  "constraints__clocks__count": 3,
  "constraints__clocks__details": [
    "mrx_clk_pad_i: 500.0000",
    "mtx_clk_pad_i: 500.0000",
    "wb_clk_i: 1700.0000"
  ],
  "cts__clock__skew__hold": 192.976,
  "cts__clock__skew__hold__post_repair": 192.829,
  "cts__clock__skew__hold__pre_repair": 192.829,
  "cts__clock__skew__setup": 192.976,
  "cts__clock__skew__setup__post_repair": 192.829,
  "cts__clock__skew__setup__pre_repair": 192.829,
  "cts__cpu__total": 99.52,
  "cts__design__core__area": 19440.2,
  "cts__design__core__area__post_repair": 19440.2,
  "cts__design__core__area__pre_repair": 19440.2,
  "cts__design__die__area": 20623.5,
  "cts__design__die__area__post_repair": 20623.5,
  "cts__design__die__area__pre_repair": 20623.5,
  "cts__design__instance__area": 8141.17,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 8140.29,
  "cts__design__instance__area__pre_repair": 8140.29,
  "cts__design__instance__area__stdcell": 8141.17,
  "cts__design__instance__area__stdcell__post_repair": 8140.29,
  "cts__design__instance__area__stdcell__pre_repair": 8140.29,
  "cts__design__instance__count": 61097,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 61086,
  "cts__design__instance__count__pre_repair": 61086,
  "cts__design__instance__count__setup_buffer": 11,
  "cts__design__instance__count__stdcell": 61097,
  "cts__design__instance__count__stdcell__post_repair": 61086,
  "cts__design__instance__count__stdcell__pre_repair": 61086,
  "cts__design__instance__displacement__max": 1.134,
  "cts__design__instance__displacement__mean": 0,
  "cts__design__instance__displacement__total": 9.748,
  "cts__design__instance__utilization": 0.418781,
  "cts__design__instance__utilization__post_repair": 0.418736,
  "cts__design__instance__utilization__pre_repair": 0.418736,
  "cts__design__instance__utilization__stdcell": 0.418781,
  "cts__design__instance__utilization__stdcell__post_repair": 0.418736,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.418736,
  "cts__design__io": 216,
  "cts__design__io__post_repair": 216,
  "cts__design__io__pre_repair": 216,
  "cts__design__violations": 0,
  "cts__mem__peak": 619844.0,
  "cts__power__internal__total": 0.0449157,
  "cts__power__internal__total__post_repair": 0.0448969,
  "cts__power__internal__total__pre_repair": 0.0448969,
  "cts__power__leakage__total": 2.19858e-05,
  "cts__power__leakage__total__post_repair": 2.19809e-05,
  "cts__power__leakage__total__pre_repair": 2.19809e-05,
  "cts__power__switching__total": 0.0210069,
  "cts__power__switching__total__post_repair": 0.0209599,
  "cts__power__switching__total__pre_repair": 0.0209599,
  "cts__power__total": 0.0659446,
  "cts__power__total__post_repair": 0.0658788,
  "cts__power__total__pre_repair": 0.0658788,
  "cts__route__wirelength__estimated": 174390,
  "cts__runtime__total": "1:40.00",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.133731,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0919599,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0919599,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.208164,
  "cts__timing__drv__max_slew_limit__post_repair": 0.208924,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.208924,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 16,
  "cts__timing__drv__setup_violation_count__pre_repair": 16,
  "cts__timing__setup__tns": 0,
  "cts__timing__setup__tns__post_repair": -1247.47,
  "cts__timing__setup__tns__pre_repair": -1247.47,
  "cts__timing__setup__ws": 2.23538,
  "cts__timing__setup__ws__post_repair": -84.9451,
  "cts__timing__setup__ws__pre_repair": -84.9451,
  "design__io__hpwl": 6716481,
  "detailedplace__cpu__total": 88.47,
  "detailedplace__design__core__area": 19440.2,
  "detailedplace__design__die__area": 20623.5,
  "detailedplace__design__instance__area": 8099.98,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 8099.98,
  "detailedplace__design__instance__count": 60691,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 60691,
  "detailedplace__design__instance__displacement__max": 3.744,
  "detailedplace__design__instance__displacement__mean": 0.353,
  "detailedplace__design__instance__displacement__total": 21431.3,
  "detailedplace__design__instance__utilization": 0.416662,
  "detailedplace__design__instance__utilization__stdcell": 0.416662,
  "detailedplace__design__io": 216,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 563960.0,
  "detailedplace__power__internal__total": 0.0413297,
  "detailedplace__power__leakage__total": 2.17282e-05,
  "detailedplace__power__switching__total": 0.0115742,
  "detailedplace__power__total": 0.0529257,
  "detailedplace__route__wirelength__estimated": 174083,
  "detailedplace__runtime__total": "1:28.89",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0919599,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.20893,
  "detailedplace__timing__drv__setup_violation_count": 16,
  "detailedplace__timing__setup__tns": -1202.78,
  "detailedplace__timing__setup__ws": -81.0518,
  "detailedroute__cpu__total": 10218.99,
  "detailedroute__mem__peak": 10592304.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 31706,
  "detailedroute__route__drc_errors__iter:2": 235,
  "detailedroute__route__drc_errors__iter:3": 63,
  "detailedroute__route__drc_errors__iter:4": 8,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 59169,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 510759,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 510759,
  "detailedroute__route__wirelength": 232345,
  "detailedroute__route__wirelength__iter:1": 234105,
  "detailedroute__route__wirelength__iter:2": 232445,
  "detailedroute__route__wirelength__iter:3": 232344,
  "detailedroute__route__wirelength__iter:4": 232347,
  "detailedroute__route__wirelength__iter:5": 232345,
  "detailedroute__runtime__total": "11:04.57",
  "fillcell__cpu__total": 8.31,
  "fillcell__mem__peak": 786588.0,
  "fillcell__runtime__total": "0:08.87",
  "finish__clock__skew__hold": 197.75,
  "finish__clock__skew__setup": 198.434,
  "finish__cpu__total": 221.67,
  "finish__design__core__area": 19440.2,
  "finish__design__die__area": 20623.5,
  "finish__design__instance__area": 8121.09,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 8121.09,
  "finish__design__instance__count": 61100,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 61100,
  "finish__design__instance__utilization": 0.417748,
  "finish__design__instance__utilization__stdcell": 0.417748,
  "finish__design__io": 216,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.414814,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.414815,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.460022,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.460929,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.309978,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.460929,
  "finish__mem__peak": 2857368.0,
  "finish__power__internal__total": 0.0450568,
  "finish__power__leakage__total": 2.07622e-05,
  "finish__power__switching__total": 0.0216249,
  "finish__power__total": 0.0667025,
  "finish__runtime__total": "3:43.16",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.000651745,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 166,
  "finish__timing__drv__max_slew_limit": -0.450606,
  "finish__timing__drv__setup_violation_count": 0,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 56.1198,
  "finish__timing__wns_percent_delay": 11.014316,
  "finish_merge__cpu__total": 27.5,
  "finish_merge__mem__peak": 1807212.0,
  "finish_merge__runtime__total": "0:28.80",
  "floorplan__cpu__total": 31.6,
  "floorplan__design__core__area": 19440.2,
  "floorplan__design__die__area": 20623.5,
  "floorplan__design__instance__area": 7428.22,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 7428.22,
  "floorplan__design__instance__count": 56182,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 56182,
  "floorplan__design__instance__utilization": 0.382107,
  "floorplan__design__instance__utilization__stdcell": 0.382107,
  "floorplan__design__io": 216,
  "floorplan__mem__peak": 485804.0,
  "floorplan__power__internal__total": 0.342816,
  "floorplan__power__leakage__total": 1.78122e-05,
  "floorplan__power__switching__total": 0.00792465,
  "floorplan__power__total": 0.350758,
  "floorplan__runtime__total": "0:32.04",
  "floorplan__timing__setup__tns": -13764100.0,
  "floorplan__timing__setup__ws": -92779.8,
  "floorplan_io__cpu__total": 4.28,
  "floorplan_io__mem__peak": 347316.0,
  "floorplan_io__runtime__total": "0:04.47",
  "floorplan_macro__cpu__total": 4.34,
  "floorplan_macro__mem__peak": 346268.0,
  "floorplan_macro__runtime__total": "0:04.56",
  "floorplan_pdn__cpu__total": 5.7,
  "floorplan_pdn__mem__peak": 355296.0,
  "floorplan_pdn__runtime__total": "0:05.93",
  "floorplan_tap__cpu__total": 4.68,
  "floorplan_tap__mem__peak": 312736.0,
  "floorplan_tap__runtime__total": "0:04.88",
  "floorplan_tdms__cpu__total": 4.35,
  "floorplan_tdms__mem__peak": 345484.0,
  "floorplan_tdms__runtime__total": "0:04.55",
  "globalplace__cpu__total": 309.44,
  "globalplace__design__core__area": 19440.2,
  "globalplace__design__die__area": 20623.5,
  "globalplace__design__instance__area": 7496.07,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 7496.07,
  "globalplace__design__instance__count": 58509,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 58509,
  "globalplace__design__instance__utilization": 0.385597,
  "globalplace__design__instance__utilization__stdcell": 0.385597,
  "globalplace__design__io": 216,
  "globalplace__mem__peak": 857528.0,
  "globalplace__power__internal__total": 0.490376,
  "globalplace__power__leakage__total": 1.78122e-05,
  "globalplace__power__switching__total": 0.0109961,
  "globalplace__power__total": 0.50139,
  "globalplace__runtime__total": "4:31.08",
  "globalplace__timing__setup__tns": -23147200.0,
  "globalplace__timing__setup__ws": -145414,
  "globalplace_io__cpu__total": 4.35,
  "globalplace_io__mem__peak": 354716.0,
  "globalplace_io__runtime__total": "0:04.57",
  "globalplace_skip_io__cpu__total": 30.02,
  "globalplace_skip_io__mem__peak": 424064.0,
  "globalplace_skip_io__runtime__total": "0:30.33",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 187.845,
  "globalroute__clock__skew__setup": 187.845,
  "globalroute__cpu__total": 167.32,
  "globalroute__design__core__area": 19440.2,
  "globalroute__design__die__area": 20623.5,
  "globalroute__design__instance__area": 8121.09,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 8121.09,
  "globalroute__design__instance__count": 61100,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 3,
  "globalroute__design__instance__count__stdcell": 61100,
  "globalroute__design__instance__displacement__max": 0.324,
  "globalroute__design__instance__displacement__mean": 0,
  "globalroute__design__instance__displacement__total": 1.62,
  "globalroute__design__instance__utilization": 0.417748,
  "globalroute__design__instance__utilization__stdcell": 0.417748,
  "globalroute__design__io": 216,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 1200492.0,
  "globalroute__power__internal__total": 0.0452696,
  "globalroute__power__leakage__total": 2.07622e-05,
  "globalroute__power__switching__total": 0.021975,
  "globalroute__power__total": 0.0672654,
  "globalroute__route__wirelength__estimated": 174388,
  "globalroute__runtime__total": "2:48.20",
  "globalroute__timing__clock__slack": "N/A",
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.00160524,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.0410282,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0,
  "globalroute__timing__setup__ws": 0.614842,
  "placeopt__cpu__total": 74.08,
  "placeopt__design__core__area": 19440.2,
  "placeopt__design__core__area__pre_opt": 19440.2,
  "placeopt__design__die__area": 20623.5,
  "placeopt__design__die__area__pre_opt": 20623.5,
  "placeopt__design__instance__area": 8099.98,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 7496.07,
  "placeopt__design__instance__area__stdcell": 8099.98,
  "placeopt__design__instance__area__stdcell__pre_opt": 7496.07,
  "placeopt__design__instance__count": 60691,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 58509,
  "placeopt__design__instance__count__stdcell": 60691,
  "placeopt__design__instance__count__stdcell__pre_opt": 58509,
  "placeopt__design__instance__utilization": 0.416662,
  "placeopt__design__instance__utilization__pre_opt": 0.385597,
  "placeopt__design__instance__utilization__stdcell": 0.416662,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.385597,
  "placeopt__design__io": 216,
  "placeopt__design__io__pre_opt": 216,
  "placeopt__mem__peak": 560972.0,
  "placeopt__power__internal__total": 0.0390042,
  "placeopt__power__internal__total__pre_opt": 0.490376,
  "placeopt__power__leakage__total": 2.26802e-05,
  "placeopt__power__leakage__total__pre_opt": 1.78122e-05,
  "placeopt__power__switching__total": 0.00605923,
  "placeopt__power__switching__total__pre_opt": 0.0109961,
  "placeopt__power__total": 0.0450861,
  "placeopt__power__total__pre_opt": 0.50139,
  "placeopt__runtime__total": "1:14.52",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.122478,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.210427,
  "placeopt__timing__drv__setup_violation_count": 17,
  "placeopt__timing__setup__tns": -1432.89,
  "placeopt__timing__setup__tns__pre_opt": -23147200.0,
  "placeopt__timing__setup__ws": -88.2553,
  "placeopt__timing__setup__ws__pre_opt": -145414,
  "run__flow__design": "ethmac_lvt",
  "run__flow__generate_date": "2023-12-12 03:39",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-11423-g41f53d4db",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b43d201b22393907b219ee51697abaf7cd715bf3",
  "run__flow__scripts_commit": "b43d201b22393907b219ee51697abaf7cd715bf3",
  "run__flow__uuid": "83d2469b-0a63-4c60-9e9d-b4100abde478",
  "run__flow__variant": "base",
  "synth__cpu__total": 85.18,
  "synth__design__instance__area__stdcell": 7796.2905,
  "synth__design__instance__count__stdcell": 60914.0,
  "synth__mem__peak": 243044.0,
  "synth__runtime__total": "1:29.05",
  "total_time": "0:30:08.470000"
}