---
layout: default
title: ğŸ“¡ 0.18Âµm RFCMOS Capacitor Formationï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰
---

---

# ğŸ“¡ 0.18Âµm RFCMOS Capacitor Formation â€” æ•™è‚²ãƒ¢ãƒ‡ãƒ«  
*0.18Âµm RFCMOS Capacitor Formation â€” Educational Model*

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

---

## ğŸ§­ æ¦‚è¦ / Overview  

æœ¬è³‡æ–™ã¯ **0.18Âµm FeRAMãƒ—ãƒ­ã‚»ã‚¹**ã‚’èµ·ç‚¹ã¨ã—ã€RFå¿œç”¨ã«ç„¦ç‚¹ã‚’å½“ã¦ã¦ã€Œã‚­ãƒ£ãƒ‘ã‚·ã‚¿å½¢æˆå·¥ç¨‹ã€ã‚’æŠ½å‡ºãƒ»å†æ§‹æˆã—ãŸæ•™è‚²ãƒ¢ãƒ‡ãƒ«ã§ã™ã€‚  
FeRAMã®**Pt/PZT/Tiã‚­ãƒ£ãƒ‘ã‚·ã‚¿æ§‹é€ **ã‚’ã€RFãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰ã«å¿œç”¨å¯èƒ½ãª**HfZrOâ‚‚ãƒ™ãƒ¼ã‚¹ã‚­ãƒ£ãƒ‘ã‚·ã‚¿**ã¸ã¨ç½®ãæ›ãˆã€CMOSæ•´åˆæ€§ã®ã‚ã‚‹å½¢ã§ç¤ºã—ã¦ã„ã¾ã™ã€‚  

*This document extracts and restructures the **capacitor formation process** from the 0.18Âµm FeRAM flow for RF applications.  
The **Pt/PZT/Ti ferroelectric capacitor** is replaced with an **HfZrOâ‚‚-based capacitor** suitable for RFCMOS integration.*  

---

## ğŸ”½ RFCMOSã‚­ãƒ£ãƒ‘ã‚·ã‚¿å½¢æˆå·¥ç¨‹ / *RFCMOS Capacitor Formation Steps*  

| å·¥ç¨‹ / Step | å†…å®¹ / Description |
|-------------|--------------------|
| **TI1-SPï¼ˆä¸‹éƒ¨ï¼‰** | TiNã‚¹ãƒ‘ãƒƒã‚¿ã«ã‚ˆã‚‹ä¸‹éƒ¨é›»æ¥µï¼ˆãƒãƒªã‚¢å…¼å°é›»å±¤ï¼‰ã€‚<br>*TiN bottom electrode (barrier + conductive layer).* |
| **HZO-ALD** | HfZrOâ‚‚å¼·èª˜é›»è†œã‚’ALDã§å †ç©ï¼ˆåšã•5â€“10nmï¼‰ã€‚<br>*HfZrOâ‚‚ ferroelectric layer deposition by ALD (5â€“10nm).* |
| **HZO-ANL** | Rapid Thermal Anneal (400â€“500â„ƒ) ã«ã‚ˆã‚Šçµæ™¶åŒ–ã€‚<br>*Crystallization of HZO via RTA at 400â€“500â„ƒ.* |
| **TI2-SPï¼ˆä¸Šéƒ¨ï¼‰** | TiNã‚¹ãƒ‘ãƒƒã‚¿ä¸Šéƒ¨é›»æ¥µã€‚é…ç·šãƒãƒƒãƒ•ã‚¡æ©Ÿèƒ½ã‚’å…¼ã­ã‚‹ã€‚<br>*Top TiN electrode, also serving as wiring buffer.* |
| **RFCAP-PH/ET** | ãƒ•ã‚©ãƒˆï¼‹RIEã«ã‚ˆã‚Šã‚­ãƒ£ãƒ‘ã‚·ã‚¿ãƒ‘ã‚¿ãƒ¼ãƒ‹ãƒ³ã‚°ã€‚<br>*Capacitor patterning by lithography + RIE.* |

ğŸ“˜ **è§£èª¬ / Explanation**  
- HfZrOâ‚‚ã¯**CMOSæ•´åˆæ€§ãŒé«˜ãã€æ°´ç´ ã‚¢ãƒ‹ãƒ¼ãƒ«ã«ã‚‚è€æ€§**ãŒã‚ã‚‹ã€‚  
- FeRAM PZTã¨ç•°ãªã‚Šã€**æœ€çµ‚æ°´ç´ ã‚·ãƒ³ã‚¿ãƒ¼å·¥ç¨‹ã‚’å‰Šé™¤ã™ã‚‹å¿…è¦ãŒãªã„**ã€‚  
- RFå¯å¤‰å®¹é‡ãƒ‡ãƒã‚¤ã‚¹ï¼ˆFeVarï¼‰ã‚„FeFET-Switchã®åŸºç›¤ç´ å­ã¨ã—ã¦æ´»ç”¨å¯èƒ½ã€‚  

---

## ğŸ”— é–¢é€£æ•™æãƒªãƒ³ã‚¯ / *Related Educational Links*  

| ãƒªãƒ³ã‚¯ / Link | å†…å®¹ / Description |
|---|---|
| ğŸ“˜ [0.18Âµm FeRAM Process Flowï¼ˆå®Œå…¨ç‰ˆï¼‰](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/doc_FeRAM/feram_full_process_table) | FeRAMãƒ—ãƒ­ã‚»ã‚¹ãƒ•ãƒ­ãƒ¼å®Œå…¨ç‰ˆï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰<br>*Full FeRAM process flow (educational model)* |
| ğŸ“˜ [Proposal CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹ï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰](https://samizo-aitl.github.io/Edusemi-v4x/applied-devices/rf-devices/proposal_rfintegration) | CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹ææ¡ˆï¼ˆæ•™è‚²ãƒ¢ãƒ‡ãƒ«ï¼‰<br>*Proposal of CMOS-integrated RF devices (educational model)* |
| ğŸ”¬ [0.18Âµm CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹](https://samizo-aitl.github.io/Edusemi-v4x/chapter3_process_evolution/docs/0.18um_Logic_ProcessFlow) | 0.18Âµm CMOSãƒ­ã‚¸ãƒƒã‚¯ãƒ—ãƒ­ã‚»ã‚¹æ•™æ<br>*0.18Âµm CMOS logic process (educational)* |

---

## ğŸ‘¤ Author & License  

| é …ç›® / Item | è©³ç´° / Details |
|---|---|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet?style=for-the-badge)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license) <br> å†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼ˆæ•™è‚²ç›®çš„ï¼‰ / *Free for educational use* <br> å•†ç”¨åˆ©ç”¨ã¯åˆ¥é€”è¨±å¯ / *Commercial use requires separate permission* |
