// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module CCLabel_calCentroid (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        set_address0,
        set_ce0,
        set_q0,
        starData_status_address0,
        starData_status_ce0,
        starData_status_we0,
        starData_status_d0,
        starData_status_q0,
        starData_totalIntensity_address0,
        starData_totalIntensity_ce0,
        starData_totalIntensity_we0,
        starData_totalIntensity_d0,
        starData_totalIntensity_q0,
        starData_totalIntensity_address1,
        starData_totalIntensity_ce1,
        starData_totalIntensity_q1,
        starData_x_address0,
        starData_x_ce0,
        starData_x_we0,
        starData_x_d0,
        starData_x_q0,
        starData_x_address1,
        starData_x_ce1,
        starData_x_q1,
        starData_y_address0,
        starData_y_ce0,
        starData_y_we0,
        starData_y_d0,
        starData_y_q0,
        starData_y_address1,
        starData_y_ce1,
        starData_y_q1,
        centroidData_root_Addr_A,
        centroidData_root_EN_A,
        centroidData_root_WEN_A,
        centroidData_root_Din_A,
        centroidData_root_Dout_A,
        centroidData_x_Addr_A,
        centroidData_x_EN_A,
        centroidData_x_WEN_A,
        centroidData_x_Din_A,
        centroidData_x_Dout_A,
        centroidData_y_Addr_A,
        centroidData_y_EN_A,
        centroidData_y_WEN_A,
        centroidData_y_Din_A,
        centroidData_y_Dout_A,
        setCount,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 8'b1;
parameter    ap_ST_st2_fsm_1 = 8'b10;
parameter    ap_ST_st3_fsm_2 = 8'b100;
parameter    ap_ST_st4_fsm_3 = 8'b1000;
parameter    ap_ST_st5_fsm_4 = 8'b10000;
parameter    ap_ST_st6_fsm_5 = 8'b100000;
parameter    ap_ST_pp0_stg0_fsm_6 = 8'b1000000;
parameter    ap_ST_st32_fsm_7 = 8'b10000000;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] set_address0;
output   set_ce0;
input  [31:0] set_q0;
output  [4:0] starData_status_address0;
output   starData_status_ce0;
output   starData_status_we0;
output  [0:0] starData_status_d0;
input  [0:0] starData_status_q0;
output  [4:0] starData_totalIntensity_address0;
output   starData_totalIntensity_ce0;
output   starData_totalIntensity_we0;
output  [31:0] starData_totalIntensity_d0;
input  [31:0] starData_totalIntensity_q0;
output  [4:0] starData_totalIntensity_address1;
output   starData_totalIntensity_ce1;
input  [31:0] starData_totalIntensity_q1;
output  [4:0] starData_x_address0;
output   starData_x_ce0;
output   starData_x_we0;
output  [31:0] starData_x_d0;
input  [31:0] starData_x_q0;
output  [4:0] starData_x_address1;
output   starData_x_ce1;
input  [31:0] starData_x_q1;
output  [4:0] starData_y_address0;
output   starData_y_ce0;
output   starData_y_we0;
output  [31:0] starData_y_d0;
input  [31:0] starData_y_q0;
output  [4:0] starData_y_address1;
output   starData_y_ce1;
input  [31:0] starData_y_q1;
output  [31:0] centroidData_root_Addr_A;
output   centroidData_root_EN_A;
output  [3:0] centroidData_root_WEN_A;
output  [31:0] centroidData_root_Din_A;
input  [31:0] centroidData_root_Dout_A;
output  [31:0] centroidData_x_Addr_A;
output   centroidData_x_EN_A;
output  [3:0] centroidData_x_WEN_A;
output  [31:0] centroidData_x_Din_A;
input  [31:0] centroidData_x_Dout_A;
output  [31:0] centroidData_y_Addr_A;
output   centroidData_y_EN_A;
output  [3:0] centroidData_y_WEN_A;
output  [31:0] centroidData_y_Din_A;
input  [31:0] centroidData_y_Dout_A;
input  [31:0] setCount;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] set_address0;
reg set_ce0;
reg[4:0] starData_status_address0;
reg starData_status_ce0;
reg starData_status_we0;
reg[4:0] starData_totalIntensity_address0;
reg starData_totalIntensity_ce0;
reg starData_totalIntensity_we0;
reg[4:0] starData_totalIntensity_address1;
reg starData_totalIntensity_ce1;
reg[4:0] starData_x_address0;
reg starData_x_ce0;
reg starData_x_we0;
reg[4:0] starData_x_address1;
reg starData_x_ce1;
reg[4:0] starData_y_address0;
reg starData_y_ce0;
reg starData_y_we0;
reg[4:0] starData_y_address1;
reg starData_y_ce1;
reg centroidData_root_EN_A;
reg[3:0] centroidData_root_WEN_A;
reg centroidData_x_EN_A;
reg[3:0] centroidData_x_WEN_A;
reg centroidData_y_EN_A;
reg[3:0] centroidData_y_WEN_A;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm = 8'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_26;
reg   [31:0] temp_root_reg_251;
wire   [0:0] tmp_fu_287_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_118;
wire   [63:0] tmp_s_fu_292_p1;
reg   [63:0] tmp_s_reg_388;
wire   [0:0] tmp_2_fu_302_p2;
reg   [0:0] tmp_2_reg_408;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_135;
wire   [63:0] tmp_i_fu_308_p1;
reg   [63:0] tmp_i_reg_412;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_144;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_154;
wire   [0:0] tmp_1_i_fu_313_p2;
reg   [4:0] starData_totalIntensity_addr_1_reg_437;
reg   [4:0] starData_x_addr_1_reg_448;
reg   [4:0] starData_y_addr_1_reg_459;
wire   [31:0] i_1_fu_340_p2;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_179;
wire   [0:0] tmp_3_fu_346_p2;
reg   [0:0] tmp_3_reg_470;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_6;
reg    ap_sig_bdd_188;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
wire   [63:0] tmp_9_fu_351_p1;
reg   [63:0] tmp_9_reg_474;
wire   [31:0] i_fu_356_p2;
reg   [31:0] i_reg_486;
reg   [0:0] starData_status_load_reg_491;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it2;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it3;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it4;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it5;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it6;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it7;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it8;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it9;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it10;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it11;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it12;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it13;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it14;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it15;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it16;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it17;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it18;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it19;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it20;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it21;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it22;
reg   [0:0] ap_reg_ppstg_starData_status_load_reg_491_pp0_it23;
wire   [63:0] tmp_12_fu_362_p1;
reg   [63:0] tmp_12_reg_510;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it2;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it3;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it4;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it5;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it6;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it7;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it8;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it9;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it10;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it11;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it12;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it13;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it14;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it15;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it16;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it17;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it18;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it19;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it20;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it21;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it22;
reg   [63:0] ap_reg_ppstg_tmp_12_reg_510_pp0_it23;
reg   [31:0] starData_x_load_2_reg_516;
reg   [31:0] starData_totalIntensity_load_2_reg_521;
reg   [31:0] starData_y_load_2_reg_526;
wire   [31:0] grp_fu_275_p1;
reg   [31:0] tmp_4_reg_531;
wire   [31:0] grp_fu_278_p1;
reg   [31:0] tmp_10_reg_536;
wire   [31:0] grp_fu_281_p1;
reg   [31:0] tmp_11_reg_542;
reg   [31:0] temp_1_reg_228;
reg   [31:0] root_reg_240;
reg   [31:0] temp_root_phi_fu_256_p4;
reg   [31:0] centroidDataCount_fu_48;
wire   [31:0] centroidDataCount_1_fu_367_p2;
reg    ap_sig_cseq_ST_st32_fsm_7;
reg    ap_sig_bdd_445;
wire   [31:0] centroidData_root_Addr_A_orig;
wire   [31:0] grp_fu_265_p2;
wire   [31:0] centroidData_x_Addr_A_orig;
wire   [31:0] grp_fu_270_p2;
wire   [31:0] centroidData_y_Addr_A_orig;
wire   [31:0] grp_fu_265_p0;
wire   [31:0] grp_fu_265_p1;
wire   [31:0] grp_fu_270_p0;
wire   [31:0] grp_fu_270_p1;
wire   [31:0] grp_fu_275_p0;
wire   [31:0] grp_fu_278_p0;
wire   [31:0] grp_fu_281_p0;
wire    grp_fu_265_ce;
wire    grp_fu_270_ce;
wire    grp_fu_275_ce;
wire    grp_fu_278_ce;
wire    grp_fu_281_ce;
reg   [7:0] ap_NS_fsm;


CCLabel_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
CCLabel_fdiv_32ns_32ns_32_16_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_265_p0 ),
    .din1( grp_fu_265_p1 ),
    .ce( grp_fu_265_ce ),
    .dout( grp_fu_265_p2 )
);

CCLabel_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
CCLabel_fdiv_32ns_32ns_32_16_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_270_p0 ),
    .din1( grp_fu_270_p1 ),
    .ce( grp_fu_270_ce ),
    .dout( grp_fu_270_p2 )
);

CCLabel_uitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
CCLabel_uitofp_32ns_32_6_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_275_p0 ),
    .ce( grp_fu_275_ce ),
    .dout( grp_fu_275_p1 )
);

CCLabel_uitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
CCLabel_uitofp_32ns_32_6_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_278_p0 ),
    .ce( grp_fu_278_ce ),
    .dout( grp_fu_278_p1 )
);

CCLabel_uitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
CCLabel_uitofp_32ns_32_6_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_281_p0 ),
    .ce( grp_fu_281_ce ),
    .dout( grp_fu_281_p1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == tmp_3_fu_346_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_287_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == tmp_3_fu_346_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_287_p2 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_lv1_0 == tmp_3_fu_346_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(starData_status_q0 == ap_const_lv1_0))) begin
        centroidDataCount_fu_48 <= centroidDataCount_1_fu_367_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_287_p2 == ap_const_lv1_0))) begin
        centroidDataCount_fu_48 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == tmp_2_fu_302_p2))) begin
        root_reg_240 <= temp_1_reg_228;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & (ap_const_lv1_0 == tmp_1_i_fu_313_p2))) begin
        root_reg_240 <= set_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        temp_1_reg_228 <= i_1_fu_340_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        temp_1_reg_228 <= ap_const_lv32_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_fu_287_p2 == ap_const_lv1_0))) begin
        temp_root_reg_251 <= ap_const_lv32_1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_3_reg_470))) begin
        temp_root_reg_251 <= i_reg_486;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_true == ap_true)) begin
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it10 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it9;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it11 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it10;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it12 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it11;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it13 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it12;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it14 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it13;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it15 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it14;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it16 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it15;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it17 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it16;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it18 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it17;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it19 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it18;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it2 <= starData_status_load_reg_491;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it20 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it19;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it21 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it20;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it22 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it21;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it23 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it22;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it3 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it2;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it4 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it3;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it5 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it4;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it6 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it5;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it7 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it6;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it8 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it7;
        ap_reg_ppstg_starData_status_load_reg_491_pp0_it9 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it8;
        ap_reg_ppstg_tmp_12_reg_510_pp0_it10[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it10[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it11[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it11[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it12[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it12[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it13[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it13[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it14[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it14[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it15[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it15[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it16[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it16[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it17[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it17[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it18[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it18[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it19[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it19[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it2[0] <= tmp_12_reg_510[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[1] <= tmp_12_reg_510[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[2] <= tmp_12_reg_510[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[3] <= tmp_12_reg_510[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[4] <= tmp_12_reg_510[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[5] <= tmp_12_reg_510[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[6] <= tmp_12_reg_510[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[7] <= tmp_12_reg_510[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[8] <= tmp_12_reg_510[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[9] <= tmp_12_reg_510[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[10] <= tmp_12_reg_510[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[11] <= tmp_12_reg_510[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[12] <= tmp_12_reg_510[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[13] <= tmp_12_reg_510[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[14] <= tmp_12_reg_510[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[15] <= tmp_12_reg_510[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[16] <= tmp_12_reg_510[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[17] <= tmp_12_reg_510[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[18] <= tmp_12_reg_510[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[19] <= tmp_12_reg_510[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[20] <= tmp_12_reg_510[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[21] <= tmp_12_reg_510[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[22] <= tmp_12_reg_510[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[23] <= tmp_12_reg_510[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[24] <= tmp_12_reg_510[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[25] <= tmp_12_reg_510[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[26] <= tmp_12_reg_510[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[27] <= tmp_12_reg_510[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[28] <= tmp_12_reg_510[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[29] <= tmp_12_reg_510[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[30] <= tmp_12_reg_510[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it2[31] <= tmp_12_reg_510[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it20[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it20[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it21[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it21[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it22[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it22[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it23[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it23[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it3[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it3[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it4[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it4[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it5[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it5[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it6[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it6[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it7[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it7[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it8[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it8[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7[31];
        ap_reg_ppstg_tmp_12_reg_510_pp0_it9[0] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[0];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[1] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[1];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[2] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[2];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[3] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[3];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[4] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[4];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[5] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[5];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[6] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[6];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[7] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[7];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[8] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[8];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[9] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[9];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[10] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[10];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[11] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[11];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[12] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[12];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[13] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[13];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[14] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[14];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[15] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[15];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[16] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[16];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[17] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[17];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[18] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[18];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[19] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[19];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[20] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[20];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[21] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[21];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[22] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[22];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[23] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[23];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[24] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[24];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[25] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[25];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[26] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[26];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[27] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[27];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[28] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[28];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[29] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[29];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[30] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[30];
ap_reg_ppstg_tmp_12_reg_510_pp0_it9[31] <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8[31];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_3_fu_346_p2))) begin
        i_reg_486 <= i_fu_356_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6)) begin
        starData_status_load_reg_491 <= starData_status_q0;
        tmp_3_reg_470 <= tmp_3_fu_346_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_1_i_fu_313_p2))) begin
        starData_totalIntensity_addr_1_reg_437 <= tmp_i_reg_412;
        starData_x_addr_1_reg_448 <= tmp_i_reg_412;
        starData_y_addr_1_reg_459 <= tmp_i_reg_412;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~(ap_const_lv1_0 == starData_status_load_reg_491)) begin
        starData_totalIntensity_load_2_reg_521 <= starData_totalIntensity_q1;
        starData_x_load_2_reg_516 <= starData_x_q1;
        starData_y_load_2_reg_526 <= starData_y_q1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~(ap_const_lv1_0 == ap_reg_ppstg_starData_status_load_reg_491_pp0_it7)) begin
        tmp_10_reg_536 <= grp_fu_278_p1;
        tmp_11_reg_542 <= grp_fu_281_p1;
        tmp_4_reg_531 <= grp_fu_275_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(starData_status_q0 == ap_const_lv1_0))) begin
        tmp_12_reg_510[0] <= tmp_12_fu_362_p1[0];
tmp_12_reg_510[1] <= tmp_12_fu_362_p1[1];
tmp_12_reg_510[2] <= tmp_12_fu_362_p1[2];
tmp_12_reg_510[3] <= tmp_12_fu_362_p1[3];
tmp_12_reg_510[4] <= tmp_12_fu_362_p1[4];
tmp_12_reg_510[5] <= tmp_12_fu_362_p1[5];
tmp_12_reg_510[6] <= tmp_12_fu_362_p1[6];
tmp_12_reg_510[7] <= tmp_12_fu_362_p1[7];
tmp_12_reg_510[8] <= tmp_12_fu_362_p1[8];
tmp_12_reg_510[9] <= tmp_12_fu_362_p1[9];
tmp_12_reg_510[10] <= tmp_12_fu_362_p1[10];
tmp_12_reg_510[11] <= tmp_12_fu_362_p1[11];
tmp_12_reg_510[12] <= tmp_12_fu_362_p1[12];
tmp_12_reg_510[13] <= tmp_12_fu_362_p1[13];
tmp_12_reg_510[14] <= tmp_12_fu_362_p1[14];
tmp_12_reg_510[15] <= tmp_12_fu_362_p1[15];
tmp_12_reg_510[16] <= tmp_12_fu_362_p1[16];
tmp_12_reg_510[17] <= tmp_12_fu_362_p1[17];
tmp_12_reg_510[18] <= tmp_12_fu_362_p1[18];
tmp_12_reg_510[19] <= tmp_12_fu_362_p1[19];
tmp_12_reg_510[20] <= tmp_12_fu_362_p1[20];
tmp_12_reg_510[21] <= tmp_12_fu_362_p1[21];
tmp_12_reg_510[22] <= tmp_12_fu_362_p1[22];
tmp_12_reg_510[23] <= tmp_12_fu_362_p1[23];
tmp_12_reg_510[24] <= tmp_12_fu_362_p1[24];
tmp_12_reg_510[25] <= tmp_12_fu_362_p1[25];
tmp_12_reg_510[26] <= tmp_12_fu_362_p1[26];
tmp_12_reg_510[27] <= tmp_12_fu_362_p1[27];
tmp_12_reg_510[28] <= tmp_12_fu_362_p1[28];
tmp_12_reg_510[29] <= tmp_12_fu_362_p1[29];
tmp_12_reg_510[30] <= tmp_12_fu_362_p1[30];
tmp_12_reg_510[31] <= tmp_12_fu_362_p1[31];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        tmp_2_reg_408 <= tmp_2_fu_302_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & ~(ap_const_lv1_0 == tmp_3_fu_346_p2))) begin
        tmp_9_reg_474[0] <= tmp_9_fu_351_p1[0];
tmp_9_reg_474[1] <= tmp_9_fu_351_p1[1];
tmp_9_reg_474[2] <= tmp_9_fu_351_p1[2];
tmp_9_reg_474[3] <= tmp_9_fu_351_p1[3];
tmp_9_reg_474[4] <= tmp_9_fu_351_p1[4];
tmp_9_reg_474[5] <= tmp_9_fu_351_p1[5];
tmp_9_reg_474[6] <= tmp_9_fu_351_p1[6];
tmp_9_reg_474[7] <= tmp_9_fu_351_p1[7];
tmp_9_reg_474[8] <= tmp_9_fu_351_p1[8];
tmp_9_reg_474[9] <= tmp_9_fu_351_p1[9];
tmp_9_reg_474[10] <= tmp_9_fu_351_p1[10];
tmp_9_reg_474[11] <= tmp_9_fu_351_p1[11];
tmp_9_reg_474[12] <= tmp_9_fu_351_p1[12];
tmp_9_reg_474[13] <= tmp_9_fu_351_p1[13];
tmp_9_reg_474[14] <= tmp_9_fu_351_p1[14];
tmp_9_reg_474[15] <= tmp_9_fu_351_p1[15];
tmp_9_reg_474[16] <= tmp_9_fu_351_p1[16];
tmp_9_reg_474[17] <= tmp_9_fu_351_p1[17];
tmp_9_reg_474[18] <= tmp_9_fu_351_p1[18];
tmp_9_reg_474[19] <= tmp_9_fu_351_p1[19];
tmp_9_reg_474[20] <= tmp_9_fu_351_p1[20];
tmp_9_reg_474[21] <= tmp_9_fu_351_p1[21];
tmp_9_reg_474[22] <= tmp_9_fu_351_p1[22];
tmp_9_reg_474[23] <= tmp_9_fu_351_p1[23];
tmp_9_reg_474[24] <= tmp_9_fu_351_p1[24];
tmp_9_reg_474[25] <= tmp_9_fu_351_p1[25];
tmp_9_reg_474[26] <= tmp_9_fu_351_p1[26];
tmp_9_reg_474[27] <= tmp_9_fu_351_p1[27];
tmp_9_reg_474[28] <= tmp_9_fu_351_p1[28];
tmp_9_reg_474[29] <= tmp_9_fu_351_p1[29];
tmp_9_reg_474[30] <= tmp_9_fu_351_p1[30];
tmp_9_reg_474[31] <= tmp_9_fu_351_p1[31];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        tmp_i_reg_412[0] <= tmp_i_fu_308_p1[0];
tmp_i_reg_412[1] <= tmp_i_fu_308_p1[1];
tmp_i_reg_412[2] <= tmp_i_fu_308_p1[2];
tmp_i_reg_412[3] <= tmp_i_fu_308_p1[3];
tmp_i_reg_412[4] <= tmp_i_fu_308_p1[4];
tmp_i_reg_412[5] <= tmp_i_fu_308_p1[5];
tmp_i_reg_412[6] <= tmp_i_fu_308_p1[6];
tmp_i_reg_412[7] <= tmp_i_fu_308_p1[7];
tmp_i_reg_412[8] <= tmp_i_fu_308_p1[8];
tmp_i_reg_412[9] <= tmp_i_fu_308_p1[9];
tmp_i_reg_412[10] <= tmp_i_fu_308_p1[10];
tmp_i_reg_412[11] <= tmp_i_fu_308_p1[11];
tmp_i_reg_412[12] <= tmp_i_fu_308_p1[12];
tmp_i_reg_412[13] <= tmp_i_fu_308_p1[13];
tmp_i_reg_412[14] <= tmp_i_fu_308_p1[14];
tmp_i_reg_412[15] <= tmp_i_fu_308_p1[15];
tmp_i_reg_412[16] <= tmp_i_fu_308_p1[16];
tmp_i_reg_412[17] <= tmp_i_fu_308_p1[17];
tmp_i_reg_412[18] <= tmp_i_fu_308_p1[18];
tmp_i_reg_412[19] <= tmp_i_fu_308_p1[19];
tmp_i_reg_412[20] <= tmp_i_fu_308_p1[20];
tmp_i_reg_412[21] <= tmp_i_fu_308_p1[21];
tmp_i_reg_412[22] <= tmp_i_fu_308_p1[22];
tmp_i_reg_412[23] <= tmp_i_fu_308_p1[23];
tmp_i_reg_412[24] <= tmp_i_fu_308_p1[24];
tmp_i_reg_412[25] <= tmp_i_fu_308_p1[25];
tmp_i_reg_412[26] <= tmp_i_fu_308_p1[26];
tmp_i_reg_412[27] <= tmp_i_fu_308_p1[27];
tmp_i_reg_412[28] <= tmp_i_fu_308_p1[28];
tmp_i_reg_412[29] <= tmp_i_fu_308_p1[29];
tmp_i_reg_412[30] <= tmp_i_fu_308_p1[30];
tmp_i_reg_412[31] <= tmp_i_fu_308_p1[31];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_fu_287_p2 == ap_const_lv1_0))) begin
        tmp_s_reg_388[0] <= tmp_s_fu_292_p1[0];
tmp_s_reg_388[1] <= tmp_s_fu_292_p1[1];
tmp_s_reg_388[2] <= tmp_s_fu_292_p1[2];
tmp_s_reg_388[3] <= tmp_s_fu_292_p1[3];
tmp_s_reg_388[4] <= tmp_s_fu_292_p1[4];
tmp_s_reg_388[5] <= tmp_s_fu_292_p1[5];
tmp_s_reg_388[6] <= tmp_s_fu_292_p1[6];
tmp_s_reg_388[7] <= tmp_s_fu_292_p1[7];
tmp_s_reg_388[8] <= tmp_s_fu_292_p1[8];
tmp_s_reg_388[9] <= tmp_s_fu_292_p1[9];
tmp_s_reg_388[10] <= tmp_s_fu_292_p1[10];
tmp_s_reg_388[11] <= tmp_s_fu_292_p1[11];
tmp_s_reg_388[12] <= tmp_s_fu_292_p1[12];
tmp_s_reg_388[13] <= tmp_s_fu_292_p1[13];
tmp_s_reg_388[14] <= tmp_s_fu_292_p1[14];
tmp_s_reg_388[15] <= tmp_s_fu_292_p1[15];
tmp_s_reg_388[16] <= tmp_s_fu_292_p1[16];
tmp_s_reg_388[17] <= tmp_s_fu_292_p1[17];
tmp_s_reg_388[18] <= tmp_s_fu_292_p1[18];
tmp_s_reg_388[19] <= tmp_s_fu_292_p1[19];
tmp_s_reg_388[20] <= tmp_s_fu_292_p1[20];
tmp_s_reg_388[21] <= tmp_s_fu_292_p1[21];
tmp_s_reg_388[22] <= tmp_s_fu_292_p1[22];
tmp_s_reg_388[23] <= tmp_s_fu_292_p1[23];
tmp_s_reg_388[24] <= tmp_s_fu_292_p1[24];
tmp_s_reg_388[25] <= tmp_s_fu_292_p1[25];
tmp_s_reg_388[26] <= tmp_s_fu_292_p1[26];
tmp_s_reg_388[27] <= tmp_s_fu_292_p1[27];
tmp_s_reg_388[28] <= tmp_s_fu_292_p1[28];
tmp_s_reg_388[29] <= tmp_s_fu_292_p1[29];
tmp_s_reg_388[30] <= tmp_s_fu_292_p1[30];
tmp_s_reg_388[31] <= tmp_s_fu_292_p1[31];
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st32_fsm_7)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | (ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_7))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st32_fsm_7)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st32_fsm_7)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_6 assign process. ///
always @ (ap_sig_bdd_188)
begin
    if (ap_sig_bdd_188) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_26)
begin
    if (ap_sig_bdd_26) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_118)
begin
    if (ap_sig_bdd_118) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st32_fsm_7 assign process. ///
always @ (ap_sig_bdd_445)
begin
    if (ap_sig_bdd_445) begin
        ap_sig_cseq_ST_st32_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st32_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_135)
begin
    if (ap_sig_bdd_135) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_144)
begin
    if (ap_sig_bdd_144) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_154)
begin
    if (ap_sig_bdd_154) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_179)
begin
    if (ap_sig_bdd_179) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// centroidData_root_EN_A assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        centroidData_root_EN_A = ap_const_logic_1;
    end else begin
        centroidData_root_EN_A = ap_const_logic_0;
    end
end

/// centroidData_root_WEN_A assign process. ///
always @ (starData_status_q0 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(starData_status_q0 == ap_const_lv1_0))) begin
        centroidData_root_WEN_A = ap_const_lv4_F;
    end else begin
        centroidData_root_WEN_A = ap_const_lv4_0;
    end
end

/// centroidData_x_EN_A assign process. ///
always @ (ap_reg_ppiten_pp0_it24)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it24)) begin
        centroidData_x_EN_A = ap_const_logic_1;
    end else begin
        centroidData_x_EN_A = ap_const_logic_0;
    end
end

/// centroidData_x_WEN_A assign process. ///
always @ (ap_reg_ppiten_pp0_it24 or ap_reg_ppstg_starData_status_load_reg_491_pp0_it23)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & ~(ap_const_lv1_0 == ap_reg_ppstg_starData_status_load_reg_491_pp0_it23))) begin
        centroidData_x_WEN_A = ap_const_lv4_F;
    end else begin
        centroidData_x_WEN_A = ap_const_lv4_0;
    end
end

/// centroidData_y_EN_A assign process. ///
always @ (ap_reg_ppiten_pp0_it24)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it24)) begin
        centroidData_y_EN_A = ap_const_logic_1;
    end else begin
        centroidData_y_EN_A = ap_const_logic_0;
    end
end

/// centroidData_y_WEN_A assign process. ///
always @ (ap_reg_ppiten_pp0_it24 or ap_reg_ppstg_starData_status_load_reg_491_pp0_it23)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & ~(ap_const_lv1_0 == ap_reg_ppstg_starData_status_load_reg_491_pp0_it23))) begin
        centroidData_y_WEN_A = ap_const_lv4_F;
    end else begin
        centroidData_y_WEN_A = ap_const_lv4_0;
    end
end

/// set_address0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_s_fu_292_p1 or tmp_i_fu_308_p1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        set_address0 = tmp_i_fu_308_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        set_address0 = tmp_s_fu_292_p1;
    end else begin
        set_address0 = 'bx;
    end
end

/// set_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) | (ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3))) begin
        set_ce0 = ap_const_logic_1;
    end else begin
        set_ce0 = ap_const_logic_0;
    end
end

/// starData_status_address0 assign process. ///
always @ (tmp_s_reg_388 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0 or tmp_9_fu_351_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        starData_status_address0 = tmp_s_reg_388;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        starData_status_address0 = tmp_9_fu_351_p1;
    end else begin
        starData_status_address0 = 'bx;
    end
end

/// starData_status_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        starData_status_ce0 = ap_const_logic_1;
    end else begin
        starData_status_ce0 = ap_const_logic_0;
    end
end

/// starData_status_we0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or tmp_1_i_fu_313_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == tmp_1_i_fu_313_p2))) begin
        starData_status_we0 = ap_const_logic_1;
    end else begin
        starData_status_we0 = ap_const_logic_0;
    end
end

/// starData_totalIntensity_address0 assign process. ///
always @ (tmp_s_reg_388 or ap_sig_cseq_ST_st5_fsm_4 or starData_totalIntensity_addr_1_reg_437 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        starData_totalIntensity_address0 = starData_totalIntensity_addr_1_reg_437;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        starData_totalIntensity_address0 = tmp_s_reg_388;
    end else begin
        starData_totalIntensity_address0 = 'bx;
    end
end

/// starData_totalIntensity_address1 assign process. ///
always @ (tmp_i_reg_412 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_9_reg_474)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        starData_totalIntensity_address1 = tmp_9_reg_474;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        starData_totalIntensity_address1 = tmp_i_reg_412;
    end else begin
        starData_totalIntensity_address1 = 'bx;
    end
end

/// starData_totalIntensity_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        starData_totalIntensity_ce0 = ap_const_logic_1;
    end else begin
        starData_totalIntensity_ce0 = ap_const_logic_0;
    end
end

/// starData_totalIntensity_ce1 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        starData_totalIntensity_ce1 = ap_const_logic_1;
    end else begin
        starData_totalIntensity_ce1 = ap_const_logic_0;
    end
end

/// starData_totalIntensity_we0 assign process. ///
always @ (tmp_2_reg_408 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == tmp_2_reg_408))) begin
        starData_totalIntensity_we0 = ap_const_logic_1;
    end else begin
        starData_totalIntensity_we0 = ap_const_logic_0;
    end
end

/// starData_x_address0 assign process. ///
always @ (tmp_s_reg_388 or ap_sig_cseq_ST_st5_fsm_4 or starData_x_addr_1_reg_448 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        starData_x_address0 = starData_x_addr_1_reg_448;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        starData_x_address0 = tmp_s_reg_388;
    end else begin
        starData_x_address0 = 'bx;
    end
end

/// starData_x_address1 assign process. ///
always @ (tmp_i_reg_412 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_9_reg_474)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        starData_x_address1 = tmp_9_reg_474;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        starData_x_address1 = tmp_i_reg_412;
    end else begin
        starData_x_address1 = 'bx;
    end
end

/// starData_x_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        starData_x_ce0 = ap_const_logic_1;
    end else begin
        starData_x_ce0 = ap_const_logic_0;
    end
end

/// starData_x_ce1 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        starData_x_ce1 = ap_const_logic_1;
    end else begin
        starData_x_ce1 = ap_const_logic_0;
    end
end

/// starData_x_we0 assign process. ///
always @ (tmp_2_reg_408 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == tmp_2_reg_408))) begin
        starData_x_we0 = ap_const_logic_1;
    end else begin
        starData_x_we0 = ap_const_logic_0;
    end
end

/// starData_y_address0 assign process. ///
always @ (tmp_s_reg_388 or ap_sig_cseq_ST_st5_fsm_4 or starData_y_addr_1_reg_459 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        starData_y_address0 = starData_y_addr_1_reg_459;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        starData_y_address0 = tmp_s_reg_388;
    end else begin
        starData_y_address0 = 'bx;
    end
end

/// starData_y_address1 assign process. ///
always @ (tmp_i_reg_412 or ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or tmp_9_reg_474)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        starData_y_address1 = tmp_9_reg_474;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        starData_y_address1 = tmp_i_reg_412;
    end else begin
        starData_y_address1 = 'bx;
    end
end

/// starData_y_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        starData_y_ce0 = ap_const_logic_1;
    end else begin
        starData_y_ce0 = ap_const_logic_0;
    end
end

/// starData_y_ce1 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        starData_y_ce1 = ap_const_logic_1;
    end else begin
        starData_y_ce1 = ap_const_logic_0;
    end
end

/// starData_y_we0 assign process. ///
always @ (tmp_2_reg_408 or ap_sig_cseq_ST_st6_fsm_5)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5) & (ap_const_lv1_0 == tmp_2_reg_408))) begin
        starData_y_we0 = ap_const_logic_1;
    end else begin
        starData_y_we0 = ap_const_logic_0;
    end
end

/// temp_root_phi_fu_256_p4 assign process. ///
always @ (temp_root_reg_251 or tmp_3_reg_470 or ap_sig_cseq_ST_pp0_stg0_fsm_6 or ap_reg_ppiten_pp0_it1 or i_reg_486)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_3_reg_470))) begin
        temp_root_phi_fu_256_p4 = i_reg_486;
    end else begin
        temp_root_phi_fu_256_p4 = temp_root_reg_251;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or tmp_fu_287_p2 or tmp_2_fu_302_p2 or tmp_1_i_fu_313_p2 or tmp_3_fu_346_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it23 or ap_reg_ppiten_pp0_it24)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((tmp_fu_287_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == tmp_2_fu_302_p2)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : 
        begin
            if (~(ap_const_lv1_0 == tmp_1_i_fu_313_p2)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_pp0_stg0_fsm_6 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it23)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == tmp_3_fu_346_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_6;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_lv1_0 == tmp_3_fu_346_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st32_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st32_fsm_7;
            end
        end
        ap_ST_st32_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_return = centroidDataCount_fu_48;

/// ap_sig_bdd_118 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_118 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_135 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_135 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_144 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_144 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_154 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_154 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_179 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_179 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_188 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_188 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_26 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_26 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_445 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_445 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end
assign centroidDataCount_1_fu_367_p2 = (centroidDataCount_fu_48 + ap_const_lv32_1);
assign centroidData_root_Addr_A = centroidData_root_Addr_A_orig << ap_const_lv32_2;
assign centroidData_root_Addr_A_orig = tmp_12_fu_362_p1;
assign centroidData_root_Din_A = temp_root_reg_251;
assign centroidData_x_Addr_A = centroidData_x_Addr_A_orig << ap_const_lv32_2;
assign centroidData_x_Addr_A_orig = ap_reg_ppstg_tmp_12_reg_510_pp0_it23;
assign centroidData_x_Din_A = grp_fu_265_p2;
assign centroidData_y_Addr_A = centroidData_y_Addr_A_orig << ap_const_lv32_2;
assign centroidData_y_Addr_A_orig = ap_reg_ppstg_tmp_12_reg_510_pp0_it23;
assign centroidData_y_Din_A = grp_fu_270_p2;
assign grp_fu_265_ce = ap_const_logic_1;
assign grp_fu_265_p0 = tmp_4_reg_531;
assign grp_fu_265_p1 = tmp_10_reg_536;
assign grp_fu_270_ce = ap_const_logic_1;
assign grp_fu_270_p0 = tmp_11_reg_542;
assign grp_fu_270_p1 = tmp_10_reg_536;
assign grp_fu_275_ce = ap_const_logic_1;
assign grp_fu_275_p0 = starData_x_load_2_reg_516;
assign grp_fu_278_ce = ap_const_logic_1;
assign grp_fu_278_p0 = starData_totalIntensity_load_2_reg_521;
assign grp_fu_281_ce = ap_const_logic_1;
assign grp_fu_281_p0 = starData_y_load_2_reg_526;
assign i_1_fu_340_p2 = (temp_1_reg_228 + ap_const_lv32_1);
assign i_fu_356_p2 = (temp_root_phi_fu_256_p4 + ap_const_lv32_1);
assign starData_status_d0 = ap_const_lv1_0;
assign starData_totalIntensity_d0 = (starData_totalIntensity_q1 + starData_totalIntensity_q0);
assign starData_x_d0 = (starData_x_q1 + starData_x_q0);
assign starData_y_d0 = (starData_y_q1 + starData_y_q0);
assign tmp_12_fu_362_p1 = centroidDataCount_fu_48;
assign tmp_1_i_fu_313_p2 = (root_reg_240 == set_q0? 1'b1: 1'b0);
assign tmp_2_fu_302_p2 = (set_q0 == temp_1_reg_228? 1'b1: 1'b0);
assign tmp_3_fu_346_p2 = (temp_root_phi_fu_256_p4 < setCount? 1'b1: 1'b0);
assign tmp_9_fu_351_p1 = temp_root_phi_fu_256_p4;
assign tmp_fu_287_p2 = (temp_1_reg_228 < setCount? 1'b1: 1'b0);
assign tmp_i_fu_308_p1 = root_reg_240;
assign tmp_s_fu_292_p1 = temp_1_reg_228;
always @ (posedge ap_clk)
begin
    tmp_s_reg_388[63:32] <= 32'b00000000000000000000000000000000;
    tmp_i_reg_412[63:32] <= 32'b00000000000000000000000000000000;
    tmp_9_reg_474[63:32] <= 32'b00000000000000000000000000000000;
    tmp_12_reg_510[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22[63:32] <= 32'b00000000000000000000000000000000;
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23[63:32] <= 32'b00000000000000000000000000000000;
end



endmodule //CCLabel_calCentroid

