#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun  4 11:35:07 2019
# Process ID: 7620
# Current directory: C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_hls_inst_0 -part xc7a100tcsg324-1 -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 720.379 ; gain = 177.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'calc' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:12]
	Parameter ap_ST_fsm_state1 bound to: 53'b00000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 53'b00000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 53'b00000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 53'b00000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 53'b00000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 53'b00000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 53'b00000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 53'b00000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 53'b00000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 53'b00000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 53'b00000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 53'b00000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 53'b00000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 53'b00000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 53'b00000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 53'b00000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 53'b00000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 53'b00000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 53'b00000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 53'b00000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 53'b00000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 53'b00000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 53'b00000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 53'b00000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 53'b00000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 53'b00000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 53'b00000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 53'b00000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 53'b00000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 53'b00000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 53'b00000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 53'b00000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 53'b00000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 53'b00000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 53'b00000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 53'b00000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 53'b00000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 53'b00000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 53'b00000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 53'b00000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 53'b00000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 53'b00000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 53'b00000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 53'b00000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 53'b00000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 53'b00000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 53'b00000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 53'b00000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 53'b00001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 53'b00010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 53'b00100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 53'b01000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 53'b10000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_IN_PARMS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_IN_PARMS_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUF_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUF_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUF_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_BUF_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUF_R_PROT_VALUE bound to: 3'b000 
	Parameter C_M_AXI_BUF_R_CACHE_VALUE bound to: 4'b0011 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_IN_PARMS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BUF_R_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:225]
INFO: [Synth 8-6157] synthesizing module 'calc_in_parms_s_axi' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_in_parms_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_X0_V_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_X0_V_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_X0_V_CTRL bound to: 7'b0011000 
	Parameter ADDR_Y0_V_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_Y0_V_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_Y0_V_CTRL bound to: 7'b0100100 
	Parameter ADDR_X1_V_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_X1_V_DATA_1 bound to: 7'b0101100 
	Parameter ADDR_X1_V_CTRL bound to: 7'b0110000 
	Parameter ADDR_WIDTH_V_DATA_0 bound to: 7'b0110100 
	Parameter ADDR_WIDTH_V_CTRL bound to: 7'b0111000 
	Parameter ADDR_MAXITER_DATA_0 bound to: 7'b0111100 
	Parameter ADDR_MAXITER_CTRL bound to: 7'b1000000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_in_parms_s_axi.v:233]
INFO: [Synth 8-6155] done synthesizing module 'calc_in_parms_s_axi' (1#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_in_parms_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi_throttl' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi_throttl' (2#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi_write' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi_fifo' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 10 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi_fifo' (3#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi_decoder' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:692]
	Parameter DIN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi_decoder' (4#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:692]
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi_reg_slice' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi_reg_slice' (5#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi_fifo__parameterized0' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi_fifo__parameterized0' (5#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi_buffer' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi_buffer' (6#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi_fifo__parameterized1' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi_fifo__parameterized1' (6#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi_fifo__parameterized2' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi_fifo__parameterized2' (6#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:418]
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi_write' (7#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi_read' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 3'b000 
	Parameter C_CACHE_VALUE bound to: 4'b0011 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 16 - type: integer 
	Parameter USER_DATA_BYTES bound to: 2 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 1 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi_buffer__parameterized0' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi_buffer__parameterized0' (7#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'calc_buf_r_m_axi_reg_slice__parameterized0' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:314]
	Parameter N bound to: 18 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi_reg_slice__parameterized0' (7#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:314]
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi_read' (8#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'calc_buf_r_m_axi' (9#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'calc_mem_0' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mem_0.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 240 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_mem_0_ram' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mem_0.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 240 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mem_0.v:19]
INFO: [Synth 8-6155] done synthesizing module 'calc_mem_0_ram' (10#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mem_0.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calc_mem_0' (11#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mem_0.v:40]
INFO: [Synth 8-6157] synthesizing module 'mandel_calc' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:55]
INFO: [Synth 8-6157] synthesizing module 'pretest' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/pretest.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/pretest.v:49]
INFO: [Synth 8-6157] synthesizing module 'calc_mul_36s_36s_bkb' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_36s_bkb.v:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 36 - type: integer 
	Parameter din1_WIDTH bound to: 36 - type: integer 
	Parameter dout_WIDTH bound to: 72 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_mul_36s_36s_bkb_MulnS_0' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_36s_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calc_mul_36s_36s_bkb_MulnS_0' (12#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_36s_bkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calc_mul_36s_36s_bkb' (13#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_36s_bkb.v:31]
INFO: [Synth 8-6157] synthesizing module 'calc_mul_37s_36s_cud' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_37s_36s_cud.v:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 37 - type: integer 
	Parameter din1_WIDTH bound to: 36 - type: integer 
	Parameter dout_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_mul_37s_36s_cud_MulnS_1' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_37s_36s_cud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calc_mul_37s_36s_cud_MulnS_1' (14#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_37s_36s_cud.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calc_mul_37s_36s_cud' (15#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_37s_36s_cud.v:31]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/pretest.v:661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/pretest.v:663]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/pretest.v:665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/pretest.v:667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/pretest.v:671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/pretest.v:673]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/pretest.v:679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/pretest.v:755]
INFO: [Synth 8-6155] done synthesizing module 'pretest' (16#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/pretest.v:10]
INFO: [Synth 8-6157] synthesizing module 'calc_mul_36s_37s_dEe' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_37s_dEe.v:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 36 - type: integer 
	Parameter din1_WIDTH bound to: 37 - type: integer 
	Parameter dout_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_mul_36s_37s_dEe_MulnS_2' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_37s_dEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calc_mul_36s_37s_dEe_MulnS_2' (17#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_37s_dEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calc_mul_36s_37s_dEe' (18#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_37s_dEe.v:31]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:907]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:909]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:921]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:933]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:1055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:1057]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:1091]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:1095]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:1099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:1103]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:1175]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:1211]
INFO: [Synth 8-6155] done synthesizing module 'mandel_calc' (19#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:10]
INFO: [Synth 8-6157] synthesizing module 'calc_sdiv_37ns_13eOg' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_sdiv_37ns_13eOg.v:178]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 41 - type: integer 
	Parameter din0_WIDTH bound to: 37 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_sdiv_37ns_13eOg_div' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_sdiv_37ns_13eOg.v:87]
	Parameter in0_WIDTH bound to: 37 - type: integer 
	Parameter in1_WIDTH bound to: 13 - type: integer 
	Parameter out_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_sdiv_37ns_13eOg_div_u' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_sdiv_37ns_13eOg.v:7]
	Parameter in0_WIDTH bound to: 37 - type: integer 
	Parameter in1_WIDTH bound to: 13 - type: integer 
	Parameter out_WIDTH bound to: 37 - type: integer 
	Parameter cal_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_sdiv_37ns_13eOg_div_u' (20#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_sdiv_37ns_13eOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'calc_sdiv_37ns_13eOg_div' (21#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_sdiv_37ns_13eOg.v:87]
INFO: [Synth 8-6155] done synthesizing module 'calc_sdiv_37ns_13eOg' (22#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_sdiv_37ns_13eOg.v:178]
INFO: [Synth 8-6157] synthesizing module 'calc_mul_12ns_36sfYi' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 36 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calc_mul_12ns_36sfYi_MulnS_3' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calc_mul_12ns_36sfYi_MulnS_3' (23#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calc_mul_12ns_36sfYi' (24#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:31]
INFO: [Synth 8-6157] synthesizing module 'calc_mux_832_16_1_1' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mux_832_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calc_mux_832_16_1_1' (25#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mux_832_16_1_1.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2525]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2535]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2801]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2815]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2821]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2825]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2829]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2833]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:2841]
INFO: [Synth 8-6155] done synthesizing module 'calc' (26#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (27#1) [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:57]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[31]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[30]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[29]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[28]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[27]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[26]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[25]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[24]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[23]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[22]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[21]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[20]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[19]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[18]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[17]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[16]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[15]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[14]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[13]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[12]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[11]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[10]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[9]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[8]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[7]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[6]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[5]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[4]
WARNING: [Synth 8-3331] design calc_mux_832_16_1_1 has unconnected port din8[3]
WARNING: [Synth 8-3331] design calc_mul_12ns_36sfYi has unconnected port reset
WARNING: [Synth 8-3331] design calc_mul_36s_37s_dEe has unconnected port reset
WARNING: [Synth 8-3331] design calc_mul_36s_36s_bkb has unconnected port reset
WARNING: [Synth 8-3331] design calc_mul_37s_36s_cud has unconnected port reset
WARNING: [Synth 8-3331] design calc_mem_0 has unconnected port reset
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design calc_buf_r_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 807.098 ; gain = 264.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 807.098 ; gain = 264.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 807.098 ; gain = 264.422
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/calc_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/calc_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 993.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.537 . Memory (MB): peak = 1012.156 ; gain = 18.859
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.156 ; gain = 469.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.156 ; gain = 469.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.156 ; gain = 469.480
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'calc_in_parms_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'calc_in_parms_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calc_buf_r_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_buf_r_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'calc_buf_r_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-4471] merging register 'tmp_20_reg_891_reg[0:0]' into 'p_Result_9_reg_867_reg[0:0]' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/pretest.v:341]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln_reg_1999_reg' and it is trimmed from '9' to '8' bits. [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:1701]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'sext_ln1118_reg_2011_reg[35:0]' into 'rhs_V_4_reg_2035_reg[35:0]' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc.v:1752]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'calc_in_parms_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'calc_in_parms_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calc_buf_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'calc_buf_r_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.156 ; gain = 469.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mandel_calc   |           8|     11367|
|2     |calc__GC0     |           1|     19660|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 8     
	   2 Input     72 Bit       Adders := 16    
	   2 Input     48 Bit       Adders := 8     
	   3 Input     38 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 27    
	   3 Input     37 Bit       Adders := 9     
	   2 Input     36 Bit       Adders := 16    
	   2 Input     32 Bit       Adders := 6     
	   2 Input     20 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 8     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 10    
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 281   
+---Registers : 
	               73 Bit    Registers := 48    
	               72 Bit    Registers := 32    
	               64 Bit    Registers := 6     
	               53 Bit    Registers := 1     
	               48 Bit    Registers := 16    
	               41 Bit    Registers := 8     
	               38 Bit    Registers := 9     
	               37 Bit    Registers := 30    
	               36 Bit    Registers := 109   
	               35 Bit    Registers := 3     
	               32 Bit    Registers := 25    
	               31 Bit    Registers := 8     
	               24 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	               16 Bit    Registers := 52    
	               15 Bit    Registers := 8     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 25    
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 29    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 574   
+---Multipliers : 
	                36x37  Multipliers := 16    
	                36x36  Multipliers := 16    
	                13x36  Multipliers := 8     
+---RAMs : 
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 1     
	               3K Bit         RAMs := 8     
+---Muxes : 
	   7 Input     73 Bit        Muxes := 8     
	   5 Input     73 Bit        Muxes := 8     
	   2 Input     73 Bit        Muxes := 88    
	   2 Input     72 Bit        Muxes := 24    
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     53 Bit        Muxes := 1     
	  54 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 8     
	   2 Input     40 Bit        Muxes := 8     
	   2 Input     37 Bit        Muxes := 72    
	   2 Input     36 Bit        Muxes := 181   
	   3 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     31 Bit        Muxes := 16    
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 80    
	   3 Input     15 Bit        Muxes := 8     
	   2 Input     15 Bit        Muxes := 16    
	  16 Input     15 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 60    
	   3 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 497   
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module calc_mul_36s_36s_bkb_MulnS_0__1 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	               36 Bit    Registers := 2     
+---Multipliers : 
	                36x36  Multipliers := 1     
Module calc_mul_37s_36s_cud_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
+---Multipliers : 
	                36x37  Multipliers := 1     
Module pretest 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     72 Bit       Adders := 2     
	   2 Input     37 Bit       Adders := 2     
	   2 Input     36 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               73 Bit    Registers := 2     
	               72 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   7 Input     73 Bit        Muxes := 1     
	   5 Input     73 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 4     
	   2 Input     72 Bit        Muxes := 3     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 7     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module calc_mul_36s_36s_bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	               36 Bit    Registers := 2     
+---Multipliers : 
	                36x36  Multipliers := 1     
Module calc_mul_36s_37s_dEe_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
+---Multipliers : 
	                36x37  Multipliers := 1     
Module mandel_calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               73 Bit    Registers := 2     
	               41 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     73 Bit        Muxes := 7     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 7     
	   2 Input     36 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 9     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
Module calc_in_parms_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module calc_buf_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module calc_buf_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module calc_buf_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module calc_buf_r_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module calc_buf_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module calc_buf_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module calc_buf_r_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module calc_buf_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module calc_buf_r_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module calc_buf_r_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module calc_buf_r_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module calc_buf_r_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module calc_buf_r_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module calc_buf_r_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module calc_buf_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module calc_mem_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module calc_mem_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module calc_mem_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module calc_mem_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module calc_mem_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module calc_mem_0_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module calc_mem_0_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module calc_mem_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module calc_sdiv_37ns_13eOg_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     38 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               37 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 1     
Module calc_sdiv_37ns_13eOg_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     37 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               37 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
Module calc_mul_12ns_36sfYi_MulnS_3__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x36  Multipliers := 1     
Module calc_mul_12ns_36sfYi_MulnS_3__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x36  Multipliers := 1     
Module calc_mul_12ns_36sfYi_MulnS_3__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x36  Multipliers := 1     
Module calc_mul_12ns_36sfYi_MulnS_3__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x36  Multipliers := 1     
Module calc_mul_12ns_36sfYi_MulnS_3__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x36  Multipliers := 1     
Module calc_mul_12ns_36sfYi_MulnS_3__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x36  Multipliers := 1     
Module calc_mul_12ns_36sfYi_MulnS_3__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x36  Multipliers := 1     
Module calc_mul_12ns_36sfYi_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Multipliers : 
	                13x36  Multipliers := 1     
Module calc_mux_832_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
Module calc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 8     
	   3 Input     37 Bit       Adders := 1     
	   2 Input     36 Bit       Adders := 8     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               53 Bit    Registers := 1     
	               48 Bit    Registers := 8     
	               36 Bit    Registers := 13    
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   3 Input     53 Bit        Muxes := 1     
	  54 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 5     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 3     
	   2 Input     36 Bit        Muxes := 44    
	   3 Input     36 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/a_reg0_reg[35:0]' into 'calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/b_reg0_reg[35:0]' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_36s_bkb.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_36s_bkb.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_37s_36s_cud.v:21]
DSP Report: Generating DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: register calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: operator calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: operator calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: register calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: register calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: register calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: operator calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: operator calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: register calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: register calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product.
DSP Report: register calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/a_reg0_reg is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product.
DSP Report: operator calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product.
DSP Report: operator calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product.
DSP Report: Generating DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg.
DSP Report: register calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/b_reg0_reg is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg.
DSP Report: register calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg.
DSP Report: operator calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg.
DSP Report: operator calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product.
DSP Report: register calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product.
DSP Report: operator calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product.
DSP Report: operator calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product.
DSP Report: Generating DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg.
DSP Report: register calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/b_reg0_reg is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg.
DSP Report: register calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg.
DSP Report: operator calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg.
DSP Report: operator calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/tmp_product is absorbed into DSP calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg.
INFO: [Synth 8-4471] merging register 'calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/a_reg0_reg[35:0]' into 'calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/b_reg0_reg[35:0]' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_36s_bkb.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_36s_bkb.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_37s_dEe.v:21]
WARNING: [Synth 8-6014] Unused sequential element x_0_reg_138_reg was removed.  [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:485]
WARNING: [Synth 8-6014] Unused sequential element calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product was removed.  [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_36s_bkb.v:21]
WARNING: [Synth 8-6014] Unused sequential element calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product was removed.  [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_36s_bkb.v:21]
WARNING: [Synth 8-6014] Unused sequential element x_0_reg_138_reg was removed.  [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/mandel_calc.v:485]
WARNING: [Synth 8-6014] Unused sequential element calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg was removed.  [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_36s_bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg was removed.  [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_36s_37s_dEe.v:20]
DSP Report: Generating DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: register calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: operator calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: operator calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: register calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: register calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: register calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: operator calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: operator calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product.
DSP Report: Generating DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: register calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/b_reg0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: register calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: operator calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product is absorbed into DSP calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product.
DSP Report: register calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/a_reg0_reg is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product.
DSP Report: operator calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product.
DSP Report: operator calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg.
DSP Report: register calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/b_reg0_reg is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg.
DSP Report: register calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg.
DSP Report: operator calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg.
DSP Report: operator calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product.
DSP Report: register calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product.
DSP Report: operator calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product.
DSP Report: operator calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product.
DSP Report: Generating DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg.
DSP Report: register calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/b_reg0_reg is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg.
DSP Report: register calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg.
DSP Report: operator calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg.
DSP Report: operator calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product is absorbed into DSP calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'calc_sdiv_37ns_13eOg_div_U/calc_sdiv_37ns_13eOg_div_u_0/remd_tmp_reg' and it is trimmed from '37' to '36' bits. [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_sdiv_37ns_13eOg.v:42]
INFO: [Synth 8-4471] merging register 'calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' into 'calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-4471] merging register 'calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' into 'calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-4471] merging register 'calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' into 'calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-4471] merging register 'calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' into 'calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-4471] merging register 'calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' into 'calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-4471] merging register 'calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' into 'calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-4471] merging register 'calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' into 'calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg[35:0]' [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:21]
WARNING: [Synth 8-6014] Unused sequential element calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg was removed.  [c:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.srcs/sources_1/bd/bd_0/ipshared/dbe6/hdl/verilog/calc_mul_12ns_36sfYi.v:20]
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register rhs_V_4_reg_2035_reg is absorbed into DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U17/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register rhs_V_4_reg_2035_reg is absorbed into DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register rhs_V_4_reg_2035_reg is absorbed into DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U19/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register rhs_V_4_reg_2035_reg is absorbed into DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U15/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register rhs_V_4_reg_2035_reg is absorbed into DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U20/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register rhs_V_4_reg_2035_reg is absorbed into DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U21/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register rhs_V_4_reg_2035_reg is absorbed into DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U18/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product, operation Mode is: A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: register calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: operator calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product.
DSP Report: Generating DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg, operation Mode is: (PCIN>>17)+A''*B2.
DSP Report: register calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register rhs_V_4_reg_2035_reg is absorbed into DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U14/calc_mul_12ns_36sfYi_MulnS_3_U/b_reg0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: register calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg is absorbed into DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
DSP Report: operator calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/tmp_product is absorbed into DSP calc_mul_12ns_36sfYi_U16/calc_mul_12ns_36sfYi_MulnS_3_U/buff0_reg.
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__17' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__18'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__16' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__15'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__15' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__14'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__14' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__13'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__13' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__12'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__12' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__11'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__11' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__10'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__10' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__9'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__9' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__8'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__8' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__7'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__7' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__6'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__6' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__5'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__5' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__4'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__4' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__3'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__3' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__2'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__2' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__1'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__1' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__0'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg__0' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[34]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/y_0_reg_126_reg' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[35]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__17' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[0]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__16' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[1]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__15' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[2]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__14' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[3]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__13' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[4]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__12' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[5]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__11' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[6]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__10' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[7]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__9' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[8]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__8' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[9]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__7' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[10]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__6' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[11]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__5' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[12]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__4' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[13]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__3' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[14]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__2' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[15]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__1' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[16]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/tmp_product__0' (FDRE) to 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__18' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[17]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__15' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[18]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__14' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[19]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__13' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[20]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__12' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[21]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__11' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[22]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__10' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[23]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__9' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[24]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__8' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[25]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__7' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[26]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__6' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[27]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__5' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[28]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__4' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[29]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__3' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[30]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__2' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[31]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__1' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[32]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg__0' (FDRE) to 'mandel_calc:/y_0_reg_126_reg[33]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_37s_dEe_U8/calc_mul_36s_37s_dEe_MulnS_2_U/buff0_reg' (FDRE) to 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/grp_pretest_fu_185/p_Result_s_15_reg_939_reg[1]' (FDE) to 'mandel_calc:/grp_pretest_fu_185/p_Result_1_reg_903_reg[2]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/grp_pretest_fu_185/p_Result_s_15_reg_939_reg[2]' (FDE) to 'mandel_calc:/grp_pretest_fu_185/p_Result_s_reg_923_reg[0]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/grp_pretest_fu_185/p_Result_s_15_reg_939_reg[0]' (FDE) to 'mandel_calc:/grp_pretest_fu_185/p_Result_1_reg_903_reg[1]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/grp_pretest_fu_185/p_Result_1_reg_903_reg[3]' (FDE) to 'mandel_calc:/grp_pretest_fu_185/p_Result_s_reg_923_reg[0]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/p_Result_7_reg_1275_reg[1]' (FDE) to 'mandel_calc:/p_Result_8_reg_1280_reg[2]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/p_Result_7_reg_1275_reg[2]' (FDE) to 'mandel_calc:/p_Result_13_reg_1264_reg[0]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/p_Result_7_reg_1275_reg[0]' (FDE) to 'mandel_calc:/p_Result_8_reg_1280_reg[1]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__16' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__17'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__15' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__16'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__14' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__15'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__13' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__14'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__12' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__13'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__11' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__12'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__10' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__11'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__9' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__10'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__8' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__9'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__7' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__8'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__6' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__7'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__5' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__6'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__4' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__5'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__3' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__4'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__2' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__3'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__1' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__2'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg__0' (FDRE) to 'mandel_calc:/x_0_reg_138_reg__1'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg' (FDRE) to 'mandel_calc:/calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/p_Result_s_16_reg_1244_reg[1]' (FDE) to 'mandel_calc:/p_Result_5_reg_1249_reg[2]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/p_Result_s_16_reg_1244_reg[2]' (FDE) to 'mandel_calc:/p_Result_s_reg_1233_reg[0]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/p_Result_s_16_reg_1244_reg[0]' (FDE) to 'mandel_calc:/p_Result_5_reg_1249_reg[1]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__17' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[17]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__16' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[18]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__15' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[19]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__14' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[20]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__13' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[21]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__12' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[22]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__11' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[23]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__10' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[24]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__9' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[25]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__8' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[26]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__7' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[27]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__6' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[28]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__5' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[29]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__4' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[30]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__3' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[31]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__2' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[32]'
INFO: [Synth 8-3886] merging instance 'mandel_calc:/x_0_reg_138_reg__1' (FDRE) to 'mandel_calc:/x_0_reg_138_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\calc_mul_36s_36s_bkb_U7/calc_mul_36s_36s_bkb_MulnS_0_U/tmp_product )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mandel_calc:/\sext_ln728_reg_1193_reg[31] )
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[47]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[46]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[45]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[44]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[43]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[42]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[41]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[40]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[39]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[38]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[37]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[36]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[35]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[34]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[33]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[32]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[31]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[30]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[29]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[28]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[27]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[26]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[25]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[24]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[23]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[22]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[21]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[47]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[46]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[45]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[44]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[43]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[42]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[41]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[40]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[39]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[38]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[37]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[36]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[35]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[34]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[33]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[32]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[31]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[30]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[29]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[28]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[27]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[26]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[25]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[24]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[23]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[22]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[21]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[20]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[19]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[18]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[17]__0) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[47]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[46]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[45]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[44]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[43]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[42]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[41]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[40]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[39]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[38]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[37]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[36]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[35]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[34]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[33]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[32]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[31]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[30]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[29]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[28]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[27]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[26]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[25]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[24]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[23]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[22]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[21]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[20]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[19]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[18]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_36s_36s_bkb_U1/calc_mul_36s_36s_bkb_MulnS_0_U/buff0_reg[17]__1) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg[47]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg[46]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg[45]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg[44]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg[43]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg[42]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg[41]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg[40]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg[39]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg[38]) is unused and will be removed from module pretest.
WARNING: [Synth 8-3332] Sequential element (calc_mul_37s_36s_cud_U2/calc_mul_37s_36s_cud_MulnS_1_U/buff0_reg[37]) is unused and will be removed from module pretest.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_sdiv_37ns_13eOg_U13/\calc_sdiv_37ns_13eOg_div_U/divisor0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/calc_buf_r_m_axi_U/\bus_read/start_addr_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1012.156 ; gain = 469.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|calc_buf_r_m_axi_buffer: | mem_reg    | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pretest     | A2*B2             | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pretest     | (PCIN>>17)+A2*B2  | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pretest     | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pretest     | (PCIN>>17)+A2*B2  | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pretest     | A2*B2             | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pretest     | (PCIN>>17)+A2*B2  | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|pretest     | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|pretest     | (PCIN>>17)+A2*B2  | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mandel_calc | A2*B2             | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mandel_calc | (PCIN>>17)+A2*B2  | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mandel_calc | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mandel_calc | (PCIN>>17)+A2*B2  | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mandel_calc | A2*B2             | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mandel_calc | (PCIN>>17)+A2*B2  | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mandel_calc | A2*B2             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mandel_calc | (PCIN>>17)+A2*B2  | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|calc        | A''*B2            | 18     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A''*B2 | 19     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|calc        | A''*B2            | 18     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A''*B2 | 19     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|calc        | A''*B2            | 18     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A''*B2 | 19     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|calc        | A''*B2            | 18     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A''*B2 | 19     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|calc        | A''*B2            | 18     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A''*B2 | 19     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|calc        | A''*B2            | 18     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A''*B2 | 19     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|calc        | A''*B2            | 18     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A''*B2 | 19     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|calc        | A''*B2            | 18     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|calc        | (PCIN>>17)+A''*B2 | 19     | 13     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
+------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_0/calc_buf_r_m_axi_U/i_2/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_0/mem_0_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_1/mem_1_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_2/mem_2_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_3/mem_3_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_4/mem_4_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_5/mem_5_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_6/mem_6_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_0/i_7/mem_7_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mandel_calc   |           8|      7756|
|2     |calc__GC0     |           1|      9762|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1012.156 ; gain = 469.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1085.297 ; gain = 542.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|calc_buf_r_m_axi_buffer: | mem_reg    | 256 x 18(READ_FIRST)   | W |   | 256 x 18(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|calc_mem_0_ram:          | ram_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mandel_calc   |           8|      7756|
|2     |calc__GC0     |           1|      9762|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/calc_buf_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/mem_0_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/mem_1_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/mem_2_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/mem_3_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/mem_4_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/mem_5_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/mem_6_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/mem_7_U/calc_mem_0_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1094.754 ; gain = 552.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop grp_mandel_calc_fu_453/reg_1416_reg[36] is being inverted and renamed to grp_mandel_calc_fu_453/reg_1416_reg[36]_inv.
INFO: [Synth 8-5365] Flop grp_mandel_calc_fu_461/reg_1416_reg[36] is being inverted and renamed to grp_mandel_calc_fu_461/reg_1416_reg[36]_inv.
INFO: [Synth 8-5365] Flop grp_mandel_calc_fu_469/reg_1416_reg[36] is being inverted and renamed to grp_mandel_calc_fu_469/reg_1416_reg[36]_inv.
INFO: [Synth 8-5365] Flop grp_mandel_calc_fu_477/reg_1416_reg[36] is being inverted and renamed to grp_mandel_calc_fu_477/reg_1416_reg[36]_inv.
INFO: [Synth 8-5365] Flop grp_mandel_calc_fu_485/reg_1416_reg[36] is being inverted and renamed to grp_mandel_calc_fu_485/reg_1416_reg[36]_inv.
INFO: [Synth 8-5365] Flop grp_mandel_calc_fu_493/reg_1416_reg[36] is being inverted and renamed to grp_mandel_calc_fu_493/reg_1416_reg[36]_inv.
INFO: [Synth 8-5365] Flop grp_mandel_calc_fu_501/reg_1416_reg[36] is being inverted and renamed to grp_mandel_calc_fu_501/reg_1416_reg[36]_inv.
INFO: [Synth 8-5365] Flop grp_mandel_calc_fu_509/reg_1416_reg[36] is being inverted and renamed to grp_mandel_calc_fu_509/reg_1416_reg[36]_inv.
INFO: [Synth 8-6064] Net sext_ln1118_fu_642_p1[35] is driving 96 big block pins (URAM, BRAM and DSP loads). Created 10 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 1130.324 ; gain = 587.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1130.324 ; gain = 587.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1130.324 ; gain = 587.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 1130.324 ; gain = 587.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1130.324 ; gain = 587.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1130.324 ; gain = 587.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|calc        | icmp_ln96_reg_2419_pp0_iter6_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1717|
|2     |DSP48E1    |    64|
|3     |DSP48E1_1  |    64|
|4     |DSP48E1_2  |     8|
|5     |DSP48E1_3  |     8|
|6     |LUT1       |   168|
|7     |LUT2       |  3103|
|8     |LUT3       |  3953|
|9     |LUT4       |  2782|
|10    |LUT5       |  6187|
|11    |LUT6       |  7214|
|12    |MUXF7      |    11|
|13    |RAMB18E1   |     1|
|14    |RAMB18E1_1 |     8|
|15    |SRL16E     |    41|
|16    |FDRE       | 11354|
|17    |FDSE       |   315|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+-------------------------------------------+------+
|      |Instance                                 |Module                                     |Cells |
+------+-----------------------------------------+-------------------------------------------+------+
|1     |top                                      |                                           | 36998|
|2     |  inst                                   |calc                                       | 36998|
|3     |    calc_buf_r_m_axi_U                   |calc_buf_r_m_axi                           |  1082|
|4     |      bus_read                           |calc_buf_r_m_axi_read                      |    41|
|5     |        buff_rdata                       |calc_buf_r_m_axi_buffer__parameterized0    |    31|
|6     |        rs_rdata                         |calc_buf_r_m_axi_reg_slice__parameterized0 |     6|
|7     |      bus_write                          |calc_buf_r_m_axi_write                     |  1021|
|8     |        buff_wdata                       |calc_buf_r_m_axi_buffer                    |   169|
|9     |        \bus_wide_gen.fifo_burst         |calc_buf_r_m_axi_fifo                      |    99|
|10    |        fifo_resp                        |calc_buf_r_m_axi_fifo__parameterized1      |    26|
|11    |        fifo_resp_to_user                |calc_buf_r_m_axi_fifo__parameterized2      |    15|
|12    |        fifo_wreq                        |calc_buf_r_m_axi_fifo__parameterized0      |    95|
|13    |        rs_wreq                          |calc_buf_r_m_axi_reg_slice                 |   197|
|14    |      wreq_throttl                       |calc_buf_r_m_axi_throttl                   |    20|
|15    |    calc_in_parms_s_axi_U                |calc_in_parms_s_axi                        |   522|
|16    |    calc_mul_12ns_36sfYi_U14             |calc_mul_12ns_36sfYi                       |    69|
|17    |      calc_mul_12ns_36sfYi_MulnS_3_U     |calc_mul_12ns_36sfYi_MulnS_3_99            |    69|
|18    |    calc_mul_12ns_36sfYi_U15             |calc_mul_12ns_36sfYi_0                     |    35|
|19    |      calc_mul_12ns_36sfYi_MulnS_3_U     |calc_mul_12ns_36sfYi_MulnS_3_98            |    35|
|20    |    calc_mul_12ns_36sfYi_U16             |calc_mul_12ns_36sfYi_1                     |    72|
|21    |      calc_mul_12ns_36sfYi_MulnS_3_U     |calc_mul_12ns_36sfYi_MulnS_3_97            |    72|
|22    |    calc_mul_12ns_36sfYi_U17             |calc_mul_12ns_36sfYi_2                     |    32|
|23    |      calc_mul_12ns_36sfYi_MulnS_3_U     |calc_mul_12ns_36sfYi_MulnS_3_96            |    32|
|24    |    calc_mul_12ns_36sfYi_U18             |calc_mul_12ns_36sfYi_3                     |    32|
|25    |      calc_mul_12ns_36sfYi_MulnS_3_U     |calc_mul_12ns_36sfYi_MulnS_3_95            |    32|
|26    |    calc_mul_12ns_36sfYi_U19             |calc_mul_12ns_36sfYi_4                     |    42|
|27    |      calc_mul_12ns_36sfYi_MulnS_3_U     |calc_mul_12ns_36sfYi_MulnS_3_94            |    42|
|28    |    calc_mul_12ns_36sfYi_U20             |calc_mul_12ns_36sfYi_5                     |    32|
|29    |      calc_mul_12ns_36sfYi_MulnS_3_U     |calc_mul_12ns_36sfYi_MulnS_3_93            |    32|
|30    |    calc_mul_12ns_36sfYi_U21             |calc_mul_12ns_36sfYi_6                     |    52|
|31    |      calc_mul_12ns_36sfYi_MulnS_3_U     |calc_mul_12ns_36sfYi_MulnS_3               |    52|
|32    |    calc_mux_832_16_1_1_U22              |calc_mux_832_16_1_1                        |    32|
|33    |    calc_sdiv_37ns_13eOg_U13             |calc_sdiv_37ns_13eOg                       |   637|
|34    |      calc_sdiv_37ns_13eOg_div_U         |calc_sdiv_37ns_13eOg_div                   |   637|
|35    |        calc_sdiv_37ns_13eOg_div_u_0     |calc_sdiv_37ns_13eOg_div_u                 |   339|
|36    |    grp_mandel_calc_fu_453               |mandel_calc                                |  4251|
|37    |      calc_mul_36s_36s_bkb_U7            |calc_mul_36s_36s_bkb_84                    |   306|
|38    |        calc_mul_36s_36s_bkb_MulnS_0_U   |calc_mul_36s_36s_bkb_MulnS_0_92            |   306|
|39    |      calc_mul_36s_37s_dEe_U8            |calc_mul_36s_37s_dEe_85                    |   331|
|40    |        calc_mul_36s_37s_dEe_MulnS_2_U   |calc_mul_36s_37s_dEe_MulnS_2_91            |   331|
|41    |      grp_pretest_fu_185                 |pretest_86                                 |  1902|
|42    |        calc_mul_36s_36s_bkb_U1          |calc_mul_36s_36s_bkb_87                    |   274|
|43    |          calc_mul_36s_36s_bkb_MulnS_0_U |calc_mul_36s_36s_bkb_MulnS_0_90            |   274|
|44    |        calc_mul_37s_36s_cud_U2          |calc_mul_37s_36s_cud_88                    |   451|
|45    |          calc_mul_37s_36s_cud_MulnS_1_U |calc_mul_37s_36s_cud_MulnS_1_89            |   451|
|46    |    grp_mandel_calc_fu_461               |mandel_calc_7                              |  3954|
|47    |      calc_mul_36s_36s_bkb_U7            |calc_mul_36s_36s_bkb_75                    |   306|
|48    |        calc_mul_36s_36s_bkb_MulnS_0_U   |calc_mul_36s_36s_bkb_MulnS_0_83            |   306|
|49    |      calc_mul_36s_37s_dEe_U8            |calc_mul_36s_37s_dEe_76                    |   331|
|50    |        calc_mul_36s_37s_dEe_MulnS_2_U   |calc_mul_36s_37s_dEe_MulnS_2_82            |   331|
|51    |      grp_pretest_fu_185                 |pretest_77                                 |  1902|
|52    |        calc_mul_36s_36s_bkb_U1          |calc_mul_36s_36s_bkb_78                    |   274|
|53    |          calc_mul_36s_36s_bkb_MulnS_0_U |calc_mul_36s_36s_bkb_MulnS_0_81            |   274|
|54    |        calc_mul_37s_36s_cud_U2          |calc_mul_37s_36s_cud_79                    |   451|
|55    |          calc_mul_37s_36s_cud_MulnS_1_U |calc_mul_37s_36s_cud_MulnS_1_80            |   451|
|56    |    grp_mandel_calc_fu_469               |mandel_calc_8                              |  3955|
|57    |      calc_mul_36s_36s_bkb_U7            |calc_mul_36s_36s_bkb_66                    |   306|
|58    |        calc_mul_36s_36s_bkb_MulnS_0_U   |calc_mul_36s_36s_bkb_MulnS_0_74            |   306|
|59    |      calc_mul_36s_37s_dEe_U8            |calc_mul_36s_37s_dEe_67                    |   331|
|60    |        calc_mul_36s_37s_dEe_MulnS_2_U   |calc_mul_36s_37s_dEe_MulnS_2_73            |   331|
|61    |      grp_pretest_fu_185                 |pretest_68                                 |  1902|
|62    |        calc_mul_36s_36s_bkb_U1          |calc_mul_36s_36s_bkb_69                    |   274|
|63    |          calc_mul_36s_36s_bkb_MulnS_0_U |calc_mul_36s_36s_bkb_MulnS_0_72            |   274|
|64    |        calc_mul_37s_36s_cud_U2          |calc_mul_37s_36s_cud_70                    |   451|
|65    |          calc_mul_37s_36s_cud_MulnS_1_U |calc_mul_37s_36s_cud_MulnS_1_71            |   451|
|66    |    grp_mandel_calc_fu_477               |mandel_calc_9                              |  3966|
|67    |      calc_mul_36s_36s_bkb_U7            |calc_mul_36s_36s_bkb_57                    |   306|
|68    |        calc_mul_36s_36s_bkb_MulnS_0_U   |calc_mul_36s_36s_bkb_MulnS_0_65            |   306|
|69    |      calc_mul_36s_37s_dEe_U8            |calc_mul_36s_37s_dEe_58                    |   331|
|70    |        calc_mul_36s_37s_dEe_MulnS_2_U   |calc_mul_36s_37s_dEe_MulnS_2_64            |   331|
|71    |      grp_pretest_fu_185                 |pretest_59                                 |  1902|
|72    |        calc_mul_36s_36s_bkb_U1          |calc_mul_36s_36s_bkb_60                    |   274|
|73    |          calc_mul_36s_36s_bkb_MulnS_0_U |calc_mul_36s_36s_bkb_MulnS_0_63            |   274|
|74    |        calc_mul_37s_36s_cud_U2          |calc_mul_37s_36s_cud_61                    |   451|
|75    |          calc_mul_37s_36s_cud_MulnS_1_U |calc_mul_37s_36s_cud_MulnS_1_62            |   451|
|76    |    grp_mandel_calc_fu_485               |mandel_calc_10                             |  3952|
|77    |      calc_mul_36s_36s_bkb_U7            |calc_mul_36s_36s_bkb_48                    |   306|
|78    |        calc_mul_36s_36s_bkb_MulnS_0_U   |calc_mul_36s_36s_bkb_MulnS_0_56            |   306|
|79    |      calc_mul_36s_37s_dEe_U8            |calc_mul_36s_37s_dEe_49                    |   331|
|80    |        calc_mul_36s_37s_dEe_MulnS_2_U   |calc_mul_36s_37s_dEe_MulnS_2_55            |   331|
|81    |      grp_pretest_fu_185                 |pretest_50                                 |  1902|
|82    |        calc_mul_36s_36s_bkb_U1          |calc_mul_36s_36s_bkb_51                    |   274|
|83    |          calc_mul_36s_36s_bkb_MulnS_0_U |calc_mul_36s_36s_bkb_MulnS_0_54            |   274|
|84    |        calc_mul_37s_36s_cud_U2          |calc_mul_37s_36s_cud_52                    |   451|
|85    |          calc_mul_37s_36s_cud_MulnS_1_U |calc_mul_37s_36s_cud_MulnS_1_53            |   451|
|86    |    grp_mandel_calc_fu_493               |mandel_calc_11                             |  3950|
|87    |      calc_mul_36s_36s_bkb_U7            |calc_mul_36s_36s_bkb_39                    |   306|
|88    |        calc_mul_36s_36s_bkb_MulnS_0_U   |calc_mul_36s_36s_bkb_MulnS_0_47            |   306|
|89    |      calc_mul_36s_37s_dEe_U8            |calc_mul_36s_37s_dEe_40                    |   331|
|90    |        calc_mul_36s_37s_dEe_MulnS_2_U   |calc_mul_36s_37s_dEe_MulnS_2_46            |   331|
|91    |      grp_pretest_fu_185                 |pretest_41                                 |  1902|
|92    |        calc_mul_36s_36s_bkb_U1          |calc_mul_36s_36s_bkb_42                    |   274|
|93    |          calc_mul_36s_36s_bkb_MulnS_0_U |calc_mul_36s_36s_bkb_MulnS_0_45            |   274|
|94    |        calc_mul_37s_36s_cud_U2          |calc_mul_37s_36s_cud_43                    |   451|
|95    |          calc_mul_37s_36s_cud_MulnS_1_U |calc_mul_37s_36s_cud_MulnS_1_44            |   451|
|96    |    grp_mandel_calc_fu_501               |mandel_calc_12                             |  3957|
|97    |      calc_mul_36s_36s_bkb_U7            |calc_mul_36s_36s_bkb_30                    |   306|
|98    |        calc_mul_36s_36s_bkb_MulnS_0_U   |calc_mul_36s_36s_bkb_MulnS_0_38            |   306|
|99    |      calc_mul_36s_37s_dEe_U8            |calc_mul_36s_37s_dEe_31                    |   331|
|100   |        calc_mul_36s_37s_dEe_MulnS_2_U   |calc_mul_36s_37s_dEe_MulnS_2_37            |   331|
|101   |      grp_pretest_fu_185                 |pretest_32                                 |  1902|
|102   |        calc_mul_36s_36s_bkb_U1          |calc_mul_36s_36s_bkb_33                    |   274|
|103   |          calc_mul_36s_36s_bkb_MulnS_0_U |calc_mul_36s_36s_bkb_MulnS_0_36            |   274|
|104   |        calc_mul_37s_36s_cud_U2          |calc_mul_37s_36s_cud_34                    |   451|
|105   |          calc_mul_37s_36s_cud_MulnS_1_U |calc_mul_37s_36s_cud_MulnS_1_35            |   451|
|106   |    grp_mandel_calc_fu_509               |mandel_calc_13                             |  3954|
|107   |      calc_mul_36s_36s_bkb_U7            |calc_mul_36s_36s_bkb                       |   306|
|108   |        calc_mul_36s_36s_bkb_MulnS_0_U   |calc_mul_36s_36s_bkb_MulnS_0_29            |   306|
|109   |      calc_mul_36s_37s_dEe_U8            |calc_mul_36s_37s_dEe                       |   331|
|110   |        calc_mul_36s_37s_dEe_MulnS_2_U   |calc_mul_36s_37s_dEe_MulnS_2               |   331|
|111   |      grp_pretest_fu_185                 |pretest                                    |  1902|
|112   |        calc_mul_36s_36s_bkb_U1          |calc_mul_36s_36s_bkb_28                    |   274|
|113   |          calc_mul_36s_36s_bkb_MulnS_0_U |calc_mul_36s_36s_bkb_MulnS_0               |   274|
|114   |        calc_mul_37s_36s_cud_U2          |calc_mul_37s_36s_cud                       |   451|
|115   |          calc_mul_37s_36s_cud_MulnS_1_U |calc_mul_37s_36s_cud_MulnS_1               |   451|
|116   |    mem_0_U                              |calc_mem_0                                 |     1|
|117   |      calc_mem_0_ram_U                   |calc_mem_0_ram_27                          |     1|
|118   |    mem_1_U                              |calc_mem_0_14                              |     1|
|119   |      calc_mem_0_ram_U                   |calc_mem_0_ram_26                          |     1|
|120   |    mem_2_U                              |calc_mem_0_15                              |     1|
|121   |      calc_mem_0_ram_U                   |calc_mem_0_ram_25                          |     1|
|122   |    mem_3_U                              |calc_mem_0_16                              |     1|
|123   |      calc_mem_0_ram_U                   |calc_mem_0_ram_24                          |     1|
|124   |    mem_4_U                              |calc_mem_0_17                              |     1|
|125   |      calc_mem_0_ram_U                   |calc_mem_0_ram_23                          |     1|
|126   |    mem_5_U                              |calc_mem_0_18                              |     1|
|127   |      calc_mem_0_ram_U                   |calc_mem_0_ram_22                          |     1|
|128   |    mem_6_U                              |calc_mem_0_19                              |     1|
|129   |      calc_mem_0_ram_U                   |calc_mem_0_ram_21                          |     1|
|130   |    mem_7_U                              |calc_mem_0_20                              |    13|
|131   |      calc_mem_0_ram_U                   |calc_mem_0_ram                             |    13|
+------+-----------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1130.324 ; gain = 587.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 368 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 1130.324 ; gain = 382.590
Synthesis Optimization Complete : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1130.324 ; gain = 587.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1881 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1153.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
352 Infos, 231 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 1153.973 ; gain = 853.699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1153.973 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.973 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 73cd6268d8602a8b
INFO: [Coretcl 2-1174] Renamed 130 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1153.973 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/andrewsi/Documents/GitHub/MandelViewer/mandelbrotHLS/AXI/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.973 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 11:37:28 2019...
