============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/FPGA/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Ar'p
   Run Date =   Thu Nov 16 02:28:33 2023

   Run on =     LAPTOP-LQHTMQCN
============================================================
RUN-1002 : start command "open_project fpga_prj.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../lms/div.v
HDL-1007 : analyze verilog file ../../ad/al_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../ad/al_ip/mypll.v(92)
HDL-1007 : analyze verilog file ../../uart/al_ip/UART_gate.v
HDL-1007 : analyze verilog file ../../ad/ad7266.v
HDL-1007 : analyze verilog file ../../top.v
HDL-1007 : analyze verilog file ../../lms/coef_update.v
HDL-1007 : analyze verilog file ../../lms/error_calcu.v
HDL-1007 : analyze verilog file ../../lms/fir.v
HDL-1007 : analyze verilog file ../../lms/lsm_top.v
HDL-1007 : analyze verilog file ../../uart/uart_top.v
HDL-1007 : undeclared symbol 'clkI160', assumed default net type 'wire' in ../../uart/uart_top.v(15)
HDL-7007 CRITICAL-WARNING: 'clkI160' is already implicitly declared on line 15 in ../../uart/uart_top.v(30)
HDL-1007 : analyze verilog file ../../shift/change.v
HDL-1007 : analyze verilog file ../../ad/ad_top.v
RUN-1001 : Project manager successfully analyzed 12 source files.
RUN-1002 : start command "import_device ph1_90.db -package PH1A90SBG484 -speed 2"
ARC-1001 : Device Initialization.
ARC-1001 : -----------------------------------------------------------
ARC-1001 :           OPTION          |        IO        |   SETTING   
ARC-1001 : -----------------------------------------------------------
ARC-1001 :   non_jtag_persist(none)  |      36 IOs      |    gpio    
ARC-1001 :            jtag           |  M7/K7/L6/K6/J6  |  dedicate  
ARC-1001 : -----------------------------------------------------------
RUN-1003 : finish command "import_device ph1_90.db -package PH1A90SBG484 -speed 2" in  11.192698s wall, 4.578125s user + 0.125000s system = 4.703125s CPU (42.0%)

RUN-1004 : used memory is 821 MB, reserved memory is 815 MB, peak memory is 821 MB
RUN-1002 : start command "import_db ../syn_1/fpga_prj_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 20 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net change/dataInput[11] will be merged to another kept net ad_top/u_AD7266/A1_Result[11]
SYN-5055 WARNING: The kept net change/dataInput[10] will be merged to another kept net ad_top/u_AD7266/A1_Result[10]
SYN-5055 WARNING: The kept net change/dataInput[9] will be merged to another kept net ad_top/u_AD7266/A1_Result[9]
SYN-5055 WARNING: The kept net change/dataInput[8] will be merged to another kept net ad_top/u_AD7266/A1_Result[8]
SYN-5055 WARNING: The kept net change/dataInput[7] will be merged to another kept net ad_top/u_AD7266/A1_Result[7]
SYN-5055 WARNING: The kept net change/dataInput[6] will be merged to another kept net ad_top/u_AD7266/A1_Result[6]
SYN-5055 WARNING: The kept net change/dataInput[5] will be merged to another kept net ad_top/u_AD7266/A1_Result[5]
SYN-5055 WARNING: The kept net change/dataInput[4] will be merged to another kept net ad_top/u_AD7266/A1_Result[4]
SYN-5055 WARNING: The kept net change/dataInput[3] will be merged to another kept net ad_top/u_AD7266/A1_Result[3]
SYN-5055 WARNING: The kept net change/dataInput[2] will be merged to another kept net ad_top/u_AD7266/A1_Result[2]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
RUN-1002 : start command "phys_opt -lut_merge"
OPT-1001 : Start remap optimization ...
OPT-1001 : skip lut merge since lut number 210 is similar to or less than reg number 607
OPT-1001 : End physical optimization;  0.000048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Start to synthesize physical clock networks.
PHY-1004 : User specified global clock net mypll/clk0_buf, connecting to GCLK mypll/bufg_feedback
PHY-1004 : User specified global clock net ad_top/u_AD7266/sys_clk, connecting to GCLK mypll/bufg_feedback
PHY-1016 : User specified PLL reference clock net clkSorce_dup_1
PHY-1007 : Generated global clock net lsm_top/coef_update_dut/clk_i with 472 clock fanouts
PHY-1007 : Generated global clock net ad_top/u_AD7266/spi_clk with 48 clock fanouts
PHY-1007 : Generated global clock net uart_top/UART/clk with 43 clock fanouts
PHY-1007 : Generated global clock net SCK_dup_3 with 30 clock fanouts
PHY-1007 : Generated global clock net lsm_top/div40/clk with 22 clock fanouts
PHY-1007 : Generated global clock net uart_top/clkI160 with 8 clock fanouts
PHY-1011 : Create GCLK instance on global clock net SCK_dup_3
PHY-1011 : Create GCLK instance on global clock net ad_top/u_AD7266/spi_clk
PHY-1011 : Create GCLK instance on global clock net lsm_top/coef_update_dut/clk_i
PHY-1011 : Create GCLK instance on global clock net lsm_top/div40/clk
PHY-1011 : Create GCLK instance on global clock net uart_top/UART/clk
PHY-1011 : Create GCLK instance on global clock net uart_top/clkI160
PHY-1009 : Tag global clock net ad_top/u_AD7266/sys_clk
PHY-1009 : Tag global clock net mypll/clk0_buf
PHY-1009 : Tag global clock net SCK_dup_3
PHY-1009 : Tag global clock net SCK_syn_5
PHY-1009 : Tag global clock net ad_top/u_AD7266/spi_clk
PHY-1009 : Tag global clock net ad_top/u_AD7266/spi_clk_syn_3
PHY-1009 : Tag global clock net lsm_top/coef_update_dut/clk_i
PHY-1009 : Tag global clock net lsm_top/coef_update_dut/clk_i_syn_3
PHY-1009 : Tag global clock net lsm_top/div40/clk
PHY-1009 : Tag global clock net lsm_top/div40/clk_syn_1
PHY-1009 : Tag global clock net uart_top/UART/clk
PHY-1009 : Tag global clock net uart_top/UART/clk_syn_1
PHY-1009 : Tag global clock net uart_top/clkI160
PHY-1009 : Tag global clock net uart_top/clkI160_syn_3
PHY-1017 : Tag PLL clock net clkSorce_dup_1
PHY-1001 : Clock GCLK Statistics:
RUN-1001 : GCLK Index: 
RUN-1001 : -----------------------------------------------------------
RUN-1001 :   Index  |                    Clock GCLK                    
RUN-1001 : -----------------------------------------------------------
RUN-1001 :     1    |            SCK_dup_3_created_gclkinst            
RUN-1001 :     2    |     ad_top/u_AD7266/spi_clk_created_gclkinst     
RUN-1001 :     3    |  lsm_top/coef_update_dut/clk_i_created_gclkinst  
RUN-1001 :     4    |        lsm_top/div40/clk_created_gclkinst        
RUN-1001 :     5    |               mypll/bufg_feedback                
RUN-1001 :     6    |        uart_top/UART/clk_created_gclkinst        
RUN-1001 :     7    |        uart_top/clkI160_created_gclkinst         
RUN-1001 : -----------------------------------------------------------
RUN-1001 : Clock Nets Connect To GCLK Statistics: 
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Index  |           Leading Net           |  CLK/DATA/IO/PLL Sink(s)  |             Following Net             |  CLK/DATA/IO/PLL Sink(s)  
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------
RUN-1001 :     1    |            SCK_dup_3            |          1/0/0/0          |               SCK_syn_5               |         30/1/1/0          
RUN-1001 :     2    |     ad_top/u_AD7266/spi_clk     |          1/0/0/0          |     ad_top/u_AD7266/spi_clk_syn_3     |         48/1/0/0          
RUN-1001 :     3    |  lsm_top/coef_update_dut/clk_i  |          1/0/0/0          |  lsm_top/coef_update_dut/clk_i_syn_3  |         472/0/0/0         
RUN-1001 :     4    |        lsm_top/div40/clk        |          1/0/0/0          |        lsm_top/div40/clk_syn_1        |         22/0/0/0          
RUN-1001 :     5    |         mypll/clk0_buf          |          1/0/0/0          |        ad_top/u_AD7266/sys_clk        |          3/0/0/0          
RUN-1001 :     6    |        uart_top/UART/clk        |          1/0/0/0          |        uart_top/UART/clk_syn_1        |         43/0/0/0          
RUN-1001 :     7    |        uart_top/clkI160         |          1/0/0/0          |        uart_top/clkI160_syn_3         |          8/1/0/0          
RUN-1001 : ---------------------------------------------------------------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1231 instances
RUN-0007 : 210 luts, 607 seqs, 0 mslices, 370 lslices, 14 pads(hr:12 hp:2), 0 brams, 19 dsps
RUN-1001 : There are total 2518 nets
RUN-1001 : 2021 nets have 2 pins
RUN-1001 : 390 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     20      
RUN-1001 :   No   |  No   |  Yes  |     575     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     12      
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |   2   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 9
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1229 instances, 210 luts, 607 seqs, 370 slices, 19 macros(378 instances: 0 mslices 370 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.57151e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1229.
PHY-3001 : End clustering;  0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 8
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.9036e+06, overlap = 68.1875
PHY-3002 : Step(2): len = 1.67313e+06, overlap = 64.5312
PHY-3002 : Step(3): len = 1.49167e+06, overlap = 28.4375
PHY-3002 : Step(4): len = 1.33061e+06, overlap = 20.25
PHY-3002 : Step(5): len = 1.13439e+06, overlap = 64
PHY-3002 : Step(6): len = 951400, overlap = 24
PHY-3002 : Step(7): len = 864977, overlap = 56
PHY-3002 : Step(8): len = 864977, overlap = 56
PHY-3002 : Step(9): len = 765878, overlap = 16
PHY-3002 : Step(10): len = 736267, overlap = 24
PHY-3002 : Step(11): len = 690781, overlap = 44
PHY-3002 : Step(12): len = 629598, overlap = 20
PHY-3002 : Step(13): len = 570880, overlap = 52
PHY-3002 : Step(14): len = 488722, overlap = 52
PHY-3002 : Step(15): len = 415924, overlap = 24
PHY-3002 : Step(16): len = 386093, overlap = 64
PHY-3002 : Step(17): len = 381521, overlap = 64
PHY-3002 : Step(18): len = 355713, overlap = 56
PHY-3002 : Step(19): len = 350818, overlap = 32
PHY-3002 : Step(20): len = 322425, overlap = 64
PHY-3002 : Step(21): len = 315365, overlap = 68
PHY-3002 : Step(22): len = 273083, overlap = 60
PHY-3002 : Step(23): len = 245429, overlap = 72
PHY-3002 : Step(24): len = 204429, overlap = 72
PHY-3002 : Step(25): len = 176465, overlap = 60
PHY-3002 : Step(26): len = 151692, overlap = 76
PHY-3002 : Step(27): len = 144043, overlap = 76
PHY-3002 : Step(28): len = 127440, overlap = 68
PHY-3002 : Step(29): len = 109484, overlap = 72
PHY-3002 : Step(30): len = 101274, overlap = 76
PHY-3002 : Step(31): len = 99568.5, overlap = 76
PHY-3002 : Step(32): len = 93804.9, overlap = 76
PHY-3002 : Step(33): len = 82180.3, overlap = 76
PHY-3002 : Step(34): len = 81039.1, overlap = 76
PHY-3002 : Step(35): len = 80765.4, overlap = 76
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.10634e-07
PHY-3002 : Step(36): len = 81899.6, overlap = 76
PHY-3002 : Step(37): len = 82877.8, overlap = 76
PHY-3002 : Step(38): len = 83246.8, overlap = 76
PHY-3002 : Step(39): len = 80395.7, overlap = 76
PHY-3002 : Step(40): len = 78077.5, overlap = 76
PHY-3002 : Step(41): len = 73892, overlap = 76
PHY-3002 : Step(42): len = 74700.3, overlap = 76
PHY-3002 : Step(43): len = 74958, overlap = 76
PHY-3002 : Step(44): len = 75560.9, overlap = 76
PHY-3002 : Step(45): len = 74082.5, overlap = 76
PHY-3002 : Step(46): len = 72003.5, overlap = 76
PHY-3002 : Step(47): len = 69619.5, overlap = 76
PHY-3002 : Step(48): len = 69496.7, overlap = 76
PHY-3002 : Step(49): len = 71002.7, overlap = 76
PHY-3002 : Step(50): len = 69596.5, overlap = 76
PHY-3002 : Step(51): len = 67087.6, overlap = 76
PHY-3002 : Step(52): len = 66617.2, overlap = 76
PHY-3002 : Step(53): len = 65966.9, overlap = 76
PHY-3002 : Step(54): len = 66787.7, overlap = 76
PHY-3002 : Step(55): len = 67299.9, overlap = 76
PHY-3002 : Step(56): len = 65855.8, overlap = 76.25
PHY-3002 : Step(57): len = 64979.4, overlap = 76.1562
PHY-3002 : Step(58): len = 64240.1, overlap = 76.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.42127e-06
PHY-3002 : Step(59): len = 70708.2, overlap = 76.1875
PHY-3002 : Step(60): len = 72195.1, overlap = 76.2188
PHY-3002 : Step(61): len = 72195.1, overlap = 76.2188
PHY-3002 : Step(62): len = 71437.6, overlap = 76.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.84254e-06
PHY-3002 : Step(63): len = 79467.7, overlap = 76.0625
PHY-3002 : Step(64): len = 81114.3, overlap = 76.0625
PHY-3002 : Step(65): len = 81794.4, overlap = 72
PHY-3002 : Step(66): len = 83452, overlap = 72
PHY-3002 : Step(67): len = 82811.9, overlap = 72
PHY-3002 : Step(68): len = 80682.2, overlap = 72
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.68508e-06
PHY-3002 : Step(69): len = 86444, overlap = 72
PHY-3002 : Step(70): len = 86832.2, overlap = 72
PHY-3002 : Step(71): len = 87485.2, overlap = 72
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.13702e-05
PHY-3002 : Step(72): len = 91232, overlap = 72
PHY-3002 : Step(73): len = 91704.8, overlap = 72
PHY-3002 : Step(74): len = 91704.8, overlap = 72
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.27403e-05
PHY-3002 : Step(75): len = 93780, overlap = 72
PHY-3002 : Step(76): len = 93985.5, overlap = 72
PHY-3002 : Step(77): len = 94161.2, overlap = 72
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 4.54806e-05
PHY-3002 : Step(78): len = 95125.8, overlap = 72
PHY-3002 : Step(79): len = 95367.6, overlap = 72
PHY-3002 : Step(80): len = 95444, overlap = 72
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 9.09612e-05
PHY-3002 : Step(81): len = 95729.2, overlap = 72
PHY-3002 : Step(82): len = 95863.7, overlap = 72
PHY-3002 : Step(83): len = 95912.8, overlap = 72
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000181922
PHY-3002 : Step(84): len = 96013.2, overlap = 72
PHY-3002 : Step(85): len = 95944.4, overlap = 72
PHY-3002 : Step(86): len = 95918, overlap = 72
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000363845
PHY-3002 : Step(87): len = 96206.6, overlap = 72
PHY-3002 : Step(88): len = 96217.2, overlap = 72
PHY-3002 : Step(89): len = 96237, overlap = 72
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00072769
PHY-3002 : Step(90): len = 96198.7, overlap = 72
PHY-3002 : Step(91): len = 96181.9, overlap = 72
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.01473e-06
PHY-3002 : Step(92): len = 114953, overlap = 80.875
PHY-3002 : Step(93): len = 121393, overlap = 80.7812
PHY-3002 : Step(94): len = 131787, overlap = 80.75
PHY-3002 : Step(95): len = 139325, overlap = 44.6562
PHY-3002 : Step(96): len = 118001, overlap = 76.5312
PHY-3002 : Step(97): len = 116581, overlap = 76.5312
PHY-3002 : Step(98): len = 119805, overlap = 72.5312
PHY-3002 : Step(99): len = 123139, overlap = 72.5625
PHY-3002 : Step(100): len = 123949, overlap = 68.625
PHY-3002 : Step(101): len = 116197, overlap = 72.7812
PHY-3002 : Step(102): len = 111248, overlap = 68.8125
PHY-3002 : Step(103): len = 110354, overlap = 67.6875
PHY-3002 : Step(104): len = 116578, overlap = 39.1875
PHY-3002 : Step(105): len = 119424, overlap = 34.2188
PHY-3002 : Step(106): len = 114508, overlap = 30.125
PHY-3002 : Step(107): len = 106299, overlap = 42.125
PHY-3002 : Step(108): len = 108492, overlap = 42.0938
PHY-3002 : Step(109): len = 110125, overlap = 34.0625
PHY-3002 : Step(110): len = 104525, overlap = 34.0625
PHY-3002 : Step(111): len = 103926, overlap = 30.0625
PHY-3002 : Step(112): len = 106219, overlap = 32.7188
PHY-3002 : Step(113): len = 104946, overlap = 40.75
PHY-3002 : Step(114): len = 98115.2, overlap = 40.75
PHY-3002 : Step(115): len = 95762.1, overlap = 36.75
PHY-3002 : Step(116): len = 96306.8, overlap = 32.75
PHY-3002 : Step(117): len = 97486.4, overlap = 32.75
PHY-3002 : Step(118): len = 97266.5, overlap = 32.75
PHY-3002 : Step(119): len = 96712.2, overlap = 32.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.02947e-06
PHY-3002 : Step(120): len = 101469, overlap = 28.75
PHY-3002 : Step(121): len = 100828, overlap = 28.75
PHY-3002 : Step(122): len = 101293, overlap = 28.7812
PHY-3002 : Step(123): len = 102995, overlap = 28.7188
PHY-3002 : Step(124): len = 103297, overlap = 28.7188
PHY-3002 : Step(125): len = 103643, overlap = 28.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.05893e-06
PHY-3002 : Step(126): len = 107605, overlap = 24.7188
PHY-3002 : Step(127): len = 107915, overlap = 24.7188
PHY-3002 : Step(128): len = 108323, overlap = 24.7188
PHY-3002 : Step(129): len = 109052, overlap = 24.7188
PHY-3002 : Step(130): len = 109129, overlap = 24.7188
PHY-3002 : Step(131): len = 107707, overlap = 24.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.11786e-06
PHY-3002 : Step(132): len = 110441, overlap = 28.7188
PHY-3002 : Step(133): len = 109923, overlap = 28.7188
PHY-3002 : Step(134): len = 109793, overlap = 28.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.489e-05
PHY-3002 : Step(135): len = 112716, overlap = 20.7188
PHY-3002 : Step(136): len = 112273, overlap = 16.7188
PHY-3002 : Step(137): len = 112847, overlap = 12.7188
PHY-3002 : Step(138): len = 113810, overlap = 12.7188
PHY-3002 : Step(139): len = 114124, overlap = 12.7188
PHY-3002 : Step(140): len = 115291, overlap = 12.75
PHY-3002 : Step(141): len = 116004, overlap = 8.75
PHY-3002 : Step(142): len = 115330, overlap = 8.75
PHY-3002 : Step(143): len = 115791, overlap = 12.75
PHY-3002 : Step(144): len = 115762, overlap = 12.75
PHY-3002 : Step(145): len = 115285, overlap = 12.75
PHY-3002 : Step(146): len = 115003, overlap = 12.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.978e-05
PHY-3002 : Step(147): len = 116145, overlap = 12.75
PHY-3002 : Step(148): len = 118103, overlap = 4.75
PHY-3002 : Step(149): len = 119263, overlap = 4.75
PHY-3002 : Step(150): len = 119631, overlap = 4.75
PHY-3002 : Step(151): len = 119140, overlap = 4.75
PHY-3002 : Step(152): len = 119253, overlap = 4.75
PHY-3002 : Step(153): len = 119296, overlap = 4.75
PHY-3002 : Step(154): len = 119189, overlap = 4.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.95601e-05
PHY-3002 : Step(155): len = 119151, overlap = 4.75
PHY-3002 : Step(156): len = 119445, overlap = 4.78125
PHY-3002 : Step(157): len = 119660, overlap = 4.78125
PHY-3002 : Step(158): len = 119598, overlap = 4.78125
PHY-3002 : Step(159): len = 119658, overlap = 4.78125
PHY-3002 : Step(160): len = 119696, overlap = 4.78125
PHY-3002 : Step(161): len = 119632, overlap = 4.78125
PHY-3002 : Step(162): len = 119733, overlap = 4.78125
PHY-3002 : Step(163): len = 119912, overlap = 4.78125
PHY-3002 : Step(164): len = 119991, overlap = 4.8125
PHY-3002 : Step(165): len = 119749, overlap = 4.8125
PHY-3002 : Step(166): len = 119749, overlap = 4.8125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00011912
PHY-3002 : Step(167): len = 119969, overlap = 4.8125
PHY-3002 : Step(168): len = 119945, overlap = 4.75
PHY-3002 : Step(169): len = 120013, overlap = 4.75
PHY-3002 : Step(170): len = 120115, overlap = 4.71875
PHY-3002 : Step(171): len = 120211, overlap = 4.75
PHY-3002 : Step(172): len = 120264, overlap = 4.8125
PHY-3002 : Step(173): len = 120301, overlap = 4.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00023824
PHY-3002 : Step(174): len = 120482, overlap = 4.8125
PHY-3002 : Step(175): len = 120532, overlap = 4.8125
PHY-3002 : Step(176): len = 120625, overlap = 4.8125
PHY-3002 : Step(177): len = 120757, overlap = 4.8125
PHY-3002 : Step(178): len = 120707, overlap = 4.8125
PHY-3002 : Step(179): len = 120707, overlap = 4.8125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00047648
PHY-3002 : Step(180): len = 120809, overlap = 4.8125
PHY-3002 : Step(181): len = 120791, overlap = 4.8125
PHY-3002 : Step(182): len = 121004, overlap = 4.8125
PHY-3002 : Step(183): len = 121106, overlap = 4.8125
PHY-3002 : Step(184): len = 121108, overlap = 4.8125
PHY-3002 : Step(185): len = 121108, overlap = 4.8125
PHY-3002 : Step(186): len = 121076, overlap = 4.84375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000952961
PHY-3002 : Step(187): len = 121117, overlap = 4.84375
PHY-3002 : Step(188): len = 121215, overlap = 4.84375
PHY-3002 : Step(189): len = 121591, overlap = 4.84375
PHY-3002 : Step(190): len = 121599, overlap = 4.78125
PHY-3002 : Step(191): len = 121541, overlap = 4.78125
PHY-3002 : Step(192): len = 121541, overlap = 4.78125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00190592
PHY-3002 : Step(193): len = 121596, overlap = 4.75
PHY-3002 : Step(194): len = 121596, overlap = 4.75
PHY-3002 : Step(195): len = 121596, overlap = 4.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00381184
PHY-3002 : Step(196): len = 121596, overlap = 4.75
PHY-3002 : Step(197): len = 121596, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040532s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (38.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2518.
PHY-1001 : Global iterations in 20 thread ...
PHY-1002 : len = 146336, over cnt = 191(0%), over = 754, worst = 21
PHY-1001 : End global iterations;  0.111948s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.53, top5 = 9.41, top10 = 4.71, top15 = 3.14.
PHY-3001 : End congestion estimation;  0.923569s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (8.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.26354e-06
PHY-3002 : Step(198): len = 123221, overlap = 2.25
PHY-3002 : Step(199): len = 123345, overlap = 2.28125
PHY-3002 : Step(200): len = 118202, overlap = 2.28125
PHY-3002 : Step(201): len = 118397, overlap = 2.21875
PHY-3002 : Step(202): len = 116669, overlap = 2.75
PHY-3002 : Step(203): len = 115185, overlap = 5.59375
PHY-3002 : Step(204): len = 111746, overlap = 5.03125
PHY-3002 : Step(205): len = 109498, overlap = 6.375
PHY-3002 : Step(206): len = 109256, overlap = 6.1875
PHY-3002 : Step(207): len = 108362, overlap = 10.3438
PHY-3002 : Step(208): len = 108242, overlap = 10.3125
PHY-3002 : Step(209): len = 106806, overlap = 10.7812
PHY-3002 : Step(210): len = 106866, overlap = 10.8125
PHY-3002 : Step(211): len = 106881, overlap = 10.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.52708e-06
PHY-3002 : Step(212): len = 106280, overlap = 10.6562
PHY-3002 : Step(213): len = 106482, overlap = 10.5
PHY-3002 : Step(214): len = 106635, overlap = 10.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.70542e-05
PHY-3002 : Step(215): len = 106109, overlap = 10.3438
PHY-3002 : Step(216): len = 106109, overlap = 10.3438
PHY-3002 : Step(217): len = 105777, overlap = 10.2812
PHY-3002 : Step(218): len = 105777, overlap = 10.2812
PHY-3002 : Step(219): len = 105808, overlap = 10.4062
PHY-3002 : Step(220): len = 105808, overlap = 10.4062
PHY-3002 : Step(221): len = 105577, overlap = 10.2812
PHY-3002 : Step(222): len = 105577, overlap = 10.2812
PHY-3002 : Step(223): len = 105564, overlap = 10.25
PHY-3002 : Step(224): len = 105564, overlap = 10.25
PHY-3002 : Step(225): len = 105379, overlap = 10.25
PHY-3002 : Step(226): len = 105379, overlap = 10.25
PHY-3002 : Step(227): len = 105429, overlap = 10.0625
PHY-3002 : Step(228): len = 105429, overlap = 10.0625
PHY-3002 : Step(229): len = 105222, overlap = 10.0625
PHY-3002 : Step(230): len = 105222, overlap = 10.0625
PHY-3002 : Step(231): len = 105193, overlap = 10.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.41083e-05
PHY-3002 : Step(232): len = 105843, overlap = 9.09375
PHY-3002 : Step(233): len = 106003, overlap = 8.90625
PHY-3002 : Step(234): len = 106244, overlap = 8.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.82166e-05
PHY-3002 : Step(235): len = 106553, overlap = 8.03125
PHY-3002 : Step(236): len = 106553, overlap = 8.03125
PHY-3002 : Step(237): len = 106507, overlap = 7.90625
PHY-3002 : Step(238): len = 106507, overlap = 7.90625
PHY-3002 : Step(239): len = 106603, overlap = 7.65625
PHY-3002 : Step(240): len = 106603, overlap = 7.65625
PHY-3002 : Step(241): len = 106769, overlap = 7.625
PHY-3002 : Step(242): len = 106769, overlap = 7.625
PHY-3002 : Step(243): len = 106779, overlap = 7.625
PHY-3002 : Step(244): len = 106779, overlap = 7.625
PHY-3002 : Step(245): len = 106854, overlap = 7.59375
PHY-3002 : Step(246): len = 106854, overlap = 7.59375
PHY-3002 : Step(247): len = 107061, overlap = 7.65625
PHY-3002 : Step(248): len = 107061, overlap = 7.65625
PHY-3002 : Step(249): len = 106925, overlap = 7.65625
PHY-3002 : Step(250): len = 107096, overlap = 7.65625
PHY-3002 : Step(251): len = 107096, overlap = 7.65625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000136433
PHY-3002 : Step(252): len = 108212, overlap = 4.0625
PHY-3002 : Step(253): len = 108482, overlap = 4
PHY-3002 : Step(254): len = 108697, overlap = 4.0625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000272867
PHY-3002 : Step(255): len = 108907, overlap = 4.5625
PHY-3002 : Step(256): len = 108907, overlap = 4.5625
PHY-3002 : Step(257): len = 108997, overlap = 4.4375
PHY-3002 : Step(258): len = 108997, overlap = 4.4375
PHY-3002 : Step(259): len = 108645, overlap = 4.15625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000517343
PHY-3002 : Step(260): len = 109142, overlap = 3.8125
PHY-3002 : Step(261): len = 109142, overlap = 3.8125
PHY-3002 : Step(262): len = 109064, overlap = 4.0625
PHY-3002 : Step(263): len = 109064, overlap = 4.0625
PHY-3002 : Step(264): len = 109117, overlap = 3.90625
PHY-3002 : Step(265): len = 109117, overlap = 3.90625
PHY-3002 : Step(266): len = 109006, overlap = 4.09375
OPT-1001 : Total overflow 51.72 peak overflow 2.53
PHY-3001 : Spreading for sector grids.
PHY-3001 : End spreading;  0.014673s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 51.72 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in Manhattan mode
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 14650, tnet num: 6572, tinst num: 1301, tnode num: 16642, tedge num: 70518.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.404250s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (19.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.423928s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (18.4%)

OPT-1001 : Current memory(MB): used = 1108, reserve = 1111, peak = 1108.
OPT-1001 : Start remap optimization ...
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002095s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : RemapOpt: identify 0 lut pair candidates and remap 0 pairs successfully
OPT-1001 : End remap optimization;  0.002181s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : End physical optimization;  0.467193s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (20.1%)

PHY-3001 : Start packing ...
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 14650, tnet num: 6572, tinst num: 1301, tnode num: 16642, tedge num: 70518.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6572 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1310 clock pins, and constraint 1992 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 522/984 primitive instances ...
SYN-1032 : 2299/267 useful/useless nets, 700/0 useful/useless insts
PHY-3001 : End packing;  0.632106s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (29.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 652 instances
RUN-1001 : 0 mslices, 608 lslices, 14 pads(hr:12 hp:2), 0 brams, 19 dsps
RUN-1001 : There are total 2251 nets
RUN-1001 : 1891 nets have 2 pins
RUN-1001 : 263 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 14 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 650 instances, 608 slices, 19 macros(378 instances: 0 mslices 370 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 106106, Over = 1.875
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 147/2251.
PHY-1001 : Global iterations in 20 thread ...
PHY-1002 : len = 127216, over cnt = 109(0%), over = 206, worst = 9
PHY-1002 : len = 128960, over cnt = 64(0%), over = 99, worst = 4
PHY-1002 : len = 129680, over cnt = 7(0%), over = 9, worst = 3
PHY-1002 : len = 129968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.372605s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (16.8%)

PHY-1001 : Congestion index: top1 = 27.32, top5 = 7.88, top10 = 3.94, top15 = 2.63.
PHY-3001 : End congestion estimation;  0.993970s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (29.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(267): len = 103259, overlap = 3.5
PHY-3002 : Step(268): len = 103259, overlap = 3.5
PHY-3002 : Step(269): len = 102360, overlap = 3.5
PHY-3002 : Step(270): len = 102360, overlap = 3.5
PHY-3002 : Step(271): len = 102051, overlap = 7.25
PHY-3002 : Step(272): len = 102051, overlap = 7.25
PHY-3002 : Step(273): len = 101458, overlap = 7.5
PHY-3002 : Step(274): len = 101458, overlap = 7.5
PHY-3002 : Step(275): len = 101235, overlap = 7.875
PHY-3002 : Step(276): len = 101235, overlap = 7.875
PHY-3002 : Step(277): len = 100782, overlap = 8
PHY-3002 : Step(278): len = 100782, overlap = 8
PHY-3002 : Step(279): len = 100586, overlap = 8
PHY-3002 : Step(280): len = 100586, overlap = 8
PHY-3002 : Step(281): len = 100272, overlap = 8.375
PHY-3002 : Step(282): len = 100272, overlap = 8.375
PHY-3002 : Step(283): len = 100047, overlap = 8.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000592095
PHY-3002 : Step(284): len = 99888.4, overlap = 7.875
PHY-3002 : Step(285): len = 99925.4, overlap = 7.875
PHY-3002 : Step(286): len = 99925.4, overlap = 7.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.161665s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.3%)

PHY-3001 : Trial Legalized: Len = 127192
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 167/2251.
PHY-1001 : Global iterations in 20 thread ...
PHY-1002 : len = 149952, over cnt = 50(0%), over = 92, worst = 4
PHY-1002 : len = 150608, over cnt = 24(0%), over = 39, worst = 4
PHY-1002 : len = 151312, over cnt = 2(0%), over = 4, worst = 3
PHY-1002 : len = 151408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.497277s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (44.0%)

PHY-1001 : Congestion index: top1 = 27.87, top5 = 9.10, top10 = 4.55, top15 = 3.03.
PHY-3001 : End congestion estimation;  1.142132s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (42.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(287): len = 117252, overlap = 0
PHY-3002 : Step(288): len = 116567, overlap = 0
PHY-3002 : Step(289): len = 115736, overlap = 0
PHY-3002 : Step(290): len = 114188, overlap = 0
PHY-3002 : Step(291): len = 114229, overlap = 0
PHY-3002 : Step(292): len = 114229, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035738s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (43.7%)

PHY-3001 : Legalized: Len = 122001, Over = 0
PHY-3001 : Design contains 1 ce signals.
PHY-3001 : Spreading for sector grids.
PHY-3001 : Spreading for clock grids.
PHY-3001 : clock grid count for 41 x 8 grids
PHY-3001 : Spreading for plb grids.
PHY-3001 : Iter 1: 4 overflows spread with total dist 36 and max dist 8.
PHY-3001 : total displace: 9688, max displace: 25.
PHY-3001 : End spreading;  0.098972s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (15.8%)

PHY-3001 : Final: Len = 122011, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 803/2251.
PHY-1001 : Global iterations in 20 thread ...
PHY-1002 : len = 144368, over cnt = 40(0%), over = 60, worst = 4
PHY-1002 : len = 144720, over cnt = 24(0%), over = 31, worst = 4
PHY-1002 : len = 145136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 145168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275924s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (39.6%)

PHY-1001 : Congestion index: top1 = 28.62, top5 = 8.86, top10 = 4.43, top15 = 2.95.
PHY-1001 : End incremental global routing;  0.898677s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (59.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13615, tnet num: 6305, tinst num: 722, tnode num: 15364, tedge num: 69671.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.779134s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (40.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.713169s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (50.2%)

OPT-1001 : Current memory(MB): used = 1138, reserve = 1142, peak = 1138.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.003765s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : Successfully optimized 0 instances
OPT-1001 : End pin optimization;  0.043856s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (35.6%)

PHY-1001 : Beeline DP, 27 out of 83 (32.53)%; hop = 41.
PHY-1001 : Beeline DP, 9 out of 66 (13.64)%; hop = 12.
PHY-1001 : Beeline DP, 8 out of 66 (12.12)%; hop = 10.
PHY-1001 : Beeline DP, 7 out of 63 (11.11)%; hop = 8.
PHY-1001 : Beeline DP, 6 out of 61 (9.84)%; hop = 8.
PHY-1001 : Beeline optimization intraPLB, 26 1-hop(11.56%), 60 2-hop(26.67%), 43 3-hop(19.11%), 96 others (42.67%)
PHY-1001 :  0.244635s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (51.1%)

RUN-1001 : Beeline optimization outerPLB: 1-hop 62, 2-hop 114, 3-hop 63, 4-hop 15, other 34 
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002286s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Stop: WNS 2147483647 TNS 0 NUM_FEPS 0
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 1092/2251.
PHY-1001 : Global iterations in 20 thread ...
PHY-1002 : len = 144816, over cnt = 5(0%), over = 7, worst = 3
PHY-1002 : len = 144928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.097778s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.41, top5 = 8.79, top10 = 4.39, top15 = 2.93.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.004358s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.992366
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.996609s wall, 1.578125s user + 0.031250s system = 1.609375s CPU (53.7%)

RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |      0      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     575     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |   5   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 20
PHY-1001 : Populate physical database on model top.
RUN-1003 : finish command "place" in  16.879298s wall, 4.609375s user + 0.734375s system = 5.343750s CPU (31.7%)

RUN-1004 : used memory is 1106 MB, reserved memory is 1120 MB, peak memory is 1176 MB
RUN-1002 : start command "export_db fpga_prj_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route phy_sim_model on"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |     on     |       off        |   *    
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Populate physical database on model top.
PHY-1001 : Working orders of clock nets being processed in bank assignment:
PHY-1001 : lsm_top/coef_update_dut/clk_i_syn_3;
PHY-1001 : uart_top/UART/clk_syn_1;
PHY-1001 : ad_top/u_AD7266/spi_clk_syn_3;
PHY-1001 : SCK_syn_5;
PHY-1001 : lsm_top/div40/clk_syn_1;
PHY-1001 : uart_top/clkI160_syn_3;
PHY-1001 : ad_top/u_AD7266/sys_clk;
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 2 out of 12
RUN-1001 : -----------------------------------------------------------------------
RUN-1001 :   Bank  |       Leading Clock       |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------
RUN-1001 :    0    |  lsm_top/div40/clk_syn_1  |         22         |                
RUN-1001 :    1    |  ad_top/u_AD7266/sys_clk  |         1          |                
RUN-1001 : -----------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 2 out of 12
RUN-1001 : -----------------------------------------------------------------------------
RUN-1001 :   Bank  |          Leading Clock          |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------
RUN-1001 :    0    |     uart_top/UART/clk_syn_1     |         22         |                
RUN-1001 :    1    |  ad_top/u_AD7266/spi_clk_syn_3  |         7          |                
RUN-1001 : -----------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 4 out of 12
RUN-1001 : -----------------------------------------------------------------------------------
RUN-1001 :   Bank  |             Leading Clock             |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------------
RUN-1001 :    0    |  lsm_top/coef_update_dut/clk_i_syn_3  |         82         |                
RUN-1001 :    1    |     ad_top/u_AD7266/spi_clk_syn_3     |         23         |                
RUN-1001 :    2    |               SCK_syn_5               |         23         |                
RUN-1001 :    3    |        ad_top/u_AD7266/sys_clk        |         1          |                
RUN-1001 : -----------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 3 out of 12
RUN-1001 : -----------------------------------------------------------------------------------
RUN-1001 :   Bank  |             Leading Clock             |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------------
RUN-1001 :    0    |  lsm_top/coef_update_dut/clk_i_syn_3  |        182         |                
RUN-1001 :    1    |        uart_top/UART/clk_syn_1        |         19         |                
RUN-1001 :    2    |        uart_top/clkI160_syn_3         |         6          |                
RUN-1001 : -----------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 1 out of 12
RUN-1001 : -----------------------------------------------------------------------------------
RUN-1001 :   Bank  |             Leading Clock             |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------------
RUN-1001 :    0    |  lsm_top/coef_update_dut/clk_i_syn_3  |         22         |                
RUN-1001 : -----------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 1 out of 12
RUN-1001 : -----------------------------------------------------------------------------------
RUN-1001 :   Bank  |             Leading Clock             |  Regional Fanouts  |  Clock Buffer  
RUN-1001 : -----------------------------------------------------------------------------------
RUN-1001 :    0    |  lsm_top/coef_update_dut/clk_i_syn_3  |         94         |                
RUN-1001 : -----------------------------------------------------------------------------------
PHY-1001 : Populate physical database on model top.
PHY-1001 : Route runs in 20 thread(s)
RUN-1001 : There are total 763 instances
RUN-1001 : 0 mslices, 608 lslices, 14 pads(hr:12 hp:2), 0 brams, 19 dsps
RUN-1001 : There are total 2358 nets
RUN-1001 : 1897 nets have 2 pins
RUN-1001 : 319 nets have [3 - 5] pins
RUN-1001 : 110 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13615, tnet num: 6305, tinst num: 833, tnode num: 15364, tedge num: 69671.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 0 mslices, 608 lslices, 14 pads(hr:12 hp:2), 0 brams, 19 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1058 clock pins, and constraint 1749 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 20 thread ...
PHY-1002 : len = 143072, over cnt = 62(0%), over = 104, worst = 4
PHY-1002 : len = 143824, over cnt = 36(0%), over = 55, worst = 4
PHY-1002 : len = 144672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.438064s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (60.6%)

PHY-1001 : Congestion index: top1 = 27.67, top5 = 8.45, top10 = 4.22, top15 = 2.82.
PHY-1001 : End global routing;  1.047942s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (50.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 1226, reserve = 1236, peak = 1226.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
RUN-1001 : Constructing routing connections.
PHY-1001 : Generate nets ...
PHY-1001 : Current memory(MB): used = 2573, reserve = 2594, peak = 2573.
PHY-1001 : End build detailed router design. 7.131309s wall, 86.031250s user + 0.484375s system = 86.515625s CPU (1213.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Tile base routing.....
PHY-1001 : 9 nets need to preroute.
PHY-1001 : Current memory(MB): used = 2574, reserve = 2596, peak = 2575.
PHY-1001 : End phase 1; 0.067778s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (576.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 48256, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 6.224419s wall, 2.687500s user + 0.078125s system = 2.765625s CPU (44.4%)

PHY-1001 : Current memory(MB): used = 2676, reserve = 2701, peak = 2676.
PHY-1001 : End phase 2; 6.267607s wall, 2.687500s user + 0.078125s system = 2.765625s CPU (44.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 57% nets.
PHY-1022 : len = 219552, over cnt = 395(0%), over = 407, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 2681, reserve = 2705, peak = 2681.
PHY-1001 : End initial routed; 0.705245s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (68.7%)

PHY-1001 : Current memory(MB): used = 2681, reserve = 2705, peak = 2681.
PHY-1001 : End phase 3; 0.705293s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (68.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Update congestion.....
PHY-1001 : top1 = 25.88(S31.77, N27.21, E23.29, W21.74, I19.33, O21.09), top5 = 7.79(S8.41, N7.40, E6.86, W5.28, I3.86, O4.21)
PHY-1001 : top10 = 3.90(S4.21, N3.70, E3.43, W2.64, I1.93, O2.11), top15 = 2.60(S2.80, N2.47, E2.29, W1.76, I1.29, O1.40)
PHY-1001 : End update congestion; 0.881153s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (60.3%)

PHY-0007 : Phase: 4; Congestion: {25.88, 7.79, 3.90, 2.60}; Timing: {7.993ns, 0.000ns, 0}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 222736, over cnt = 129(0%), over = 131, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 0.249521s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (81.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 224320, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.172642s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (36.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 224576, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.081841s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (38.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 224576, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.068220s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (45.8%)

PHY-1001 : Commit to database.....
PHY-1001 : End commit to database; 0.017350s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Current memory(MB): used = 2861, reserve = 2902, peak = 2867.
PHY-1001 : End phase 4; 1.958556s wall, 1.296875s user + 0.046875s system = 1.343750s CPU (68.6%)

PHY-1003 : Routed, final wirelength = 224576
RUN-1001 : Clock region assignment statistics:
RUN-1001 : Clock Region s_0_l [0,0][38,39]; Utilization: 3 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |      Assigned Clock       |           Route Clock           |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  lsm_top/div40/clk_syn_1  |  ad_top/u_AD7266/spi_clk_syn_3  |   *    |         22         
RUN-1001 :    1    |  ad_top/u_AD7266/sys_clk  |     ad_top/u_AD7266/sys_clk     |        |         1          
RUN-1001 :    10   |                           |     lsm_top/div40/clk_syn_1     |   *    |         0          
RUN-1001 : ------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_0_r [39,0][81,39]; Utilization: 2 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |         Assigned Clock          |           Route Clock           |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |     uart_top/UART/clk_syn_1     |     uart_top/UART/clk_syn_1     |        |         22         
RUN-1001 :    1    |  ad_top/u_AD7266/spi_clk_syn_3  |  ad_top/u_AD7266/spi_clk_syn_3  |        |         7          
RUN-1001 : ------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_l [0,40][38,79]; Utilization: 4 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |            Assigned Clock             |              Route Clock              |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  lsm_top/coef_update_dut/clk_i_syn_3  |  lsm_top/coef_update_dut/clk_i_syn_3  |        |         82         
RUN-1001 :    1    |     ad_top/u_AD7266/spi_clk_syn_3     |     ad_top/u_AD7266/spi_clk_syn_3     |        |         23         
RUN-1001 :    2    |               SCK_syn_5               |               SCK_syn_5               |        |         23         
RUN-1001 :    3    |        ad_top/u_AD7266/sys_clk        |        ad_top/u_AD7266/sys_clk        |        |         1          
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_1_r [39,40][81,79]; Utilization: 3 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |            Assigned Clock             |              Route Clock              |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  lsm_top/coef_update_dut/clk_i_syn_3  |  lsm_top/coef_update_dut/clk_i_syn_3  |        |        182         
RUN-1001 :    1    |        uart_top/UART/clk_syn_1        |        uart_top/UART/clk_syn_1        |        |         19         
RUN-1001 :    2    |        uart_top/clkI160_syn_3         |        uart_top/clkI160_syn_3         |        |         6          
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_l [0,80][38,119]; Utilization: 2 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |            Assigned Clock             |              Route Clock              |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  lsm_top/coef_update_dut/clk_i_syn_3  |               SCK_syn_5               |   *    |         22         
RUN-1001 :    1    |                                       |  lsm_top/coef_update_dut/clk_i_syn_3  |   *    |         0          
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 : Clock Region s_2_r [39,80][71,119]; Utilization: 1 out of 12
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :   Bank  |            Assigned Clock             |              Route Clock              |  Note  |  Regional Fanouts  
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
RUN-1001 :    0    |  lsm_top/coef_update_dut/clk_i_syn_3  |  lsm_top/coef_update_dut/clk_i_syn_3  |        |         94         
RUN-1001 : ------------------------------------------------------------------------------------------------------------------
PHY-1001 : Current memory(MB): used = 2861, reserve = 2902, peak = 2867.
PHY-1001 : End export database. 0.042012s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.4%)

PHY-1001 : End detail routing;  16.837611s wall, 91.265625s user + 0.609375s system = 91.875000s CPU (545.7%)

RUN-1003 : finish command "route" in  20.519665s wall, 92.953125s user + 0.656250s system = 93.609375s CPU (456.2%)

RUN-1004 : used memory is 2655 MB, reserved memory is 2698 MB, peak memory is 2867 MB
RUN-1002 : start command "report_area -io_info -file fpga_prj_phy.area"
SYN-4034 : The count of slices with lut is 145.
SYN-4035 : The count of slices with lut+ripple is 370.
RUN-1001 : standard
***Report Model: top Device: PH1A90SBG484***

Design Statistics
#IO                        14
  #input                    4
  #output                  10
  #inout                    0
#lut6                     145   out of  64320    0.23%
#reg                      607
  #slice reg              607   out of 128640    0.47%
  #pad reg                  0

Utilization Statistics
#slice                    608   out of  64320    0.95%
  #used ram                 0
    #dram                   0
    #shifter                0
  #used logic             608
    #with luts            145
    #with adder           370
    #reg only              93
#feedthrough               66
#f7mux                      0   out of  32160    0.00%
#f8mux                      0   out of  16080    0.00%
#dsp                       19   out of    240    7.92%
#eram                       0   out of    272    0.00%
  #eram20k                  0
  #fifo20k                  0
#pad                       14   out of    260    5.38%
#pll                        1   out of     12    8.33%
#pcie                       0   out of      1    0.00%
#serdes                     0   out of      2    0.00%
#gclk                       7   out of     32   21.88%
#lclk                       0   out of     32    0.00%
#mlclk                      0   out of     16    0.00%
#ioclk                      0   out of     24    0.00%

Clock Resource Statistics
Index     ClockNet                         Type            DriverType         Driver                               ClockFanout
#1        lsm_top/coef_update_dut/clk_i    InferredGclk    lslice             lsm_top/div40/out_reg_syn_3.oqb      380
#2        uart_top/UART/clk                InferredGclk    pll                mypll/pll_inst.clkc2                 41
#3        ad_top/u_AD7266/spi_clk          InferredGclk    lslice             ad_top/u_AD7266/reg21_syn_23.oqb     29
#4        lsm_top/div40/clk                InferredGclk    pll                mypll/pll_inst.clkc1                 22
#5        SCK_dup_3                        InferredGclk    lslice             ad_top/u_AD7266/SCK_reg_syn_3.oqb    21
#6        uart_top/clkI160                 InferredGclk    lslice             uart_top/div160/out_reg_syn_3.oqb    5
#7        mypll/clk0_buf                   UserGclk        pll                mypll/pll_inst.clkc0                 2


Detailed IO Report

       Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
      adAIn           INPUT        B15        LVCMOS33          N/A          PULLUP      NONE    
      adBIn           INPUT        A19        LVCMOS33          N/A          PULLUP      NONE    
     clkSorce         INPUT        N18        LVCMOS33          N/A          PULLUP      NONE    
    resetSorce        INPUT         K4        LVCMOS18          N/A          PULLUP      NONE    
   AD_A2_A0[2]       OUTPUT        J16        LVCMOS33           8            NONE       NONE    
   AD_A2_A0[1]       OUTPUT        J17        LVCMOS33           8            NONE       NONE    
   AD_A2_A0[0]       OUTPUT        D19        LVCMOS33           8            NONE       NONE    
        CS           OUTPUT        D20        LVCMOS33           8            NONE       NONE    
     RD_DONE         OUTPUT         T6        LVCMOS18           8           PULLUP      NONE    
       SCK           OUTPUT        B18        LVCMOS33           8            NONE       NONE    
  Vdd_fmc_adj[2]     OUTPUT        H12        LVCMOS18           8            NONE       NONE    
  Vdd_fmc_adj[1]     OUTPUT        G10        LVCMOS18           8            NONE       NONE    
  Vdd_fmc_adj[0]     OUTPUT        G11        LVCMOS18           8            NONE       NONE    
       txd           OUTPUT        R22        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance            |Module      |lut     |ripple  |seq     |eram    |dsp     |dram    |shifter |f7mux   |f8mux   |pll     |serdes  |pcie    |ddr     |
+------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                 |top         |145     |370     |607     |0       |19      |0       |0       |0       |0       |1       |0       |0       |0       |
|  ad_top            |ad_top      |77      |0       |80      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    u_AD7266        |AD7266_Read |77      |0       |80      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  change            |change      |2       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|  lsm_top           |lsm_top     |18      |349     |476     |0       |19      |0       |0       |0       |0       |0       |0       |0       |0       |
|    coef_update_dut |coef_update |9       |144     |272     |0       |10      |0       |0       |0       |0       |0       |0       |0       |0       |
|    div40           |div         |8       |21      |22      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    error_calcu_dut |error_calcu |1       |45      |8       |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    fir_dut         |fir         |0       |139     |174     |0       |9       |0       |0       |0       |0       |0       |0       |0       |0       |
|  mypll             |mypll       |0       |0       |0       |0       |0       |0       |0       |0       |0       |1       |0       |0       |0       |
|  uart_top          |uart_top    |48      |21      |51      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    UART            |UART        |36      |0       |22      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
|    div160          |div         |8       |21      |22      |0       |0       |0       |0       |0       |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       1869  
    #2         2       205   
    #3         3        23   
    #4         4        34   
    #5        5-10      76   
    #6       11-50      10   
    #7       51-100     1    
  Average     1.48           

RUN-1002 : start command "write_verilog simulation/fpga_prj_phy_sim.v"
HDL-1201 : write out verilog file simulation/fpga_prj_phy_sim.v
RUN-1003 : finish command "write_verilog simulation/fpga_prj_phy_sim.v" in  1.870852s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (35.9%)

RUN-1004 : used memory is 2655 MB, reserved memory is 2698 MB, peak memory is 2867 MB
RUN-1002 : start command "export_db fpga_prj_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 6547, tnet num: 2249, tinst num: 761, tnode num: 8180, tedge num: 11690.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_prj_phy.timing -sdf simulation/fpga_prj.sdf"
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 13615, tnet num: 6305, tinst num: 833, tnode num: 15364, tedge num: 69671.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 6305 nets completely.
TMR-1033 : GPLL mypll/pll_inst feeds back externally.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 1058 clock pins, and constraint 1749 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 15 (15 unconstrainted).
TMR-5009 WARNING: No clock constraint on 15 clock net(s): 
		SCK_dup_3
		SCK_syn_5
		ad_top/u_AD7266/spi_clk
		ad_top/u_AD7266/spi_clk_syn_3
		ad_top/u_AD7266/sys_clk
		clkSorce_dup_1
		lsm_top/coef_update_dut/clk_i
		lsm_top/coef_update_dut/clk_i_syn_3
		lsm_top/div40/clk
		lsm_top/div40/clk_syn_1
		mypll/clk0_buf
		uart_top/UART/clk
		uart_top/UART/clk_syn_1
		uart_top/clkI160
		uart_top/clkI160_syn_3
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_prj_phy.timing, timing summary in fpga_prj_phy.tsm.
TMR-1001 : Start to generate SDF file...
RUN-1002 : start command "end_timer"
RUN-1002 : start command "write_verilog -sdf fpga_prj.sdf simulation/fpga_prj_phy_sim_sta.v"
HDL-1201 : write out verilog file simulation/fpga_prj_phy_sim_sta.v
RUN-1003 : finish command "write_verilog -sdf fpga_prj.sdf simulation/fpga_prj_phy_sim_sta.v" in  1.880819s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (32.4%)

RUN-1004 : used memory is 2658 MB, reserved memory is 2702 MB, peak memory is 2867 MB
RUN-1002 : start command "export_bid fpga_prj_inst.bid"
RUN-1002 : start command "bitgen -bit fpga_prj.bit -compress -dispersed"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 11 pll_pd instances.
BIT-1002 : Init instances with 20 threads.
BIT-1002 : Init instances completely, inst num: 772
BIT-1002 : Init pips with 20 threads.
BIT-1002 : Init pips completely, net num: 2358, pip num: 15903
BIT-1002 : Init feedthrough with 20 threads.
BIT-1002 : Init feedthrough completely, num: 66
BIT-1003 : Multithreading accelaration with 20 threads.
BIT-1003 : Generate bitstream completely, there are 889 valid insts, and 40554 bits set as '1'.
PRG-1501 : Bit compressed, frame number changed from 10458 to 1520, ratio 85.47%
BIT-1004 : Generate file fpga_prj_compress.bit.
BIT-1004 : Generate file fpga_prj.bit.
RUN-1003 : finish command "bitgen -bit fpga_prj.bit -compress -dispersed" in  3.440820s wall, 12.468750s user + 0.015625s system = 12.484375s CPU (362.8%)

RUN-1004 : used memory is 2659 MB, reserved memory is 2706 MB, peak memory is 2910 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231116_022833.log"
RUN-1001 : Backing up run's log file succeed.
