<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › gma500 › oaktrail.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>oaktrail.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/**************************************************************************</span>
<span class="cm"> * Copyright (c) 2007-2011, Intel Corporation.</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> *</span>
<span class="cm"> **************************************************************************/</span>

<span class="cm">/* MID device specific descriptors */</span>

<span class="k">struct</span> <span class="n">oaktrail_timing_info</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">pixel_clock</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hactive_lo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hblank_lo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hblank_hi</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hactive_hi</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vactive_lo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vblank_lo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vblank_hi</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vactive_hi</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hsync_offset_lo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hsync_pulse_width_lo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vsync_pulse_width_lo</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vsync_offset_lo</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vsync_pulse_width_hi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vsync_offset_hi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hsync_pulse_width_hi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hsync_offset_hi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">width_mm_lo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">height_mm_lo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">height_mm_hi</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">width_mm_hi</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hborder</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vborder</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">unknown0</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hsync_positive</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vsync_positive</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">separate_sync</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">stereo</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">unknown6</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">interlaced</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">gct_r10_timing_info</span> <span class="p">{</span>
	<span class="n">u16</span> <span class="n">pixel_clock</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hactive_lo</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hactive_hi</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hblank_lo</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hblank_hi</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hsync_offset_lo</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hsync_offset_hi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hsync_pulse_width_lo</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hsync_pulse_width_hi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">hsync_positive</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rsvd_1</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">vactive_lo</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vactive_hi</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vblank_lo</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vblank_hi</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vsync_offset_lo</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vsync_offset_hi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vsync_pulse_width_lo</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vsync_pulse_width_hi</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vsync_positive</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">rsvd_2</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">oaktrail_panel_descriptor_v1</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">Panel_Port_Control</span><span class="p">;</span> <span class="cm">/* 1 dword, Register 0x61180 if LVDS */</span>
				<span class="cm">/* 0x61190 if MIPI */</span>
	<span class="n">u32</span> <span class="n">Panel_Power_On_Sequencing</span><span class="p">;</span><span class="cm">/*1 dword,Register 0x61208,*/</span>
	<span class="n">u32</span> <span class="n">Panel_Power_Off_Sequencing</span><span class="p">;</span><span class="cm">/*1 dword,Register 0x6120C,*/</span>
	<span class="n">u32</span> <span class="n">Panel_Power_Cycle_Delay_and_Reference_Divisor</span><span class="p">;</span><span class="cm">/* 1 dword */</span>
						<span class="cm">/* Register 0x61210 */</span>
	<span class="k">struct</span> <span class="n">oaktrail_timing_info</span> <span class="n">DTD</span><span class="p">;</span><span class="cm">/*18 bytes, Standard definition */</span>
	<span class="n">u16</span> <span class="n">Panel_Backlight_Inverter_Descriptor</span><span class="p">;</span><span class="cm">/* 16 bits, as follows */</span>
				<span class="cm">/* Bit 0, Frequency, 15 bits,0 - 32767Hz */</span>
			<span class="cm">/* Bit 15, Polarity, 1 bit, 0: Normal, 1: Inverted */</span>
	<span class="n">u16</span> <span class="n">Panel_MIPI_Display_Descriptor</span><span class="p">;</span>
			<span class="cm">/*16 bits, Defined as follows: */</span>
			<span class="cm">/* if MIPI, 0x0000 if LVDS */</span>
			<span class="cm">/* Bit 0, Type, 2 bits, */</span>
			<span class="cm">/* 0: Type-1, */</span>
			<span class="cm">/* 1: Type-2, */</span>
			<span class="cm">/* 2: Type-3, */</span>
			<span class="cm">/* 3: Type-4 */</span>
			<span class="cm">/* Bit 2, Pixel Format, 4 bits */</span>
			<span class="cm">/* Bit0: 16bpp (not supported in LNC), */</span>
			<span class="cm">/* Bit1: 18bpp loosely packed, */</span>
			<span class="cm">/* Bit2: 18bpp packed, */</span>
			<span class="cm">/* Bit3: 24bpp */</span>
			<span class="cm">/* Bit 6, Reserved, 2 bits, 00b */</span>
			<span class="cm">/* Bit 8, Minimum Supported Frame Rate, 6 bits, 0 - 63Hz */</span>
			<span class="cm">/* Bit 14, Reserved, 2 bits, 00b */</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">oaktrail_panel_descriptor_v2</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">Panel_Port_Control</span><span class="p">;</span> <span class="cm">/* 1 dword, Register 0x61180 if LVDS */</span>
				<span class="cm">/* 0x61190 if MIPI */</span>
	<span class="n">u32</span> <span class="n">Panel_Power_On_Sequencing</span><span class="p">;</span><span class="cm">/*1 dword,Register 0x61208,*/</span>
	<span class="n">u32</span> <span class="n">Panel_Power_Off_Sequencing</span><span class="p">;</span><span class="cm">/*1 dword,Register 0x6120C,*/</span>
	<span class="n">u8</span> <span class="n">Panel_Power_Cycle_Delay_and_Reference_Divisor</span><span class="p">;</span><span class="cm">/* 1 byte */</span>
						<span class="cm">/* Register 0x61210 */</span>
	<span class="k">struct</span> <span class="n">oaktrail_timing_info</span> <span class="n">DTD</span><span class="p">;</span><span class="cm">/*18 bytes, Standard definition */</span>
	<span class="n">u16</span> <span class="n">Panel_Backlight_Inverter_Descriptor</span><span class="p">;</span><span class="cm">/*16 bits, as follows*/</span>
				<span class="cm">/*Bit 0, Frequency, 16 bits, 0 - 32767Hz*/</span>
	<span class="n">u8</span> <span class="n">Panel_Initial_Brightness</span><span class="p">;</span><span class="cm">/* [7:0] 0 - 100% */</span>
			<span class="cm">/*Bit 7, Polarity, 1 bit,0: Normal, 1: Inverted*/</span>
	<span class="n">u16</span> <span class="n">Panel_MIPI_Display_Descriptor</span><span class="p">;</span>
			<span class="cm">/*16 bits, Defined as follows: */</span>
			<span class="cm">/* if MIPI, 0x0000 if LVDS */</span>
			<span class="cm">/* Bit 0, Type, 2 bits, */</span>
			<span class="cm">/* 0: Type-1, */</span>
			<span class="cm">/* 1: Type-2, */</span>
			<span class="cm">/* 2: Type-3, */</span>
			<span class="cm">/* 3: Type-4 */</span>
			<span class="cm">/* Bit 2, Pixel Format, 4 bits */</span>
			<span class="cm">/* Bit0: 16bpp (not supported in LNC), */</span>
			<span class="cm">/* Bit1: 18bpp loosely packed, */</span>
			<span class="cm">/* Bit2: 18bpp packed, */</span>
			<span class="cm">/* Bit3: 24bpp */</span>
			<span class="cm">/* Bit 6, Reserved, 2 bits, 00b */</span>
			<span class="cm">/* Bit 8, Minimum Supported Frame Rate, 6 bits, 0 - 63Hz */</span>
			<span class="cm">/* Bit 14, Reserved, 2 bits, 00b */</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">union</span> <span class="n">oaktrail_panel_rx</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u16</span> <span class="n">NumberOfLanes</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span> <span class="cm">/*Num of Lanes, 2 bits,0 = 1 lane,*/</span>
			<span class="cm">/* 1 = 2 lanes, 2 = 3 lanes, 3 = 4 lanes. */</span>
		<span class="n">u16</span> <span class="n">MaxLaneFreq</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span> <span class="cm">/* 0: 100MHz, 1: 200MHz, 2: 300MHz, */</span>
		<span class="cm">/*3: 400MHz, 4: 500MHz, 5: 600MHz, 6: 700MHz, 7: 800MHz.*/</span>
		<span class="n">u16</span> <span class="n">SupportedVideoTransferMode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span> <span class="cm">/*0: Non-burst only */</span>
					<span class="cm">/* 1: Burst and non-burst */</span>
					<span class="cm">/* 2/3: Reserved */</span>
		<span class="n">u16</span> <span class="n">HSClkBehavior</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span> <span class="cm">/*0: Continuous, 1: Non-continuous*/</span>
		<span class="n">u16</span> <span class="n">DuoDisplaySupport</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span> <span class="cm">/*1 bit,0: No, 1: Yes*/</span>
		<span class="n">u16</span> <span class="n">ECC_ChecksumCapabilities</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span><span class="cm">/*1 bit,0: No, 1: Yes*/</span>
		<span class="n">u16</span> <span class="n">BidirectionalCommunication</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span><span class="cm">/*1 bit,0: No, 1: Yes */</span>
		<span class="n">u16</span> <span class="n">Rsvd</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span><span class="cm">/*5 bits,00000b */</span>
	<span class="p">}</span> <span class="n">panelrx</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">panel_receiver</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">gct_r0</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span> <span class="cm">/*8 bits,Defined as follows: */</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">PanelType</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span> <span class="cm">/*4 bits, Bit field for panels*/</span>
					<span class="cm">/* 0 - 3: 0 = LVDS, 1 = MIPI*/</span>
					<span class="cm">/*2 bits,Specifies which of the*/</span>
			<span class="n">u8</span> <span class="n">BootPanelIndex</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
					<span class="cm">/* 4 panels to use by default*/</span>
			<span class="n">u8</span> <span class="n">BootMIPI_DSI_RxIndex</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span><span class="cm">/*Specifies which of*/</span>
					<span class="cm">/* the 4 MIPI DSI receivers to use*/</span>
		<span class="p">}</span> <span class="n">PD</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">PanelDescriptor</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">oaktrail_panel_descriptor_v1</span> <span class="n">panel</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span><span class="cm">/*panel descrs,38 bytes each*/</span>
	<span class="k">union</span> <span class="n">oaktrail_panel_rx</span> <span class="n">panelrx</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span> <span class="cm">/* panel receivers*/</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">gct_r1</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span> <span class="cm">/*8 bits,Defined as follows: */</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">PanelType</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span> <span class="cm">/*4 bits, Bit field for panels*/</span>
					<span class="cm">/* 0 - 3: 0 = LVDS, 1 = MIPI*/</span>
					<span class="cm">/*2 bits,Specifies which of the*/</span>
			<span class="n">u8</span> <span class="n">BootPanelIndex</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
					<span class="cm">/* 4 panels to use by default*/</span>
			<span class="n">u8</span> <span class="n">BootMIPI_DSI_RxIndex</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span><span class="cm">/*Specifies which of*/</span>
					<span class="cm">/* the 4 MIPI DSI receivers to use*/</span>
		<span class="p">}</span> <span class="n">PD</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">PanelDescriptor</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">oaktrail_panel_descriptor_v2</span> <span class="n">panel</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span><span class="cm">/*panel descrs,38 bytes each*/</span>
	<span class="k">union</span> <span class="n">oaktrail_panel_rx</span> <span class="n">panelrx</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span> <span class="cm">/* panel receivers*/</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">gct_r10</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">gct_r10_timing_info</span> <span class="n">DTD</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">Panel_MIPI_Display_Descriptor</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">Panel_MIPI_Receiver_Descriptor</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">Panel_Backlight_Inverter_Descriptor</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">Panel_Initial_Brightness</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">MIPI_Ctlr_Init_ptr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">MIPI_Panel_Init_ptr</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">oaktrail_gct_data</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">bpi</span><span class="p">;</span> <span class="cm">/* boot panel index, number of panel used during boot */</span>
	<span class="n">u8</span> <span class="n">pt</span><span class="p">;</span> <span class="cm">/* panel type, 4 bit field, 0=lvds, 1=mipi */</span>
	<span class="k">struct</span> <span class="n">oaktrail_timing_info</span> <span class="n">DTD</span><span class="p">;</span> <span class="cm">/* timing info for the selected panel */</span>
	<span class="n">u32</span> <span class="n">Panel_Port_Control</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">PP_On_Sequencing</span><span class="p">;</span><span class="cm">/*1 dword,Register 0x61208,*/</span>
	<span class="n">u32</span> <span class="n">PP_Off_Sequencing</span><span class="p">;</span><span class="cm">/*1 dword,Register 0x6120C,*/</span>
	<span class="n">u32</span> <span class="n">PP_Cycle_Delay</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">Panel_Backlight_Inverter_Descriptor</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">Panel_MIPI_Display_Descriptor</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__packed</span><span class="p">;</span>

<span class="cp">#define MODE_SETTING_IN_CRTC		0x1</span>
<span class="cp">#define MODE_SETTING_IN_ENCODER		0x2</span>
<span class="cp">#define MODE_SETTING_ON_GOING		0x3</span>
<span class="cp">#define MODE_SETTING_IN_DSR		0x4</span>
<span class="cp">#define MODE_SETTING_ENCODER_DONE	0x8</span>

<span class="cm">/*</span>
<span class="cm"> *	Moorestown HDMI interfaces</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">oaktrail_hdmi_dev</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mmio</span><span class="p">,</span> <span class="n">mmio_len</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dpms_mode</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hdmi_i2c_dev</span> <span class="o">*</span><span class="n">i2c_dev</span><span class="p">;</span>

	<span class="cm">/* register state */</span>
	<span class="n">u32</span> <span class="n">saveDPLL_CTRL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">saveDPLL_DIV_CTRL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">saveDPLL_ADJUST</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">saveDPLL_UPDATE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">saveDPLL_CLK_ENABLE</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">savePCH_HTOTAL_B</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">savePCH_HBLANK_B</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">savePCH_HSYNC_B</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">savePCH_VTOTAL_B</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">savePCH_VBLANK_B</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">savePCH_VSYNC_B</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">savePCH_PIPEBCONF</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">savePCH_PIPEBSRC</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">oaktrail_hdmi_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">oaktrail_hdmi_teardown</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span>  <span class="n">oaktrail_hdmi_i2c_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">oaktrail_hdmi_i2c_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">oaktrail_hdmi_save</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">oaktrail_hdmi_restore</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">oaktrail_hdmi_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">psb_intel_mode_device</span> <span class="o">*</span><span class="n">mode_dev</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
