INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/const_defination.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/predPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/selectPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selectPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado project/myY-86/myY-86.srcs/sources_1/new/introduction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module introduction_memory
ERROR: [VRFC 10-91] rst is not declared [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/introduction_memory.v:35]
ERROR: [VRFC 10-1040] module introduction_memory ignored due to previous errors [E:/vivado project/myY-86/myY-86.srcs/sources_1/new/introduction_memory.v:24]
