// Seed: 3834157502
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    input logic id_6,
    output id_7,
    output logic id_8,
    input logic id_9,
    input id_10
);
  type_17 id_11 (
      -1'b0,
      id_7,
      id_10 - 1,
      1,
      id_7 | id_10
  );
  assign id_4 = id_3 == 1;
  logic id_12;
endmodule
