{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478047538442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478047538443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:45:38 2016 " "Processing started: Tue Nov 01 20:45:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478047538443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478047538443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478047538443 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1478047538996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.v 1 1 " "Found 1 design units, including 1 entities, in source file project2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project2 " "Found entity 1: Project2" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testalu.v 1 1 " "Found 1 design units, including 1 entities, in source file testalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestALU " "Found entity 1: TestALU" {  } { { "TestALU.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/TestALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file testcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestController " "Found entity 1: TestController" {  } { { "TestController.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/TestController.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leftshift.v 1 1 " "Found 1 design units, including 1 entities, in source file leftshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LeftShift " "Found entity 1: LeftShift" {  } { { "LeftShift.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/LeftShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchpicker.v 1 1 " "Found 1 design units, including 1 entities, in source file branchpicker.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchPicker " "Found entity 1: BranchPicker" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478047539166 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dec2_7seg.v " "Can't analyze file -- file dec2_7seg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1478047539172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lock Project2.v(40) " "Verilog HDL Implicit Net warning at Project2.v(40): created implicit net for \"lock\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047539172 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(128) " "Verilog HDL Instantiation warning at Project2.v(128): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 128 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1478047539180 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(129) " "Verilog HDL Instantiation warning at Project2.v(129): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1478047539180 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(130) " "Verilog HDL Instantiation warning at Project2.v(130): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 130 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1478047539181 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(131) " "Verilog HDL Instantiation warning at Project2.v(131): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 131 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1478047539181 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Project2.v(132) " "Verilog HDL Instantiation warning at Project2.v(132): instance has no name" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 132 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1478047539181 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project2 " "Elaborating entity \"Project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1478047539253 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] Project2.v(5) " "Output port \"LEDR\[9..1\]\" at Project2.v(5) has no driver" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1478047539263 "|Project2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:clk_divider " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:clk_divider\"" {  } { { "Project2.v" "clk_divider" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 ClockDivider.v(22) " "Verilog HDL assignment warning at ClockDivider.v(22): truncated value with size 32 to match size of target (27)" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478047539328 "|Project2|ClockDivider:clk_divider"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "locked ClockDivider.v(6) " "Output port \"locked\" at ClockDivider.v(6) has no driver" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1478047539328 "|Project2|ClockDivider:clk_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project2.v" "pc" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project2.v" "instMem" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539335 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1478047539336 "|Project2|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:control " "Elaborating entity \"Controller\" for hierarchy \"Controller:control\"" {  } { { "Project2.v" "control" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539339 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Controller.v(305) " "Verilog HDL Case Statement warning at Controller.v(305): case item expression covers a value already covered by a previous case item" {  } { { "Controller.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Controller.v" 305 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1478047539341 "|Project2|Controller:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:alumux " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:alumux\"" {  } { { "Project2.v" "alumux" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:pcadder " "Elaborating entity \"Adder\" for hierarchy \"Adder:pcadder\"" {  } { { "Project2.v" "pcadder" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchPicker BranchPicker:brpick " "Elaborating entity \"BranchPicker\" for hierarchy \"BranchPicker:brpick\"" {  } { { "Project2.v" "brpick" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539372 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out BranchPicker.v(7) " "Verilog HDL Always Construct warning at BranchPicker.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1478047539374 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] BranchPicker.v(10) " "Inferred latch for \"out\[0\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539374 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] BranchPicker.v(10) " "Inferred latch for \"out\[1\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539374 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] BranchPicker.v(10) " "Inferred latch for \"out\[2\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539374 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] BranchPicker.v(10) " "Inferred latch for \"out\[3\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539374 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] BranchPicker.v(10) " "Inferred latch for \"out\[4\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539374 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] BranchPicker.v(10) " "Inferred latch for \"out\[5\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539374 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] BranchPicker.v(10) " "Inferred latch for \"out\[6\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539374 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] BranchPicker.v(10) " "Inferred latch for \"out\[7\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539374 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] BranchPicker.v(10) " "Inferred latch for \"out\[8\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539375 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] BranchPicker.v(10) " "Inferred latch for \"out\[9\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539375 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] BranchPicker.v(10) " "Inferred latch for \"out\[10\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539375 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] BranchPicker.v(10) " "Inferred latch for \"out\[11\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539375 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] BranchPicker.v(10) " "Inferred latch for \"out\[12\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539375 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] BranchPicker.v(10) " "Inferred latch for \"out\[13\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539375 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] BranchPicker.v(10) " "Inferred latch for \"out\[14\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539375 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] BranchPicker.v(10) " "Inferred latch for \"out\[15\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539375 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] BranchPicker.v(10) " "Inferred latch for \"out\[16\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539375 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] BranchPicker.v(10) " "Inferred latch for \"out\[17\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539375 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] BranchPicker.v(10) " "Inferred latch for \"out\[18\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539375 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] BranchPicker.v(10) " "Inferred latch for \"out\[19\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539375 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] BranchPicker.v(10) " "Inferred latch for \"out\[20\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539376 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] BranchPicker.v(10) " "Inferred latch for \"out\[21\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539376 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] BranchPicker.v(10) " "Inferred latch for \"out\[22\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539376 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] BranchPicker.v(10) " "Inferred latch for \"out\[23\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539376 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] BranchPicker.v(10) " "Inferred latch for \"out\[24\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539376 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] BranchPicker.v(10) " "Inferred latch for \"out\[25\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539376 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] BranchPicker.v(10) " "Inferred latch for \"out\[26\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539376 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] BranchPicker.v(10) " "Inferred latch for \"out\[27\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539376 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] BranchPicker.v(10) " "Inferred latch for \"out\[28\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539376 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] BranchPicker.v(10) " "Inferred latch for \"out\[29\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539376 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] BranchPicker.v(10) " "Inferred latch for \"out\[30\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539376 "|Project2|BranchPicker:brpick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] BranchPicker.v(10) " "Inferred latch for \"out\[31\]\" at BranchPicker.v(10)" {  } { { "BranchPicker.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/BranchPicker.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539376 "|Project2|BranchPicker:brpick"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift LeftShift:lshift " "Elaborating entity \"LeftShift\" for hierarchy \"LeftShift:lshift\"" {  } { { "Project2.v" "lshift" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:sext " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:sext\"" {  } { { "Project2.v" "sext" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:registerFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:registerFile\"" {  } { { "Project2.v" "registerFile" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:mainALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:mainALU\"" {  } { { "Project2.v" "mainALU" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539391 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compcalc ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): inferring latch(es) for variable \"compcalc\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ALU.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1478047539396 "|Project2|ALU:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compcalc ALU.v(14) " "Inferred latch for \"compcalc\" at ALU.v(14)" {  } { { "ALU.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ALU.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478047539396 "|Project2|ALU:mainALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:comb_38 " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:comb_38\"" {  } { { "Project2.v" "comb_38" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 11 DataMemory.v(38) " "Verilog HDL assignment warning at DataMemory.v(38): truncated value with size 12 to match size of target (11)" {  } { { "DataMemory.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/DataMemory.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478047539402 "|Project2|DataMemory:comb_5"}
{ "Warning" "WSGN_SEARCH_FILE" "hex2_7seg.v 1 1 " "Using design file hex2_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hex2_7seg " "Found entity 1: hex2_7seg" {  } { { "hex2_7seg.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/hex2_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478047539419 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1478047539419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2_7seg hex2_7seg:comb_39 " "Elaborating entity \"hex2_7seg\" for hierarchy \"hex2_7seg:comb_39\"" {  } { { "Project2.v" "comb_39" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047539421 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1478047540440 "|Project2|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1478047540440 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1478047540651 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1478047540906 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV " "Ignored assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MINIMUM CURRENT\" -to VGA_* -entity DE0_CV " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MINIMUM CURRENT\" -to VGA_* -entity DE0_CV was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1478047540922 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1478047540922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1478047541281 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541281 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478047541380 "|Project2|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1478047541380 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1478047541382 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1478047541382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1478047541382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1478047541382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478047541452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:45:41 2016 " "Processing ended: Tue Nov 01 20:45:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478047541452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478047541452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478047541452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478047541452 ""}
