INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jiang/OneDrive/University of Washington/LAB/APU-Design/simpleAPUexample/APU.srcs/sources_1/imports/apu1/simpleAPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpleAPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jiang/OneDrive/University of Washington/LAB/APU-Design/simpleAPUexample/APU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
