
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.076669                       # Number of seconds simulated
sim_ticks                                1076668506500                       # Number of ticks simulated
final_tick                               1076668506500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 547247                       # Simulator instruction rate (inst/s)
host_op_rate                                   799474                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1178408109                       # Simulator tick rate (ticks/s)
host_mem_usage                                 655644                       # Number of bytes of host memory used
host_seconds                                   913.66                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           64128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        41013056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41077184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        64128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         64128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24707584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24707584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           640829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              641831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        386056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             386056                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              59562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           38092557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38152118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         59562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        22948181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22948181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        22948181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             59562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          38092557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             61100299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      641831                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     386056                       # Number of write requests accepted
system.mem_ctrls.readBursts                    641831                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   386056                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               41032000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   45184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24706112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41077184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24707584                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    706                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             42636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             40774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             38730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             38017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            42318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            42791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25892                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1076635155500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                641831                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               386056                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  632431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       568473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    115.639814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.388349                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   144.551932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       412985     72.65%     72.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       107549     18.92%     91.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20939      3.68%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6260      1.10%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9919      1.74%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          972      0.17%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          910      0.16%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1156      0.20%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7783      1.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       568473                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22438                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.387289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.976839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    201.598517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        22424     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            6      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22438                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.204430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.177290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.958591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8451     37.66%     37.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              982      4.38%     42.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12972     57.81%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22438                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  21354315750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             33375409500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3205625000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33307.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52057.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        38.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   297503                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  161182                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                41.75                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1047425.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    44.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1996850940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1061351445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2265193560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              985139280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         38877209280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          20920905510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1590984960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    117880044150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     47760159360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     159044638080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           392395384185                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            364.453292                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1026601309750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2501620250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16499832000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 643733159250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 124375943000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   31048513500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 258509438500                       # Time in different power states
system.mem_ctrls_1.actEnergy               2062046280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1096003590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2312438940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1029952980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         39544708320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          21021584040                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1658709600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    118748716170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     48822398880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     158086648050                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           394396849590                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            366.312235                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1026182233250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2648963250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16784988000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 638663158500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 127142685250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   31015184000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 260413527500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2153337013                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2153337013                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2934491                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.211483                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293049954                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2935515                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.829145                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3749278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.211483                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997277                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1006                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         298920984                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        298920984                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    223729766                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223729766                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69320188                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69320188                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293049954                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293049954                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293049954                       # number of overall hits
system.cpu.dcache.overall_hits::total       293049954                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2200608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2200608                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       718523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       718523                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2919131                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2919131                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2935515                       # number of overall misses
system.cpu.dcache.overall_misses::total       2935515                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  57800265500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  57800265500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  38160907500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  38160907500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  95961173000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  95961173000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  95961173000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  95961173000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038711                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969085                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969085                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985469                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985469                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009740                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010259                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010259                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009918                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26265.589101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26265.589101                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53110.210112                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53110.210112                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32873.198565                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32873.198565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32689.723268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32689.723268                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       307315                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5210                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.985605                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1470804                       # number of writebacks
system.cpu.dcache.writebacks::total           1470804                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2200608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2200608                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       718523                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       718523                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2919131                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2919131                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2935515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2935515                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  55599657500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  55599657500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  37442384500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  37442384500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1417974986                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1417974986                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  93042042000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  93042042000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  94460016986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  94460016986                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009740                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009863                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009863                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009918                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009918                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25265.589101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25265.589101                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52110.210112                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52110.210112                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 86546.324829                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86546.324829                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31873.198565                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31873.198565                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 32178.345873                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32178.345873                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               300                       # number of replacements
system.cpu.icache.tags.tagsinuse           552.870750                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396837                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1025                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          670631.060488                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   552.870750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.539913                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.539913                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          725                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          693                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687398887                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687398887                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687396837                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396837                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396837                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396837                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396837                       # number of overall hits
system.cpu.icache.overall_hits::total       687396837                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1025                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1025                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1025                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1025                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1025                       # number of overall misses
system.cpu.icache.overall_misses::total          1025                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     98274500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     98274500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     98274500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     98274500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     98274500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     98274500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 95877.560976                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95877.560976                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 95877.560976                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95877.560976                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 95877.560976                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95877.560976                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          300                       # number of writebacks
system.cpu.icache.writebacks::total               300                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1025                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1025                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1025                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1025                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1025                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1025                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     97249500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     97249500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     97249500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     97249500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     97249500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     97249500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 94877.560976                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94877.560976                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 94877.560976                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94877.560976                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 94877.560976                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94877.560976                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    625664                       # number of replacements
system.l2.tags.tagsinuse                 16329.175562                       # Cycle average of tags in use
system.l2.tags.total_refs                     5229282                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    642048                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.144690                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                4229810000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       17.305519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         39.212138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16272.657904                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.993204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996654                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16106                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24127368                       # Number of tag accesses
system.l2.tags.data_accesses                 24127368                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1470804                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1470804                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          300                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              300                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             398421                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                398421                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1896265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1896265                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    23                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2294686                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2294709                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   23                       # number of overall hits
system.l2.overall_hits::cpu.data              2294686                       # number of overall hits
system.l2.overall_hits::total                 2294709                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           320102                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              320102                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1002                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1002                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       320727                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          320727                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1002                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              640829                       # number of demand (read+write) misses
system.l2.demand_misses::total                 641831                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1002                       # number of overall misses
system.l2.overall_misses::cpu.data             640829                       # number of overall misses
system.l2.overall_misses::total                641831                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  32181144500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   32181144500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     95468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95468000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  33779774500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  33779774500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      95468000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   65960919000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      66056387000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     95468000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  65960919000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     66056387000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1470804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1470804                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          300                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          300                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         718523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            718523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2216992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2216992                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1025                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2935515                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2936540                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1025                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2935515                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2936540                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.445500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445500                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.977561                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977561                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.144668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.144668                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.977561                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.218302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.218567                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.977561                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.218302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.218567                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 100534.031340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100534.031340                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 95277.445110                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95277.445110                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 105322.515722                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105322.515722                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 95277.445110                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 102930.608634                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102918.660831                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 95277.445110                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 102930.608634                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102918.660831                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               386056                       # number of writebacks
system.l2.writebacks::total                    386056                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data       320102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         320102                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1002                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1002                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       320727                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       320727                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         640829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            641831                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        640829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           641831                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  28980124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28980124500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     85448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85448000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  30572504500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30572504500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     85448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  59552629000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  59638077000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     85448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  59552629000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  59638077000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.445500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.977561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.144668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.144668                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.977561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.218302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.218567                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.977561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.218302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.218567                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 90534.031340                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90534.031340                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 85277.445110                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85277.445110                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 95322.515722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95322.515722                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 85277.445110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 92930.608634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92918.660831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 85277.445110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 92930.608634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92918.660831                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1266787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       624956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             321729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       386056                       # Transaction distribution
system.membus.trans_dist::CleanEvict           238900                       # Transaction distribution
system.membus.trans_dist::ReadExReq            320102                       # Transaction distribution
system.membus.trans_dist::ReadExResp           320102                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        321729                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1908618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1908618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1908618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     65784768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     65784768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                65784768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            641831                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  641831    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              641831                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2819169000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3473908000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5871331                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2934791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            708                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          708                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1076668506500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2218017                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1856860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          300                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1703295                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           718523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          718523                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1025                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2216992                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8805521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8807871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        84800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    282004416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              282089216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          625664                       # Total snoops (count)
system.tol2bus.snoopTraffic                  24707584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3562204                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000199                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014107                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3561495     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    709      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3562204                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4406769500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1537500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4403272500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
