

================================================================
== Vitis HLS Report for 'fft_stage_2'
================================================================
* Date:           Fri Jun 30 11:19:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |      520|      520|        10|          1|          1|   512|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.33>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln43 = store i10 0, i10 %indvar_flatten" [fft_baseline/fft.cpp:43]   --->   Operation 16 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln43 = store i3 0, i3 %j" [fft_baseline/fft.cpp:43]   --->   Operation 17 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln43 = store i8 0, i8 %t" [fft_baseline/fft.cpp:43]   --->   Operation 18 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [fft_baseline/fft.cpp:43]   --->   Operation 19 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_7 = load i3 %j"   --->   Operation 20 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [fft_baseline/fft.cpp:43]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i3 %j_7"   --->   Operation 22 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %empty, i7 0"   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i10 %indvar_flatten_load, i10 512" [fft_baseline/fft.cpp:43]   --->   Operation 24 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%add_ln43 = add i10 %indvar_flatten_load, i10 1" [fft_baseline/fft.cpp:43]   --->   Operation 25 'add' 'add_ln43' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc42, void %for.end44" [fft_baseline/fft.cpp:43]   --->   Operation 26 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%t_load = load i8 %t" [fft_baseline/fft.cpp:46]   --->   Operation 27 'load' 't_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%icmp_ln46 = icmp_eq  i8 %t_load, i8 128" [fft_baseline/fft.cpp:46]   --->   Operation 28 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.40ns)   --->   "%select_ln43 = select i1 %icmp_ln46, i8 0, i8 %t_load" [fft_baseline/fft.cpp:43]   --->   Operation 29 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.71ns)   --->   "%add_ln43_7 = add i3 %j_7, i3 1" [fft_baseline/fft.cpp:43]   --->   Operation 30 'add' 'add_ln43_7' <Predicate = (!icmp_ln43)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_21 = trunc i3 %add_ln43_7" [fft_baseline/fft.cpp:43]   --->   Operation 31 'trunc' 'empty_21' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 %empty_21, i7 0" [fft_baseline/fft.cpp:43]   --->   Operation 32 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%select_ln43_14 = select i1 %icmp_ln46, i9 %p_mid1, i9 %tmp_s" [fft_baseline/fft.cpp:43]   --->   Operation 33 'select' 'select_ln43_14' <Predicate = (!icmp_ln43)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %select_ln43_14" [fft_baseline/fft.cpp:43]   --->   Operation 34 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%W_real9_addr = getelementptr i32 %W_real9, i64 0, i64 %zext_ln43" [fft_baseline/fft.cpp:43]   --->   Operation 35 'getelementptr' 'W_real9_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.29ns)   --->   "%W_real9_load = load i9 %W_real9_addr" [fft_baseline/fft.cpp:43]   --->   Operation 36 'load' 'W_real9_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%W_imag1_addr = getelementptr i32 %W_imag1, i64 0, i64 %zext_ln43" [fft_baseline/fft.cpp:43]   --->   Operation 37 'getelementptr' 'W_imag1_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.29ns)   --->   "%W_imag1_load = load i9 %W_imag1_addr" [fft_baseline/fft.cpp:43]   --->   Operation 38 'load' 'W_imag1_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 39 [1/1] (0.34ns)   --->   "%select_ln43_15 = select i1 %icmp_ln46, i3 %add_ln43_7, i3 %j_7" [fft_baseline/fft.cpp:43]   --->   Operation 39 'select' 'select_ln43_15' <Predicate = (!icmp_ln43)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i8 %select_ln43" [fft_baseline/fft.cpp:47]   --->   Operation 40 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln47, i3 %select_ln43_15" [fft_baseline/fft.cpp:47]   --->   Operation 41 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.93ns)   --->   "%add_ln53 = add i10 %or_ln, i10 4" [fft_baseline/fft.cpp:53]   --->   Operation 42 'add' 'add_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %add_ln53" [fft_baseline/fft.cpp:54]   --->   Operation 43 'zext' 'zext_ln54' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 44 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 45 'load' 'X_R_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 46 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 47 'load' 'X_I_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 48 [1/1] (0.87ns)   --->   "%add_ln46 = add i8 %select_ln43, i8 1" [fft_baseline/fft.cpp:46]   --->   Operation 48 'add' 'add_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln46 = store i10 %add_ln43, i10 %indvar_flatten" [fft_baseline/fft.cpp:46]   --->   Operation 49 'store' 'store_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln46 = store i3 %select_ln43_15, i3 %j" [fft_baseline/fft.cpp:46]   --->   Operation 50 'store' 'store_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln46 = store i8 %add_ln46, i8 %t" [fft_baseline/fft.cpp:46]   --->   Operation 51 'store' 'store_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 52 [1/2] (1.29ns)   --->   "%W_real9_load = load i9 %W_real9_addr" [fft_baseline/fft.cpp:43]   --->   Operation 52 'load' 'W_real9_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 53 [1/2] (1.29ns)   --->   "%W_imag1_load = load i9 %W_imag1_addr" [fft_baseline/fft.cpp:43]   --->   Operation 53 'load' 'W_imag1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 54 [1/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 54 'load' 'X_R_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 55 [2/2] (5.91ns)   --->   "%mul4 = fmul i32 %X_R_load, i32 %W_real9_load" [fft_baseline/fft.cpp:54]   --->   Operation 55 'fmul' 'mul4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 56 'load' 'X_I_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 57 [2/2] (5.91ns)   --->   "%mul5 = fmul i32 %X_I_load, i32 %W_imag1_load" [fft_baseline/fft.cpp:54]   --->   Operation 57 'fmul' 'mul5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [2/2] (5.91ns)   --->   "%mul = fmul i32 %X_I_load, i32 %W_real9_load" [fft_baseline/fft.cpp:55]   --->   Operation 58 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [2/2] (5.91ns)   --->   "%mul6 = fmul i32 %X_R_load, i32 %W_imag1_load" [fft_baseline/fft.cpp:55]   --->   Operation 59 'fmul' 'mul6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 60 [1/2] (5.91ns)   --->   "%mul4 = fmul i32 %X_R_load, i32 %W_real9_load" [fft_baseline/fft.cpp:54]   --->   Operation 60 'fmul' 'mul4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/2] (5.91ns)   --->   "%mul5 = fmul i32 %X_I_load, i32 %W_imag1_load" [fft_baseline/fft.cpp:54]   --->   Operation 61 'fmul' 'mul5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (5.91ns)   --->   "%mul = fmul i32 %X_I_load, i32 %W_real9_load" [fft_baseline/fft.cpp:55]   --->   Operation 62 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (5.91ns)   --->   "%mul6 = fmul i32 %X_R_load, i32 %W_imag1_load" [fft_baseline/fft.cpp:55]   --->   Operation 63 'fmul' 'mul6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 64 [3/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul4, i32 %mul5" [fft_baseline/fft.cpp:54]   --->   Operation 64 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [3/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul, i32 %mul6" [fft_baseline/fft.cpp:55]   --->   Operation 65 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %or_ln" [fft_baseline/fft.cpp:51]   --->   Operation 66 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul4, i32 %mul5" [fft_baseline/fft.cpp:54]   --->   Operation 67 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [2/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul, i32 %mul6" [fft_baseline/fft.cpp:55]   --->   Operation 68 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%X_R_addr_8 = getelementptr i32 %X_R, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:56]   --->   Operation 69 'getelementptr' 'X_R_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (1.29ns)   --->   "%X_R_load_8 = load i10 %X_R_addr_8" [fft_baseline/fft.cpp:56]   --->   Operation 70 'load' 'X_R_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%X_I_addr_8 = getelementptr i32 %X_I, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:57]   --->   Operation 71 'getelementptr' 'X_I_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (1.29ns)   --->   "%X_I_load_8 = load i10 %X_I_addr_8" [fft_baseline/fft.cpp:57]   --->   Operation 72 'load' 'X_I_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 73 [1/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul4, i32 %mul5" [fft_baseline/fft.cpp:54]   --->   Operation 73 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul, i32 %mul6" [fft_baseline/fft.cpp:55]   --->   Operation 74 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/2] (1.29ns)   --->   "%X_R_load_8 = load i10 %X_R_addr_8" [fft_baseline/fft.cpp:56]   --->   Operation 75 'load' 'X_R_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 76 [1/2] (1.29ns)   --->   "%X_I_load_8 = load i10 %X_I_addr_8" [fft_baseline/fft.cpp:57]   --->   Operation 76 'load' 'X_I_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 77 [3/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_8, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 77 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [3/3] (7.29ns)   --->   "%sub8 = fsub i32 %X_I_load_8, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 78 'fsub' 'sub8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [3/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_8, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 79 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [3/3] (7.29ns)   --->   "%add8 = fadd i32 %X_I_load_8, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 80 'fadd' 'add8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 81 [2/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_8, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 81 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [2/3] (7.29ns)   --->   "%sub8 = fsub i32 %X_I_load_8, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 82 'fsub' 'sub8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [2/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_8, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [2/3] (7.29ns)   --->   "%add8 = fadd i32 %X_I_load_8, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 84 'fadd' 'add8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 85 [1/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_8, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 85 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/3] (7.29ns)   --->   "%sub8 = fsub i32 %X_I_load_8, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 86 'fsub' 'sub8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_8, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 87 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/3] (7.29ns)   --->   "%add8 = fadd i32 %X_I_load_8, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 88 'fadd' 'add8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [fft_baseline/fft.cpp:62]   --->   Operation 102 'ret' 'ret_ln62' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @butterfly_loop_dft_loop_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 90 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [fft_baseline/fft.cpp:49]   --->   Operation 91 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [fft_baseline/fft.cpp:46]   --->   Operation 92 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%Out_R_addr = getelementptr i32 %Out_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:56]   --->   Operation 93 'getelementptr' 'Out_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.29ns)   --->   "%store_ln56 = store i32 %sub, i10 %Out_R_addr" [fft_baseline/fft.cpp:56]   --->   Operation 94 'store' 'store_ln56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%Out_I_addr = getelementptr i32 %Out_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:57]   --->   Operation 95 'getelementptr' 'Out_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.29ns)   --->   "%store_ln57 = store i32 %sub8, i10 %Out_I_addr" [fft_baseline/fft.cpp:57]   --->   Operation 96 'store' 'store_ln57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%Out_R_addr_7 = getelementptr i32 %Out_R, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:58]   --->   Operation 97 'getelementptr' 'Out_R_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 %add, i10 %Out_R_addr_7" [fft_baseline/fft.cpp:58]   --->   Operation 98 'store' 'store_ln58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%Out_I_addr_7 = getelementptr i32 %Out_I, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:59]   --->   Operation 99 'getelementptr' 'Out_I_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 %add8, i10 %Out_I_addr_7" [fft_baseline/fft.cpp:59]   --->   Operation 100 'store' 'store_ln59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [fft_baseline/fft.cpp:46]   --->   Operation 101 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                   (alloca           ) [ 01000000000]
j                   (alloca           ) [ 01000000000]
indvar_flatten      (alloca           ) [ 01000000000]
store_ln43          (store            ) [ 00000000000]
store_ln43          (store            ) [ 00000000000]
store_ln43          (store            ) [ 00000000000]
br_ln43             (br               ) [ 00000000000]
j_7                 (load             ) [ 00000000000]
indvar_flatten_load (load             ) [ 00000000000]
empty               (trunc            ) [ 00000000000]
tmp_s               (bitconcatenate   ) [ 00000000000]
icmp_ln43           (icmp             ) [ 01111111110]
add_ln43            (add              ) [ 00000000000]
br_ln43             (br               ) [ 00000000000]
t_load              (load             ) [ 00000000000]
icmp_ln46           (icmp             ) [ 00000000000]
select_ln43         (select           ) [ 00000000000]
add_ln43_7          (add              ) [ 00000000000]
empty_21            (trunc            ) [ 00000000000]
p_mid1              (bitconcatenate   ) [ 00000000000]
select_ln43_14      (select           ) [ 00000000000]
zext_ln43           (zext             ) [ 00000000000]
W_real9_addr        (getelementptr    ) [ 01100000000]
W_imag1_addr        (getelementptr    ) [ 01100000000]
select_ln43_15      (select           ) [ 00000000000]
trunc_ln47          (trunc            ) [ 00000000000]
or_ln               (bitconcatenate   ) [ 01111100000]
add_ln53            (add              ) [ 00000000000]
zext_ln54           (zext             ) [ 01111111111]
X_R_addr            (getelementptr    ) [ 01100000000]
X_I_addr            (getelementptr    ) [ 01100000000]
add_ln46            (add              ) [ 00000000000]
store_ln46          (store            ) [ 00000000000]
store_ln46          (store            ) [ 00000000000]
store_ln46          (store            ) [ 00000000000]
W_real9_load        (load             ) [ 01010000000]
W_imag1_load        (load             ) [ 01010000000]
X_R_load            (load             ) [ 01010000000]
X_I_load            (load             ) [ 01010000000]
mul4                (fmul             ) [ 01001110000]
mul5                (fmul             ) [ 01001110000]
mul                 (fmul             ) [ 01001110000]
mul6                (fmul             ) [ 01001110000]
zext_ln51           (zext             ) [ 01000011111]
X_R_addr_8          (getelementptr    ) [ 01000010000]
X_I_addr_8          (getelementptr    ) [ 01000010000]
temp_R              (fsub             ) [ 01000001110]
temp_I              (fadd             ) [ 01000001110]
X_R_load_8          (load             ) [ 01000001110]
X_I_load_8          (load             ) [ 01000001110]
sub                 (fsub             ) [ 01000000001]
sub8                (fsub             ) [ 01000000001]
add                 (fadd             ) [ 01000000001]
add8                (fadd             ) [ 01000000001]
specloopname_ln0    (specloopname     ) [ 00000000000]
empty_20            (speclooptripcount) [ 00000000000]
specpipeline_ln49   (specpipeline     ) [ 00000000000]
specloopname_ln46   (specloopname     ) [ 00000000000]
Out_R_addr          (getelementptr    ) [ 00000000000]
store_ln56          (store            ) [ 00000000000]
Out_I_addr          (getelementptr    ) [ 00000000000]
store_ln57          (store            ) [ 00000000000]
Out_R_addr_7        (getelementptr    ) [ 00000000000]
store_ln58          (store            ) [ 00000000000]
Out_I_addr_7        (getelementptr    ) [ 00000000000]
store_ln59          (store            ) [ 00000000000]
br_ln46             (br               ) [ 00000000000]
ret_ln62            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_real9">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_imag1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="butterfly_loop_dft_loop_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="t_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="W_real9_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="9" slack="0"/>
<pin id="74" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real9_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="9" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_real9_load/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="W_imag1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="9" slack="0"/>
<pin id="87" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag1_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_imag1_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="X_R_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="1"/>
<pin id="111" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_load/1 X_R_load_8/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="X_I_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
<pin id="128" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_load/1 X_I_load_8/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="X_R_addr_8_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="10" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_8/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="X_I_addr_8_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_8/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Out_R_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="9"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_addr/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="10" slack="1"/>
<pin id="159" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/10 store_ln58/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="Out_I_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="10" slack="9"/>
<pin id="167" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_addr/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="0" slack="0"/>
<pin id="175" dir="0" index="4" bw="10" slack="1"/>
<pin id="176" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="178" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/10 store_ln59/10 "/>
</bind>
</comp>

<comp id="180" class="1004" name="Out_R_addr_7_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="5"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_addr_7/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="Out_I_addr_7_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="5"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_addr_7/10 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub8/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add8/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul5/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul6/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln43_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="10" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln43_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln43_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="j_7_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="indvar_flatten_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="empty_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="0" index="1" bw="2" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln43_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="10" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln43_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="t_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln46_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln43_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="8" slack="0"/>
<pin id="302" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln43_7_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_7/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="empty_21_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_mid1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="0" index="1" bw="2" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="select_ln43_14_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="9" slack="0"/>
<pin id="327" dir="0" index="2" bw="9" slack="0"/>
<pin id="328" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_14/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln43_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln43_15_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="0" index="2" bw="3" slack="0"/>
<pin id="342" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_15/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln47_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="or_ln_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="0" index="2" bw="3" slack="0"/>
<pin id="354" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln53_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln54_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln46_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln46_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="10" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln46_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="3" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln46_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln51_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="4"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/5 "/>
</bind>
</comp>

<comp id="396" class="1005" name="t_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="403" class="1005" name="j_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="410" class="1005" name="indvar_flatten_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="417" class="1005" name="icmp_ln43_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="8"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="421" class="1005" name="W_real9_addr_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="9" slack="1"/>
<pin id="423" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real9_addr "/>
</bind>
</comp>

<comp id="426" class="1005" name="W_imag1_addr_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="9" slack="1"/>
<pin id="428" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag1_addr "/>
</bind>
</comp>

<comp id="431" class="1005" name="or_ln_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="4"/>
<pin id="433" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="436" class="1005" name="zext_ln54_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="9"/>
<pin id="438" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln54 "/>
</bind>
</comp>

<comp id="442" class="1005" name="X_R_addr_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="1"/>
<pin id="444" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="447" class="1005" name="X_I_addr_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="1"/>
<pin id="449" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="452" class="1005" name="W_real9_load_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real9_load "/>
</bind>
</comp>

<comp id="458" class="1005" name="W_imag1_load_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag1_load "/>
</bind>
</comp>

<comp id="464" class="1005" name="X_R_load_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="X_I_load_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load "/>
</bind>
</comp>

<comp id="476" class="1005" name="mul4_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="481" class="1005" name="mul5_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul5 "/>
</bind>
</comp>

<comp id="486" class="1005" name="mul_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="491" class="1005" name="mul6_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul6 "/>
</bind>
</comp>

<comp id="496" class="1005" name="zext_ln51_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="5"/>
<pin id="498" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="502" class="1005" name="X_R_addr_8_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="1"/>
<pin id="504" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_8 "/>
</bind>
</comp>

<comp id="507" class="1005" name="X_I_addr_8_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="1"/>
<pin id="509" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_8 "/>
</bind>
</comp>

<comp id="512" class="1005" name="temp_R_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="1"/>
<pin id="514" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="518" class="1005" name="temp_I_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="524" class="1005" name="X_R_load_8_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load_8 "/>
</bind>
</comp>

<comp id="530" class="1005" name="X_I_load_8_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load_8 "/>
</bind>
</comp>

<comp id="536" class="1005" name="sub_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="541" class="1005" name="sub8_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub8 "/>
</bind>
</comp>

<comp id="546" class="1005" name="add_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="551" class="1005" name="add8_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="96" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="113" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="146" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="179"><net_src comp="163" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="224"><net_src comp="103" pin="7"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="77" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="120" pin="7"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="90" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="120" pin="7"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="77" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="103" pin="7"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="90" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="262" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="262" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="26" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="289" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="259" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="20" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="22" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="292" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="316" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="269" pin="3"/><net_sink comp="324" pin=2"/></net>

<net id="335"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="343"><net_src comp="292" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="306" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="259" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="298" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="338" pin="3"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="36" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="374"><net_src comp="298" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="283" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="338" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="370" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="399"><net_src comp="58" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="406"><net_src comp="62" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="413"><net_src comp="66" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="420"><net_src comp="277" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="70" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="429"><net_src comp="83" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="434"><net_src comp="350" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="439"><net_src comp="364" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="445"><net_src comp="96" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="450"><net_src comp="113" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="455"><net_src comp="77" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="461"><net_src comp="90" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="467"><net_src comp="103" pin="7"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="473"><net_src comp="120" pin="7"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="479"><net_src comp="220" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="484"><net_src comp="226" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="489"><net_src comp="232" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="494"><net_src comp="238" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="499"><net_src comp="391" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="505"><net_src comp="130" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="510"><net_src comp="138" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="515"><net_src comp="196" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="521"><net_src comp="200" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="527"><net_src comp="103" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="533"><net_src comp="120" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="539"><net_src comp="204" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="544"><net_src comp="208" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="549"><net_src comp="212" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="554"><net_src comp="216" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R | {10 }
	Port: Out_I | {10 }
 - Input state : 
	Port: fft_stage.2 : X_R | {1 2 5 6 }
	Port: fft_stage.2 : X_I | {1 2 5 6 }
	Port: fft_stage.2 : W_real9 | {1 2 }
	Port: fft_stage.2 : W_imag1 | {1 2 }
  - Chain level:
	State 1
		store_ln43 : 1
		store_ln43 : 1
		store_ln43 : 1
		j_7 : 1
		indvar_flatten_load : 1
		empty : 2
		tmp_s : 3
		icmp_ln43 : 2
		add_ln43 : 2
		br_ln43 : 3
		t_load : 1
		icmp_ln46 : 2
		select_ln43 : 3
		add_ln43_7 : 2
		empty_21 : 3
		p_mid1 : 4
		select_ln43_14 : 5
		zext_ln43 : 6
		W_real9_addr : 7
		W_real9_load : 8
		W_imag1_addr : 7
		W_imag1_load : 8
		select_ln43_15 : 3
		trunc_ln47 : 4
		or_ln : 5
		add_ln53 : 6
		zext_ln54 : 7
		X_R_addr : 8
		X_R_load : 9
		X_I_addr : 8
		X_I_load : 9
		add_ln46 : 4
		store_ln46 : 3
		store_ln46 : 4
		store_ln46 : 5
	State 2
		mul4 : 1
		mul5 : 1
		mul : 1
		mul6 : 1
	State 3
	State 4
	State 5
		X_R_addr_8 : 1
		X_R_load_8 : 2
		X_I_addr_8 : 1
		X_I_load_8 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln56 : 1
		store_ln57 : 1
		store_ln58 : 1
		store_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_196      |    2    |   177   |   229   |
|          |       grp_fu_200      |    2    |   177   |   229   |
|   fadd   |       grp_fu_204      |    2    |   177   |   229   |
|          |       grp_fu_208      |    2    |   177   |   229   |
|          |       grp_fu_212      |    2    |   177   |   229   |
|          |       grp_fu_216      |    2    |   177   |   229   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_220      |    3    |   128   |    77   |
|   fmul   |       grp_fu_226      |    3    |   128   |    77   |
|          |       grp_fu_232      |    3    |   128   |    77   |
|          |       grp_fu_238      |    3    |   128   |    77   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln43_fu_283    |    0    |    0    |    17   |
|    add   |   add_ln43_7_fu_306   |    0    |    0    |    10   |
|          |    add_ln53_fu_358    |    0    |    0    |    17   |
|          |    add_ln46_fu_370    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln43_fu_277   |    0    |    0    |    11   |
|          |    icmp_ln46_fu_292   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |   select_ln43_fu_298  |    0    |    0    |    8    |
|  select  | select_ln43_14_fu_324 |    0    |    0    |    9    |
|          | select_ln43_15_fu_338 |    0    |    0    |    3    |
|----------|-----------------------|---------|---------|---------|
|          |      empty_fu_265     |    0    |    0    |    0    |
|   trunc  |    empty_21_fu_312    |    0    |    0    |    0    |
|          |   trunc_ln47_fu_346   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_269     |    0    |    0    |    0    |
|bitconcatenate|     p_mid1_fu_316     |    0    |    0    |    0    |
|          |      or_ln_fu_350     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln43_fu_332   |    0    |    0    |    0    |
|   zext   |    zext_ln54_fu_364   |    0    |    0    |    0    |
|          |    zext_ln51_fu_391   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    24   |   1574  |   1783  |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| W_imag1_addr_reg_426 |    9   |
| W_imag1_load_reg_458 |   32   |
| W_real9_addr_reg_421 |    9   |
| W_real9_load_reg_452 |   32   |
|  X_I_addr_8_reg_507  |   10   |
|   X_I_addr_reg_447   |   10   |
|  X_I_load_8_reg_530  |   32   |
|   X_I_load_reg_470   |   32   |
|  X_R_addr_8_reg_502  |   10   |
|   X_R_addr_reg_442   |   10   |
|  X_R_load_8_reg_524  |   32   |
|   X_R_load_reg_464   |   32   |
|     add8_reg_551     |   32   |
|      add_reg_546     |   32   |
|   icmp_ln43_reg_417  |    1   |
|indvar_flatten_reg_410|   10   |
|       j_reg_403      |    3   |
|     mul4_reg_476     |   32   |
|     mul5_reg_481     |   32   |
|     mul6_reg_491     |   32   |
|      mul_reg_486     |   32   |
|     or_ln_reg_431    |   10   |
|     sub8_reg_541     |   32   |
|      sub_reg_536     |   32   |
|       t_reg_396      |    8   |
|    temp_I_reg_518    |   32   |
|    temp_R_reg_512    |   32   |
|   zext_ln51_reg_496  |   64   |
|   zext_ln54_reg_436  |   64   |
+----------------------+--------+
|         Total        |   730  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_90 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_103 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_103 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_120 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_120 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_220    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_220    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_226    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_226    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_232    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_232    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_238    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_238    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   588  ||   6.44  ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  1574  |  1783  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   126  |
|  Register |    -   |    -   |   730  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    6   |  2304  |  1909  |
+-----------+--------+--------+--------+--------+
