--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ALU_UNIT.twx ALU_UNIT.ncd -o ALU_UNIT.twr ALU_UNIT.pcf
-ucf ALU_UNIT.ucf

Design file:              ALU_UNIT.ncd
Physical constraint file: ALU_UNIT.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    4.277(R)|   -1.317(R)|CLK_BUFGP         |   0.000|
SW<0>       |    1.633(R)|    0.292(R)|CLK_BUFGP         |   0.000|
SW<1>       |    1.868(R)|    0.214(R)|CLK_BUFGP         |   0.000|
SW<2>       |    2.342(R)|   -0.222(R)|CLK_BUFGP         |   0.000|
SW<3>       |    1.997(R)|    0.054(R)|CLK_BUFGP         |   0.000|
SW<4>       |    1.441(R)|    0.088(R)|CLK_BUFGP         |   0.000|
SW<5>       |    2.587(R)|   -0.437(R)|CLK_BUFGP         |   0.000|
SW<6>       |    2.019(R)|   -0.360(R)|CLK_BUFGP         |   0.000|
SW<7>       |    1.619(R)|    0.633(R)|CLK_BUFGP         |   0.000|
SW<8>       |    1.850(R)|   -0.141(R)|CLK_BUFGP         |   0.000|
SW<9>       |    1.444(R)|    0.316(R)|CLK_BUFGP         |   0.000|
SW<10>      |    0.936(R)|    0.491(R)|CLK_BUFGP         |   0.000|
SW<11>      |    0.328(R)|    0.977(R)|CLK_BUFGP         |   0.000|
SW<12>      |    1.399(R)|    0.126(R)|CLK_BUFGP         |   0.000|
SW<13>      |    1.105(R)|    0.362(R)|CLK_BUFGP         |   0.000|
SW<14>      |    1.306(R)|    0.680(R)|CLK_BUFGP         |   0.000|
SW<15>      |    1.349(R)|    0.474(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Fout<0>     |   19.623(R)|CLK_BUFGP         |   0.000|
Fout<1>     |   20.084(R)|CLK_BUFGP         |   0.000|
Fout<2>     |   19.594(R)|CLK_BUFGP         |   0.000|
Fout<3>     |   20.442(R)|CLK_BUFGP         |   0.000|
Fout<4>     |   21.185(R)|CLK_BUFGP         |   0.000|
Fout<5>     |   21.971(R)|CLK_BUFGP         |   0.000|
Fout<6>     |   22.495(R)|CLK_BUFGP         |   0.000|
Fout<7>     |   21.210(R)|CLK_BUFGP         |   0.000|
Fout<8>     |   20.538(R)|CLK_BUFGP         |   0.000|
Fout<9>     |   22.254(R)|CLK_BUFGP         |   0.000|
Fout<10>    |   22.526(R)|CLK_BUFGP         |   0.000|
Fout<11>    |   21.241(R)|CLK_BUFGP         |   0.000|
Fout<12>    |   21.349(R)|CLK_BUFGP         |   0.000|
Fout<13>    |   20.760(R)|CLK_BUFGP         |   0.000|
Fout<14>    |   21.226(R)|CLK_BUFGP         |   0.000|
Fout<15>    |   21.304(R)|CLK_BUFGP         |   0.000|
flag<0>     |   23.374(R)|CLK_BUFGP         |   0.000|
flag<2>     |   25.299(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.030|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 16 09:37:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 198 MB



