Info: Generated by version: 24.1 build 115
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_jtag_uart_0.ip --block-symbol-file --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_jtag_uart_0 --family="Agilex 7" --part=AGFB014R24B2E2V
Info: cva6_intel_jtag_uart_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_jtag_uart_0.ip --synthesis=VERILOG --output-directory=/home/angela/Documents/github/cva6/corev_apu/fpga/ip/cva6_intel/cva6_intel_jtag_uart_0 --family="Agilex 7" --part=AGFB014R24B2E2V
Info: cva6_intel_jtag_uart_0.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cva6_intel_jtag_uart_0: "Transforming system: cva6_intel_jtag_uart_0"
Info: cva6_intel_jtag_uart_0: "Naming system components in system: cva6_intel_jtag_uart_0"
Info: cva6_intel_jtag_uart_0: "Processing generation queue"
Info: cva6_intel_jtag_uart_0: "Generating: cva6_intel_jtag_uart_0"
Info: cva6_intel_jtag_uart_0: "Generating: cva6_intel_jtag_uart_0_altera_avalon_jtag_uart_1924_v3imxwq"
Info: jtag_uart_0: Starting RTL generation for module 'cva6_intel_jtag_uart_0_altera_avalon_jtag_uart_1924_v3imxwq'
Info: jtag_uart_0:   Generation command is [exec /opt/Quartus/quartus/linux64//perl/bin/perl -I /opt/Quartus/quartus/linux64//perl/lib -I /opt/Quartus/quartus/sopc_builder/bin/europa -I /opt/Quartus/quartus/sopc_builder/bin/perl_lib -I /opt/Quartus/quartus/sopc_builder/bin -I /opt/Quartus/quartus/../ip/altera/sopc_builder_ip/common -I /opt/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/Quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cva6_intel_jtag_uart_0_altera_avalon_jtag_uart_1924_v3imxwq --dir=/tmp/alt9934_17442513099174763394.dir/0001_jtag_uart_0_gen/ --quartus_dir=/opt/Quartus/quartus --verilog --config=/tmp/alt9934_17442513099174763394.dir/0001_jtag_uart_0_gen//cva6_intel_jtag_uart_0_altera_avalon_jtag_uart_1924_v3imxwq_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'cva6_intel_jtag_uart_0_altera_avalon_jtag_uart_1924_v3imxwq'
Info: cva6_intel_jtag_uart_0: Done "cva6_intel_jtag_uart_0" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
