$date
  Sun Nov 23 14:38:58 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module testbench $end
$var reg 4 ! input_sig[3:0] $end
$var reg 7 " output_sig[6:0] $end
$scope module uut $end
$var reg 4 # input[3:0] $end
$var reg 7 $ output[6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0000001 "
b0000 #
b0000001 $
#20000000
b0001 !
b1001111 "
b0001 #
b1001111 $
#40000000
b0010 !
b0010010 "
b0010 #
b0010010 $
#60000000
b0011 !
b0000110 "
b0011 #
b0000110 $
#80000000
b0100 !
b1001100 "
b0100 #
b1001100 $
#100000000
b0101 !
b0100100 "
b0101 #
b0100100 $
#120000000
b0110 !
b0100000 "
b0110 #
b0100000 $
#140000000
b0111 !
b0001111 "
b0111 #
b0001111 $
#160000000
b1000 !
b0000000 "
b1000 #
b0000000 $
#180000000
b1001 !
b0000100 "
b1001 #
b0000100 $
#200000000
b1010 !
b1110111 "
b1010 #
b1110111 $
#220000000
b1011 !
b0011111 "
b1011 #
b0011111 $
#240000000
b1100 !
b1001110 "
b1100 #
b1001110 $
#260000000
b1101 !
b0111101 "
b1101 #
b0111101 $
#280000000
b1110 !
b1001111 "
b1110 #
b1001111 $
#300000000
b1111 !
b1000111 "
b1111 #
b1000111 $
