{"Source Block": ["oh/mio/dv/dut_mio.v@71:81@HdlStmAssign", "   // End of automatics\n      \n   assign dut_active       = 1'b1;\n   assign datasize[CW-1:0] = PW/(2*NMIO);\n   assign divcfg           = 4'b1;   \n   assign clkout           = clk1;\n\n   /*\n   assign clkdiv           = 8'h07;                            // (divide by N-1)\n   assign clkphase0        = {((clkdiv+8'd1)>>8'd1),8'd0};\n   assign clkphase1        = {((clkdiv+8'd1)>>8'd2)+((clkdiv+8'd1)>>8'd1),\n"], "Clone Blocks": [["oh/mio/dv/dut_mio.v@70:80", "   wire\t\t\ttx_prog_full;\t\t// From mio of mio.v\n   // End of automatics\n      \n   assign dut_active       = 1'b1;\n   assign datasize[CW-1:0] = PW/(2*NMIO);\n   assign divcfg           = 4'b1;   \n   assign clkout           = clk1;\n\n   /*\n   assign clkdiv           = 8'h07;                            // (divide by N-1)\n   assign clkphase0        = {((clkdiv+8'd1)>>8'd1),8'd0};\n"]], "Diff Content": {"Delete": [], "Add": [[76, "   assign reg_access_in    = 'b0;\n"], [76, "   assign reg_packet_in    = 'b0;\n"], [76, "   assign reg_wait_in      =  wait_in;\n"]]}}