# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../chess.srcs/sources_1/new/gen_moves_wr.sv" \
"../../../../chess.srcs/sim_1/new/gen_moves_wr_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
