// Seed: 4004743856
module module_0;
  uwire id_1;
  assign id_1 = -1;
  wire id_2;
  assign id_2 = id_1 && id_2;
  wire id_3;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd87,
    parameter id_2  = 32'd8
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  input wire id_11;
  input wire _id_10;
  input wire id_9;
  inout wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_7;
  output wire id_6;
  output logic [7:0] id_5;
  output logic [7:0] id_4;
  output wire id_3;
  input wire _id_2;
  input wire id_1;
  assign id_5[-1] = 1 - 1;
  wire id_12;
  assign id_4[id_2]  = id_7;
  assign id_4[id_10] = 1 == -1;
  wire id_13;
endmodule
