library ieee;
use ieee.std_logic_1164.all;

entity tb_Punto_B is
end tb_Punto_B;

architecture behav of tb_Punto_B is

	component Punto_B is 
		port (
				entradas 	:in std_logic_vector(4 downto 0);
				clk			:in std_logic;
				reset_low	:in std_logic;
				send_MEF1	:in std_logic;
				datos_out 	:out std_logic_vector(10 downto 0);
				send 			:out std_logic		
				);
	end component;
	
begin 


end behav;