/** ###################################################################
**     THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
**     Filename    : PWM.c
**     Project     : ProcessorExpert
**     Processor   : MCF51JF128VLH
**     Component   : Init_FTM
**     Version     : Component 01.001, Driver 01.01, CPU db: 3.00.000
**     Compiler    : CodeWarrior MCF C Compiler
**     Date/Time   : 2012-11-20, 11:53, # CodeGen: 107
**     Abstract    :
**          This file implements the FTM (FTM1) module initialization
**          according to the Peripheral Initialization settings, and
**          defines interrupt service routines prototypes.
**     Settings    :
**          Component name                                 : PWM
**          Device                                         : FTM1
**          Settings                                       : 
**            Clock gate                                   : Enabled
**            FTM mode                                     : Disabled
**              Center-aligned PWM                         : Disabled
**              Clock settings                             : 
**                Clock source                             : System clock / 2
**                Prescaler                                : divide by 1
**                Counter frequency                        : 23.99 MHz
**                Counter init                             : 0
**                Modulo                                   : 255
**                Period                                   : 0.0107 ms
**          Channels                                       : 
**            Channel 0                                    : 
**              Channel mode                               : Edge-aligned PWM
**                Pulses                                   : High-true
**                Channel value                            : 0
**              Input capture filter                       : Disabled
**              Channel output polarity                    : High
**              Initial state                              : 0
**              Output mask                                : Not masked
**            Channel 1                                    : 
**              Channel mode                               : None
**                Input/output action                      : Pin not used
**                Channel value                            : 0
**              Input capture filter                       : Disabled
**              Channel output polarity                    : High
**              Initial state                              : 0
**              Output mask                                : Not masked
**            Channel 2                                    : 
**              Channel mode                               : None
**                Input/output action                      : Pin not used
**                Channel value                            : 0
**              Input capture filter                       : Disabled
**              Channel output polarity                    : High
**              Initial state                              : 0
**              Output mask                                : Not masked
**            Channel 3                                    : 
**              Channel mode                               : None
**                Input/output action                      : Pin not used
**                Channel value                            : 0
**              Input capture filter                       : Disabled
**              Channel output polarity                    : High
**              Initial state                              : 0
**              Output mask                                : Not masked
**            Channel 4                                    : 
**              Channel mode                               : None
**                Input/output action                      : Pin not used
**                Channel value                            : 0
**              Channel output polarity                    : High
**              Initial state                              : 0
**              Output mask                                : Not masked
**            Channel 5                                    : 
**              Channel mode                               : None
**                Input/output action                      : Pin not used
**                Channel value                            : 0
**              Channel output polarity                    : High
**              Initial state                              : 0
**              Output mask                                : Not masked
**          Pins                                           : 
**            Channels                                     : 
**              Channel 0 pin                              : Enabled
**                Pin                                      : PTA0/I2C2_SCL/FTM1_CH0/SPI0_SS/FBa_AD15/I2S0_RX_FS
**                Pin signal                               : 
**              Channel 1 pin                              : Disabled
**              Channel 2 pin                              : Disabled
**              Channel 3 pin                              : Disabled
**              Channel 4 pin                              : Disabled
**              Channel 5 pin                              : Disabled
**            External clock                               : Disabled
**            Fault                                        : 
**              Fault 0 pin                                : Disabled
**              Fault 1 pin                                : Disabled
**              Fault 2 pin                                : Disabled
**              Fault 3 pin                                : Disabled
**            Synchronization                              : 
**              HW trigger 0                               : Disabled
**              HW trigger 1                               : Disabled
**              HW trigger 2                               : Disabled
**            Quadrature decoder                           : 
**              Phase A input pin                          : Disabled
**              Phase B input pin                          : Disabled
**          Interrupts/DMA                                 : 
**            Overflow and Fault                           : 
**              Interrupt                                  : Vftm1fault_ovf
**              Interrupt request                          : Disabled
**              Interrupt priority                         : default
**              ISR Name                                   : 
**              Overflow interrupt                         : Disabled
**              Fault interrupt                            : Disabled
**            Channel 0                                    : 
**              Interrupt                                  : Vftm1ch0
**              Interrupt request                          : Enabled
**              Interrupt priority                         : default
**              ISR Name                                   : 
**              Channel interrupt                          : Disabled
**              DMA                                        : Disabled
**            Channel 1                                    : 
**              Interrupt                                  : Vftm1ch1
**              Interrupt request                          : Enabled
**              Interrupt priority                         : default
**              ISR Name                                   : 
**              Channel interrupt                          : Disabled
**              DMA                                        : Disabled
**            Channel 2                                    : 
**              Interrupt                                  : Vftm1ch2
**              Interrupt request                          : Enabled
**              Interrupt priority                         : default
**              ISR Name                                   : 
**              Channel interrupt                          : Disabled
**              DMA                                        : Disabled
**            Channel 3                                    : 
**              Interrupt                                  : Vftm1ch3
**              Interrupt request                          : Enabled
**              Interrupt priority                         : default
**              ISR Name                                   : 
**              Channel interrupt                          : Disabled
**              DMA                                        : Disabled
**            Channel 4                                    : 
**              Interrupt                                  : Vftm1ch4
**              Interrupt request                          : Enabled
**              Interrupt priority                         : default
**              ISR Name                                   : 
**              Channel interrupt                          : Disabled
**              DMA                                        : Disabled
**            Channel 5                                    : 
**              Interrupt                                  : Vftm1ch5
**              Interrupt request                          : Enabled
**              Interrupt priority                         : default
**              ISR Name                                   : 
**              Channel interrupt                          : Disabled
**              DMA                                        : Disabled
**          Initialization                                 : 
**            Initialize the Channels Output               : no
**            Call Init method                             : yes
**     Contents    :
**         Init - void PWM_Init(void);
**
**     Copyright : 1997 - 2012 Freescale Semiconductor, Inc. All Rights Reserved.
**     
**     http      : www.freescale.com
**     mail      : support@freescale.com
** ###################################################################*/

/* MODULE PWM. */

#include "PWM.h"
  /* Including shared modules, which are used in the whole project */
#include "PE_Types.h"
#include "PE_Error.h"
#include "PE_Const.h"
#include "IO_Map.h"
#include "Cpu.h"


/*
** ===================================================================
**     Method      :  PWM_Init (component Init_FTM)
**
**     Description :
**         This method initializes registers of the FTM module
**         according to the Peripheral Initialization settings.
**         Call this method in user code to initialize the module. By
**         default, the method is called by PE automatically; see "Call
**         Init method" property of the component for more details.
**     Parameters  : None
**     Returns     : Nothing
** ===================================================================
*/
void PWM_Init(void)
{
  /* SIM_SCGC3: FTM1=1 */
  SIM_SCGC3 |= (uint8_t)0x08U;                            
  /* FTM1_MODE: FAULTIE=0,FAULTM=0,CAPTEST=0,PWMSYNC=0,WPDIS=1,INIT=0,FTMEN=0 */
  FTM1_MODE = (uint8_t)0x04U;                             
  /* FTM1_SC: TOF=0,TOIE=0,CPWMS=0,CLKS=0,PS=0 */
  FTM1_SC = (uint8_t)0x00U;                             
  /* FTM1_C0SC: CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  FTM1_C0SC = (uint8_t)0x00U;                             
  /* FTM1_C1SC: CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  FTM1_C1SC = (uint8_t)0x00U;                             
  /* FTM1_C2SC: CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  FTM1_C2SC = (uint8_t)0x00U;                             
  /* FTM1_C3SC: CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  FTM1_C3SC = (uint8_t)0x00U;                             
  /* FTM1_C4SC: CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  FTM1_C4SC = (uint8_t)0x00U;                             
  /* FTM1_C5SC: CHF=0,CHIE=0,MSB=0,MSA=0,ELSB=0,ELSA=0,??=0,DMA=0 */
  FTM1_C5SC = (uint8_t)0x00U;                             
  /* FTM1_CNTINH: INIT_H=0 */
  FTM1_CNTINH = (uint8_t)0x00U;                             
  /* FTM1_CNTINL: INIT_L=0 */
  FTM1_CNTINL = (uint8_t)0x00U;                             
  /* FTM1_CNTH: COUNT_H=0 */
  FTM1_CNTH = (uint8_t)0x00U;                             
  /* FTM1_CNTL: COUNT_L=0 */
  FTM1_CNTL = (uint8_t)0x00U;                             
  /* FTM1_MODH: MOD_H=0 */
  FTM1_MODH = (uint8_t)0x00U;                             
  /* FTM1_MODL: MOD_L=0xFF */
  FTM1_MODL = (uint8_t)0xFFU;                             
  /* FTM1_FILTER0: CHoddFVAL=0,CHevenFVAL=0 */
  FTM1_FILTER0 = (uint8_t)0x00U;                             
  /* FTM1_FILTER1: CHoddFVAL=0,CHevenFVAL=0 */
  FTM1_FILTER1 = (uint8_t)0x00U;                             
  /* FTM1_C0SC: CHF=0,CHIE=0,MSB=1,MSA=0,ELSB=1,ELSA=0,??=0,DMA=0 */
  FTM1_C0SC = (uint8_t)0x28U;                             
  /* FTM1_C1SC: CHF=0,CHIE=0,MSB=0,MSA=1,ELSB=0,ELSA=0,??=0,DMA=0 */
  FTM1_C1SC = (uint8_t)0x10U;                             
  /* FTM1_C2SC: CHF=0,CHIE=0,MSB=0,MSA=1,ELSB=0,ELSA=0,??=0,DMA=0 */
  FTM1_C2SC = (uint8_t)0x10U;                             
  /* FTM1_C3SC: CHF=0,CHIE=0,MSB=0,MSA=1,ELSB=0,ELSA=0,??=0,DMA=0 */
  FTM1_C3SC = (uint8_t)0x10U;                             
  /* FTM1_C4SC: CHF=0,CHIE=0,MSB=0,MSA=1,ELSB=0,ELSA=0,??=0,DMA=0 */
  FTM1_C4SC = (uint8_t)0x10U;                             
  /* FTM1_C5SC: CHF=0,CHIE=0,MSB=0,MSA=1,ELSB=0,ELSA=0,??=0,DMA=0 */
  FTM1_C5SC = (uint8_t)0x10U;                             
  /* FTM1_C0VH: VAL_H=0 */
  FTM1_C0VH = (uint8_t)0x00U;                             
  /* FTM1_C0VL: VAL_L=0 */
  FTM1_C0VL = (uint8_t)0x00U;                             
  /* FTM1_C1VH: VAL_H=0 */
  FTM1_C1VH = (uint8_t)0x00U;                             
  /* FTM1_C1VL: VAL_L=0 */
  FTM1_C1VL = (uint8_t)0x00U;                             
  /* FTM1_C2VH: VAL_H=0 */
  FTM1_C2VH = (uint8_t)0x00U;                             
  /* FTM1_C2VL: VAL_L=0 */
  FTM1_C2VL = (uint8_t)0x00U;                             
  /* FTM1_C3VH: VAL_H=0 */
  FTM1_C3VH = (uint8_t)0x00U;                             
  /* FTM1_C3VL: VAL_L=0 */
  FTM1_C3VL = (uint8_t)0x00U;                             
  /* FTM1_C4VH: VAL_H=0 */
  FTM1_C4VH = (uint8_t)0x00U;                             
  /* FTM1_C4VL: VAL_L=0 */
  FTM1_C4VL = (uint8_t)0x00U;                             
  /* FTM1_C5VH: VAL_H=0 */
  FTM1_C5VH = (uint8_t)0x00U;                             
  /* FTM1_C5VL: VAL_L=0 */
  FTM1_C5VL = (uint8_t)0x00U;                             
  /* FTM1_POL: POL7=0,POL6=0,POL5=0,POL4=0,POL3=0,POL2=0,POL1=0,POL0=0 */
  FTM1_POL = (uint8_t)0x00U;                             
  /* FTM1_OUTINIT: CH7OI=0,CH6OI=0,CH5OI=0,CH4OI=0,CH3OI=0,CH2OI=0,CH1OI=0,CH0OI=0 */
  FTM1_OUTINIT = (uint8_t)0x00U;                             
  /* FTM1_OUTMASK: CH7OM=0,CH6OM=0,CH5OM=0,CH4OM=0,CH3OM=0,CH2OM=0,CH1OM=0,CH0OM=0 */
  FTM1_OUTMASK = (uint8_t)0x00U;                             
  /* FTM1_MODE: FAULTIE=0,FAULTM=0,CAPTEST=0,PWMSYNC=0,WPDIS=1,INIT=0,FTMEN=0 */
  FTM1_MODE = (uint8_t)0x04U;                             
  /* FTM1_SC: TOF=0,TOIE=0,CPWMS=0,CLKS=1,PS=0 */
  FTM1_SC = (uint8_t)0x08U;                             
}


/* END PWM. */
/*
** ###################################################################
**
**     This file was created by Processor Expert 10.0 [05.02]
**     for the Freescale ColdFirePlus series of microcontrollers.
**
** ###################################################################
*/
