Project Informatione:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt

MAX+plus II Compiler Report File
Version 10.0 RC2 9/14/2000
Compiled: 09/18/2009 02:05:06

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

ictr_full_shema
      EPM7096QC100-7       37       33       0      53      41          55 %

User Pins:                 37       33       0  



Project Informatione:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Ignored unnecessary INPUT pin 'D02'


Project Informatione:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock


Project Informatione:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt

** FILE HIERARCHY **



|ictr_full1:17|
|ictr_full1:17|ictr:6|
|ictr_full1:17|ictr:6|carry_not:8|
|ictr_full1:17|ictr:6|carry_not:11|
|ictr_full1:17|ictr:6|carry_not:12|
|ictr_full1:17|ictr:6|carry_not:13|
|ictr_full1:17|ictr:6|carry_not:10|
|ictr_full1:17|ictr:6|carry_not:9|
|ictr_full1:17|ictr:34|
|ictr_full1:17|ictr:34|carry_not:8|
|ictr_full1:17|ictr:34|carry_not:11|
|ictr_full1:17|ictr:34|carry_not:12|
|ictr_full1:17|ictr:34|carry_not:13|
|ictr_full1:17|ictr:34|carry_not:10|
|ictr_full1:17|ictr:34|carry_not:9|
|ictr_full1:17|ictr:7|
|ictr_full1:17|ictr:7|carry_not:8|
|ictr_full1:17|ictr:7|carry_not:11|
|ictr_full1:17|ictr:7|carry_not:12|
|ictr_full1:17|ictr:7|carry_not:13|
|ictr_full1:17|ictr:7|carry_not:10|
|ictr_full1:17|ictr:7|carry_not:9|
|ictr_full1:17|ictr:8|
|ictr_full1:17|ictr:8|carry_not:8|
|ictr_full1:17|ictr:8|carry_not:11|
|ictr_full1:17|ictr:8|carry_not:12|
|ictr_full1:17|ictr:8|carry_not:13|
|ictr_full1:17|ictr:8|carry_not:10|
|ictr_full1:17|ictr:8|carry_not:9|
|ictr_full1:17|ictr:9|
|ictr_full1:17|ictr:9|carry_not:8|
|ictr_full1:17|ictr:9|carry_not:11|
|ictr_full1:17|ictr:9|carry_not:12|
|ictr_full1:17|ictr:9|carry_not:13|
|ictr_full1:17|ictr:9|carry_not:10|
|ictr_full1:17|ictr:9|carry_not:9|
|ictr_full1:17|ictr:10|
|ictr_full1:17|ictr:10|carry_not:8|
|ictr_full1:17|ictr:10|carry_not:11|
|ictr_full1:17|ictr:10|carry_not:12|
|ictr_full1:17|ictr:10|carry_not:13|
|ictr_full1:17|ictr:10|carry_not:10|
|ictr_full1:17|ictr:10|carry_not:9|
|ictr_full1:17|ictr:11|
|ictr_full1:17|ictr:11|carry_not:8|
|ictr_full1:17|ictr:11|carry_not:11|
|ictr_full1:17|ictr:11|carry_not:12|
|ictr_full1:17|ictr:11|carry_not:13|
|ictr_full1:17|ictr:11|carry_not:10|
|ictr_full1:17|ictr:11|carry_not:9|
|ictr_full1:17|ictr:12|
|ictr_full1:17|ictr:12|carry_not:8|
|ictr_full1:17|ictr:12|carry_not:11|
|ictr_full1:17|ictr:12|carry_not:12|
|ictr_full1:17|ictr:12|carry_not:13|
|ictr_full1:17|ictr:12|carry_not:10|
|ictr_full1:17|ictr:12|carry_not:9|
|ictr_full1:17|ictr:13|
|ictr_full1:17|ictr:13|carry_not:8|
|ictr_full1:17|ictr:13|carry_not:11|
|ictr_full1:17|ictr:13|carry_not:12|
|ictr_full1:17|ictr:13|carry_not:13|
|ictr_full1:17|ictr:13|carry_not:10|
|ictr_full1:17|ictr:13|carry_not:9|
|ictr_full1:17|ictr:14|
|ictr_full1:17|ictr:14|carry_not:8|
|ictr_full1:17|ictr:14|carry_not:11|
|ictr_full1:17|ictr:14|carry_not:12|
|ictr_full1:17|ictr:14|carry_not:13|
|ictr_full1:17|ictr:14|carry_not:10|
|ictr_full1:17|ictr:14|carry_not:9|
|ictr_full1:17|ictr:15|
|ictr_full1:17|ictr:15|carry_not:8|
|ictr_full1:17|ictr:15|carry_not:11|
|ictr_full1:17|ictr:15|carry_not:12|
|ictr_full1:17|ictr:15|carry_not:13|
|ictr_full1:17|ictr:15|carry_not:10|
|ictr_full1:17|ictr:15|carry_not:9|
|ictr_full1:17|ictr:16|
|ictr_full1:17|ictr:16|carry_not:8|
|ictr_full1:17|ictr:16|carry_not:11|
|ictr_full1:17|ictr:16|carry_not:12|
|ictr_full1:17|ictr:16|carry_not:13|
|ictr_full1:17|ictr:16|carry_not:10|
|ictr_full1:17|ictr:16|carry_not:9|
|ictr_full1:17|ictr:17|
|ictr_full1:17|ictr:17|carry_not:8|
|ictr_full1:17|ictr:17|carry_not:11|
|ictr_full1:17|ictr:17|carry_not:12|
|ictr_full1:17|ictr:17|carry_not:13|
|ictr_full1:17|ictr:17|carry_not:10|
|ictr_full1:17|ictr:17|carry_not:9|
|ictr_full1:17|ictr:18|
|ictr_full1:17|ictr:18|carry_not:8|
|ictr_full1:17|ictr:18|carry_not:11|
|ictr_full1:17|ictr:18|carry_not:12|
|ictr_full1:17|ictr:18|carry_not:13|
|ictr_full1:17|ictr:18|carry_not:10|
|ictr_full1:17|ictr:18|carry_not:9|
|ictr_full1:17|ictr:19|
|ictr_full1:17|ictr:19|carry_not:8|
|ictr_full1:17|ictr:19|carry_not:11|
|ictr_full1:17|ictr:19|carry_not:12|
|ictr_full1:17|ictr:19|carry_not:13|
|ictr_full1:17|ictr:19|carry_not:10|
|ictr_full1:17|ictr:19|carry_not:9|
|ictr_full1:17|ictr:20|
|ictr_full1:17|ictr:20|carry_not:8|
|ictr_full1:17|ictr:20|carry_not:11|
|ictr_full1:17|ictr:20|carry_not:12|
|ictr_full1:17|ictr:20|carry_not:13|
|ictr_full1:17|ictr:20|carry_not:10|
|ictr_full1:17|ictr:20|carry_not:9|
|ictr_full1:17|ictr:21|
|ictr_full1:17|ictr:21|carry_not:8|
|ictr_full1:17|ictr:21|carry_not:11|
|ictr_full1:17|ictr:21|carry_not:12|
|ictr_full1:17|ictr:21|carry_not:13|
|ictr_full1:17|ictr:21|carry_not:10|
|ictr_full1:17|ictr:21|carry_not:9|
|ictr_full1:17|ictr:22|
|ictr_full1:17|ictr:22|carry_not:8|
|ictr_full1:17|ictr:22|carry_not:11|
|ictr_full1:17|ictr:22|carry_not:12|
|ictr_full1:17|ictr:22|carry_not:13|
|ictr_full1:17|ictr:22|carry_not:10|
|ictr_full1:17|ictr:22|carry_not:9|
|ictr_full1:17|ictr:23|
|ictr_full1:17|ictr:23|carry_not:8|
|ictr_full1:17|ictr:23|carry_not:11|
|ictr_full1:17|ictr:23|carry_not:12|
|ictr_full1:17|ictr:23|carry_not:13|
|ictr_full1:17|ictr:23|carry_not:10|
|ictr_full1:17|ictr:23|carry_not:9|
|ictr_full1:17|ictr:24|
|ictr_full1:17|ictr:24|carry_not:8|
|ictr_full1:17|ictr:24|carry_not:11|
|ictr_full1:17|ictr:24|carry_not:12|
|ictr_full1:17|ictr:24|carry_not:13|
|ictr_full1:17|ictr:24|carry_not:10|
|ictr_full1:17|ictr:24|carry_not:9|
|ictr_full1:17|ictr:25|
|ictr_full1:17|ictr:25|carry_not:8|
|ictr_full1:17|ictr:25|carry_not:11|
|ictr_full1:17|ictr:25|carry_not:12|
|ictr_full1:17|ictr:25|carry_not:13|
|ictr_full1:17|ictr:25|carry_not:10|
|ictr_full1:17|ictr:25|carry_not:9|
|ictr_full1:17|ictr:26|
|ictr_full1:17|ictr:26|carry_not:8|
|ictr_full1:17|ictr:26|carry_not:11|
|ictr_full1:17|ictr:26|carry_not:12|
|ictr_full1:17|ictr:26|carry_not:13|
|ictr_full1:17|ictr:26|carry_not:10|
|ictr_full1:17|ictr:26|carry_not:9|
|ictr_full1:17|ictr:27|
|ictr_full1:17|ictr:27|carry_not:8|
|ictr_full1:17|ictr:27|carry_not:11|
|ictr_full1:17|ictr:27|carry_not:12|
|ictr_full1:17|ictr:27|carry_not:13|
|ictr_full1:17|ictr:27|carry_not:10|
|ictr_full1:17|ictr:27|carry_not:9|
|ictr_full1:17|ictr:28|
|ictr_full1:17|ictr:28|carry_not:8|
|ictr_full1:17|ictr:28|carry_not:11|
|ictr_full1:17|ictr:28|carry_not:12|
|ictr_full1:17|ictr:28|carry_not:13|
|ictr_full1:17|ictr:28|carry_not:10|
|ictr_full1:17|ictr:28|carry_not:9|
|ictr_full1:17|ictr:29|
|ictr_full1:17|ictr:29|carry_not:8|
|ictr_full1:17|ictr:29|carry_not:11|
|ictr_full1:17|ictr:29|carry_not:12|
|ictr_full1:17|ictr:29|carry_not:13|
|ictr_full1:17|ictr:29|carry_not:10|
|ictr_full1:17|ictr:29|carry_not:9|
|ictr_full1:17|ictr:30|
|ictr_full1:17|ictr:30|carry_not:8|
|ictr_full1:17|ictr:30|carry_not:11|
|ictr_full1:17|ictr:30|carry_not:12|
|ictr_full1:17|ictr:30|carry_not:13|
|ictr_full1:17|ictr:30|carry_not:10|
|ictr_full1:17|ictr:30|carry_not:9|
|ictr_full1:17|ictr:31|
|ictr_full1:17|ictr:31|carry_not:8|
|ictr_full1:17|ictr:31|carry_not:11|
|ictr_full1:17|ictr:31|carry_not:12|
|ictr_full1:17|ictr:31|carry_not:13|
|ictr_full1:17|ictr:31|carry_not:10|
|ictr_full1:17|ictr:31|carry_not:9|
|ictr_full1:17|ictr:32|
|ictr_full1:17|ictr:32|carry_not:8|
|ictr_full1:17|ictr:32|carry_not:11|
|ictr_full1:17|ictr:32|carry_not:12|
|ictr_full1:17|ictr:32|carry_not:13|
|ictr_full1:17|ictr:32|carry_not:10|
|ictr_full1:17|ictr:32|carry_not:9|
|rg_full:18|
|rg_full:18|rg:1|
|rg_full:18|rg:1|carry_not:10|
|rg_full:18|rg:1|carry_not:9|
|rg_full:18|rg:1|carry_not:5|
|rg_full:18|rg:1|carry_not:4|
|rg_full:18|rg:1|carry_not:3|
|rg_full:18|rg:1|carry_not:2|
|rg_full:18|rg:1|carry_not:1|
|rg_full:18|rg:17|
|rg_full:18|rg:17|carry_not:10|
|rg_full:18|rg:17|carry_not:9|
|rg_full:18|rg:17|carry_not:5|
|rg_full:18|rg:17|carry_not:4|
|rg_full:18|rg:17|carry_not:3|
|rg_full:18|rg:17|carry_not:2|
|rg_full:18|rg:17|carry_not:1|
|rg_full:18|rg:16|
|rg_full:18|rg:16|carry_not:10|
|rg_full:18|rg:16|carry_not:9|
|rg_full:18|rg:16|carry_not:5|
|rg_full:18|rg:16|carry_not:4|
|rg_full:18|rg:16|carry_not:3|
|rg_full:18|rg:16|carry_not:2|
|rg_full:18|rg:16|carry_not:1|
|rg_full:18|rg:15|
|rg_full:18|rg:15|carry_not:10|
|rg_full:18|rg:15|carry_not:9|
|rg_full:18|rg:15|carry_not:5|
|rg_full:18|rg:15|carry_not:4|
|rg_full:18|rg:15|carry_not:3|
|rg_full:18|rg:15|carry_not:2|
|rg_full:18|rg:15|carry_not:1|
|sm_full:19|
|sm_full:19|sm:1|
|sm_full:19|sm:1|carry_not:3|
|sm_full:19|sm:1|carry_not:2|
|sm_full:19|sm:1|carry_not:1|
|sm_full:19|sm:13|
|sm_full:19|sm:13|carry_not:3|
|sm_full:19|sm:13|carry_not:2|
|sm_full:19|sm:13|carry_not:1|
|sm_full:19|sm:12|
|sm_full:19|sm:12|carry_not:3|
|sm_full:19|sm:12|carry_not:2|
|sm_full:19|sm:12|carry_not:1|
|sm_full:19|sm:11|
|sm_full:19|sm:11|carry_not:3|
|sm_full:19|sm:11|carry_not:2|
|sm_full:19|sm:11|carry_not:1|


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

***** Logic for device 'ictr_full_shema' compiled without errors.




Device: EPM7096QC100-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

** ERROR SUMMARY **

Info: Chip 'ictr_full_shema' in device 'EPM7096QC100-7' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                          R     R R    
                                          E     E E    
                            V             S     S S    
                            C             E   V E E    
                      N     C             R N C R R    
              D D D G . D D I G G   C G Q V . C V V Q  
              2 2 2 N C 2 2 N N N F L N 2 E C I E E 0  
              1 2 3 D . 4 5 T D D 3 K D 2 D . O D D 2  
            ------------------------------------------_ 
           / 100  98  96  94  92  90  88  86  84  82   |_ 
          /     99  97  95  93  91  89  87  85  83  81    | 
     D06 |  1                                          80 | Q28 
     D19 |  2                                          79 | Q26 
      F1 |  3                                          78 | Q25 
      F2 |  4                                          77 | Q21 
   VCCIO |  5                                          76 | GND 
      F4 |  6                                          75 | Q24 
     D26 |  7                                          74 | D14 
      F0 |  8                                          73 | Q23 
    N.C. |  9                                          72 | N.C. 
     D17 | 10                                          71 | Q10 
     D08 | 11                                          70 | Q09 
     D18 | 12                                          69 | Q11 
     GND | 13                                          68 | VCCIO 
     D31 | 14                                          67 | Q12 
     D07 | 15                                          66 | Q14 
     D30 | 16             EPM7096QC100-7               65 | Q13 
     Q07 | 17                                          64 | Q18 
     Q04 | 18                                          63 | Q20 
     Q05 | 19                                          62 | Q17 
   VCCIO | 20                                          61 | GND 
     Q06 | 21                                          60 | Q16 
     D20 | 22                                          59 | Q19 
     Q08 | 23                                          58 | Q15 
    N.C. | 24                                          57 | N.C. 
     D12 | 25                                          56 | RESERVED 
     D27 | 26                                          55 | D15 
     D04 | 27                                          54 | D13 
     GND | 28                                          53 | VCCIO 
     D29 | 29                                          52 | D03 
      Co | 30                                          51 | D01 
         |      32  34  36  38  40  42  44  46  48  50  _| 
          \   31  33  35  37  39  41  43  45  47  49   | 
           \------------------------------------------- 
              Q Q Q Q Q V N Q Q G V D D N G D D D D D  
              3 2 3 0 0 C . 0 2 N C 0 1 . N 0 0 1 2 1  
              1 9 0 3 1 C C 0 7 D C 0 1 C D 5 9 0 8 6  
                        I .       I     .              
                        O         N                    
                                  T                    
                                                       
                                                       


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     1/16(  6%)  12/12(100%)   0/16(  0%)  17/36( 47%) 
B:    LC17 - LC32     6/16( 37%)  12/12(100%)   5/16( 31%)  14/36( 38%) 
C:    LC33 - LC48    12/16( 75%)  12/12(100%)  10/16( 62%)  28/36( 77%) 
D:    LC49 - LC64     8/16( 50%)  11/12( 91%)  16/16(100%)  19/36( 52%) 
E:    LC65 - LC80    16/16(100%)  12/12(100%)  13/16( 81%)  34/36( 94%) 
F:    LC81 - LC96    10/16( 62%)   9/12( 75%)   9/16( 56%)  30/36( 83%) 


Total dedicated input pins used:                 2/4      ( 50%)
Total I/O pins used:                            68/72     ( 94%)
Total logic cells used:                         53/96     ( 55%)
Total shareable expanders used:                 41/96     ( 42%)
Total Turbo logic cells used:                   53/96     ( 55%)
Total shareable expanders not available (n/a):  12/96     ( 12%)
Average fan-in:                                  11.92
Total fan-in:                                   632

Total input pins required:                      37
Total output pins required:                     33
Total bidirectional pins required:               0
Total logic cells required:                     53
Total flipflops required:                       32
Total product terms required:                  231
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          37

Synthesized logic cells:                        20/  96   ( 20%)



Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  89      -   -       INPUT  G            0      0   0    0    0    0    0  CLK
  42   (49)  (D)      INPUT               0      0   0    0    0    1    0  D00
  51   (59)  (D)      INPUT               0      0   0    0    0    1    0  D01
  52   (60)  (D)      INPUT               0      0   0    0    0    1    0  D03
  27   (45)  (C)      INPUT               0      0   0    0    0    1    0  D04
  46   (52)  (D)      INPUT               0      0   0    0    0    1    0  D05
   1    (9)  (A)      INPUT               0      0   0    0    0    1    0  D06
  15   (27)  (B)      INPUT               0      0   0    0    0    1    0  D07
  11   (30)  (B)      INPUT               0      0   0    0    0    1    0  D08
  47   (53)  (D)      INPUT               0      0   0    0    0    1    0  D09
  48   (54)  (D)      INPUT               0      0   0    0    0    1    0  D10
  43   (51)  (D)      INPUT               0      0   0    0    0    1    0  D11
  25   (48)  (C)      INPUT               0      0   0    0    0    1    0  D12
  54   (61)  (D)      INPUT               0      0   0    0    0    1    0  D13
  74   (83)  (F)      INPUT               0      0   0    0    0    1    0  D14
  55   (62)  (D)      INPUT               0      0   0    0    0    1    0  D15
  50   (57)  (D)      INPUT               0      0   0    0    0    1    0  D16
  10   (32)  (B)      INPUT               0      0   0    0    0    1    0  D17
  12   (29)  (B)      INPUT               0      0   0    0    0    1    0  D18
   2    (8)  (A)      INPUT               0      0   0    0    0    1    0  D19
  22   (19)  (B)      INPUT               0      0   0    0    0    1    0  D20
 100   (11)  (A)      INPUT               0      0   0    0    0    1    0  D21
  99   (12)  (A)      INPUT               0      0   0    0    0    1    0  D22
  98   (13)  (A)      INPUT               0      0   0    0    0    1    0  D23
  95   (14)  (A)      INPUT               0      0   0    0    0    1    0  D24
  94   (16)  (A)      INPUT               0      0   0    0    0    1    0  D25
   7    (3)  (A)      INPUT               0      0   0    0    0    1    0  D26
  26   (46)  (C)      INPUT               0      0   0    0    0    1    0  D27
  49   (56)  (D)      INPUT               0      0   0    0    0    1    0  D28
  29   (44)  (C)      INPUT               0      0   0    0    0    1    0  D29
  16   (25)  (B)      INPUT               0      0   0    0    0    1    0  D30
  14   (28)  (B)      INPUT               0      0   0    0    0    1    0  D31
   8    (1)  (A)      INPUT               0      0   0    0    0   32   12  F0
   3    (6)  (A)      INPUT               0      0   0    0    0    0   12  F1
   4    (5)  (A)      INPUT               0      0   0    0    0    0   12  F2
  90      -   -       INPUT               0      0   0    0    0   32    1  F3
   6    (4)  (A)      INPUT               0      0   0    0    0   32    0  F4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  30     43    C     OUTPUT      t        0      0   0    0   10    0    0  Co
  38     35    C         FF   +  t        1      1   0    4    1    1   12  Q00 (|rg_full:18|rg:1|:12)
  35     36    C         FF   +  t        1      1   0    4    1    1   12  Q01 (|rg_full:18|rg:15|:12)
  81     91    F         FF   +  t        1      1   0    3    0    0   12  Q02 (|rg_full:18|rg:16|:12)
  34     37    C         FF   +  t        1      1   0    4    1    1   12  Q03 (|rg_full:18|rg:17|:12)
  18     22    B         FF   +  t        1      1   0    4    2   17    5  Q04 (|ictr_full1:17|ictr:11|:19)
  19     21    B         FF   +  t        2      1   1    4    3   16    5  Q05 (|ictr_full1:17|ictr:17|:19)
  21     20    B         FF   +  t        2      1   0    4    4   15    5  Q06 (|ictr_full1:17|ictr:22|:19)
  17     24    B         FF   +  t        2      1   0    4    5   14    5  Q07 (|ictr_full1:17|ictr:27|:19)
  23     17    B         FF   +  t        2      1   0    4    6   13    5  Q08 (|ictr_full1:17|ictr:32|:19)
  70     78    E         FF   +  t        2      1   0    4    7   12    5  Q09 (|ictr_full1:17|ictr:10|:19)
  71     80    E         FF   +  t        2      1   0    4    8   11    5  Q10 (|ictr_full1:17|ictr:16|:19)
  69     77    E         FF   +  t        2      1   0    4    9   10    5  Q11 (|ictr_full1:17|ictr:21|:19)
  67     76    E         FF   +  t        2      1   0    4   10    9    5  Q12 (|ictr_full1:17|ictr:26|:19)
  65     73    E         FF   +  t        2      1   0    4   11    9    6  Q13 (|ictr_full1:17|ictr:31|:19)
  66     75    E         FF   +  t        2      1   0    4   12    8    5  Q14 (|ictr_full1:17|ictr:9|:19)
  58     65    E         FF   +  t        2      1   0    4   13    7    5  Q15 (|ictr_full1:17|ictr:15|:19)
  60     68    E         FF   +  t        2      1   0    4   14    6    5  Q16 (|ictr_full1:17|ictr:20|:19)
  62     69    E         FF   +  t        2      1   0    4   15    5    5  Q17 (|ictr_full1:17|ictr:25|:19)
  64     72    E         FF   +  t        2      1   0    4   16    6    4  Q18 (|ictr_full1:17|ictr:30|:19)
  59     67    E         FF   +  t        2      1   0    4   18    8    3  Q19 (|ictr_full1:17|ictr:8|:19)
  63     70    E         FF   +  t        2      1   0    4   19    7    3  Q20 (|ictr_full1:17|ictr:14|:19)
  77     85    F         FF   +  t        2      1   0    4   11    6    3  Q21 (|ictr_full1:17|ictr:19|:19)
  87     96    F         FF   +  t        2      1   0    4    5    5    3  Q22 (|ictr_full1:17|ictr:24|:19)
  73     81    F         FF   +  t        2      1   0    4    6    7    2  Q23 (|ictr_full1:17|ictr:29|:19)
  75     84    F         FF   +  t        2      1   0    4    7    9    1  Q24 (|ictr_full1:17|ictr:7|:19)
  78     86    F         FF   +  t        2      1   0    4   10    8    1  Q25 (|ictr_full1:17|ictr:13|:19)
  79     88    F         FF   +  t        2      1   0    4   11    7    1  Q26 (|ictr_full1:17|ictr:18|:19)
  39     33    C         FF   +  t        2      1   0    4    5    6    1  Q27 (|ictr_full1:17|ictr:23|:19)
  80     89    F         FF   +  t        2      1   0    4    6    5    1  Q28 (|ictr_full1:17|ictr:28|:19)
  32     40    C         FF   +  t        2      1   0    4    7    4    0  Q29 (|ictr_full1:17|ictr:6|:19)
  33     38    C         FF   +  t        2      1   0    4   10    3    0  Q30 (|ictr_full1:17|ictr:12|:19)
  31     41    C         FF   +  t        2      1   0    4   11    2    0  Q31 (|ictr_full1:17|ictr:34|:19)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     90    F       SOFT    s t        0      0   0    0   11    3    0  |ictr_full1:17|ictr:24|~22~1
   -     74    E       SOFT    s t        0      0   0    0   15    2    0  |ictr_full1:17|ictr:25|~22~1
   -     79    E       SOFT    s t        0      0   0    0   10    1    2  |ictr_full1:17|ictr:26|~22~1
   -     26    B       SOFT    s t        0      0   0    0    5    0    1  |ictr_full1:17|ictr:27|~22~1
 (82)    92    F       SOFT    s t        0      0   0    0   17    1    0  |ictr_full1:17|ictr:28|~22~1
   -     15    A       SOFT    s t        0      0   0    0   17    5    0  |ictr_full1:17|ictr:29|~22~1
   -     71    E       SOFT    s t        0      0   0    0   16    5    0  |ictr_full1:17|ictr:30|~22~1
   -     66    E       SOFT    s t        0      0   0    0   11    2    0  |ictr_full1:17|ictr:31|~22~1
   -     63    D       SOFT    s t        9      0   0    4   15   17    5  |sm_full:19|sm:13|~22~1
 (46)    52    D       SOFT    s t        1      0   1    3    4    0    1  |sm_full:19|sm:13|qqi_1~2 (|sm_full:19|sm:13|~22~2)
   -     50    D       SOFT    s t        1      0   1    3    4    0    1  |sm_full:19|sm:13|qqi_1~3 (|sm_full:19|sm:13|~22~3)
 (56)    64    D       SOFT    s t        1      0   1    3    4    0    1  |sm_full:19|sm:13|qqi_1~4 (|sm_full:19|sm:13|~22~4)
 (55)    62    D       SOFT    s t        1      0   1    3    4    0    1  |sm_full:19|sm:13|qqi_1~5 (|sm_full:19|sm:13|~22~5)
 (52)    60    D       SOFT    s t        1      0   1    3    4    0    1  |sm_full:19|sm:13|qqi_1~6 (|sm_full:19|sm:13|~22~6)
 (50)    57    D       SOFT    s t        1      0   1    3    4    0    1  |sm_full:19|sm:13|qqi_1~7 (|sm_full:19|sm:13|~22~7)
 (54)    61    D       SOFT    s t        1      0   1    3    4    0    1  |sm_full:19|sm:13|qqi_1~8 (|sm_full:19|sm:13|~22~8)
   -     34    C       SOFT    s t        1      0   1    3    4    0    1  |sm_full:19|sm:13|qqi_1~9 (|sm_full:19|sm:13|~22~9)
 (25)    48    C       SOFT    s t        1      0   1    3    4    0    1  |sm_full:19|sm:13|qqi_1~10 (|sm_full:19|sm:13|~22~10)
 (27)    45    C       SOFT    s t        1      0   1    3    4    0    1  |sm_full:19|sm:13|qqi_1~11 (|sm_full:19|sm:13|~22~11)
   -     39    C       SOFT    s t        1      0   1    3    4    0    1  |sm_full:19|sm:13|qqi_1~12 (|sm_full:19|sm:13|~22~12)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

           Logic cells placed in LAB 'A'
        +- LC15 |ictr_full1:17|ictr:29|~22~1
        | 
        |   Other LABs fed by signals
        |   that feed LAB 'A'
LC      | | A B C D E F |     Logic cells that feed LAB 'A':

Pin
89   -> - | - - - - - - | <-- CLK
90   -> - | - * * * * * | <-- F3
LC26 -> * | * - - - - - | <-- |ictr_full1:17|ictr:27|~22~1
LC17 -> * | * * - - * - | <-- Q08
LC78 -> * | * - - - * - | <-- Q09
LC80 -> * | * - - - * - | <-- Q10
LC77 -> * | * - - - * - | <-- Q11
LC76 -> * | * - - - * - | <-- Q12
LC73 -> * | * - - - * * | <-- Q13
LC75 -> * | * - - - * * | <-- Q14
LC65 -> * | * - - - * * | <-- Q15
LC68 -> * | * - - - * * | <-- Q16
LC69 -> * | * - - - * * | <-- Q17
LC72 -> * | * - - - * * | <-- Q18
LC67 -> * | * - - - * * | <-- Q19
LC70 -> * | * - - - * * | <-- Q20
LC85 -> * | * - - - - * | <-- Q21
LC96 -> * | * - - - - * | <-- Q22
LC81 -> * | * - * - - * | <-- Q23


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                     Logic cells placed in LAB 'B'
        +----------- LC26 |ictr_full1:17|ictr:27|~22~1
        | +--------- LC22 Q04
        | | +------- LC21 Q05
        | | | +----- LC20 Q06
        | | | | +--- LC24 Q07
        | | | | | +- LC17 Q08
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'B'
LC      | | | | | | | A B C D E F |     Logic cells that feed LAB 'B':
LC22 -> * * * * * * | - * - - * - | <-- Q04
LC21 -> * - * * * * | - * - - * - | <-- Q05
LC20 -> * - - * * * | - * - - * - | <-- Q06
LC24 -> * - - - * * | - * - - * - | <-- Q07
LC17 -> - - - - - * | * * - - * - | <-- Q08

Pin
89   -> - - - - - - | - - - - - - | <-- CLK
27   -> - * - - - - | - * - - - - | <-- D04
46   -> - - * - - - | - * - - - - | <-- D05
1    -> - - - * - - | - * - - - - | <-- D06
15   -> - - - - * - | - * - - - - | <-- D07
11   -> - - - - - * | - * - - - - | <-- D08
8    -> - * * * * * | - * * * * * | <-- F0
90   -> - * * * * * | - * * * * * | <-- F3
6    -> - * * * * * | - * * - * * | <-- F4
LC63 -> * * * * * * | - * - - * - | <-- |sm_full:19|sm:13|~22~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                 Logic cells placed in LAB 'C'
        +----------------------- LC43 Co
        | +--------------------- LC35 Q00
        | | +------------------- LC36 Q01
        | | | +----------------- LC37 Q03
        | | | | +--------------- LC33 Q27
        | | | | | +------------- LC40 Q29
        | | | | | | +----------- LC38 Q30
        | | | | | | | +--------- LC41 Q31
        | | | | | | | | +------- LC34 |sm_full:19|sm:13|qqi_1~9
        | | | | | | | | | +----- LC48 |sm_full:19|sm:13|qqi_1~10
        | | | | | | | | | | +--- LC45 |sm_full:19|sm:13|qqi_1~11
        | | | | | | | | | | | +- LC39 |sm_full:19|sm:13|qqi_1~12
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'C':
LC35 -> - * - - - - - - * * * * | - - * * - - | <-- Q00
LC36 -> - - * - - - - - * * * * | - - * * - - | <-- Q01
LC37 -> - - - * - - - - * * * * | - - * * - - | <-- Q03
LC33 -> * - - - * * * * - - - - | - - * - - * | <-- Q27
LC40 -> * - - - - * * * - - - - | - - * - - - | <-- Q29
LC38 -> * - - - - - * * - - - - | - - * - - - | <-- Q30
LC41 -> * - - - - - - * - - - - | - - * - - - | <-- Q31

Pin
89   -> - - - - - - - - - - - - | - - - - - - | <-- CLK
42   -> - * - - - - - - - - - - | - - * - - - | <-- D00
51   -> - - * - - - - - - - - - | - - * - - - | <-- D01
52   -> - - - * - - - - - - - - | - - * - - - | <-- D03
26   -> - - - - * - - - - - - - | - - * - - - | <-- D27
29   -> - - - - - * - - - - - - | - - * - - - | <-- D29
16   -> - - - - - - * - - - - - | - - * - - - | <-- D30
14   -> - - - - - - - * - - - - | - - * - - - | <-- D31
8    -> - * * * * * * * * * * * | - * * * * * | <-- F0
3    -> - - - - - - - - * * * * | - - * * - - | <-- F1
4    -> - - - - - - - - * * * * | - - * * - - | <-- F2
90   -> - * * * * * * * - - - - | - * * * * * | <-- F3
6    -> - * * * * * * * - - - - | - * * - * * | <-- F4
LC90 -> * - - - - - * * - - - - | - - * - - - | <-- |ictr_full1:17|ictr:24|~22~1
LC92 -> - - - - - - - * - - - - | - - * - - - | <-- |ictr_full1:17|ictr:28|~22~1
LC15 -> - - - - * * * - - - - - | - - * - - * | <-- |ictr_full1:17|ictr:29|~22~1
LC91 -> - - - - - - - - * * * * | - - * * - - | <-- Q02
LC81 -> * - - - - - * * - - - - | * - * - - * | <-- Q23
LC84 -> * - - - * * * * - - - - | - - * - - * | <-- Q24
LC86 -> * - - - * * * * - - - - | - - * - - * | <-- Q25
LC88 -> * - - - * * * * - - - - | - - * - - * | <-- Q26
LC89 -> * - - - - * * * - - - - | - - * - - * | <-- Q28


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                         Logic cells placed in LAB 'D'
        +--------------- LC63 |sm_full:19|sm:13|~22~1
        | +------------- LC52 |sm_full:19|sm:13|qqi_1~2
        | | +----------- LC50 |sm_full:19|sm:13|qqi_1~3
        | | | +--------- LC64 |sm_full:19|sm:13|qqi_1~4
        | | | | +------- LC62 |sm_full:19|sm:13|qqi_1~5
        | | | | | +----- LC60 |sm_full:19|sm:13|qqi_1~6
        | | | | | | +--- LC57 |sm_full:19|sm:13|qqi_1~7
        | | | | | | | +- LC61 |sm_full:19|sm:13|qqi_1~8
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'D':
LC52 -> * - - - - - - - | - - - * - - | <-- |sm_full:19|sm:13|qqi_1~2
LC50 -> * - - - - - - - | - - - * - - | <-- |sm_full:19|sm:13|qqi_1~3
LC64 -> * - - - - - - - | - - - * - - | <-- |sm_full:19|sm:13|qqi_1~4
LC62 -> * - - - - - - - | - - - * - - | <-- |sm_full:19|sm:13|qqi_1~5
LC60 -> * - - - - - - - | - - - * - - | <-- |sm_full:19|sm:13|qqi_1~6
LC57 -> * - - - - - - - | - - - * - - | <-- |sm_full:19|sm:13|qqi_1~7
LC61 -> * - - - - - - - | - - - * - - | <-- |sm_full:19|sm:13|qqi_1~8

Pin
89   -> - - - - - - - - | - - - - - - | <-- CLK
8    -> * * * * * * * * | - * * * * * | <-- F0
3    -> * * * * * * * * | - - * * - - | <-- F1
4    -> * * * * * * * * | - - * * - - | <-- F2
90   -> * - - - - - - - | - * * * * * | <-- F3
LC35 -> * * * * * * * * | - - * * - - | <-- Q00
LC36 -> * * * * * * * * | - - * * - - | <-- Q01
LC91 -> * * * * * * * * | - - * * - - | <-- Q02
LC37 -> * * * * * * * * | - - * * - - | <-- Q03
LC34 -> * - - - - - - - | - - - * - - | <-- |sm_full:19|sm:13|qqi_1~9
LC48 -> * - - - - - - - | - - - * - - | <-- |sm_full:19|sm:13|qqi_1~10
LC45 -> * - - - - - - - | - - - * - - | <-- |sm_full:19|sm:13|qqi_1~11
LC39 -> * - - - - - - - | - - - * - - | <-- |sm_full:19|sm:13|qqi_1~12


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC74 |ictr_full1:17|ictr:25|~22~1
        | +----------------------------- LC79 |ictr_full1:17|ictr:26|~22~1
        | | +--------------------------- LC71 |ictr_full1:17|ictr:30|~22~1
        | | | +------------------------- LC66 |ictr_full1:17|ictr:31|~22~1
        | | | | +----------------------- LC78 Q09
        | | | | | +--------------------- LC80 Q10
        | | | | | | +------------------- LC77 Q11
        | | | | | | | +----------------- LC76 Q12
        | | | | | | | | +--------------- LC73 Q13
        | | | | | | | | | +------------- LC75 Q14
        | | | | | | | | | | +----------- LC65 Q15
        | | | | | | | | | | | +--------- LC68 Q16
        | | | | | | | | | | | | +------- LC69 Q17
        | | | | | | | | | | | | | +----- LC72 Q18
        | | | | | | | | | | | | | | +--- LC67 Q19
        | | | | | | | | | | | | | | | +- LC70 Q20
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'E':
LC66 -> - - - - - - - - - - - - - - * * | - - - - * - | <-- |ictr_full1:17|ictr:31|~22~1
LC78 -> * * * * * * * * * * * * * * * * | * - - - * - | <-- Q09
LC80 -> * * * * - * * * * * * * * * * * | * - - - * - | <-- Q10
LC77 -> * * * * - - * * * * * * * * * * | * - - - * - | <-- Q11
LC76 -> * * * * - - - * * * * * * * * * | * - - - * - | <-- Q12
LC73 -> * - * * - - - - * * * * * * * * | * - - - * * | <-- Q13
LC75 -> * - * - - - - - - * * * * * * * | * - - - * * | <-- Q14
LC65 -> * - * - - - - - - - * * * * * * | * - - - * * | <-- Q15
LC68 -> * - * - - - - - - - - * * * * * | * - - - * * | <-- Q16
LC69 -> * - * - - - - - - - - - * * * * | * - - - * * | <-- Q17
LC72 -> - - * - - - - - - - - - - * * * | * - - - * * | <-- Q18
LC67 -> - - - - - - - - - - - - - - * * | * - - - * * | <-- Q19
LC70 -> - - - - - - - - - - - - - - - * | * - - - * * | <-- Q20

Pin
89   -> - - - - - - - - - - - - - - - - | - - - - - - | <-- CLK
47   -> - - - - * - - - - - - - - - - - | - - - - * - | <-- D09
48   -> - - - - - * - - - - - - - - - - | - - - - * - | <-- D10
43   -> - - - - - - * - - - - - - - - - | - - - - * - | <-- D11
25   -> - - - - - - - * - - - - - - - - | - - - - * - | <-- D12
54   -> - - - - - - - - * - - - - - - - | - - - - * - | <-- D13
74   -> - - - - - - - - - * - - - - - - | - - - - * - | <-- D14
55   -> - - - - - - - - - - * - - - - - | - - - - * - | <-- D15
50   -> - - - - - - - - - - - * - - - - | - - - - * - | <-- D16
10   -> - - - - - - - - - - - - * - - - | - - - - * - | <-- D17
12   -> - - - - - - - - - - - - - * - - | - - - - * - | <-- D18
2    -> - - - - - - - - - - - - - - * - | - - - - * - | <-- D19
22   -> - - - - - - - - - - - - - - - * | - - - - * - | <-- D20
8    -> - - - - * * * * * * * * * * * * | - * * * * * | <-- F0
90   -> - - - - * * * * * * * * * * * * | - * * * * * | <-- F3
6    -> - - - - * * * * * * * * * * * * | - * * - * * | <-- F4
LC22 -> * * * * * * * * * * * * * * * * | - * - - * - | <-- Q04
LC21 -> * * * * * * * * * * * * * * * * | - * - - * - | <-- Q05
LC20 -> * * * * * * * * * * * * * * * * | - * - - * - | <-- Q06
LC24 -> * * * * * * * * * * * * * * * * | - * - - * - | <-- Q07
LC17 -> * * * * * * * * * * * * * * * * | * * - - * - | <-- Q08
LC63 -> * * * * * * * * * * * * * * * * | - * - - * - | <-- |sm_full:19|sm:13|~22~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                             Logic cells placed in LAB 'F'
        +------------------- LC90 |ictr_full1:17|ictr:24|~22~1
        | +----------------- LC92 |ictr_full1:17|ictr:28|~22~1
        | | +--------------- LC91 Q02
        | | | +------------- LC85 Q21
        | | | | +----------- LC96 Q22
        | | | | | +--------- LC81 Q23
        | | | | | | +------- LC84 Q24
        | | | | | | | +----- LC86 Q25
        | | | | | | | | +--- LC88 Q26
        | | | | | | | | | +- LC89 Q28
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | A B C D E F |     Logic cells that feed LAB 'F':
LC85 -> * * - * * * * * * - | * - - - - * | <-- Q21
LC96 -> * * - - * * * * * - | * - - - - * | <-- Q22
LC81 -> - * - - - * * * * - | * - * - - * | <-- Q23
LC84 -> - * - - - - * * * * | - - * - - * | <-- Q24
LC86 -> - * - - - - - * * * | - - * - - * | <-- Q25
LC88 -> - * - - - - - - * * | - - * - - * | <-- Q26
LC89 -> - * - - - - - - - * | - - * - - * | <-- Q28

Pin
89   -> - - - - - - - - - - | - - - - - - | <-- CLK
100  -> - - - * - - - - - - | - - - - - * | <-- D21
99   -> - - - - * - - - - - | - - - - - * | <-- D22
98   -> - - - - - * - - - - | - - - - - * | <-- D23
95   -> - - - - - - * - - - | - - - - - * | <-- D24
94   -> - - - - - - - * - - | - - - - - * | <-- D25
7    -> - - - - - - - - * - | - - - - - * | <-- D26
49   -> - - - - - - - - - * | - - - - - * | <-- D28
8    -> - - * * * * * * * * | - * * * * * | <-- F0
90   -> - - * * * * * * * * | - * * * * * | <-- F3
6    -> - - * * * * * * * * | - * * - * * | <-- F4
LC74 -> - - - - - - - * * - | - - - - - * | <-- |ictr_full1:17|ictr:25|~22~1
LC79 -> * * - * - - - - - - | - - - - - * | <-- |ictr_full1:17|ictr:26|~22~1
LC15 -> - - - - - - - - * * | - - * - - * | <-- |ictr_full1:17|ictr:29|~22~1
LC71 -> - - - * * * * * - - | - - - - - * | <-- |ictr_full1:17|ictr:30|~22~1
LC73 -> * * - * - - - - - - | * - - - * * | <-- Q13
LC75 -> * * - * - - - - - - | * - - - * * | <-- Q14
LC65 -> * * - * - - - - - - | * - - - * * | <-- Q15
LC68 -> * * - * - - - - - - | * - - - * * | <-- Q16
LC69 -> * * - * - - - - - - | * - - - * * | <-- Q17
LC72 -> * * - * - - - * * - | * - - - * * | <-- Q18
LC67 -> * * - * * * * * * - | * - - - * * | <-- Q19
LC70 -> * * - * * * * * * - | * - - - * * | <-- Q20
LC33 -> - * - - - - - - - * | - - * - - * | <-- Q27


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:e:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt
ictr_full_shema

** EQUATIONS **

CLK      : INPUT;
D00      : INPUT;
D01      : INPUT;
D03      : INPUT;
D04      : INPUT;
D05      : INPUT;
D06      : INPUT;
D07      : INPUT;
D08      : INPUT;
D09      : INPUT;
D10      : INPUT;
D11      : INPUT;
D12      : INPUT;
D13      : INPUT;
D14      : INPUT;
D15      : INPUT;
D16      : INPUT;
D17      : INPUT;
D18      : INPUT;
D19      : INPUT;
D20      : INPUT;
D21      : INPUT;
D22      : INPUT;
D23      : INPUT;
D24      : INPUT;
D25      : INPUT;
D26      : INPUT;
D27      : INPUT;
D28      : INPUT;
D29      : INPUT;
D30      : INPUT;
D31      : INPUT;
F0       : INPUT;
F1       : INPUT;
F2       : INPUT;
F3       : INPUT;
F4       : INPUT;

-- Node name is 'Co' 
-- Equation name is 'Co', location is LC043, type is output.
 Co      = LCELL( _EQ001 $  GND);
  _EQ001 =  _LC090 &  Q23 &  Q24 &  Q25 &  Q26 &  Q27 &  Q28 &  Q29 &  Q30 & 
              Q31;

-- Node name is 'Q00' = '|rg_full:18|rg:1|RGi' 
-- Equation name is 'Q00', type is output 
 Q00     = DFFE( _EQ002 $  GND, GLOBAL( CLK), !_EQ003,  VCC,  VCC);
  _EQ002 =  D00 &  F4
         # !F4 &  Q00;
  _EQ003 =  _X001;
  _X001  = EXP(!F0 & !F3 & !F4);

-- Node name is 'Q01' = '|rg_full:18|rg:15|RGi' 
-- Equation name is 'Q01', type is output 
 Q01     = DFFE( _EQ004 $  GND, GLOBAL( CLK), !_EQ005,  VCC,  VCC);
  _EQ004 =  D01 &  F4
         # !F4 &  Q01;
  _EQ005 =  _X001;
  _X001  = EXP(!F0 & !F3 & !F4);

-- Node name is 'Q02' = '|rg_full:18|rg:16|RGi' 
-- Equation name is 'Q02', type is output 
 Q02     = TFFE( GND, GLOBAL( CLK), !_EQ006,  VCC,  VCC);
  _EQ006 =  _X001;
  _X001  = EXP(!F0 & !F3 & !F4);

-- Node name is 'Q03' = '|rg_full:18|rg:17|RGi' 
-- Equation name is 'Q03', type is output 
 Q03     = DFFE( _EQ007 $  VCC, GLOBAL( CLK), !_EQ008,  VCC,  VCC);
  _EQ007 = !D03 &  F4
         # !F4 & !Q03;
  _EQ008 =  _X001;
  _X001  = EXP(!F0 & !F3 & !F4);

-- Node name is 'Q04' = '|ictr_full1:17|ictr:11|Qi' 
-- Equation name is 'Q04', type is output 
 Q04     = DFFE( _EQ009 $  GND, GLOBAL( CLK), !_EQ010,  VCC,  VCC);
  _EQ009 =  F4 &  _LC063 & !Q04
         # !F4 & !_LC063 &  Q04
         #  D04 &  F4;
  _EQ010 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q05' = '|ictr_full1:17|ictr:17|Qi' 
-- Equation name is 'Q05', type is output 
 Q05     = DFFE( _EQ011 $  GND, GLOBAL( CLK), !_EQ012,  VCC,  VCC);
  _EQ011 =  F4 &  _LC063 &  Q04 & !Q05
         # !F4 & !_LC063 &  Q05
         # !F4 & !Q04 &  Q05
         #  D05 &  F4;
  _EQ012 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q06' = '|ictr_full1:17|ictr:22|Qi' 
-- Equation name is 'Q06', type is output 
 Q06     = DFFE( _EQ013 $  GND, GLOBAL( CLK), !_EQ014,  VCC,  VCC);
  _EQ013 =  F4 &  _LC063 &  Q04 &  Q05 & !Q06
         # !F4 &  Q06 &  _X003
         #  D06 &  F4;
  _X003  = EXP( _LC063 &  Q04 &  Q05);
  _EQ014 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q07' = '|ictr_full1:17|ictr:27|Qi' 
-- Equation name is 'Q07', type is output 
 Q07     = DFFE( _EQ015 $  GND, GLOBAL( CLK), !_EQ016,  VCC,  VCC);
  _EQ015 =  F4 &  _LC063 &  Q04 &  Q05 &  Q06 & !Q07
         # !F4 &  Q07 &  _X004
         #  D07 &  F4;
  _X004  = EXP( _LC063 &  Q04 &  Q05 &  Q06);
  _EQ016 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q08' = '|ictr_full1:17|ictr:32|Qi' 
-- Equation name is 'Q08', type is output 
 Q08     = DFFE( _EQ017 $  GND, GLOBAL( CLK), !_EQ018,  VCC,  VCC);
  _EQ017 =  F4 &  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 & !Q08
         # !F4 &  Q08 &  _X005
         #  D08 &  F4;
  _X005  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07);
  _EQ018 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q09' = '|ictr_full1:17|ictr:10|Qi' 
-- Equation name is 'Q09', type is output 
 Q09     = DFFE( _EQ019 $  GND, GLOBAL( CLK), !_EQ020,  VCC,  VCC);
  _EQ019 =  F4 &  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 & !Q09
         # !F4 &  Q09 &  _X006
         #  D09 &  F4;
  _X006  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08);
  _EQ020 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q10' = '|ictr_full1:17|ictr:16|Qi' 
-- Equation name is 'Q10', type is output 
 Q10     = DFFE( _EQ021 $  GND, GLOBAL( CLK), !_EQ022,  VCC,  VCC);
  _EQ021 =  F4 &  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 & !Q10
         # !F4 &  Q10 &  _X007
         #  D10 &  F4;
  _X007  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09);
  _EQ022 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q11' = '|ictr_full1:17|ictr:21|Qi' 
-- Equation name is 'Q11', type is output 
 Q11     = DFFE( _EQ023 $  GND, GLOBAL( CLK), !_EQ024,  VCC,  VCC);
  _EQ023 =  F4 &  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 & 
             !Q11
         # !F4 &  Q11 &  _X008
         #  D11 &  F4;
  _X008  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10);
  _EQ024 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q12' = '|ictr_full1:17|ictr:26|Qi' 
-- Equation name is 'Q12', type is output 
 Q12     = DFFE( _EQ025 $  GND, GLOBAL( CLK), !_EQ026,  VCC,  VCC);
  _EQ025 =  F4 &  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 & 
              Q11 & !Q12
         # !F4 &  Q12 &  _X009
         #  D12 &  F4;
  _X009  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11);
  _EQ026 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q13' = '|ictr_full1:17|ictr:31|Qi' 
-- Equation name is 'Q13', type is output 
 Q13     = DFFE( _EQ027 $  GND, GLOBAL( CLK), !_EQ028,  VCC,  VCC);
  _EQ027 =  F4 &  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 & 
              Q11 &  Q12 & !Q13
         # !F4 &  Q13 &  _X010
         #  D13 &  F4;
  _X010  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11 & 
              Q12);
  _EQ028 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q14' = '|ictr_full1:17|ictr:9|Qi' 
-- Equation name is 'Q14', type is output 
 Q14     = DFFE( _EQ029 $  GND, GLOBAL( CLK), !_EQ030,  VCC,  VCC);
  _EQ029 =  F4 &  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 & 
              Q11 &  Q12 &  Q13 & !Q14
         # !F4 &  Q14 &  _X011
         #  D14 &  F4;
  _X011  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11 & 
              Q12 &  Q13);
  _EQ030 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q15' = '|ictr_full1:17|ictr:15|Qi' 
-- Equation name is 'Q15', type is output 
 Q15     = DFFE( _EQ031 $  GND, GLOBAL( CLK), !_EQ032,  VCC,  VCC);
  _EQ031 =  F4 &  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 & 
              Q11 &  Q12 &  Q13 &  Q14 & !Q15
         # !F4 &  Q15 &  _X012
         #  D15 &  F4;
  _X012  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11 & 
              Q12 &  Q13 &  Q14);
  _EQ032 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q16' = '|ictr_full1:17|ictr:20|Qi' 
-- Equation name is 'Q16', type is output 
 Q16     = DFFE( _EQ033 $  GND, GLOBAL( CLK), !_EQ034,  VCC,  VCC);
  _EQ033 =  F4 &  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 & 
              Q11 &  Q12 &  Q13 &  Q14 &  Q15 & !Q16
         # !F4 &  Q16 &  _X013
         #  D16 &  F4;
  _X013  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11 & 
              Q12 &  Q13 &  Q14 &  Q15);
  _EQ034 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q17' = '|ictr_full1:17|ictr:25|Qi' 
-- Equation name is 'Q17', type is output 
 Q17     = DFFE( _EQ035 $  GND, GLOBAL( CLK), !_EQ036,  VCC,  VCC);
  _EQ035 =  F4 &  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 & 
              Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 & !Q17
         # !F4 &  Q17 &  _X014
         #  D17 &  F4;
  _X014  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11 & 
              Q12 &  Q13 &  Q14 &  Q15 &  Q16);
  _EQ036 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q18' = '|ictr_full1:17|ictr:30|Qi' 
-- Equation name is 'Q18', type is output 
 Q18     = DFFE( _EQ037 $  GND, GLOBAL( CLK), !_EQ038,  VCC,  VCC);
  _EQ037 =  F4 &  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 & 
              Q11 &  Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 & !Q18
         # !F4 &  Q18 &  _X015
         #  D18 &  F4;
  _X015  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11 & 
              Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17);
  _EQ038 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q19' = '|ictr_full1:17|ictr:8|Qi' 
-- Equation name is 'Q19', type is output 
 Q19     = DFFE( _EQ039 $  GND, GLOBAL( CLK), !_EQ040,  VCC,  VCC);
  _EQ039 =  F4 &  _LC066 &  Q14 &  Q15 &  Q16 &  Q17 &  Q18 & !Q19
         # !F4 &  Q19 &  _X016
         #  D19 &  F4;
  _X016  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11 & 
              Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 &  Q18);
  _EQ040 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q20' = '|ictr_full1:17|ictr:14|Qi' 
-- Equation name is 'Q20', type is output 
 Q20     = DFFE( _EQ041 $  GND, GLOBAL( CLK), !_EQ042,  VCC,  VCC);
  _EQ041 =  F4 &  _LC066 &  Q14 &  Q15 &  Q16 &  Q17 &  Q18 &  Q19 & !Q20
         # !F4 &  Q20 &  _X017
         #  D20 &  F4;
  _X017  = EXP( _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11 & 
              Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 &  Q18 &  Q19);
  _EQ042 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q21' = '|ictr_full1:17|ictr:19|Qi' 
-- Equation name is 'Q21', type is output 
 Q21     = DFFE( _EQ043 $  GND, GLOBAL( CLK), !_EQ044,  VCC,  VCC);
  _EQ043 =  F4 &  _LC079 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 &  Q18 &  Q19 & 
              Q20 & !Q21
         # !F4 &  Q21 &  _X018
         #  D21 &  F4;
  _X018  = EXP( _LC071 &  Q19 &  Q20);
  _EQ044 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q22' = '|ictr_full1:17|ictr:24|Qi' 
-- Equation name is 'Q22', type is output 
 Q22     = DFFE( _EQ045 $  GND, GLOBAL( CLK), !_EQ046,  VCC,  VCC);
  _EQ045 =  F4 &  _LC071 &  Q19 &  Q20 &  Q21 & !Q22
         # !F4 &  Q22 &  _X019
         #  D22 &  F4;
  _X019  = EXP( _LC071 &  Q19 &  Q20 &  Q21);
  _EQ046 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q23' = '|ictr_full1:17|ictr:29|Qi' 
-- Equation name is 'Q23', type is output 
 Q23     = DFFE( _EQ047 $  GND, GLOBAL( CLK), !_EQ048,  VCC,  VCC);
  _EQ047 =  F4 &  _LC071 &  Q19 &  Q20 &  Q21 &  Q22 & !Q23
         # !F4 &  Q23 &  _X020
         #  D23 &  F4;
  _X020  = EXP( _LC071 &  Q19 &  Q20 &  Q21 &  Q22);
  _EQ048 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q24' = '|ictr_full1:17|ictr:7|Qi' 
-- Equation name is 'Q24', type is output 
 Q24     = DFFE( _EQ049 $  GND, GLOBAL( CLK), !_EQ050,  VCC,  VCC);
  _EQ049 =  F4 &  _LC071 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 & !Q24
         # !F4 &  Q24 &  _X021
         #  D24 &  F4;
  _X021  = EXP( _LC071 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23);
  _EQ050 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q25' = '|ictr_full1:17|ictr:13|Qi' 
-- Equation name is 'Q25', type is output 
 Q25     = DFFE( _EQ051 $  GND, GLOBAL( CLK), !_EQ052,  VCC,  VCC);
  _EQ051 =  F4 &  _LC071 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24 & !Q25
         # !F4 &  Q25 &  _X022
         #  D25 &  F4;
  _X022  = EXP( _LC074 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24);
  _EQ052 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q26' = '|ictr_full1:17|ictr:18|Qi' 
-- Equation name is 'Q26', type is output 
 Q26     = DFFE( _EQ053 $  GND, GLOBAL( CLK), !_EQ054,  VCC,  VCC);
  _EQ053 =  F4 &  _LC074 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23 &  Q24 & 
              Q25 & !Q26
         # !F4 &  Q26 &  _X023
         #  D26 &  F4;
  _X023  = EXP( _LC015 &  Q24 &  Q25);
  _EQ054 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q27' = '|ictr_full1:17|ictr:23|Qi' 
-- Equation name is 'Q27', type is output 
 Q27     = DFFE( _EQ055 $  GND, GLOBAL( CLK), !_EQ056,  VCC,  VCC);
  _EQ055 =  F4 &  _LC015 &  Q24 &  Q25 &  Q26 & !Q27
         # !F4 &  Q27 &  _X024
         #  D27 &  F4;
  _X024  = EXP( _LC015 &  Q24 &  Q25 &  Q26);
  _EQ056 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q28' = '|ictr_full1:17|ictr:28|Qi' 
-- Equation name is 'Q28', type is output 
 Q28     = DFFE( _EQ057 $  GND, GLOBAL( CLK), !_EQ058,  VCC,  VCC);
  _EQ057 =  F4 &  _LC015 &  Q24 &  Q25 &  Q26 &  Q27 & !Q28
         # !F4 &  Q28 &  _X025
         #  D28 &  F4;
  _X025  = EXP( _LC015 &  Q24 &  Q25 &  Q26 &  Q27);
  _EQ058 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q29' = '|ictr_full1:17|ictr:6|Qi' 
-- Equation name is 'Q29', type is output 
 Q29     = DFFE( _EQ059 $  GND, GLOBAL( CLK), !_EQ060,  VCC,  VCC);
  _EQ059 =  F4 &  _LC015 &  Q24 &  Q25 &  Q26 &  Q27 &  Q28 & !Q29
         # !F4 &  Q29 &  _X026
         #  D29 &  F4;
  _X026  = EXP( _LC015 &  Q24 &  Q25 &  Q26 &  Q27 &  Q28);
  _EQ060 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q30' = '|ictr_full1:17|ictr:12|Qi' 
-- Equation name is 'Q30', type is output 
 Q30     = DFFE( _EQ061 $  GND, GLOBAL( CLK), !_EQ062,  VCC,  VCC);
  _EQ061 =  F4 &  _LC015 &  Q24 &  Q25 &  Q26 &  Q27 &  Q28 &  Q29 & !Q30
         # !F4 &  Q30 &  _X027
         #  D30 &  F4;
  _X027  = EXP( _LC090 &  Q23 &  Q24 &  Q25 &  Q26 &  Q27 &  Q28 &  Q29);
  _EQ062 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is 'Q31' = '|ictr_full1:17|ictr:34|Qi' 
-- Equation name is 'Q31', type is output 
 Q31     = DFFE( _EQ063 $  GND, GLOBAL( CLK), !_EQ064,  VCC,  VCC);
  _EQ063 =  F4 &  _LC090 &  Q23 &  Q24 &  Q25 &  Q26 &  Q27 &  Q28 &  Q29 & 
              Q30 & !Q31
         # !F4 &  Q31 &  _X028
         #  D31 &  F4;
  _X028  = EXP( _LC092 &  Q29 &  Q30);
  _EQ064 =  _X002;
  _X002  = EXP(!F0 & !F3 &  F4);

-- Node name is '|ictr_full1:17|ictr:24|~22~1' 
-- Equation name is '_LC090', type is buried 
-- synthesized logic cell 
_LC090   = LCELL( _EQ065 $  GND);
  _EQ065 =  _LC079 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 &  Q18 &  Q19 &  Q20 & 
              Q21 &  Q22;

-- Node name is '|ictr_full1:17|ictr:25|~22~1' 
-- Equation name is '_LC074', type is buried 
-- synthesized logic cell 
_LC074   = LCELL( _EQ066 $  GND);
  _EQ066 =  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11 & 
              Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17;

-- Node name is '|ictr_full1:17|ictr:26|~22~1' 
-- Equation name is '_LC079', type is buried 
-- synthesized logic cell 
_LC079   = LCELL( _EQ067 $  GND);
  _EQ067 =  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11 & 
              Q12;

-- Node name is '|ictr_full1:17|ictr:27|~22~1' 
-- Equation name is '_LC026', type is buried 
-- synthesized logic cell 
_LC026   = LCELL( _EQ068 $  GND);
  _EQ068 =  _LC063 &  Q04 &  Q05 &  Q06 &  Q07;

-- Node name is '|ictr_full1:17|ictr:28|~22~1' 
-- Equation name is '_LC092', type is buried 
-- synthesized logic cell 
_LC092   = LCELL( _EQ069 $  GND);
  _EQ069 =  _LC079 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 &  Q18 &  Q19 &  Q20 & 
              Q21 &  Q22 &  Q23 &  Q24 &  Q25 &  Q26 &  Q27 &  Q28;

-- Node name is '|ictr_full1:17|ictr:29|~22~1' 
-- Equation name is '_LC015', type is buried 
-- synthesized logic cell 
_LC015   = LCELL( _EQ070 $  GND);
  _EQ070 =  _LC026 &  Q08 &  Q09 &  Q10 &  Q11 &  Q12 &  Q13 &  Q14 &  Q15 & 
              Q16 &  Q17 &  Q18 &  Q19 &  Q20 &  Q21 &  Q22 &  Q23;

-- Node name is '|ictr_full1:17|ictr:30|~22~1' 
-- Equation name is '_LC071', type is buried 
-- synthesized logic cell 
_LC071   = LCELL( _EQ071 $  GND);
  _EQ071 =  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11 & 
              Q12 &  Q13 &  Q14 &  Q15 &  Q16 &  Q17 &  Q18;

-- Node name is '|ictr_full1:17|ictr:31|~22~1' 
-- Equation name is '_LC066', type is buried 
-- synthesized logic cell 
_LC066   = LCELL( _EQ072 $  GND);
  _EQ072 =  _LC063 &  Q04 &  Q05 &  Q06 &  Q07 &  Q08 &  Q09 &  Q10 &  Q11 & 
              Q12 &  Q13;

-- Node name is '|sm_full:19|sm:13|~22~2' = '|sm_full:19|sm:13|qqi_1~2' 
-- Equation name is '_LC052', type is buried 
-- synthesized logic cell 
_LC052   = LCELL( _EQ073 $  GND);
  _EQ073 =  F0 &  F1 &  F2 &  Q00 &  Q01 &  Q02 & !Q03
         #  F0 &  F1 &  F2 &  Q00 &  Q01 & !Q02 &  Q03
         #  F0 &  F1 &  F2 &  Q00 & !Q01 &  Q02 &  Q03
         #  F0 &  F1 &  F2 & !Q00 &  Q01 &  Q02 &  Q03
         # !F0 &  F1 &  F2 &  Q00 &  Q01 &  Q02 &  Q03;

-- Node name is '|sm_full:19|sm:13|~22~3' = '|sm_full:19|sm:13|qqi_1~3' 
-- Equation name is '_LC050', type is buried 
-- synthesized logic cell 
_LC050   = LCELL( _EQ074 $  GND);
  _EQ074 =  F0 & !F1 &  F2 &  Q00 &  Q01 &  Q02 &  Q03
         #  F0 &  F1 & !F2 &  Q00 &  Q01 &  Q02 &  Q03
         #  F0 & !F1 &  F2 &  Q00 & !Q01 &  Q02 & !Q03
         #  F0 & !F1 &  F2 & !Q00 &  Q01 &  Q02 & !Q03
         # !F0 & !F1 &  F2 &  Q00 &  Q01 &  Q02 & !Q03;

-- Node name is '|sm_full:19|sm:13|~22~4' = '|sm_full:19|sm:13|qqi_1~4' 
-- Equation name is '_LC064', type is buried 
-- synthesized logic cell 
_LC064   = LCELL( _EQ075 $  GND);
  _EQ075 =  F0 &  F1 &  F2 & !Q00 & !Q01 &  Q02 & !Q03
         # !F0 &  F1 &  F2 &  Q00 & !Q01 &  Q02 & !Q03
         # !F0 &  F1 &  F2 & !Q00 &  Q01 &  Q02 & !Q03
         #  F0 &  F1 &  F2 &  Q00 & !Q01 & !Q02 & !Q03
         #  F0 &  F1 &  F2 & !Q00 &  Q01 & !Q02 & !Q03;

-- Node name is '|sm_full:19|sm:13|~22~5' = '|sm_full:19|sm:13|qqi_1~5' 
-- Equation name is '_LC062', type is buried 
-- synthesized logic cell 
_LC062   = LCELL( _EQ076 $  GND);
  _EQ076 = !F0 &  F1 &  F2 &  Q00 &  Q01 & !Q02 & !Q03
         #  F0 & !F1 &  F2 &  Q00 &  Q01 & !Q02 & !Q03
         #  F0 &  F1 & !F2 &  Q00 &  Q01 & !Q02 & !Q03
         #  F0 &  F1 & !F2 &  Q00 & !Q01 &  Q02 & !Q03
         #  F0 &  F1 & !F2 & !Q00 &  Q01 &  Q02 & !Q03;

-- Node name is '|sm_full:19|sm:13|~22~6' = '|sm_full:19|sm:13|qqi_1~6' 
-- Equation name is '_LC060', type is buried 
-- synthesized logic cell 
_LC060   = LCELL( _EQ077 $  GND);
  _EQ077 = !F0 &  F1 & !F2 &  Q00 &  Q01 &  Q02 & !Q03
         #  F0 & !F1 & !F2 &  Q00 &  Q01 &  Q02 & !Q03
         #  F0 &  F1 &  F2 & !Q00 & !Q01 & !Q02 &  Q03
         # !F0 &  F1 &  F2 &  Q00 & !Q01 & !Q02 &  Q03
         #  F0 & !F1 &  F2 &  Q00 & !Q01 & !Q02 &  Q03;

-- Node name is '|sm_full:19|sm:13|~22~7' = '|sm_full:19|sm:13|qqi_1~7' 
-- Equation name is '_LC057', type is buried 
-- synthesized logic cell 
_LC057   = LCELL( _EQ078 $  GND);
  _EQ078 = !F0 &  F1 &  F2 & !Q00 &  Q01 & !Q02 &  Q03
         #  F0 & !F1 &  F2 & !Q00 &  Q01 & !Q02 &  Q03
         # !F0 & !F1 &  F2 &  Q00 &  Q01 & !Q02 &  Q03
         # !F0 &  F1 &  F2 & !Q00 & !Q01 &  Q02 &  Q03
         # !F0 & !F1 &  F2 & !Q00 &  Q01 &  Q02 &  Q03;

-- Node name is '|sm_full:19|sm:13|~22~8' = '|sm_full:19|sm:13|qqi_1~8' 
-- Equation name is '_LC061', type is buried 
-- synthesized logic cell 
_LC061   = LCELL( _EQ079 $  GND);
  _EQ079 =  F0 & !F1 &  F2 & !Q00 & !Q01 &  Q02 &  Q03
         # !F0 & !F1 &  F2 &  Q00 & !Q01 &  Q02 &  Q03
         #  F0 &  F1 & !F2 & !Q00 & !Q01 &  Q02 &  Q03
         # !F0 &  F1 & !F2 &  Q00 & !Q01 &  Q02 &  Q03
         #  F0 & !F1 & !F2 &  Q00 & !Q01 &  Q02 &  Q03;

-- Node name is '|sm_full:19|sm:13|~22~9' = '|sm_full:19|sm:13|qqi_1~9' 
-- Equation name is '_LC034', type is buried 
-- synthesized logic cell 
_LC034   = LCELL( _EQ080 $  GND);
  _EQ080 = !F0 &  F1 & !F2 & !Q00 &  Q01 &  Q02 &  Q03
         #  F0 & !F1 & !F2 & !Q00 &  Q01 &  Q02 &  Q03
         # !F0 & !F1 & !F2 &  Q00 &  Q01 &  Q02 &  Q03
         #  F0 &  F1 & !F2 &  Q00 & !Q01 & !Q02 &  Q03
         #  F0 &  F1 & !F2 & !Q00 &  Q01 & !Q02 &  Q03;

-- Node name is '|sm_full:19|sm:13|~22~10' = '|sm_full:19|sm:13|qqi_1~10' 
-- Equation name is '_LC048', type is buried 
-- synthesized logic cell 
_LC048   = LCELL( _EQ081 $  GND);
  _EQ081 = !F0 &  F1 & !F2 &  Q00 &  Q01 & !Q02 &  Q03
         #  F0 & !F1 & !F2 &  Q00 &  Q01 & !Q02 &  Q03
         # !F0 &  F1 &  F2 & !Q00 & !Q01 & !Q02 & !Q03
         # !F0 & !F1 &  F2 & !Q00 &  Q01 & !Q02 & !Q03
         #  F0 & !F1 &  F2 & !Q00 & !Q01 & !Q02 & !Q03;

-- Node name is '|sm_full:19|sm:13|~22~11' = '|sm_full:19|sm:13|qqi_1~11' 
-- Equation name is '_LC045', type is buried 
-- synthesized logic cell 
_LC045   = LCELL( _EQ082 $  GND);
  _EQ082 = !F0 & !F1 &  F2 &  Q00 & !Q01 & !Q02 & !Q03
         #  F0 &  F1 & !F2 & !Q00 & !Q01 & !Q02 & !Q03
         # !F0 &  F1 & !F2 &  Q00 & !Q01 & !Q02 & !Q03
         #  F0 & !F1 & !F2 &  Q00 & !Q01 & !Q02 & !Q03
         # !F0 &  F1 & !F2 & !Q00 &  Q01 & !Q02 & !Q03;

-- Node name is '|sm_full:19|sm:13|~22~12' = '|sm_full:19|sm:13|qqi_1~12' 
-- Equation name is '_LC039', type is buried 
-- synthesized logic cell 
_LC039   = LCELL( _EQ083 $  GND);
  _EQ083 =  F0 & !F1 & !F2 & !Q00 &  Q01 & !Q02 & !Q03
         # !F0 & !F1 & !F2 &  Q00 &  Q01 & !Q02 & !Q03
         # !F0 & !F1 &  F2 & !Q00 & !Q01 &  Q02 & !Q03
         # !F0 &  F1 & !F2 & !Q00 & !Q01 &  Q02 & !Q03
         # !F0 & !F1 & !F2 & !Q00 &  Q01 &  Q02 & !Q03;

-- Node name is '|sm_full:19|sm:13|~22~1' 
-- Equation name is '_LC063', type is buried 
-- synthesized logic cell 
_LC063   = LCELL( _EQ084 $ !F3);
  _EQ084 = !_LC034 & !_LC039 & !_LC045 & !_LC048 & !_LC050 & !_LC052 & 
             !_LC057 & !_LC060 & !_LC061 & !_LC062 & !_LC064 &  _X029 & 
              _X030 &  _X031 &  _X032 &  _X033 &  _X034 &  _X035 &  _X036 & 
              _X037;
  _X029  = EXP(!F0 & !F1 & !F2 & !Q00 & !Q01 & !Q02 & !Q03);
  _X030  = EXP(!F0 & !F1 & !F2 &  Q00 & !Q01 & !Q02 &  Q03);
  _X031  = EXP( F0 & !F1 & !F2 & !Q00 & !Q01 & !Q02 &  Q03);
  _X032  = EXP(!F0 & !F1 & !F2 & !Q00 &  Q01 & !Q02 &  Q03);
  _X033  = EXP(!F0 &  F1 & !F2 & !Q00 & !Q01 & !Q02 &  Q03);
  _X034  = EXP(!F0 & !F1 & !F2 & !Q00 & !Q01 &  Q02 &  Q03);
  _X035  = EXP(!F0 & !F1 &  F2 & !Q00 & !Q01 & !Q02 &  Q03);
  _X036  = EXP(!F0 & !F1 & !F2 &  Q00 & !Q01 &  Q02 & !Q03);
  _X037  = EXP( F0 & !F1 & !F2 & !Q00 & !Q01 &  Q02 & !Q03);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs C, F
--    _X002 occurs in LABs B, C, E, F




Project Informatione:\topsecret\5_sem\shemtechnik\labs\shem1\ictr_full_shema.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:03


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,694K
