<?xml version="1.0" ?>
<Dl_Config_Req>
	<DlConfigReqL1L2Header>
		<nSFN>0</nSFN>
		<nSlot>0</nSlot>
		<nPDU>3</nPDU>
		<nGroup>1</nGroup>
		<nPdcchPrecoderEn>1</nPdcchPrecoderEn>
	</DlConfigReqL1L2Header>
	<DL_BCH_PDU0>
		<nSSBSubcOffset>0</nSSBSubcOffset>
		<nSSBPrbOffset>12</nSSBPrbOffset>
		<nMIB0>4</nMIB0>
		<nMIB1>5</nMIB1>
		<nMIB2>29</nMIB2>
		<nPssEpreOffset>3</nPssEpreOffset>
		<nBeamId0>0</nBeamId0>
		<nBeamId1>0</nBeamId1>
		<nBeamId2>0</nBeamId2>
		<nBeamId3>0</nBeamId3>
	</DL_BCH_PDU0>
	<DL_SCH_PDU1>
		<nRNTI>65535</nRNTI>
		<nUEId>0</nUEId>
		<nBWPSize>48</nBWPSize>
		<nBWPStart>0</nBWPStart>
		<nSubcSpacing>1</nSubcSpacing>
		<nCpType>0</nCpType>
		<nMcsTable>0</nMcsTable>
		<nNrOfCodeWords>1</nNrOfCodeWords>
		<nMCS0>9</nMCS0>
		<nRV0>0</nRV0>
		<nNDI0>0</nNDI0>
		<nNrOfLayers>1</nNrOfLayers>
		<nNrOfAntennaPorts>1</nNrOfAntennaPorts>
		<nTBSize0>129</nTBSize0>
		<nPortIndex0>0</nPortIndex0>
		<nPortIndex1>1</nPortIndex1>
		<nPortIndex2>2</nPortIndex2>
		<nPortIndex3>3</nPortIndex3>
		<nPortIndex4>0</nPortIndex4>
		<nPortIndex5>0</nPortIndex5>
		<nPortIndex6>0</nPortIndex6>
		<nPortIndex7>0</nPortIndex7>
		<nHARQID>0</nHARQID>
		<nSCID>0</nSCID>
		<nNIDnSCID>11</nNIDnSCID>
		<nVRBtoPRB>0</nVRBtoPRB>
		<nRBBundleSize>0</nRBBundleSize>
		<nStartSymbolIndex>2</nStartSymbolIndex>
		<nNrOfSymbols>12</nNrOfSymbols>
		<nRBStart>0</nRBStart>
		<nRBSize>7</nRBSize>
		<nResourceAllocType>1</nResourceAllocType>
		<nNrOfRBGs>0</nNrOfRBGs>
		<nRBGSize>1</nRBGSize>
		<nRBGIndex>0</nRBGIndex>
		<nMappingType>0</nMappingType>
		<nDMRSConfigType>0</nDMRSConfigType>
		<nNrOfCDMs>2</nNrOfCDMs>
		<nNrOfDMRSSymbols>1</nNrOfDMRSSymbols>
		<nDMRSAddPos>2</nDMRSAddPos>
		<nPTRSPresent>0</nPTRSPresent>
		<nNrOfPTRSPorts>1</nNrOfPTRSPorts>
		<nPTRSTimeDensity>0</nPTRSTimeDensity>
		<nPTRSFreqDensity>0</nPTRSFreqDensity>
		<nPTRSReOffset>0</nPTRSReOffset>
		<nEpreRatioOfPDSCHToPTRS>0</nEpreRatioOfPDSCHToPTRS>
		<nMMimoMode>0</nMMimoMode>
		<nTransmissionScheme>0</nTransmissionScheme>
		<nCodebookType>0</nCodebookType>
		<nCodebookMode>0</nCodebookMode>
		<nPMI>0</nPMI>
		<nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
		<nNid>11</nNid>
		<nNrofTxRU>0</nNrofTxRU>
		<nEpreRatioOfPDSCHToSSB>0</nEpreRatioOfPDSCHToSSB>
		<nPortInfoBitMap>0</nPortInfoBitMap>
		<nSRSChanEstBufferIndx>0</nSRSChanEstBufferIndx>
		<nTxRUIdx0>0</nTxRUIdx0>
    	<nTxRUIdx1>1</nTxRUIdx1>
    	<nTxRUIdx2>2</nTxRUIdx2>
    	<nTxRUIdx3>3</nTxRUIdx3>
		<MacData0>sib1.txt</MacData0>
	</DL_SCH_PDU1>
	<DL_DCI_PDU2>
		<nRNTI>65535</nRNTI>
		<nBWPSize>48</nBWPSize>
		<nBWPStart>0</nBWPStart>
		<nSubcSpacing>1</nSubcSpacing>
		<nCpType>0</nCpType>
		<nFreqDomain0>255</nFreqDomain0>
		<nFreqDomain1>0</nFreqDomain1>
		<nStartSymbolIndex>0</nStartSymbolIndex>
		<nNrOfSymbols>1</nNrOfSymbols>
		<nCCEToREGType>1</nCCEToREGType>
		<nREGBundleSize>6</nREGBundleSize>
		<nShift>11</nShift>
		<nScid>11</nScid>
		<nCCEStartIndex>0</nCCEStartIndex>
		<nAggrLvl>4</nAggrLvl>
		<nInterleaveSize>2</nInterleaveSize>
		<nCoreSetType>0</nCoreSetType>
		<nRNTIScramb>0</nRNTIScramb>
		<nTotalBits>39</nTotalBits>
		<nEpreRatioOfPDCCHToSSB>0</nEpreRatioOfPDCCHToSSB>
		<nEpreRatioOfDmrsToSSB>0</nEpreRatioOfDmrsToSSB>
		<nDciBits>0</nDciBits>
    	<nBeamId>0</nBeamId>
    	<nNrofTxRU>0</nNrofTxRU>
		<nID>11</nID>
		<nTxRUIdx0>0</nTxRUIdx0>
		<nTxRUIdx1>1</nTxRUIdx1>
		<nTxRUIdx2>2</nTxRUIdx2>
		<nTxRUIdx3>3</nTxRUIdx3>
		<MacData0>0x2400480000000000000000000000000000000000000000000000000000000000</MacData0>
	</DL_DCI_PDU2>
	<PDSCH_GROUP_INFO0>
		<nUE>1</nUE>
		<nPduIdx0>1</nPduIdx0>
	</PDSCH_GROUP_INFO0>
</Dl_Config_Req>
