<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg484-1" LaunchTime="1610616353">
  <File Type="BITSTR-BMM" Name="Single_port_RAM_VHDL_bd.bmm"/>
  <File Type="ROUTE-PWR" Name="Single_port_RAM_VHDL_power_routed.rpt"/>
  <File Type="PA-TCL" Name="Single_port_RAM_VHDL.tcl"/>
  <File Type="OPT-DCP" Name="Single_port_RAM_VHDL_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="Single_port_RAM_VHDL_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="Single_port_RAM_VHDL_reports.tcl"/>
  <File Type="OPT-DRC" Name="Single_port_RAM_VHDL_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Single_port_RAM_VHDL.hwdef"/>
  <File Type="PWROPT-DCP" Name="Single_port_RAM_VHDL_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="Single_port_RAM_VHDL_placed.dcp"/>
  <File Type="PLACE-IO" Name="Single_port_RAM_VHDL_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Single_port_RAM_VHDL_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Single_port_RAM_VHDL_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Single_port_RAM_VHDL_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Single_port_RAM_VHDL_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="Single_port_RAM_VHDL.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Single_port_RAM_VHDL_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="Single_port_RAM_VHDL.bin"/>
  <File Type="PHYSOPT-DCP" Name="Single_port_RAM_VHDL_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="Single_port_RAM_VHDL.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="Single_port_RAM_VHDL_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="Single_port_RAM_VHDL_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Single_port_RAM_VHDL_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="Single_port_RAM_VHDL_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Single_port_RAM_VHDL_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="Single_port_RAM_VHDL.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="Single_port_RAM_VHDL_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="Single_port_RAM_VHDL.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Single_port_RAM_VHDL_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Single_port_RAM_VHDL_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="Single_port_RAM_VHDL.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Single_port_RAM_VHDL_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="Single_port_RAM_VHDL_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Single_port_RAM_VHDL_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Single_port_RAM_VHDL_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Single_port_RAM_VHDL_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Single_port_RAM_VHDL_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Single_port_RAM_VHDL_timing_summary_routed.rpx"/>
  <File Type="RDI-RDI" Name="Single_port_RAM_VHDL.vdi"/>
  <File Type="ROUTE-CLK" Name="Single_port_RAM_VHDL_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="Single_port_RAM_VHDL_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Single_port_RAM_VHDL_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Single_port_RAM_VHDL_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Single_port_RAM_VHDL_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Single_port_RAM_VHDL_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="Single_port_RAM_VHDL.bit"/>
  <File Type="BITSTR-RBT" Name="Single_port_RAM_VHDL.rbt"/>
  <File Type="BITSTR-NKY" Name="Single_port_RAM_VHDL.nky"/>
  <File Type="BG-DRC" Name="Single_port_RAM_VHDL.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/SoC_Lab/Single_port_RAM_VHDL.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Single_port_RAM_VHDL.vhd"/>
        <Attr Name="ImportTime" Val="1610554088"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Single_port_RAM_VHDL"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
