$date
  Tue Jan  5 01:26:19 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module regnb_tb $end
$var reg 8 ! d_tb[7:0] $end
$var reg 8 " q_tb[7:0] $end
$var reg 1 # ena_tb $end
$var reg 1 $ clk_tb $end
$var reg 1 % rst_tb $end
$scope module dut $end
$var reg 8 & d_i[7:0] $end
$var reg 1 ' rst_i $end
$var reg 1 ( ena_i $end
$var reg 1 ) clk_i $end
$var reg 8 * q_o[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00100001 !
b00000000 "
1#
0$
1%
b00100001 &
1'
1(
0)
b00000000 *
#10000000
1$
1)
#20000000
0$
0%
0'
0)
#30000000
b00100001 "
1$
1)
b00100001 *
#40000000
b10010001 !
0$
b10010001 &
0)
#50000000
b10010001 "
1$
1)
b10010001 *
#60000000
0$
0)
#65000000
0#
0(
#70000000
b11001000 !
1$
b11001000 &
1)
#80000000
0$
0)
#90000000
1$
1)
#100000000
0$
0)
#110000000
1$
1)
#120000000
0$
0)
