/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 264 192)
	(text "RAM" (rect 5 0 29 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "mem_clk" (rect 0 0 37 12)(font "Arial" ))
		(text "mem_clk" (rect 21 27 58 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "addr[15..0]" (rect 0 0 41 12)(font "Arial" ))
		(text "addr[15..0]" (rect 21 43 62 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "RW" (rect 0 0 18 12)(font "Arial" ))
		(text "RW" (rect 21 59 39 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "dbg_mem_op" (rect 0 0 56 12)(font "Arial" ))
		(text "dbg_mem_op" (rect 21 75 77 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "dbg_mem_clk" (rect 0 0 57 12)(font "Arial" ))
		(text "dbg_mem_clk" (rect 21 91 78 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "dbg_addr[15..0]" (rect 0 0 61 12)(font "Arial" ))
		(text "dbg_addr[15..0]" (rect 21 107 82 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "dbg_data_in[7..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "dbg_data_in[7..0]" (rect 21 123 89 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "dbg_RW" (rect 0 0 38 12)(font "Arial" ))
		(text "dbg_RW" (rect 21 139 59 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 1))
	)
	(port
		(pt 248 48)
		(output)
		(text "dbg_data_out[7..0]" (rect 0 0 74 12)(font "Arial" ))
		(text "dbg_data_out[7..0]" (rect 153 43 227 55)(font "Arial" ))
		(line (pt 248 48)(pt 232 48)(line_width 3))
	)
	(port
		(pt 248 32)
		(bidir)
		(text "data[7..0]" (rect 0 0 36 12)(font "Arial" ))
		(text "data[7..0]" (rect 191 27 227 39)(font "Arial" ))
		(line (pt 248 32)(pt 232 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 232 160)(line_width 1))
	)
)
