<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_r_c_c___type_def" xml:lang="en-US">
<title>RCC_TypeDef Struct Reference</title>
<indexterm><primary>RCC_TypeDef</primary></indexterm>
<para>

<para>Reset and Clock Control. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1ae6ff257862eba6b4b367feea786bf1fd">PLLCFGR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a907d8154c80b7e385478943f90b17a3b">CIR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a46c20c598e9e12f919f0ea47ebcbc90f">AHB1RSTR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a78a5aa9dd5694c48a7d8e66888a46450">AHB2RSTR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a28560c5bfeb45326ea7f2019dba57bea">AHB3RSTR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___type_def_1af86c61a5d38a4fc9cef942a12744486b">RESERVED0</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___type_def_1a28d88d9a08aab1adbebea61c42ef901e">RESERVED1</link> [2]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a1e9c75b06c99d0611535f38c7b4aa845">AHB1ENR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a5e92ed32c33c92e7ebf6919400ad535b">AHB2ENR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1acdaa650fcd63730825479f6e8f70d4c0">AHB3ENR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___type_def_1a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1ac88901e2eb35079b7b58a185e6bf554c">APB1ENR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1acc7bb47dddd2d94de124f74886d919be">APB2ENR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___type_def_1ab6f0f833dbe064708de75d95c68c32fd">RESERVED3</link> [2]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1aae70b1922167eb58d564cb82d39fd10b">AHB1LPENR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a2b30982547fae7d545d260312771b5c9">AHB2LPENR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a2ff82b9bf0231645108965aa0febd766">AHB3LPENR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___type_def_1ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1ad85a9951a7be79fe08ffc90f796f071b">APB1LPENR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1aba51c57f9506e14a6f5983526c78943b">APB2LPENR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___type_def_1ac0eb05794aeee3b4ed69c8fe54c9be3b">RESERVED5</link> [2]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a0b9a3ced775287c8585a6a61af4b40e9">BDCR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a876dd0a8546697065f406b7543e27af2">CSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___type_def_1a10da398d74a1f88d5b42bd40718d9447">RESERVED6</link> [2]</para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1aaef3da59eaf7c6dfdf9a12fd60ce58a8">SSCGR</link></para>
</listitem>
            <listitem><para><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_r_c_c___type_def_1a2d08d5f995ed77228eb56741184a1bb6">PLLI2SCFGR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Reset and Clock Control. </para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_r_c_c___type_def_1a1e9c75b06c99d0611535f38c7b4aa845"/><section>
    <title>AHB1ENR</title>
<indexterm><primary>AHB1ENR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>AHB1ENR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t AHB1ENR</computeroutput></para>
<para>RCC AHB1 peripheral clock register, Address offset: 0x30 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1aae70b1922167eb58d564cb82d39fd10b"/><section>
    <title>AHB1LPENR</title>
<indexterm><primary>AHB1LPENR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>AHB1LPENR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t AHB1LPENR</computeroutput></para>
<para>RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a46c20c598e9e12f919f0ea47ebcbc90f"/><section>
    <title>AHB1RSTR</title>
<indexterm><primary>AHB1RSTR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>AHB1RSTR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t AHB1RSTR</computeroutput></para>
<para>RCC AHB1 peripheral reset register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a5e92ed32c33c92e7ebf6919400ad535b"/><section>
    <title>AHB2ENR</title>
<indexterm><primary>AHB2ENR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>AHB2ENR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t AHB2ENR</computeroutput></para>
<para>RCC AHB2 peripheral clock register, Address offset: 0x34 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a2b30982547fae7d545d260312771b5c9"/><section>
    <title>AHB2LPENR</title>
<indexterm><primary>AHB2LPENR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>AHB2LPENR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t AHB2LPENR</computeroutput></para>
<para>RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a78a5aa9dd5694c48a7d8e66888a46450"/><section>
    <title>AHB2RSTR</title>
<indexterm><primary>AHB2RSTR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>AHB2RSTR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t AHB2RSTR</computeroutput></para>
<para>RCC AHB2 peripheral reset register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1acdaa650fcd63730825479f6e8f70d4c0"/><section>
    <title>AHB3ENR</title>
<indexterm><primary>AHB3ENR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>AHB3ENR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t AHB3ENR</computeroutput></para>
<para>RCC AHB3 peripheral clock register, Address offset: 0x38 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a2ff82b9bf0231645108965aa0febd766"/><section>
    <title>AHB3LPENR</title>
<indexterm><primary>AHB3LPENR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>AHB3LPENR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t AHB3LPENR</computeroutput></para>
<para>RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a28560c5bfeb45326ea7f2019dba57bea"/><section>
    <title>AHB3RSTR</title>
<indexterm><primary>AHB3RSTR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>AHB3RSTR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t AHB3RSTR</computeroutput></para>
<para>RCC AHB3 peripheral reset register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1ac88901e2eb35079b7b58a185e6bf554c"/><section>
    <title>APB1ENR</title>
<indexterm><primary>APB1ENR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>APB1ENR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t APB1ENR</computeroutput></para>
<para>RCC APB1 peripheral clock enable register, Address offset: 0x40 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1ad85a9951a7be79fe08ffc90f796f071b"/><section>
    <title>APB1LPENR</title>
<indexterm><primary>APB1LPENR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>APB1LPENR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t APB1LPENR</computeroutput></para>
<para>RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a7da5d372374bc59e9b9af750b01d6a78"/><section>
    <title>APB1RSTR</title>
<indexterm><primary>APB1RSTR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>APB1RSTR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t APB1RSTR</computeroutput></para>
<para>RCC APB1 peripheral reset register, Address offset: 0x20 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1acc7bb47dddd2d94de124f74886d919be"/><section>
    <title>APB2ENR</title>
<indexterm><primary>APB2ENR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>APB2ENR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t APB2ENR</computeroutput></para>
<para>RCC APB2 peripheral clock enable register, Address offset: 0x44 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1aba51c57f9506e14a6f5983526c78943b"/><section>
    <title>APB2LPENR</title>
<indexterm><primary>APB2LPENR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>APB2LPENR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t APB2LPENR</computeroutput></para>
<para>RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1ab2c5389c9ff4ac188cd498b8f7170968"/><section>
    <title>APB2RSTR</title>
<indexterm><primary>APB2RSTR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>APB2RSTR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t APB2RSTR</computeroutput></para>
<para>RCC APB2 peripheral reset register, Address offset: 0x24 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a0b9a3ced775287c8585a6a61af4b40e9"/><section>
    <title>BDCR</title>
<indexterm><primary>BDCR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>BDCR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t BDCR</computeroutput></para>
<para>RCC Backup domain control register, Address offset: 0x70 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a26f1e746ccbf9c9f67e7c60e61085ec1"/><section>
    <title>CFGR</title>
<indexterm><primary>CFGR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>CFGR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CFGR</computeroutput></para>
<para>RCC clock configuration register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a907d8154c80b7e385478943f90b17a3b"/><section>
    <title>CIR</title>
<indexterm><primary>CIR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>CIR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CIR</computeroutput></para>
<para>RCC clock interrupt register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1ab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR</title>
<indexterm><primary>CR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>CR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CR</computeroutput></para>
<para>RCC clock control register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a876dd0a8546697065f406b7543e27af2"/><section>
    <title>CSR</title>
<indexterm><primary>CSR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>CSR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t CSR</computeroutput></para>
<para>RCC clock control &amp; status register, Address offset: 0x74 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1ae6ff257862eba6b4b367feea786bf1fd"/><section>
    <title>PLLCFGR</title>
<indexterm><primary>PLLCFGR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>PLLCFGR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PLLCFGR</computeroutput></para>
<para>RCC PLL configuration register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a2d08d5f995ed77228eb56741184a1bb6"/><section>
    <title>PLLI2SCFGR</title>
<indexterm><primary>PLLI2SCFGR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>PLLI2SCFGR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t PLLI2SCFGR</computeroutput></para>
<para>RCC PLLI2S configuration register, Address offset: 0x84 </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1af86c61a5d38a4fc9cef942a12744486b"/><section>
    <title>RESERVED0</title>
<indexterm><primary>RESERVED0</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para>
<para>Reserved, 0x1C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a28d88d9a08aab1adbebea61c42ef901e"/><section>
    <title>RESERVED1</title>
<indexterm><primary>RESERVED1</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1[2]</computeroutput></para>
<para>Reserved, 0x28-0x2C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a4c9b972a304c0e08ca27cbe57627c496"/><section>
    <title>RESERVED2</title>
<indexterm><primary>RESERVED2</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2</computeroutput></para>
<para>Reserved, 0x3C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1ab6f0f833dbe064708de75d95c68c32fd"/><section>
    <title>RESERVED3</title>
<indexterm><primary>RESERVED3</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3[2]</computeroutput></para>
<para>Reserved, 0x48-0x4C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1ac0018930ee9f18afda25b695b9a4ec16"/><section>
    <title>RESERVED4</title>
<indexterm><primary>RESERVED4</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED4</computeroutput></para>
<para>Reserved, 0x5C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1ac0eb05794aeee3b4ed69c8fe54c9be3b"/><section>
    <title>RESERVED5</title>
<indexterm><primary>RESERVED5</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED5[2]</computeroutput></para>
<para>Reserved, 0x68-0x6C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1a10da398d74a1f88d5b42bd40718d9447"/><section>
    <title>RESERVED6</title>
<indexterm><primary>RESERVED6</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>RESERVED6</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED6[2]</computeroutput></para>
<para>Reserved, 0x78-0x7C <?linebreak?> </para>
</section>
<anchor xml:id="_struct_r_c_c___type_def_1aaef3da59eaf7c6dfdf9a12fd60ce58a8"/><section>
    <title>SSCGR</title>
<indexterm><primary>SSCGR</primary><secondary>RCC_TypeDef</secondary></indexterm>
<indexterm><primary>RCC_TypeDef</primary><secondary>SSCGR</secondary></indexterm>
<para><computeroutput><link linkend="_group___c_m_s_i_s__core__definitions_1gaec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t SSCGR</computeroutput></para>
<para>RCC spread spectrum clock generation register, Address offset: 0x80 </para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
CUBE_IDE/VGA/Core/Inc/<link linkend="_stm32f4xx_8h">stm32f4xx.h</link></section>
</section>
