// Seed: 278944231
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output tri id_2
);
  assign id_2 = -1;
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    input  tri  id_2
);
  parameter id_4 = ~id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    output supply1 id_2,
    output wand id_3,
    output tri id_4,
    input supply1 id_5,
    output wor id_6,
    input wire id_7,
    input wire id_8,
    output wire id_9
);
  assign id_6 = id_5;
  xor primCall (id_2, id_5, id_11, id_8);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2
  );
  assign modCall_1.type_2 = 0;
endmodule
