
*** Running vivado
    with args -log myip_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source myip_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source myip_0.tcl -notrace
Command: synth_design -top myip_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6885 
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
WARNING: [Synth 8-1958] event expressions must result in a singular type [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v:597]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1107.781 ; gain = 177.305 ; free physical = 105 ; free virtual = 4483
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myip_0' [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/synth/myip_0.v:56]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0' [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/hdl/myip_v1_0.v:4]
	Parameter C_S00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_S00_AXI' [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 7 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net axi_buser in module/entity myip_v1_0_S00_AXI does not have driver. [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v:171]
WARNING: [Synth 8-3848] Net axi_ruser in module/entity myip_v1_0_S00_AXI does not have driver. [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v:178]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_S00_AXI' (1#1) [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_S_AXI_INTR' [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S_AXI_INTR.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_S_AXI_INTR' (2#1) [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S_AXI_INTR.v:4]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0' (3#1) [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/hdl/myip_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'myip_0' (4#1) [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/synth/myip_0.v:56]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_RUSER[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWSIZE[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWSIZE[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWSIZE[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWLOCK
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWCACHE[3]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWCACHE[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWCACHE[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWCACHE[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWQOS[3]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWQOS[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWQOS[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWQOS[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWREGION[3]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWREGION[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWREGION[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWREGION[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARSIZE[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARSIZE[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARSIZE[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARLOCK
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARCACHE[3]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARCACHE[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARCACHE[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARCACHE[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARQOS[3]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARQOS[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARQOS[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARQOS[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARREGION[3]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARREGION[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARREGION[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARREGION[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARUSER[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1135.031 ; gain = 204.555 ; free physical = 105 ; free virtual = 4457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1135.031 ; gain = 204.555 ; free physical = 106 ; free virtual = 4458
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1481.570 ; gain = 1.000 ; free physical = 114 ; free virtual = 4288
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 107 ; free virtual = 4285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 107 ; free virtual = 4285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 107 ; free virtual = 4285
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "intr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 103 ; free virtual = 4268
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 24    
+---RAMs : 
	               2K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---RAMs : 
	               2K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 2     
Module myip_v1_0_S_AXI_INTR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'inst/myip_v1_0_S00_AXI_inst/axi_awlen_reg[7:0]' into 'inst/myip_v1_0_S00_AXI_inst/axi_awlen_reg[7:0]' [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v:238]
INFO: [Synth 8-4471] merging register 'inst/myip_v1_0_S00_AXI_inst/axi_arlen_reg[7:0]' into 'inst/myip_v1_0_S00_AXI_inst/axi_arlen_reg[7:0]' [/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.srcs/sources_1/ip/myip_0/hdl/myip_v1_0_S00_AXI.v:446]
INFO: [Synth 8-3917] design myip_0 has port s00_axi_buser[0] driven by constant 0
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_ruser[0]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awsize[2]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awsize[1]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awsize[0]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awlock
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awcache[3]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awcache[2]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awcache[1]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awcache[0]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awregion[3]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awregion[2]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awregion[1]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awregion[0]
WARNING: [Synth 8-3331] design myip_0 has unconnected port s00_axi_awqos[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[1]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[2]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[3]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[4]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[5]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[6]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[7]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[8]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[9]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[10]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[11]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[12]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[13]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[14]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[15]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[16]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[17]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[18]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[19]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[20]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[21]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[22]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[23]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[24]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[25]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[26]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[27]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[28]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[29]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[30]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S_AXI_INTR_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myip_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_INTR_inst/axi_awaddr_reg[0]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_INTR_inst/axi_araddr_reg[1]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_INTR_inst/axi_araddr_reg[0]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31]) is unused and will be removed from module myip_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]) is unused and will be removed from module myip_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 101 ; free virtual = 4250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|myip_v1_0_S00_AXI | BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|myip_v1_0_S00_AXI | BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|myip_v1_0_S00_AXI | BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|myip_v1_0_S00_AXI | BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 113 ; free virtual = 4204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 113 ; free virtual = 4204
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/myip_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/myip_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/myip_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/myip_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:53 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 105 ; free virtual = 4187
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 105 ; free virtual = 4187
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 105 ; free virtual = 4188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 105 ; free virtual = 4188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 105 ; free virtual = 4188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 105 ; free virtual = 4188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 105 ; free virtual = 4188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     8|
|2     |LUT1     |     5|
|3     |LUT2     |    60|
|4     |LUT3     |    18|
|5     |LUT4     |    55|
|6     |LUT5     |    32|
|7     |LUT6     |    38|
|8     |RAMB18E1 |     4|
|9     |FDRE     |    83|
|10    |FDSE     |     4|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   307|
|2     |  inst                        |myip_v1_0            |   307|
|3     |    myip_v1_0_S00_AXI_inst    |myip_v1_0_S00_AXI    |   249|
|4     |    myip_v1_0_S_AXI_INTR_inst |myip_v1_0_S_AXI_INTR |    58|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1481.570 ; gain = 551.094 ; free physical = 105 ; free virtual = 4188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 1481.570 ; gain = 103.465 ; free physical = 104 ; free virtual = 4187
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 1481.578 ; gain = 551.102 ; free physical = 105 ; free virtual = 4188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:55 . Memory (MB): peak = 1481.578 ; gain = 462.598 ; free physical = 112 ; free virtual = 4184
INFO: [Common 17-1381] The checkpoint '/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.runs/myip_0_synth_1/myip_0.dcp' has been generated.
write_verilog: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:08 . Memory (MB): peak = 1505.582 ; gain = 0.000 ; free physical = 121 ; free virtual = 4184
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gkmikros/Dropbox/CE435/lab4/test_project/test_project.runs/myip_0_synth_1/myip_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1505.582 ; gain = 0.000 ; free physical = 116 ; free virtual = 4184
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 17:04:59 2017...
