{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 20:52:31 2024 " "Info: Processing started: Wed Oct 23 20:52:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off model8 -c model8 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off model8 -c model8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "model8 EP2C5F256C6 " "Info: Automatically selected device EP2C5F256C6 for design model8" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a7 " "Info: Atom \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a6 " "Info: Atom \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a5 " "Info: Atom \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a4 " "Info: Atom \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a3 " "Info: Atom \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a2 " "Info: Atom \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a1 " "Info: Atom \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0 " "Info: Atom \"RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C6 " "Info: Device EP2C8F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 572 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 573 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ N14 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location N14" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 574 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "Critical Warning: No exact pin location assignment(s) for 62 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[7\] " "Info: Pin BUS\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { BUS[7] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 368 -248 -72 384 "BUS\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[6\] " "Info: Pin BUS\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { BUS[6] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 368 -248 -72 384 "BUS\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 203 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[5\] " "Info: Pin BUS\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { BUS[5] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 368 -248 -72 384 "BUS\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[4\] " "Info: Pin BUS\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { BUS[4] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 368 -248 -72 384 "BUS\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 205 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[3\] " "Info: Pin BUS\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { BUS[3] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 368 -248 -72 384 "BUS\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[2\] " "Info: Pin BUS\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { BUS[2] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 368 -248 -72 384 "BUS\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 207 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[1\] " "Info: Pin BUS\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { BUS[1] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 368 -248 -72 384 "BUS\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 208 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUS\[0\] " "Info: Pin BUS\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { BUS[0] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 368 -248 -72 384 "BUS\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 209 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Info: Pin T1 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { T1 } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 208 80 256 224 "T1" "" } { 376 496 544 392 "T1" "" } { 728 496 544 744 "T1" "" } { 200 48 80 216 "T1" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Info: Pin T2 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { T2 } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 224 80 256 240 "T2" "" } { 392 496 544 408 "T2" "" } { 744 496 544 760 "T2" "" } { 24 504 544 40 "T2" "" } { 216 48 80 232 "T2" "" } { 200 736 784 216 "T2" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T3 " "Info: Pin T3 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { T3 } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 240 80 256 256 "T3" "" } { 232 48 80 248 "T3" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T4 " "Info: Pin T4 not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { T4 } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 256 80 256 272 "T4" "" } { 584 496 544 600 "T4" "" } { 248 48 80 264 "T4" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { A[7] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 400 696 872 416 "A\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { A[6] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 400 696 872 416 "A\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { A[5] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 400 696 872 416 "A\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 188 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { A[4] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 400 696 872 416 "A\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 189 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { A[3] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 400 696 872 416 "A\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 190 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { A[2] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 400 696 872 416 "A\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 191 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { A[1] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 400 696 872 416 "A\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 192 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { A[0] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 400 696 872 416 "A\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[7\] " "Info: Pin I\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { I[7] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 752 704 880 768 "I\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[6\] " "Info: Pin I\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { I[6] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 752 704 880 768 "I\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[5\] " "Info: Pin I\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { I[5] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 752 704 880 768 "I\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[4\] " "Info: Pin I\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { I[4] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 752 704 880 768 "I\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[3\] " "Info: Pin I\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { I[3] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 752 704 880 768 "I\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[2\] " "Info: Pin I\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { I[2] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 752 704 880 768 "I\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[1\] " "Info: Pin I\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { I[1] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 752 704 880 768 "I\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I\[0\] " "Info: Pin I\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { I[0] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 752 704 880 768 "I\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[7\] " "Info: Pin R0\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R0[7] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 64 784 960 80 "R0\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[6\] " "Info: Pin R0\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R0[6] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 64 784 960 80 "R0\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[5\] " "Info: Pin R0\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R0[5] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 64 784 960 80 "R0\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[4\] " "Info: Pin R0\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R0[4] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 64 784 960 80 "R0\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Info: Pin R0\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R0[3] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 64 784 960 80 "R0\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Info: Pin R0\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R0[2] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 64 784 960 80 "R0\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Info: Pin R0\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R0[1] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 64 784 960 80 "R0\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Info: Pin R0\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R0[0] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 64 784 960 80 "R0\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[7\] " "Info: Pin R1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R1[7] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 80 784 960 96 "R1\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[6\] " "Info: Pin R1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R1[6] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 80 784 960 96 "R1\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[5\] " "Info: Pin R1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R1[5] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 80 784 960 96 "R1\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[4\] " "Info: Pin R1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R1[4] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 80 784 960 96 "R1\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Info: Pin R1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R1[3] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 80 784 960 96 "R1\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Info: Pin R1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R1[2] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 80 784 960 96 "R1\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Info: Pin R1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R1[1] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 80 784 960 96 "R1\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Info: Pin R1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R1[0] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 80 784 960 96 "R1\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[7\] " "Info: Pin R2\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R2[7] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 96 784 960 112 "R2\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[6\] " "Info: Pin R2\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R2[6] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 96 784 960 112 "R2\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[5\] " "Info: Pin R2\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R2[5] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 96 784 960 112 "R2\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[4\] " "Info: Pin R2\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R2[4] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 96 784 960 112 "R2\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Info: Pin R2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R2[3] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 96 784 960 112 "R2\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Info: Pin R2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R2[2] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 96 784 960 112 "R2\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Info: Pin R2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R2[1] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 96 784 960 112 "R2\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Info: Pin R2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { R2[0] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 96 784 960 112 "R2\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { CLK } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 208 -248 -80 224 "CLK" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { RST } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 224 -248 -80 240 "RST" "" } { 792 496 544 808 "RST" "" } { 616 496 544 632 "RST" "" } { 216 -80 -48 232 "RST" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[7\] " "Info: Pin INPUT\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { INPUT[7] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 104 -248 -80 120 "INPUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[6\] " "Info: Pin INPUT\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { INPUT[6] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 104 -248 -80 120 "INPUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[5\] " "Info: Pin INPUT\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { INPUT[5] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 104 -248 -80 120 "INPUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[4\] " "Info: Pin INPUT\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { INPUT[4] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 104 -248 -80 120 "INPUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[3\] " "Info: Pin INPUT\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { INPUT[3] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 104 -248 -80 120 "INPUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[2\] " "Info: Pin INPUT\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { INPUT[2] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 104 -248 -80 120 "INPUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[1\] " "Info: Pin INPUT\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { INPUT[1] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 104 -248 -80 120 "INPUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT\[0\] " "Info: Pin INPUT\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/91/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin64/pin_planner.ppl" { INPUT[0] } } } { "MODEL8/MODEL8.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/MODEL8/MODEL8.bdf" { { 104 -248 -80 120 "INPUT\[7..0\]" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { INPUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst1\|inst3  " "Info: Automatically promoted node ALU:inst1\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ALU/ALU.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU.bdf" { { 80 112 176 128 "inst3" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 86 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst1\|inst4  " "Info: Automatically promoted node ALU:inst1\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ALU/ALU.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/ALU/ALU.bdf" { { 176 112 176 224 "inst4" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:inst1|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 87 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CTL:inst5\|SM:inst\|CTL~0  " "Info: Automatically promoted node CTL:inst5\|SM:inst\|CTL~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REG1:inst\|inst5 " "Info: Destination node REG1:inst\|inst5" {  } { { "REG/REG1.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/REG1.bdf" { { 152 704 768 200 "inst5" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG1:inst|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 121 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CTL/SM.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/CTL/SM.vhd" 10 -1 0 } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CTL:inst5|SM:inst|CTL~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 418 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PC:inst3\|inst1  " "Info: Automatically promoted node PC:inst3\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "PC/PC.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/PC/PC.bdf" { { 96 304 368 144 "inst1" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC:inst3|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 75 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAM:inst2\|inst2  " "Info: Automatically promoted node RAM:inst2\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "RAM/RAM.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/RAM/RAM.bdf" { { 224 416 480 272 "inst2" "" } } } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM:inst2|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REG1:inst\|IN_SEL:inst3\|D_R0\[7\]~10  " "Info: Automatically promoted node REG1:inst\|IN_SEL:inst3\|D_R0\[7\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG1:inst|IN_SEL:inst3|D_R0[7]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 476 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REG1:inst\|IN_SEL:inst3\|D_R1\[7\]~14  " "Info: Automatically promoted node REG1:inst\|IN_SEL:inst3\|D_R1\[7\]~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG1:inst|IN_SEL:inst3|D_R1[7]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 477 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REG1:inst\|IN_SEL:inst3\|D_R2\[7\]~10  " "Info: Automatically promoted node REG1:inst\|IN_SEL:inst3\|D_R2\[7\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "REG/IN_SEL.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/REG/IN_SEL.vhd" 17 -1 0 } } { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG1:inst|IN_SEL:inst3|D_R2[7]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/" 0 { } { { 0 { 0 ""} 0 478 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "62 unused 3.3V 10 52 0 " "Info: Number of I/O pins in group: 62 (unused VREF, 3.3V VCCIO, 10 input, 52 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 33 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 38 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.848 ns register memory " "Info: Estimated most critical path is register to memory delay of 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG1:inst\|DFF_8:inst\|Q1\[0\] 1 REG LAB_X9_Y12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y12; Fanout = 3; REG Node = 'REG1:inst\|DFF_8:inst\|Q1\[0\]'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REG1:inst|DFF_8:inst|Q1[0] } "NODE_NAME" } } { "DFF_8/DFF_8.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/DFF_8/DFF_8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.275 ns) 1.102 ns REG1:inst\|lpm_bustri0:inst10\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7 2 COMB LAB_X9_Y13 2 " "Info: 2: + IC(0.827 ns) + CELL(0.275 ns) = 1.102 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'REG1:inst\|lpm_bustri0:inst10\|lpm_bustri:lpm_bustri_component\|dout\[0\]~7'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.102 ns" { REG1:inst|DFF_8:inst|Q1[0] REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]~7 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 1.667 ns lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~49 3 COMB LAB_X9_Y13 8 " "Info: 3: + IC(0.290 ns) + CELL(0.275 ns) = 1.667 ns; Loc. = LAB_X9_Y13; Fanout = 8; COMB Node = 'lpm_bustri0:inst8\|lpm_bustri:lpm_bustri_component\|dout\[0\]~49'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.565 ns" { REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~49 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.106 ns) 2.848 ns RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M4K_X11_Y11 1 " "Info: 4: + IC(1.075 ns) + CELL(0.106 ns) = 2.848 ns; Loc. = M4K_X11_Y11; Fanout = 1; MEM Node = 'RAM:inst2\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_q1d1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.181 ns" { lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~49 RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_q1d1.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/db/altsyncram_q1d1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.656 ns ( 23.03 % ) " "Info: Total cell delay = 0.656 ns ( 23.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.192 ns ( 76.97 % ) " "Info: Total interconnect delay = 2.192 ns ( 76.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.848 ns" { REG1:inst|DFF_8:inst|Q1[0] REG1:inst|lpm_bustri0:inst10|lpm_bustri:lpm_bustri_component|dout[0]~7 lpm_bustri0:inst8|lpm_bustri:lpm_bustri_component|dout[0]~49 RAM:inst2|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_q1d1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "52 " "Warning: Found 52 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[7\] 0 " "Info: Pin \"BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[6\] 0 " "Info: Pin \"BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[5\] 0 " "Info: Pin \"BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[4\] 0 " "Info: Pin \"BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[3\] 0 " "Info: Pin \"BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[2\] 0 " "Info: Pin \"BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[1\] 0 " "Info: Pin \"BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUS\[0\] 0 " "Info: Pin \"BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T1 0 " "Info: Pin \"T1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T2 0 " "Info: Pin \"T2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T3 0 " "Info: Pin \"T3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T4 0 " "Info: Pin \"T4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[7\] 0 " "Info: Pin \"A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[6\] 0 " "Info: Pin \"A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[5\] 0 " "Info: Pin \"A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[4\] 0 " "Info: Pin \"A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[3\] 0 " "Info: Pin \"A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[2\] 0 " "Info: Pin \"A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[1\] 0 " "Info: Pin \"A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A\[0\] 0 " "Info: Pin \"A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[7\] 0 " "Info: Pin \"I\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[6\] 0 " "Info: Pin \"I\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[5\] 0 " "Info: Pin \"I\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[4\] 0 " "Info: Pin \"I\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[3\] 0 " "Info: Pin \"I\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[2\] 0 " "Info: Pin \"I\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[1\] 0 " "Info: Pin \"I\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I\[0\] 0 " "Info: Pin \"I\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[7\] 0 " "Info: Pin \"R0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[6\] 0 " "Info: Pin \"R0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[5\] 0 " "Info: Pin \"R0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[4\] 0 " "Info: Pin \"R0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[3\] 0 " "Info: Pin \"R0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[2\] 0 " "Info: Pin \"R0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[1\] 0 " "Info: Pin \"R0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[0\] 0 " "Info: Pin \"R0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[7\] 0 " "Info: Pin \"R1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[6\] 0 " "Info: Pin \"R1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[5\] 0 " "Info: Pin \"R1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[4\] 0 " "Info: Pin \"R1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[3\] 0 " "Info: Pin \"R1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[2\] 0 " "Info: Pin \"R1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[1\] 0 " "Info: Pin \"R1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[0\] 0 " "Info: Pin \"R1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[7\] 0 " "Info: Pin \"R2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[6\] 0 " "Info: Pin \"R2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[5\] 0 " "Info: Pin \"R2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[4\] 0 " "Info: Pin \"R2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[3\] 0 " "Info: Pin \"R2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[2\] 0 " "Info: Pin \"R2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[1\] 0 " "Info: Pin \"R2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[0\] 0 " "Info: Pin \"R2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/model8.fit.smsg " "Info: Generated suppressed messages file C:/Users/djm18/Desktop/classes/hardDesign/teach/model8/model8.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4512 " "Info: Peak virtual memory: 4512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 20:52:34 2024 " "Info: Processing ended: Wed Oct 23 20:52:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
