warning: for p.o. reduction to be valid the never claim must be stutter-invariant
(never claims generated from LTL formulae are stutter-invariant)

(Spin Version 6.4.5 -- 1 January 2016)
	+ Partial Order Reduction
	+ Compression

Full statespace search for:
	never claim         	+ (never_0)
	assertion violations	+ (if within scope of claim)
	acceptance   cycles 	+ (fairness disabled)
	invalid end states	- (disabled by never claim)

State-vector 676 byte, depth reached 9, errors: 0
        5 states, stored
        1 states, matched
        6 transitions (= stored+matched)
        1 atomic steps
hash conflicts:         0 (resolved)

Stats on memory usage (in Megabytes):
    0.003	equivalent memory usage for states (stored*(State-vector + overhead))
    0.829	actual memory usage for states
  128.000	memory used for hash table (-w24)
    0.534	memory used for DFS stack (-m10000)
  129.315	total actual memory usage


nr of templates: [ 0:globals 1:chans 2:procs ]
collapse counts: [ 0:3 2:1 3:1 4:1 5:1 6:1 7:1 8:1 9:1 10:1 11:1 12:1 13:1 14:1 15:1 16:1 17:1 18:1 19:1 20:1 21:1 22:1 23:1 24:1 25:1 26:1 27:1 28:1 29:1 30:1 31:1 32:1 33:1 34:1 35:5 36:1 ]
unreached in proctype get_val_0_0
	output.pml:97, state 5, "T0_X0 = T0_X0"
	output.pml:97, state 5, "T0_X0 = T1_X0"
	output.pml:97, state 5, "T0_X0 = T2_X0"
	output.pml:98, state 41, "T0_X0_1 = S0"
	output.pml:98, state 41, "T0_X0_1 = S1"
	output.pml:98, state 41, "T0_X0_1 = S2"
	output.pml:98, state 41, "T0_X0_1 = S3"
	output.pml:98, state 41, "T0_X0_1 = S4"
	output.pml:98, state 41, "T0_X0_1 = S5"
	output.pml:98, state 41, "T0_X0_1 = S6"
	output.pml:98, state 41, "T0_X0_1 = S7"
	output.pml:98, state 41, "T0_X0_1 = S8"
	output.pml:98, state 41, "T0_X0_1 = S9"
	output.pml:98, state 41, "T0_X0_1 = S10"
	output.pml:98, state 41, "T0_X0_1 = S11"
	output.pml:98, state 41, "T0_X0_1 = S12"
	output.pml:98, state 41, "T0_X0_1 = S13"
	output.pml:98, state 41, "T0_X0_1 = S14"
	output.pml:98, state 41, "T0_X0_1 = T0_X0_1"
	output.pml:98, state 41, "T0_X0_1 = T0_X0_2"
	output.pml:98, state 41, "T0_X0_1 = T0_X0_3"
	output.pml:98, state 41, "T0_X0_1 = T0_X0_4"
	output.pml:98, state 41, "T0_X0_1 = T0_X2"
	output.pml:98, state 41, "T0_X0_1 = T1_X0_1"
	output.pml:98, state 41, "T0_X0_1 = T1_X0_2"
	output.pml:98, state 41, "T0_X0_1 = T1_X0_3"
	output.pml:98, state 41, "T0_X0_1 = T1_X0_4"
	output.pml:98, state 41, "T0_X0_1 = T1_X1"
	output.pml:98, state 41, "T0_X0_1 = T1_X2"
	output.pml:98, state 41, "T0_X0_1 = T1_X3"
	output.pml:98, state 41, "T0_X0_1 = T1_X4"
	output.pml:98, state 41, "T0_X0_1 = T1_X5"
	output.pml:98, state 41, "T0_X0_1 = T2_X0_1"
	output.pml:98, state 41, "T0_X0_1 = T2_X0_2"
	output.pml:98, state 41, "T0_X0_1 = T2_X0_3"
	output.pml:98, state 41, "T0_X0_1 = T2_X0_4"
	output.pml:98, state 41, "T0_X0_1 = T2_X22"
	output.pml:99, state 77, "T0_X0_2 = S0"
	output.pml:99, state 77, "T0_X0_2 = S1"
	output.pml:99, state 77, "T0_X0_2 = S2"
	output.pml:99, state 77, "T0_X0_2 = S3"
	output.pml:99, state 77, "T0_X0_2 = S4"
	output.pml:99, state 77, "T0_X0_2 = S5"
	output.pml:99, state 77, "T0_X0_2 = S6"
	output.pml:99, state 77, "T0_X0_2 = S7"
	output.pml:99, state 77, "T0_X0_2 = S8"
	output.pml:99, state 77, "T0_X0_2 = S9"
	output.pml:99, state 77, "T0_X0_2 = S10"
	output.pml:99, state 77, "T0_X0_2 = S11"
	output.pml:99, state 77, "T0_X0_2 = S12"
	output.pml:99, state 77, "T0_X0_2 = S13"
	output.pml:99, state 77, "T0_X0_2 = S14"
	output.pml:99, state 77, "T0_X0_2 = T0_X0_1"
	output.pml:99, state 77, "T0_X0_2 = T0_X0_2"
	output.pml:99, state 77, "T0_X0_2 = T0_X0_3"
	output.pml:99, state 77, "T0_X0_2 = T0_X0_4"
	output.pml:99, state 77, "T0_X0_2 = T0_X2"
	output.pml:99, state 77, "T0_X0_2 = T1_X0_1"
	output.pml:99, state 77, "T0_X0_2 = T1_X0_2"
	output.pml:99, state 77, "T0_X0_2 = T1_X0_3"
	output.pml:99, state 77, "T0_X0_2 = T1_X0_4"
	output.pml:99, state 77, "T0_X0_2 = T1_X1"
	output.pml:99, state 77, "T0_X0_2 = T1_X2"
	output.pml:99, state 77, "T0_X0_2 = T1_X3"
	output.pml:99, state 77, "T0_X0_2 = T1_X4"
	output.pml:99, state 77, "T0_X0_2 = T1_X5"
	output.pml:99, state 77, "T0_X0_2 = T2_X0_1"
	output.pml:99, state 77, "T0_X0_2 = T2_X0_2"
	output.pml:99, state 77, "T0_X0_2 = T2_X0_3"
	output.pml:99, state 77, "T0_X0_2 = T2_X0_4"
	output.pml:99, state 77, "T0_X0_2 = T2_X22"
	output.pml:100, state 113, "T0_X0_3 = S0"
	output.pml:100, state 113, "T0_X0_3 = S1"
	output.pml:100, state 113, "T0_X0_3 = S2"
	output.pml:100, state 113, "T0_X0_3 = S3"
	output.pml:100, state 113, "T0_X0_3 = S4"
	output.pml:100, state 113, "T0_X0_3 = S5"
	output.pml:100, state 113, "T0_X0_3 = S6"
	output.pml:100, state 113, "T0_X0_3 = S7"
	output.pml:100, state 113, "T0_X0_3 = S8"
	output.pml:100, state 113, "T0_X0_3 = S9"
	output.pml:100, state 113, "T0_X0_3 = S10"
	output.pml:100, state 113, "T0_X0_3 = S11"
	output.pml:100, state 113, "T0_X0_3 = S12"
	output.pml:100, state 113, "T0_X0_3 = S13"
	output.pml:100, state 113, "T0_X0_3 = S14"
	output.pml:100, state 113, "T0_X0_3 = T0_X0_1"
	output.pml:100, state 113, "T0_X0_3 = T0_X0_2"
	output.pml:100, state 113, "T0_X0_3 = T0_X0_3"
	output.pml:100, state 113, "T0_X0_3 = T0_X0_4"
	output.pml:100, state 113, "T0_X0_3 = T0_X2"
	output.pml:100, state 113, "T0_X0_3 = T1_X0_1"
	output.pml:100, state 113, "T0_X0_3 = T1_X0_2"
	output.pml:100, state 113, "T0_X0_3 = T1_X0_3"
	output.pml:100, state 113, "T0_X0_3 = T1_X0_4"
	output.pml:100, state 113, "T0_X0_3 = T1_X1"
	output.pml:100, state 113, "T0_X0_3 = T1_X2"
	output.pml:100, state 113, "T0_X0_3 = T1_X3"
	output.pml:100, state 113, "T0_X0_3 = T1_X4"
	output.pml:100, state 113, "T0_X0_3 = T1_X5"
	output.pml:100, state 113, "T0_X0_3 = T2_X0_1"
	output.pml:100, state 113, "T0_X0_3 = T2_X0_2"
	output.pml:100, state 113, "T0_X0_3 = T2_X0_3"
	output.pml:100, state 113, "T0_X0_3 = T2_X0_4"
	output.pml:100, state 113, "T0_X0_3 = T2_X22"
	output.pml:101, state 149, "T0_X0_4 = S0"
	output.pml:101, state 149, "T0_X0_4 = S1"
	output.pml:101, state 149, "T0_X0_4 = S2"
	output.pml:101, state 149, "T0_X0_4 = S3"
	output.pml:101, state 149, "T0_X0_4 = S4"
	output.pml:101, state 149, "T0_X0_4 = S5"
	output.pml:101, state 149, "T0_X0_4 = S6"
	output.pml:101, state 149, "T0_X0_4 = S7"
	output.pml:101, state 149, "T0_X0_4 = S8"
	output.pml:101, state 149, "T0_X0_4 = S9"
	output.pml:101, state 149, "T0_X0_4 = S10"
	output.pml:101, state 149, "T0_X0_4 = S11"
	output.pml:101, state 149, "T0_X0_4 = S12"
	output.pml:101, state 149, "T0_X0_4 = S13"
	output.pml:101, state 149, "T0_X0_4 = S14"
	output.pml:101, state 149, "T0_X0_4 = T0_X0_1"
	output.pml:101, state 149, "T0_X0_4 = T0_X0_2"
	output.pml:101, state 149, "T0_X0_4 = T0_X0_3"
	output.pml:101, state 149, "T0_X0_4 = T0_X0_4"
	output.pml:101, state 149, "T0_X0_4 = T0_X2"
	output.pml:101, state 149, "T0_X0_4 = T1_X0_1"
	output.pml:101, state 149, "T0_X0_4 = T1_X0_2"
	output.pml:101, state 149, "T0_X0_4 = T1_X0_3"
	output.pml:101, state 149, "T0_X0_4 = T1_X0_4"
	output.pml:101, state 149, "T0_X0_4 = T1_X1"
	output.pml:101, state 149, "T0_X0_4 = T1_X2"
	output.pml:101, state 149, "T0_X0_4 = T1_X3"
	output.pml:101, state 149, "T0_X0_4 = T1_X4"
	output.pml:101, state 149, "T0_X0_4 = T1_X5"
	output.pml:101, state 149, "T0_X0_4 = T2_X0_1"
	output.pml:101, state 149, "T0_X0_4 = T2_X0_2"
	output.pml:101, state 149, "T0_X0_4 = T2_X0_3"
	output.pml:101, state 149, "T0_X0_4 = T2_X0_4"
	output.pml:101, state 149, "T0_X0_4 = T2_X22"
	output.pml:102, state 194, "T0_X0_5 = N0"
	output.pml:102, state 194, "T0_X0_5 = N1"
	output.pml:102, state 194, "T0_X0_5 = T0_X0_5"
	output.pml:102, state 194, "T0_X0_5 = T0_X0_6_1"
	output.pml:102, state 194, "T0_X0_5 = T0_X0_6_2"
	output.pml:102, state 194, "T0_X0_5 = T0_X0_6_3"
	output.pml:102, state 194, "T0_X0_5 = T0_X0_6_4"
	output.pml:102, state 194, "T0_X0_5 = T0_X1"
	output.pml:102, state 194, "T0_X0_5 = T0_X3"
	output.pml:102, state 194, "T0_X0_5 = T1_X0_5"
	output.pml:102, state 194, "T0_X0_5 = T1_X0_6_1"
	output.pml:102, state 194, "T0_X0_5 = T1_X0_6_2"
	output.pml:102, state 194, "T0_X0_5 = T1_X0_6_3"
	output.pml:102, state 194, "T0_X0_5 = T1_X0_6_4"
	output.pml:102, state 194, "T0_X0_5 = T2_X0_5"
	output.pml:102, state 194, "T0_X0_5 = T2_X0_6_1"
	output.pml:102, state 194, "T0_X0_5 = T2_X0_6_2"
	output.pml:102, state 194, "T0_X0_5 = T2_X0_6_3"
	output.pml:102, state 194, "T0_X0_5 = T2_X0_6_4"
	output.pml:102, state 194, "T0_X0_5 = T2_X1_1"
	output.pml:102, state 194, "T0_X0_5 = T2_X1_2"
	output.pml:102, state 194, "T0_X0_5 = T2_X1_3"
	output.pml:102, state 194, "T0_X0_5 = T2_X1_4"
	output.pml:102, state 194, "T0_X0_5 = T2_X2"
	output.pml:102, state 194, "T0_X0_5 = T2_X3"
	output.pml:102, state 194, "T0_X0_5 = T2_X4"
	output.pml:102, state 194, "T0_X0_5 = T2_X5"
	output.pml:102, state 194, "T0_X0_5 = T2_X6"
	output.pml:102, state 194, "T0_X0_5 = T2_X7"
	output.pml:102, state 194, "T0_X0_5 = T2_X8"
	output.pml:102, state 194, "T0_X0_5 = T2_X9"
	output.pml:102, state 194, "T0_X0_5 = T2_X10"
	output.pml:102, state 194, "T0_X0_5 = T2_X11"
	output.pml:102, state 194, "T0_X0_5 = T2_X12"
	output.pml:102, state 194, "T0_X0_5 = T2_X13"
	output.pml:102, state 194, "T0_X0_5 = T2_X14"
	output.pml:102, state 194, "T0_X0_5 = T2_X15"
	output.pml:102, state 194, "T0_X0_5 = T2_X16"
	output.pml:102, state 194, "T0_X0_5 = T2_X17"
	output.pml:102, state 194, "T0_X0_5 = T2_X18"
	output.pml:102, state 194, "T0_X0_5 = T2_X19"
	output.pml:102, state 194, "T0_X0_5 = T2_X20"
	output.pml:102, state 194, "T0_X0_5 = T2_X21"
	output.pml:103, state 200, "T0_X0_6 = T0_X0_6"
	output.pml:103, state 200, "T0_X0_6 = T1_X0_6"
	output.pml:103, state 200, "T0_X0_6 = T2_X0_6"
	output.pml:103, state 200, "T0_X0_6 = T2_X1"
	output.pml:104, state 245, "T0_X0_6_1 = N0"
	output.pml:104, state 245, "T0_X0_6_1 = N1"
	output.pml:104, state 245, "T0_X0_6_1 = T0_X0_5"
	output.pml:104, state 245, "T0_X0_6_1 = T0_X0_6_1"
	output.pml:104, state 245, "T0_X0_6_1 = T0_X0_6_2"
	output.pml:104, state 245, "T0_X0_6_1 = T0_X0_6_3"
	output.pml:104, state 245, "T0_X0_6_1 = T0_X0_6_4"
	output.pml:104, state 245, "T0_X0_6_1 = T0_X1"
	output.pml:104, state 245, "T0_X0_6_1 = T0_X3"
	output.pml:104, state 245, "T0_X0_6_1 = T1_X0_5"
	output.pml:104, state 245, "T0_X0_6_1 = T1_X0_6_1"
	output.pml:104, state 245, "T0_X0_6_1 = T1_X0_6_2"
	output.pml:104, state 245, "T0_X0_6_1 = T1_X0_6_3"
	output.pml:104, state 245, "T0_X0_6_1 = T1_X0_6_4"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X0_5"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X0_6_1"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X0_6_2"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X0_6_3"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X0_6_4"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X1_1"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X1_2"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X1_3"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X1_4"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X2"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X3"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X4"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X5"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X6"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X7"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X8"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X9"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X10"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X11"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X12"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X13"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X14"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X15"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X16"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X17"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X18"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X19"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X20"
	output.pml:104, state 245, "T0_X0_6_1 = T2_X21"
	output.pml:105, state 290, "T0_X0_6_2 = N0"
	output.pml:105, state 290, "T0_X0_6_2 = N1"
	output.pml:105, state 290, "T0_X0_6_2 = T0_X0_5"
	output.pml:105, state 290, "T0_X0_6_2 = T0_X0_6_1"
	output.pml:105, state 290, "T0_X0_6_2 = T0_X0_6_2"
	output.pml:105, state 290, "T0_X0_6_2 = T0_X0_6_3"
	output.pml:105, state 290, "T0_X0_6_2 = T0_X0_6_4"
	output.pml:105, state 290, "T0_X0_6_2 = T0_X1"
	output.pml:105, state 290, "T0_X0_6_2 = T0_X3"
	output.pml:105, state 290, "T0_X0_6_2 = T1_X0_5"
	output.pml:105, state 290, "T0_X0_6_2 = T1_X0_6_1"
	output.pml:105, state 290, "T0_X0_6_2 = T1_X0_6_2"
	output.pml:105, state 290, "T0_X0_6_2 = T1_X0_6_3"
	output.pml:105, state 290, "T0_X0_6_2 = T1_X0_6_4"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X0_5"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X0_6_1"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X0_6_2"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X0_6_3"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X0_6_4"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X1_1"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X1_2"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X1_3"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X1_4"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X2"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X3"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X4"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X5"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X6"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X7"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X8"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X9"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X10"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X11"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X12"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X13"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X14"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X15"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X16"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X17"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X18"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X19"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X20"
	output.pml:105, state 290, "T0_X0_6_2 = T2_X21"
	output.pml:106, state 335, "T0_X0_6_3 = N0"
	output.pml:106, state 335, "T0_X0_6_3 = N1"
	output.pml:106, state 335, "T0_X0_6_3 = T0_X0_5"
	output.pml:106, state 335, "T0_X0_6_3 = T0_X0_6_1"
	output.pml:106, state 335, "T0_X0_6_3 = T0_X0_6_2"
	output.pml:106, state 335, "T0_X0_6_3 = T0_X0_6_3"
	output.pml:106, state 335, "T0_X0_6_3 = T0_X0_6_4"
	output.pml:106, state 335, "T0_X0_6_3 = T0_X1"
	output.pml:106, state 335, "T0_X0_6_3 = T0_X3"
	output.pml:106, state 335, "T0_X0_6_3 = T1_X0_5"
	output.pml:106, state 335, "T0_X0_6_3 = T1_X0_6_1"
	output.pml:106, state 335, "T0_X0_6_3 = T1_X0_6_2"
	output.pml:106, state 335, "T0_X0_6_3 = T1_X0_6_3"
	output.pml:106, state 335, "T0_X0_6_3 = T1_X0_6_4"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X0_5"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X0_6_1"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X0_6_2"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X0_6_3"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X0_6_4"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X1_1"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X1_2"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X1_3"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X1_4"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X2"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X3"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X4"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X5"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X6"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X7"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X8"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X9"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X10"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X11"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X12"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X13"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X14"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X15"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X16"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X17"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X18"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X19"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X20"
	output.pml:106, state 335, "T0_X0_6_3 = T2_X21"
	output.pml:107, state 380, "T0_X0_6_4 = N0"
	output.pml:107, state 380, "T0_X0_6_4 = N1"
	output.pml:107, state 380, "T0_X0_6_4 = T0_X0_5"
	output.pml:107, state 380, "T0_X0_6_4 = T0_X0_6_1"
	output.pml:107, state 380, "T0_X0_6_4 = T0_X0_6_2"
	output.pml:107, state 380, "T0_X0_6_4 = T0_X0_6_3"
	output.pml:107, state 380, "T0_X0_6_4 = T0_X0_6_4"
	output.pml:107, state 380, "T0_X0_6_4 = T0_X1"
	output.pml:107, state 380, "T0_X0_6_4 = T0_X3"
	output.pml:107, state 380, "T0_X0_6_4 = T1_X0_5"
	output.pml:107, state 380, "T0_X0_6_4 = T1_X0_6_1"
	output.pml:107, state 380, "T0_X0_6_4 = T1_X0_6_2"
	output.pml:107, state 380, "T0_X0_6_4 = T1_X0_6_3"
	output.pml:107, state 380, "T0_X0_6_4 = T1_X0_6_4"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X0_5"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X0_6_1"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X0_6_2"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X0_6_3"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X0_6_4"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X1_1"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X1_2"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X1_3"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X1_4"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X2"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X3"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X4"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X5"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X6"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X7"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X8"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X9"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X10"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X11"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X12"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X13"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X14"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X15"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X16"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X17"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X18"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X19"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X20"
	output.pml:107, state 380, "T0_X0_6_4 = T2_X21"
	output.pml:108, state 382, "val_0_0!1"
	output.pml:110, state 386, "-end-"
	(13 of 386 states)
unreached in proctype get_val_0_1
	output.pml:118, state 45, "T0_X1 = N0"
	output.pml:118, state 45, "T0_X1 = N1"
	output.pml:118, state 45, "T0_X1 = T0_X0_5"
	output.pml:118, state 45, "T0_X1 = T0_X0_6_1"
	output.pml:118, state 45, "T0_X1 = T0_X0_6_2"
	output.pml:118, state 45, "T0_X1 = T0_X0_6_3"
	output.pml:118, state 45, "T0_X1 = T0_X0_6_4"
	output.pml:118, state 45, "T0_X1 = T0_X1"
	output.pml:118, state 45, "T0_X1 = T0_X3"
	output.pml:118, state 45, "T0_X1 = T1_X0_5"
	output.pml:118, state 45, "T0_X1 = T1_X0_6_1"
	output.pml:118, state 45, "T0_X1 = T1_X0_6_2"
	output.pml:118, state 45, "T0_X1 = T1_X0_6_3"
	output.pml:118, state 45, "T0_X1 = T1_X0_6_4"
	output.pml:118, state 45, "T0_X1 = T2_X0_5"
	output.pml:118, state 45, "T0_X1 = T2_X0_6_1"
	output.pml:118, state 45, "T0_X1 = T2_X0_6_2"
	output.pml:118, state 45, "T0_X1 = T2_X0_6_3"
	output.pml:118, state 45, "T0_X1 = T2_X0_6_4"
	output.pml:118, state 45, "T0_X1 = T2_X1_1"
	output.pml:118, state 45, "T0_X1 = T2_X1_2"
	output.pml:118, state 45, "T0_X1 = T2_X1_3"
	output.pml:118, state 45, "T0_X1 = T2_X1_4"
	output.pml:118, state 45, "T0_X1 = T2_X2"
	output.pml:118, state 45, "T0_X1 = T2_X3"
	output.pml:118, state 45, "T0_X1 = T2_X4"
	output.pml:118, state 45, "T0_X1 = T2_X5"
	output.pml:118, state 45, "T0_X1 = T2_X6"
	output.pml:118, state 45, "T0_X1 = T2_X7"
	output.pml:118, state 45, "T0_X1 = T2_X8"
	output.pml:118, state 45, "T0_X1 = T2_X9"
	output.pml:118, state 45, "T0_X1 = T2_X10"
	output.pml:118, state 45, "T0_X1 = T2_X11"
	output.pml:118, state 45, "T0_X1 = T2_X12"
	output.pml:118, state 45, "T0_X1 = T2_X13"
	output.pml:118, state 45, "T0_X1 = T2_X14"
	output.pml:118, state 45, "T0_X1 = T2_X15"
	output.pml:118, state 45, "T0_X1 = T2_X16"
	output.pml:118, state 45, "T0_X1 = T2_X17"
	output.pml:118, state 45, "T0_X1 = T2_X18"
	output.pml:118, state 45, "T0_X1 = T2_X19"
	output.pml:118, state 45, "T0_X1 = T2_X20"
	output.pml:118, state 45, "T0_X1 = T2_X21"
	output.pml:119, state 47, "val_0_1!1"
	output.pml:121, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_0_2
	output.pml:129, state 36, "T0_X2 = S0"
	output.pml:129, state 36, "T0_X2 = S1"
	output.pml:129, state 36, "T0_X2 = S2"
	output.pml:129, state 36, "T0_X2 = S3"
	output.pml:129, state 36, "T0_X2 = S4"
	output.pml:129, state 36, "T0_X2 = S5"
	output.pml:129, state 36, "T0_X2 = S6"
	output.pml:129, state 36, "T0_X2 = S7"
	output.pml:129, state 36, "T0_X2 = S8"
	output.pml:129, state 36, "T0_X2 = S9"
	output.pml:129, state 36, "T0_X2 = S10"
	output.pml:129, state 36, "T0_X2 = S11"
	output.pml:129, state 36, "T0_X2 = S12"
	output.pml:129, state 36, "T0_X2 = S13"
	output.pml:129, state 36, "T0_X2 = S14"
	output.pml:129, state 36, "T0_X2 = T0_X0_1"
	output.pml:129, state 36, "T0_X2 = T0_X0_2"
	output.pml:129, state 36, "T0_X2 = T0_X0_3"
	output.pml:129, state 36, "T0_X2 = T0_X0_4"
	output.pml:129, state 36, "T0_X2 = T0_X2"
	output.pml:129, state 36, "T0_X2 = T1_X0_1"
	output.pml:129, state 36, "T0_X2 = T1_X0_2"
	output.pml:129, state 36, "T0_X2 = T1_X0_3"
	output.pml:129, state 36, "T0_X2 = T1_X0_4"
	output.pml:129, state 36, "T0_X2 = T1_X1"
	output.pml:129, state 36, "T0_X2 = T1_X2"
	output.pml:129, state 36, "T0_X2 = T1_X3"
	output.pml:129, state 36, "T0_X2 = T1_X4"
	output.pml:129, state 36, "T0_X2 = T1_X5"
	output.pml:129, state 36, "T0_X2 = T2_X0_1"
	output.pml:129, state 36, "T0_X2 = T2_X0_2"
	output.pml:129, state 36, "T0_X2 = T2_X0_3"
	output.pml:129, state 36, "T0_X2 = T2_X0_4"
	output.pml:129, state 36, "T0_X2 = T2_X22"
	output.pml:130, state 38, "val_0_2!1"
	output.pml:132, state 42, "-end-"
	(3 of 42 states)
unreached in proctype get_val_0_3
	output.pml:140, state 45, "T0_X3 = N0"
	output.pml:140, state 45, "T0_X3 = N1"
	output.pml:140, state 45, "T0_X3 = T0_X0_5"
	output.pml:140, state 45, "T0_X3 = T0_X0_6_1"
	output.pml:140, state 45, "T0_X3 = T0_X0_6_2"
	output.pml:140, state 45, "T0_X3 = T0_X0_6_3"
	output.pml:140, state 45, "T0_X3 = T0_X0_6_4"
	output.pml:140, state 45, "T0_X3 = T0_X1"
	output.pml:140, state 45, "T0_X3 = T0_X3"
	output.pml:140, state 45, "T0_X3 = T1_X0_5"
	output.pml:140, state 45, "T0_X3 = T1_X0_6_1"
	output.pml:140, state 45, "T0_X3 = T1_X0_6_2"
	output.pml:140, state 45, "T0_X3 = T1_X0_6_3"
	output.pml:140, state 45, "T0_X3 = T1_X0_6_4"
	output.pml:140, state 45, "T0_X3 = T2_X0_5"
	output.pml:140, state 45, "T0_X3 = T2_X0_6_1"
	output.pml:140, state 45, "T0_X3 = T2_X0_6_2"
	output.pml:140, state 45, "T0_X3 = T2_X0_6_3"
	output.pml:140, state 45, "T0_X3 = T2_X0_6_4"
	output.pml:140, state 45, "T0_X3 = T2_X1_1"
	output.pml:140, state 45, "T0_X3 = T2_X1_2"
	output.pml:140, state 45, "T0_X3 = T2_X1_3"
	output.pml:140, state 45, "T0_X3 = T2_X1_4"
	output.pml:140, state 45, "T0_X3 = T2_X2"
	output.pml:140, state 45, "T0_X3 = T2_X3"
	output.pml:140, state 45, "T0_X3 = T2_X4"
	output.pml:140, state 45, "T0_X3 = T2_X5"
	output.pml:140, state 45, "T0_X3 = T2_X6"
	output.pml:140, state 45, "T0_X3 = T2_X7"
	output.pml:140, state 45, "T0_X3 = T2_X8"
	output.pml:140, state 45, "T0_X3 = T2_X9"
	output.pml:140, state 45, "T0_X3 = T2_X10"
	output.pml:140, state 45, "T0_X3 = T2_X11"
	output.pml:140, state 45, "T0_X3 = T2_X12"
	output.pml:140, state 45, "T0_X3 = T2_X13"
	output.pml:140, state 45, "T0_X3 = T2_X14"
	output.pml:140, state 45, "T0_X3 = T2_X15"
	output.pml:140, state 45, "T0_X3 = T2_X16"
	output.pml:140, state 45, "T0_X3 = T2_X17"
	output.pml:140, state 45, "T0_X3 = T2_X18"
	output.pml:140, state 45, "T0_X3 = T2_X19"
	output.pml:140, state 45, "T0_X3 = T2_X20"
	output.pml:140, state 45, "T0_X3 = T2_X21"
	output.pml:141, state 47, "val_0_3!1"
	output.pml:143, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_1_0
	output.pml:151, state 5, "T1_X0 = T0_X0"
	output.pml:151, state 5, "T1_X0 = T1_X0"
	output.pml:151, state 5, "T1_X0 = T2_X0"
	output.pml:152, state 41, "T1_X0_1 = S0"
	output.pml:152, state 41, "T1_X0_1 = S1"
	output.pml:152, state 41, "T1_X0_1 = S2"
	output.pml:152, state 41, "T1_X0_1 = S3"
	output.pml:152, state 41, "T1_X0_1 = S4"
	output.pml:152, state 41, "T1_X0_1 = S5"
	output.pml:152, state 41, "T1_X0_1 = S6"
	output.pml:152, state 41, "T1_X0_1 = S7"
	output.pml:152, state 41, "T1_X0_1 = S8"
	output.pml:152, state 41, "T1_X0_1 = S9"
	output.pml:152, state 41, "T1_X0_1 = S10"
	output.pml:152, state 41, "T1_X0_1 = S11"
	output.pml:152, state 41, "T1_X0_1 = S12"
	output.pml:152, state 41, "T1_X0_1 = S13"
	output.pml:152, state 41, "T1_X0_1 = S14"
	output.pml:152, state 41, "T1_X0_1 = T0_X0_1"
	output.pml:152, state 41, "T1_X0_1 = T0_X0_2"
	output.pml:152, state 41, "T1_X0_1 = T0_X0_3"
	output.pml:152, state 41, "T1_X0_1 = T0_X0_4"
	output.pml:152, state 41, "T1_X0_1 = T0_X2"
	output.pml:152, state 41, "T1_X0_1 = T1_X0_1"
	output.pml:152, state 41, "T1_X0_1 = T1_X0_2"
	output.pml:152, state 41, "T1_X0_1 = T1_X0_3"
	output.pml:152, state 41, "T1_X0_1 = T1_X0_4"
	output.pml:152, state 41, "T1_X0_1 = T1_X1"
	output.pml:152, state 41, "T1_X0_1 = T1_X2"
	output.pml:152, state 41, "T1_X0_1 = T1_X3"
	output.pml:152, state 41, "T1_X0_1 = T1_X4"
	output.pml:152, state 41, "T1_X0_1 = T1_X5"
	output.pml:152, state 41, "T1_X0_1 = T2_X0_1"
	output.pml:152, state 41, "T1_X0_1 = T2_X0_2"
	output.pml:152, state 41, "T1_X0_1 = T2_X0_3"
	output.pml:152, state 41, "T1_X0_1 = T2_X0_4"
	output.pml:152, state 41, "T1_X0_1 = T2_X22"
	output.pml:153, state 77, "T1_X0_2 = S0"
	output.pml:153, state 77, "T1_X0_2 = S1"
	output.pml:153, state 77, "T1_X0_2 = S2"
	output.pml:153, state 77, "T1_X0_2 = S3"
	output.pml:153, state 77, "T1_X0_2 = S4"
	output.pml:153, state 77, "T1_X0_2 = S5"
	output.pml:153, state 77, "T1_X0_2 = S6"
	output.pml:153, state 77, "T1_X0_2 = S7"
	output.pml:153, state 77, "T1_X0_2 = S8"
	output.pml:153, state 77, "T1_X0_2 = S9"
	output.pml:153, state 77, "T1_X0_2 = S10"
	output.pml:153, state 77, "T1_X0_2 = S11"
	output.pml:153, state 77, "T1_X0_2 = S12"
	output.pml:153, state 77, "T1_X0_2 = S13"
	output.pml:153, state 77, "T1_X0_2 = S14"
	output.pml:153, state 77, "T1_X0_2 = T0_X0_1"
	output.pml:153, state 77, "T1_X0_2 = T0_X0_2"
	output.pml:153, state 77, "T1_X0_2 = T0_X0_3"
	output.pml:153, state 77, "T1_X0_2 = T0_X0_4"
	output.pml:153, state 77, "T1_X0_2 = T0_X2"
	output.pml:153, state 77, "T1_X0_2 = T1_X0_1"
	output.pml:153, state 77, "T1_X0_2 = T1_X0_2"
	output.pml:153, state 77, "T1_X0_2 = T1_X0_3"
	output.pml:153, state 77, "T1_X0_2 = T1_X0_4"
	output.pml:153, state 77, "T1_X0_2 = T1_X1"
	output.pml:153, state 77, "T1_X0_2 = T1_X2"
	output.pml:153, state 77, "T1_X0_2 = T1_X3"
	output.pml:153, state 77, "T1_X0_2 = T1_X4"
	output.pml:153, state 77, "T1_X0_2 = T1_X5"
	output.pml:153, state 77, "T1_X0_2 = T2_X0_1"
	output.pml:153, state 77, "T1_X0_2 = T2_X0_2"
	output.pml:153, state 77, "T1_X0_2 = T2_X0_3"
	output.pml:153, state 77, "T1_X0_2 = T2_X0_4"
	output.pml:153, state 77, "T1_X0_2 = T2_X22"
	output.pml:154, state 113, "T1_X0_3 = S0"
	output.pml:154, state 113, "T1_X0_3 = S1"
	output.pml:154, state 113, "T1_X0_3 = S2"
	output.pml:154, state 113, "T1_X0_3 = S3"
	output.pml:154, state 113, "T1_X0_3 = S4"
	output.pml:154, state 113, "T1_X0_3 = S5"
	output.pml:154, state 113, "T1_X0_3 = S6"
	output.pml:154, state 113, "T1_X0_3 = S7"
	output.pml:154, state 113, "T1_X0_3 = S8"
	output.pml:154, state 113, "T1_X0_3 = S9"
	output.pml:154, state 113, "T1_X0_3 = S10"
	output.pml:154, state 113, "T1_X0_3 = S11"
	output.pml:154, state 113, "T1_X0_3 = S12"
	output.pml:154, state 113, "T1_X0_3 = S13"
	output.pml:154, state 113, "T1_X0_3 = S14"
	output.pml:154, state 113, "T1_X0_3 = T0_X0_1"
	output.pml:154, state 113, "T1_X0_3 = T0_X0_2"
	output.pml:154, state 113, "T1_X0_3 = T0_X0_3"
	output.pml:154, state 113, "T1_X0_3 = T0_X0_4"
	output.pml:154, state 113, "T1_X0_3 = T0_X2"
	output.pml:154, state 113, "T1_X0_3 = T1_X0_1"
	output.pml:154, state 113, "T1_X0_3 = T1_X0_2"
	output.pml:154, state 113, "T1_X0_3 = T1_X0_3"
	output.pml:154, state 113, "T1_X0_3 = T1_X0_4"
	output.pml:154, state 113, "T1_X0_3 = T1_X1"
	output.pml:154, state 113, "T1_X0_3 = T1_X2"
	output.pml:154, state 113, "T1_X0_3 = T1_X3"
	output.pml:154, state 113, "T1_X0_3 = T1_X4"
	output.pml:154, state 113, "T1_X0_3 = T1_X5"
	output.pml:154, state 113, "T1_X0_3 = T2_X0_1"
	output.pml:154, state 113, "T1_X0_3 = T2_X0_2"
	output.pml:154, state 113, "T1_X0_3 = T2_X0_3"
	output.pml:154, state 113, "T1_X0_3 = T2_X0_4"
	output.pml:154, state 113, "T1_X0_3 = T2_X22"
	output.pml:155, state 149, "T1_X0_4 = S0"
	output.pml:155, state 149, "T1_X0_4 = S1"
	output.pml:155, state 149, "T1_X0_4 = S2"
	output.pml:155, state 149, "T1_X0_4 = S3"
	output.pml:155, state 149, "T1_X0_4 = S4"
	output.pml:155, state 149, "T1_X0_4 = S5"
	output.pml:155, state 149, "T1_X0_4 = S6"
	output.pml:155, state 149, "T1_X0_4 = S7"
	output.pml:155, state 149, "T1_X0_4 = S8"
	output.pml:155, state 149, "T1_X0_4 = S9"
	output.pml:155, state 149, "T1_X0_4 = S10"
	output.pml:155, state 149, "T1_X0_4 = S11"
	output.pml:155, state 149, "T1_X0_4 = S12"
	output.pml:155, state 149, "T1_X0_4 = S13"
	output.pml:155, state 149, "T1_X0_4 = S14"
	output.pml:155, state 149, "T1_X0_4 = T0_X0_1"
	output.pml:155, state 149, "T1_X0_4 = T0_X0_2"
	output.pml:155, state 149, "T1_X0_4 = T0_X0_3"
	output.pml:155, state 149, "T1_X0_4 = T0_X0_4"
	output.pml:155, state 149, "T1_X0_4 = T0_X2"
	output.pml:155, state 149, "T1_X0_4 = T1_X0_1"
	output.pml:155, state 149, "T1_X0_4 = T1_X0_2"
	output.pml:155, state 149, "T1_X0_4 = T1_X0_3"
	output.pml:155, state 149, "T1_X0_4 = T1_X0_4"
	output.pml:155, state 149, "T1_X0_4 = T1_X1"
	output.pml:155, state 149, "T1_X0_4 = T1_X2"
	output.pml:155, state 149, "T1_X0_4 = T1_X3"
	output.pml:155, state 149, "T1_X0_4 = T1_X4"
	output.pml:155, state 149, "T1_X0_4 = T1_X5"
	output.pml:155, state 149, "T1_X0_4 = T2_X0_1"
	output.pml:155, state 149, "T1_X0_4 = T2_X0_2"
	output.pml:155, state 149, "T1_X0_4 = T2_X0_3"
	output.pml:155, state 149, "T1_X0_4 = T2_X0_4"
	output.pml:155, state 149, "T1_X0_4 = T2_X22"
	output.pml:156, state 194, "T1_X0_5 = N0"
	output.pml:156, state 194, "T1_X0_5 = N1"
	output.pml:156, state 194, "T1_X0_5 = T0_X0_5"
	output.pml:156, state 194, "T1_X0_5 = T0_X0_6_1"
	output.pml:156, state 194, "T1_X0_5 = T0_X0_6_2"
	output.pml:156, state 194, "T1_X0_5 = T0_X0_6_3"
	output.pml:156, state 194, "T1_X0_5 = T0_X0_6_4"
	output.pml:156, state 194, "T1_X0_5 = T0_X1"
	output.pml:156, state 194, "T1_X0_5 = T0_X3"
	output.pml:156, state 194, "T1_X0_5 = T1_X0_5"
	output.pml:156, state 194, "T1_X0_5 = T1_X0_6_1"
	output.pml:156, state 194, "T1_X0_5 = T1_X0_6_2"
	output.pml:156, state 194, "T1_X0_5 = T1_X0_6_3"
	output.pml:156, state 194, "T1_X0_5 = T1_X0_6_4"
	output.pml:156, state 194, "T1_X0_5 = T2_X0_5"
	output.pml:156, state 194, "T1_X0_5 = T2_X0_6_1"
	output.pml:156, state 194, "T1_X0_5 = T2_X0_6_2"
	output.pml:156, state 194, "T1_X0_5 = T2_X0_6_3"
	output.pml:156, state 194, "T1_X0_5 = T2_X0_6_4"
	output.pml:156, state 194, "T1_X0_5 = T2_X1_1"
	output.pml:156, state 194, "T1_X0_5 = T2_X1_2"
	output.pml:156, state 194, "T1_X0_5 = T2_X1_3"
	output.pml:156, state 194, "T1_X0_5 = T2_X1_4"
	output.pml:156, state 194, "T1_X0_5 = T2_X2"
	output.pml:156, state 194, "T1_X0_5 = T2_X3"
	output.pml:156, state 194, "T1_X0_5 = T2_X4"
	output.pml:156, state 194, "T1_X0_5 = T2_X5"
	output.pml:156, state 194, "T1_X0_5 = T2_X6"
	output.pml:156, state 194, "T1_X0_5 = T2_X7"
	output.pml:156, state 194, "T1_X0_5 = T2_X8"
	output.pml:156, state 194, "T1_X0_5 = T2_X9"
	output.pml:156, state 194, "T1_X0_5 = T2_X10"
	output.pml:156, state 194, "T1_X0_5 = T2_X11"
	output.pml:156, state 194, "T1_X0_5 = T2_X12"
	output.pml:156, state 194, "T1_X0_5 = T2_X13"
	output.pml:156, state 194, "T1_X0_5 = T2_X14"
	output.pml:156, state 194, "T1_X0_5 = T2_X15"
	output.pml:156, state 194, "T1_X0_5 = T2_X16"
	output.pml:156, state 194, "T1_X0_5 = T2_X17"
	output.pml:156, state 194, "T1_X0_5 = T2_X18"
	output.pml:156, state 194, "T1_X0_5 = T2_X19"
	output.pml:156, state 194, "T1_X0_5 = T2_X20"
	output.pml:156, state 194, "T1_X0_5 = T2_X21"
	output.pml:157, state 200, "T1_X0_6 = T0_X0_6"
	output.pml:157, state 200, "T1_X0_6 = T1_X0_6"
	output.pml:157, state 200, "T1_X0_6 = T2_X0_6"
	output.pml:157, state 200, "T1_X0_6 = T2_X1"
	output.pml:158, state 245, "T1_X0_6_1 = N0"
	output.pml:158, state 245, "T1_X0_6_1 = N1"
	output.pml:158, state 245, "T1_X0_6_1 = T0_X0_5"
	output.pml:158, state 245, "T1_X0_6_1 = T0_X0_6_1"
	output.pml:158, state 245, "T1_X0_6_1 = T0_X0_6_2"
	output.pml:158, state 245, "T1_X0_6_1 = T0_X0_6_3"
	output.pml:158, state 245, "T1_X0_6_1 = T0_X0_6_4"
	output.pml:158, state 245, "T1_X0_6_1 = T0_X1"
	output.pml:158, state 245, "T1_X0_6_1 = T0_X3"
	output.pml:158, state 245, "T1_X0_6_1 = T1_X0_5"
	output.pml:158, state 245, "T1_X0_6_1 = T1_X0_6_1"
	output.pml:158, state 245, "T1_X0_6_1 = T1_X0_6_2"
	output.pml:158, state 245, "T1_X0_6_1 = T1_X0_6_3"
	output.pml:158, state 245, "T1_X0_6_1 = T1_X0_6_4"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X0_5"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X0_6_1"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X0_6_2"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X0_6_3"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X0_6_4"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X1_1"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X1_2"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X1_3"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X1_4"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X2"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X3"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X4"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X5"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X6"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X7"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X8"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X9"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X10"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X11"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X12"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X13"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X14"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X15"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X16"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X17"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X18"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X19"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X20"
	output.pml:158, state 245, "T1_X0_6_1 = T2_X21"
	output.pml:159, state 290, "T1_X0_6_2 = N0"
	output.pml:159, state 290, "T1_X0_6_2 = N1"
	output.pml:159, state 290, "T1_X0_6_2 = T0_X0_5"
	output.pml:159, state 290, "T1_X0_6_2 = T0_X0_6_1"
	output.pml:159, state 290, "T1_X0_6_2 = T0_X0_6_2"
	output.pml:159, state 290, "T1_X0_6_2 = T0_X0_6_3"
	output.pml:159, state 290, "T1_X0_6_2 = T0_X0_6_4"
	output.pml:159, state 290, "T1_X0_6_2 = T0_X1"
	output.pml:159, state 290, "T1_X0_6_2 = T0_X3"
	output.pml:159, state 290, "T1_X0_6_2 = T1_X0_5"
	output.pml:159, state 290, "T1_X0_6_2 = T1_X0_6_1"
	output.pml:159, state 290, "T1_X0_6_2 = T1_X0_6_2"
	output.pml:159, state 290, "T1_X0_6_2 = T1_X0_6_3"
	output.pml:159, state 290, "T1_X0_6_2 = T1_X0_6_4"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X0_5"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X0_6_1"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X0_6_2"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X0_6_3"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X0_6_4"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X1_1"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X1_2"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X1_3"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X1_4"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X2"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X3"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X4"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X5"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X6"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X7"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X8"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X9"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X10"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X11"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X12"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X13"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X14"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X15"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X16"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X17"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X18"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X19"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X20"
	output.pml:159, state 290, "T1_X0_6_2 = T2_X21"
	output.pml:160, state 335, "T1_X0_6_3 = N0"
	output.pml:160, state 335, "T1_X0_6_3 = N1"
	output.pml:160, state 335, "T1_X0_6_3 = T0_X0_5"
	output.pml:160, state 335, "T1_X0_6_3 = T0_X0_6_1"
	output.pml:160, state 335, "T1_X0_6_3 = T0_X0_6_2"
	output.pml:160, state 335, "T1_X0_6_3 = T0_X0_6_3"
	output.pml:160, state 335, "T1_X0_6_3 = T0_X0_6_4"
	output.pml:160, state 335, "T1_X0_6_3 = T0_X1"
	output.pml:160, state 335, "T1_X0_6_3 = T0_X3"
	output.pml:160, state 335, "T1_X0_6_3 = T1_X0_5"
	output.pml:160, state 335, "T1_X0_6_3 = T1_X0_6_1"
	output.pml:160, state 335, "T1_X0_6_3 = T1_X0_6_2"
	output.pml:160, state 335, "T1_X0_6_3 = T1_X0_6_3"
	output.pml:160, state 335, "T1_X0_6_3 = T1_X0_6_4"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X0_5"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X0_6_1"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X0_6_2"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X0_6_3"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X0_6_4"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X1_1"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X1_2"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X1_3"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X1_4"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X2"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X3"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X4"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X5"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X6"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X7"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X8"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X9"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X10"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X11"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X12"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X13"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X14"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X15"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X16"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X17"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X18"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X19"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X20"
	output.pml:160, state 335, "T1_X0_6_3 = T2_X21"
	output.pml:161, state 380, "T1_X0_6_4 = N0"
	output.pml:161, state 380, "T1_X0_6_4 = N1"
	output.pml:161, state 380, "T1_X0_6_4 = T0_X0_5"
	output.pml:161, state 380, "T1_X0_6_4 = T0_X0_6_1"
	output.pml:161, state 380, "T1_X0_6_4 = T0_X0_6_2"
	output.pml:161, state 380, "T1_X0_6_4 = T0_X0_6_3"
	output.pml:161, state 380, "T1_X0_6_4 = T0_X0_6_4"
	output.pml:161, state 380, "T1_X0_6_4 = T0_X1"
	output.pml:161, state 380, "T1_X0_6_4 = T0_X3"
	output.pml:161, state 380, "T1_X0_6_4 = T1_X0_5"
	output.pml:161, state 380, "T1_X0_6_4 = T1_X0_6_1"
	output.pml:161, state 380, "T1_X0_6_4 = T1_X0_6_2"
	output.pml:161, state 380, "T1_X0_6_4 = T1_X0_6_3"
	output.pml:161, state 380, "T1_X0_6_4 = T1_X0_6_4"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X0_5"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X0_6_1"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X0_6_2"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X0_6_3"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X0_6_4"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X1_1"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X1_2"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X1_3"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X1_4"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X2"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X3"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X4"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X5"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X6"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X7"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X8"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X9"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X10"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X11"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X12"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X13"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X14"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X15"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X16"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X17"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X18"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X19"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X20"
	output.pml:161, state 380, "T1_X0_6_4 = T2_X21"
	output.pml:162, state 382, "val_1_0!1"
	output.pml:164, state 386, "-end-"
	(13 of 386 states)
unreached in proctype get_val_1_1
	output.pml:172, state 36, "T1_X1 = S0"
	output.pml:172, state 36, "T1_X1 = S1"
	output.pml:172, state 36, "T1_X1 = S2"
	output.pml:172, state 36, "T1_X1 = S3"
	output.pml:172, state 36, "T1_X1 = S4"
	output.pml:172, state 36, "T1_X1 = S5"
	output.pml:172, state 36, "T1_X1 = S6"
	output.pml:172, state 36, "T1_X1 = S7"
	output.pml:172, state 36, "T1_X1 = S8"
	output.pml:172, state 36, "T1_X1 = S9"
	output.pml:172, state 36, "T1_X1 = S10"
	output.pml:172, state 36, "T1_X1 = S11"
	output.pml:172, state 36, "T1_X1 = S12"
	output.pml:172, state 36, "T1_X1 = S13"
	output.pml:172, state 36, "T1_X1 = S14"
	output.pml:172, state 36, "T1_X1 = T0_X0_1"
	output.pml:172, state 36, "T1_X1 = T0_X0_2"
	output.pml:172, state 36, "T1_X1 = T0_X0_3"
	output.pml:172, state 36, "T1_X1 = T0_X0_4"
	output.pml:172, state 36, "T1_X1 = T0_X2"
	output.pml:172, state 36, "T1_X1 = T1_X0_1"
	output.pml:172, state 36, "T1_X1 = T1_X0_2"
	output.pml:172, state 36, "T1_X1 = T1_X0_3"
	output.pml:172, state 36, "T1_X1 = T1_X0_4"
	output.pml:172, state 36, "T1_X1 = T1_X1"
	output.pml:172, state 36, "T1_X1 = T1_X2"
	output.pml:172, state 36, "T1_X1 = T1_X3"
	output.pml:172, state 36, "T1_X1 = T1_X4"
	output.pml:172, state 36, "T1_X1 = T1_X5"
	output.pml:172, state 36, "T1_X1 = T2_X0_1"
	output.pml:172, state 36, "T1_X1 = T2_X0_2"
	output.pml:172, state 36, "T1_X1 = T2_X0_3"
	output.pml:172, state 36, "T1_X1 = T2_X0_4"
	output.pml:172, state 36, "T1_X1 = T2_X22"
	output.pml:173, state 38, "val_1_1!1"
	output.pml:175, state 42, "-end-"
	(3 of 42 states)
unreached in proctype get_val_1_2
	output.pml:183, state 36, "T1_X2 = S0"
	output.pml:183, state 36, "T1_X2 = S1"
	output.pml:183, state 36, "T1_X2 = S2"
	output.pml:183, state 36, "T1_X2 = S3"
	output.pml:183, state 36, "T1_X2 = S4"
	output.pml:183, state 36, "T1_X2 = S5"
	output.pml:183, state 36, "T1_X2 = S6"
	output.pml:183, state 36, "T1_X2 = S7"
	output.pml:183, state 36, "T1_X2 = S8"
	output.pml:183, state 36, "T1_X2 = S9"
	output.pml:183, state 36, "T1_X2 = S10"
	output.pml:183, state 36, "T1_X2 = S11"
	output.pml:183, state 36, "T1_X2 = S12"
	output.pml:183, state 36, "T1_X2 = S13"
	output.pml:183, state 36, "T1_X2 = S14"
	output.pml:183, state 36, "T1_X2 = T0_X0_1"
	output.pml:183, state 36, "T1_X2 = T0_X0_2"
	output.pml:183, state 36, "T1_X2 = T0_X0_3"
	output.pml:183, state 36, "T1_X2 = T0_X0_4"
	output.pml:183, state 36, "T1_X2 = T0_X2"
	output.pml:183, state 36, "T1_X2 = T1_X0_1"
	output.pml:183, state 36, "T1_X2 = T1_X0_2"
	output.pml:183, state 36, "T1_X2 = T1_X0_3"
	output.pml:183, state 36, "T1_X2 = T1_X0_4"
	output.pml:183, state 36, "T1_X2 = T1_X1"
	output.pml:183, state 36, "T1_X2 = T1_X2"
	output.pml:183, state 36, "T1_X2 = T1_X3"
	output.pml:183, state 36, "T1_X2 = T1_X4"
	output.pml:183, state 36, "T1_X2 = T1_X5"
	output.pml:183, state 36, "T1_X2 = T2_X0_1"
	output.pml:183, state 36, "T1_X2 = T2_X0_2"
	output.pml:183, state 36, "T1_X2 = T2_X0_3"
	output.pml:183, state 36, "T1_X2 = T2_X0_4"
	output.pml:183, state 36, "T1_X2 = T2_X22"
	output.pml:184, state 38, "val_1_2!1"
	output.pml:186, state 42, "-end-"
	(3 of 42 states)
unreached in proctype get_val_1_3
	output.pml:194, state 36, "T1_X3 = S0"
	output.pml:194, state 36, "T1_X3 = S1"
	output.pml:194, state 36, "T1_X3 = S2"
	output.pml:194, state 36, "T1_X3 = S3"
	output.pml:194, state 36, "T1_X3 = S4"
	output.pml:194, state 36, "T1_X3 = S5"
	output.pml:194, state 36, "T1_X3 = S6"
	output.pml:194, state 36, "T1_X3 = S7"
	output.pml:194, state 36, "T1_X3 = S8"
	output.pml:194, state 36, "T1_X3 = S9"
	output.pml:194, state 36, "T1_X3 = S10"
	output.pml:194, state 36, "T1_X3 = S11"
	output.pml:194, state 36, "T1_X3 = S12"
	output.pml:194, state 36, "T1_X3 = S13"
	output.pml:194, state 36, "T1_X3 = S14"
	output.pml:194, state 36, "T1_X3 = T0_X0_1"
	output.pml:194, state 36, "T1_X3 = T0_X0_2"
	output.pml:194, state 36, "T1_X3 = T0_X0_3"
	output.pml:194, state 36, "T1_X3 = T0_X0_4"
	output.pml:194, state 36, "T1_X3 = T0_X2"
	output.pml:194, state 36, "T1_X3 = T1_X0_1"
	output.pml:194, state 36, "T1_X3 = T1_X0_2"
	output.pml:194, state 36, "T1_X3 = T1_X0_3"
	output.pml:194, state 36, "T1_X3 = T1_X0_4"
	output.pml:194, state 36, "T1_X3 = T1_X1"
	output.pml:194, state 36, "T1_X3 = T1_X2"
	output.pml:194, state 36, "T1_X3 = T1_X3"
	output.pml:194, state 36, "T1_X3 = T1_X4"
	output.pml:194, state 36, "T1_X3 = T1_X5"
	output.pml:194, state 36, "T1_X3 = T2_X0_1"
	output.pml:194, state 36, "T1_X3 = T2_X0_2"
	output.pml:194, state 36, "T1_X3 = T2_X0_3"
	output.pml:194, state 36, "T1_X3 = T2_X0_4"
	output.pml:194, state 36, "T1_X3 = T2_X22"
	output.pml:195, state 38, "val_1_3!1"
	output.pml:197, state 42, "-end-"
	(3 of 42 states)
unreached in proctype get_val_1_4
	output.pml:205, state 36, "T1_X4 = S0"
	output.pml:205, state 36, "T1_X4 = S1"
	output.pml:205, state 36, "T1_X4 = S2"
	output.pml:205, state 36, "T1_X4 = S3"
	output.pml:205, state 36, "T1_X4 = S4"
	output.pml:205, state 36, "T1_X4 = S5"
	output.pml:205, state 36, "T1_X4 = S6"
	output.pml:205, state 36, "T1_X4 = S7"
	output.pml:205, state 36, "T1_X4 = S8"
	output.pml:205, state 36, "T1_X4 = S9"
	output.pml:205, state 36, "T1_X4 = S10"
	output.pml:205, state 36, "T1_X4 = S11"
	output.pml:205, state 36, "T1_X4 = S12"
	output.pml:205, state 36, "T1_X4 = S13"
	output.pml:205, state 36, "T1_X4 = S14"
	output.pml:205, state 36, "T1_X4 = T0_X0_1"
	output.pml:205, state 36, "T1_X4 = T0_X0_2"
	output.pml:205, state 36, "T1_X4 = T0_X0_3"
	output.pml:205, state 36, "T1_X4 = T0_X0_4"
	output.pml:205, state 36, "T1_X4 = T0_X2"
	output.pml:205, state 36, "T1_X4 = T1_X0_1"
	output.pml:205, state 36, "T1_X4 = T1_X0_2"
	output.pml:205, state 36, "T1_X4 = T1_X0_3"
	output.pml:205, state 36, "T1_X4 = T1_X0_4"
	output.pml:205, state 36, "T1_X4 = T1_X1"
	output.pml:205, state 36, "T1_X4 = T1_X2"
	output.pml:205, state 36, "T1_X4 = T1_X3"
	output.pml:205, state 36, "T1_X4 = T1_X4"
	output.pml:205, state 36, "T1_X4 = T1_X5"
	output.pml:205, state 36, "T1_X4 = T2_X0_1"
	output.pml:205, state 36, "T1_X4 = T2_X0_2"
	output.pml:205, state 36, "T1_X4 = T2_X0_3"
	output.pml:205, state 36, "T1_X4 = T2_X0_4"
	output.pml:205, state 36, "T1_X4 = T2_X22"
	output.pml:206, state 38, "val_1_4!1"
	output.pml:208, state 42, "-end-"
	(3 of 42 states)
unreached in proctype get_val_1_5
	output.pml:216, state 36, "T1_X5 = S0"
	output.pml:216, state 36, "T1_X5 = S1"
	output.pml:216, state 36, "T1_X5 = S2"
	output.pml:216, state 36, "T1_X5 = S3"
	output.pml:216, state 36, "T1_X5 = S4"
	output.pml:216, state 36, "T1_X5 = S5"
	output.pml:216, state 36, "T1_X5 = S6"
	output.pml:216, state 36, "T1_X5 = S7"
	output.pml:216, state 36, "T1_X5 = S8"
	output.pml:216, state 36, "T1_X5 = S9"
	output.pml:216, state 36, "T1_X5 = S10"
	output.pml:216, state 36, "T1_X5 = S11"
	output.pml:216, state 36, "T1_X5 = S12"
	output.pml:216, state 36, "T1_X5 = S13"
	output.pml:216, state 36, "T1_X5 = S14"
	output.pml:216, state 36, "T1_X5 = T0_X0_1"
	output.pml:216, state 36, "T1_X5 = T0_X0_2"
	output.pml:216, state 36, "T1_X5 = T0_X0_3"
	output.pml:216, state 36, "T1_X5 = T0_X0_4"
	output.pml:216, state 36, "T1_X5 = T0_X2"
	output.pml:216, state 36, "T1_X5 = T1_X0_1"
	output.pml:216, state 36, "T1_X5 = T1_X0_2"
	output.pml:216, state 36, "T1_X5 = T1_X0_3"
	output.pml:216, state 36, "T1_X5 = T1_X0_4"
	output.pml:216, state 36, "T1_X5 = T1_X1"
	output.pml:216, state 36, "T1_X5 = T1_X2"
	output.pml:216, state 36, "T1_X5 = T1_X3"
	output.pml:216, state 36, "T1_X5 = T1_X4"
	output.pml:216, state 36, "T1_X5 = T1_X5"
	output.pml:216, state 36, "T1_X5 = T2_X0_1"
	output.pml:216, state 36, "T1_X5 = T2_X0_2"
	output.pml:216, state 36, "T1_X5 = T2_X0_3"
	output.pml:216, state 36, "T1_X5 = T2_X0_4"
	output.pml:216, state 36, "T1_X5 = T2_X22"
	output.pml:217, state 38, "val_1_5!1"
	output.pml:219, state 42, "-end-"
	(3 of 42 states)
unreached in proctype get_val_2_0
	output.pml:227, state 5, "T2_X0 = T0_X0"
	output.pml:227, state 5, "T2_X0 = T1_X0"
	output.pml:227, state 5, "T2_X0 = T2_X0"
	output.pml:228, state 41, "T2_X0_1 = S0"
	output.pml:228, state 41, "T2_X0_1 = S1"
	output.pml:228, state 41, "T2_X0_1 = S2"
	output.pml:228, state 41, "T2_X0_1 = S3"
	output.pml:228, state 41, "T2_X0_1 = S4"
	output.pml:228, state 41, "T2_X0_1 = S5"
	output.pml:228, state 41, "T2_X0_1 = S6"
	output.pml:228, state 41, "T2_X0_1 = S7"
	output.pml:228, state 41, "T2_X0_1 = S8"
	output.pml:228, state 41, "T2_X0_1 = S9"
	output.pml:228, state 41, "T2_X0_1 = S10"
	output.pml:228, state 41, "T2_X0_1 = S11"
	output.pml:228, state 41, "T2_X0_1 = S12"
	output.pml:228, state 41, "T2_X0_1 = S13"
	output.pml:228, state 41, "T2_X0_1 = S14"
	output.pml:228, state 41, "T2_X0_1 = T0_X0_1"
	output.pml:228, state 41, "T2_X0_1 = T0_X0_2"
	output.pml:228, state 41, "T2_X0_1 = T0_X0_3"
	output.pml:228, state 41, "T2_X0_1 = T0_X0_4"
	output.pml:228, state 41, "T2_X0_1 = T0_X2"
	output.pml:228, state 41, "T2_X0_1 = T1_X0_1"
	output.pml:228, state 41, "T2_X0_1 = T1_X0_2"
	output.pml:228, state 41, "T2_X0_1 = T1_X0_3"
	output.pml:228, state 41, "T2_X0_1 = T1_X0_4"
	output.pml:228, state 41, "T2_X0_1 = T1_X1"
	output.pml:228, state 41, "T2_X0_1 = T1_X2"
	output.pml:228, state 41, "T2_X0_1 = T1_X3"
	output.pml:228, state 41, "T2_X0_1 = T1_X4"
	output.pml:228, state 41, "T2_X0_1 = T1_X5"
	output.pml:228, state 41, "T2_X0_1 = T2_X0_1"
	output.pml:228, state 41, "T2_X0_1 = T2_X0_2"
	output.pml:228, state 41, "T2_X0_1 = T2_X0_3"
	output.pml:228, state 41, "T2_X0_1 = T2_X0_4"
	output.pml:228, state 41, "T2_X0_1 = T2_X22"
	output.pml:229, state 77, "T2_X0_2 = S0"
	output.pml:229, state 77, "T2_X0_2 = S1"
	output.pml:229, state 77, "T2_X0_2 = S2"
	output.pml:229, state 77, "T2_X0_2 = S3"
	output.pml:229, state 77, "T2_X0_2 = S4"
	output.pml:229, state 77, "T2_X0_2 = S5"
	output.pml:229, state 77, "T2_X0_2 = S6"
	output.pml:229, state 77, "T2_X0_2 = S7"
	output.pml:229, state 77, "T2_X0_2 = S8"
	output.pml:229, state 77, "T2_X0_2 = S9"
	output.pml:229, state 77, "T2_X0_2 = S10"
	output.pml:229, state 77, "T2_X0_2 = S11"
	output.pml:229, state 77, "T2_X0_2 = S12"
	output.pml:229, state 77, "T2_X0_2 = S13"
	output.pml:229, state 77, "T2_X0_2 = S14"
	output.pml:229, state 77, "T2_X0_2 = T0_X0_1"
	output.pml:229, state 77, "T2_X0_2 = T0_X0_2"
	output.pml:229, state 77, "T2_X0_2 = T0_X0_3"
	output.pml:229, state 77, "T2_X0_2 = T0_X0_4"
	output.pml:229, state 77, "T2_X0_2 = T0_X2"
	output.pml:229, state 77, "T2_X0_2 = T1_X0_1"
	output.pml:229, state 77, "T2_X0_2 = T1_X0_2"
	output.pml:229, state 77, "T2_X0_2 = T1_X0_3"
	output.pml:229, state 77, "T2_X0_2 = T1_X0_4"
	output.pml:229, state 77, "T2_X0_2 = T1_X1"
	output.pml:229, state 77, "T2_X0_2 = T1_X2"
	output.pml:229, state 77, "T2_X0_2 = T1_X3"
	output.pml:229, state 77, "T2_X0_2 = T1_X4"
	output.pml:229, state 77, "T2_X0_2 = T1_X5"
	output.pml:229, state 77, "T2_X0_2 = T2_X0_1"
	output.pml:229, state 77, "T2_X0_2 = T2_X0_2"
	output.pml:229, state 77, "T2_X0_2 = T2_X0_3"
	output.pml:229, state 77, "T2_X0_2 = T2_X0_4"
	output.pml:229, state 77, "T2_X0_2 = T2_X22"
	output.pml:230, state 113, "T2_X0_3 = S0"
	output.pml:230, state 113, "T2_X0_3 = S1"
	output.pml:230, state 113, "T2_X0_3 = S2"
	output.pml:230, state 113, "T2_X0_3 = S3"
	output.pml:230, state 113, "T2_X0_3 = S4"
	output.pml:230, state 113, "T2_X0_3 = S5"
	output.pml:230, state 113, "T2_X0_3 = S6"
	output.pml:230, state 113, "T2_X0_3 = S7"
	output.pml:230, state 113, "T2_X0_3 = S8"
	output.pml:230, state 113, "T2_X0_3 = S9"
	output.pml:230, state 113, "T2_X0_3 = S10"
	output.pml:230, state 113, "T2_X0_3 = S11"
	output.pml:230, state 113, "T2_X0_3 = S12"
	output.pml:230, state 113, "T2_X0_3 = S13"
	output.pml:230, state 113, "T2_X0_3 = S14"
	output.pml:230, state 113, "T2_X0_3 = T0_X0_1"
	output.pml:230, state 113, "T2_X0_3 = T0_X0_2"
	output.pml:230, state 113, "T2_X0_3 = T0_X0_3"
	output.pml:230, state 113, "T2_X0_3 = T0_X0_4"
	output.pml:230, state 113, "T2_X0_3 = T0_X2"
	output.pml:230, state 113, "T2_X0_3 = T1_X0_1"
	output.pml:230, state 113, "T2_X0_3 = T1_X0_2"
	output.pml:230, state 113, "T2_X0_3 = T1_X0_3"
	output.pml:230, state 113, "T2_X0_3 = T1_X0_4"
	output.pml:230, state 113, "T2_X0_3 = T1_X1"
	output.pml:230, state 113, "T2_X0_3 = T1_X2"
	output.pml:230, state 113, "T2_X0_3 = T1_X3"
	output.pml:230, state 113, "T2_X0_3 = T1_X4"
	output.pml:230, state 113, "T2_X0_3 = T1_X5"
	output.pml:230, state 113, "T2_X0_3 = T2_X0_1"
	output.pml:230, state 113, "T2_X0_3 = T2_X0_2"
	output.pml:230, state 113, "T2_X0_3 = T2_X0_3"
	output.pml:230, state 113, "T2_X0_3 = T2_X0_4"
	output.pml:230, state 113, "T2_X0_3 = T2_X22"
	output.pml:231, state 149, "T2_X0_4 = S0"
	output.pml:231, state 149, "T2_X0_4 = S1"
	output.pml:231, state 149, "T2_X0_4 = S2"
	output.pml:231, state 149, "T2_X0_4 = S3"
	output.pml:231, state 149, "T2_X0_4 = S4"
	output.pml:231, state 149, "T2_X0_4 = S5"
	output.pml:231, state 149, "T2_X0_4 = S6"
	output.pml:231, state 149, "T2_X0_4 = S7"
	output.pml:231, state 149, "T2_X0_4 = S8"
	output.pml:231, state 149, "T2_X0_4 = S9"
	output.pml:231, state 149, "T2_X0_4 = S10"
	output.pml:231, state 149, "T2_X0_4 = S11"
	output.pml:231, state 149, "T2_X0_4 = S12"
	output.pml:231, state 149, "T2_X0_4 = S13"
	output.pml:231, state 149, "T2_X0_4 = S14"
	output.pml:231, state 149, "T2_X0_4 = T0_X0_1"
	output.pml:231, state 149, "T2_X0_4 = T0_X0_2"
	output.pml:231, state 149, "T2_X0_4 = T0_X0_3"
	output.pml:231, state 149, "T2_X0_4 = T0_X0_4"
	output.pml:231, state 149, "T2_X0_4 = T0_X2"
	output.pml:231, state 149, "T2_X0_4 = T1_X0_1"
	output.pml:231, state 149, "T2_X0_4 = T1_X0_2"
	output.pml:231, state 149, "T2_X0_4 = T1_X0_3"
	output.pml:231, state 149, "T2_X0_4 = T1_X0_4"
	output.pml:231, state 149, "T2_X0_4 = T1_X1"
	output.pml:231, state 149, "T2_X0_4 = T1_X2"
	output.pml:231, state 149, "T2_X0_4 = T1_X3"
	output.pml:231, state 149, "T2_X0_4 = T1_X4"
	output.pml:231, state 149, "T2_X0_4 = T1_X5"
	output.pml:231, state 149, "T2_X0_4 = T2_X0_1"
	output.pml:231, state 149, "T2_X0_4 = T2_X0_2"
	output.pml:231, state 149, "T2_X0_4 = T2_X0_3"
	output.pml:231, state 149, "T2_X0_4 = T2_X0_4"
	output.pml:231, state 149, "T2_X0_4 = T2_X22"
	output.pml:232, state 194, "T2_X0_5 = N0"
	output.pml:232, state 194, "T2_X0_5 = N1"
	output.pml:232, state 194, "T2_X0_5 = T0_X0_5"
	output.pml:232, state 194, "T2_X0_5 = T0_X0_6_1"
	output.pml:232, state 194, "T2_X0_5 = T0_X0_6_2"
	output.pml:232, state 194, "T2_X0_5 = T0_X0_6_3"
	output.pml:232, state 194, "T2_X0_5 = T0_X0_6_4"
	output.pml:232, state 194, "T2_X0_5 = T0_X1"
	output.pml:232, state 194, "T2_X0_5 = T0_X3"
	output.pml:232, state 194, "T2_X0_5 = T1_X0_5"
	output.pml:232, state 194, "T2_X0_5 = T1_X0_6_1"
	output.pml:232, state 194, "T2_X0_5 = T1_X0_6_2"
	output.pml:232, state 194, "T2_X0_5 = T1_X0_6_3"
	output.pml:232, state 194, "T2_X0_5 = T1_X0_6_4"
	output.pml:232, state 194, "T2_X0_5 = T2_X0_5"
	output.pml:232, state 194, "T2_X0_5 = T2_X0_6_1"
	output.pml:232, state 194, "T2_X0_5 = T2_X0_6_2"
	output.pml:232, state 194, "T2_X0_5 = T2_X0_6_3"
	output.pml:232, state 194, "T2_X0_5 = T2_X0_6_4"
	output.pml:232, state 194, "T2_X0_5 = T2_X1_1"
	output.pml:232, state 194, "T2_X0_5 = T2_X1_2"
	output.pml:232, state 194, "T2_X0_5 = T2_X1_3"
	output.pml:232, state 194, "T2_X0_5 = T2_X1_4"
	output.pml:232, state 194, "T2_X0_5 = T2_X2"
	output.pml:232, state 194, "T2_X0_5 = T2_X3"
	output.pml:232, state 194, "T2_X0_5 = T2_X4"
	output.pml:232, state 194, "T2_X0_5 = T2_X5"
	output.pml:232, state 194, "T2_X0_5 = T2_X6"
	output.pml:232, state 194, "T2_X0_5 = T2_X7"
	output.pml:232, state 194, "T2_X0_5 = T2_X8"
	output.pml:232, state 194, "T2_X0_5 = T2_X9"
	output.pml:232, state 194, "T2_X0_5 = T2_X10"
	output.pml:232, state 194, "T2_X0_5 = T2_X11"
	output.pml:232, state 194, "T2_X0_5 = T2_X12"
	output.pml:232, state 194, "T2_X0_5 = T2_X13"
	output.pml:232, state 194, "T2_X0_5 = T2_X14"
	output.pml:232, state 194, "T2_X0_5 = T2_X15"
	output.pml:232, state 194, "T2_X0_5 = T2_X16"
	output.pml:232, state 194, "T2_X0_5 = T2_X17"
	output.pml:232, state 194, "T2_X0_5 = T2_X18"
	output.pml:232, state 194, "T2_X0_5 = T2_X19"
	output.pml:232, state 194, "T2_X0_5 = T2_X20"
	output.pml:232, state 194, "T2_X0_5 = T2_X21"
	output.pml:233, state 200, "T2_X0_6 = T0_X0_6"
	output.pml:233, state 200, "T2_X0_6 = T1_X0_6"
	output.pml:233, state 200, "T2_X0_6 = T2_X0_6"
	output.pml:233, state 200, "T2_X0_6 = T2_X1"
	output.pml:234, state 245, "T2_X0_6_1 = N0"
	output.pml:234, state 245, "T2_X0_6_1 = N1"
	output.pml:234, state 245, "T2_X0_6_1 = T0_X0_5"
	output.pml:234, state 245, "T2_X0_6_1 = T0_X0_6_1"
	output.pml:234, state 245, "T2_X0_6_1 = T0_X0_6_2"
	output.pml:234, state 245, "T2_X0_6_1 = T0_X0_6_3"
	output.pml:234, state 245, "T2_X0_6_1 = T0_X0_6_4"
	output.pml:234, state 245, "T2_X0_6_1 = T0_X1"
	output.pml:234, state 245, "T2_X0_6_1 = T0_X3"
	output.pml:234, state 245, "T2_X0_6_1 = T1_X0_5"
	output.pml:234, state 245, "T2_X0_6_1 = T1_X0_6_1"
	output.pml:234, state 245, "T2_X0_6_1 = T1_X0_6_2"
	output.pml:234, state 245, "T2_X0_6_1 = T1_X0_6_3"
	output.pml:234, state 245, "T2_X0_6_1 = T1_X0_6_4"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X0_5"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X0_6_1"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X0_6_2"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X0_6_3"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X0_6_4"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X1_1"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X1_2"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X1_3"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X1_4"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X2"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X3"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X4"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X5"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X6"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X7"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X8"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X9"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X10"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X11"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X12"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X13"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X14"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X15"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X16"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X17"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X18"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X19"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X20"
	output.pml:234, state 245, "T2_X0_6_1 = T2_X21"
	output.pml:235, state 290, "T2_X0_6_2 = N0"
	output.pml:235, state 290, "T2_X0_6_2 = N1"
	output.pml:235, state 290, "T2_X0_6_2 = T0_X0_5"
	output.pml:235, state 290, "T2_X0_6_2 = T0_X0_6_1"
	output.pml:235, state 290, "T2_X0_6_2 = T0_X0_6_2"
	output.pml:235, state 290, "T2_X0_6_2 = T0_X0_6_3"
	output.pml:235, state 290, "T2_X0_6_2 = T0_X0_6_4"
	output.pml:235, state 290, "T2_X0_6_2 = T0_X1"
	output.pml:235, state 290, "T2_X0_6_2 = T0_X3"
	output.pml:235, state 290, "T2_X0_6_2 = T1_X0_5"
	output.pml:235, state 290, "T2_X0_6_2 = T1_X0_6_1"
	output.pml:235, state 290, "T2_X0_6_2 = T1_X0_6_2"
	output.pml:235, state 290, "T2_X0_6_2 = T1_X0_6_3"
	output.pml:235, state 290, "T2_X0_6_2 = T1_X0_6_4"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X0_5"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X0_6_1"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X0_6_2"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X0_6_3"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X0_6_4"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X1_1"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X1_2"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X1_3"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X1_4"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X2"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X3"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X4"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X5"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X6"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X7"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X8"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X9"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X10"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X11"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X12"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X13"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X14"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X15"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X16"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X17"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X18"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X19"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X20"
	output.pml:235, state 290, "T2_X0_6_2 = T2_X21"
	output.pml:236, state 335, "T2_X0_6_3 = N0"
	output.pml:236, state 335, "T2_X0_6_3 = N1"
	output.pml:236, state 335, "T2_X0_6_3 = T0_X0_5"
	output.pml:236, state 335, "T2_X0_6_3 = T0_X0_6_1"
	output.pml:236, state 335, "T2_X0_6_3 = T0_X0_6_2"
	output.pml:236, state 335, "T2_X0_6_3 = T0_X0_6_3"
	output.pml:236, state 335, "T2_X0_6_3 = T0_X0_6_4"
	output.pml:236, state 335, "T2_X0_6_3 = T0_X1"
	output.pml:236, state 335, "T2_X0_6_3 = T0_X3"
	output.pml:236, state 335, "T2_X0_6_3 = T1_X0_5"
	output.pml:236, state 335, "T2_X0_6_3 = T1_X0_6_1"
	output.pml:236, state 335, "T2_X0_6_3 = T1_X0_6_2"
	output.pml:236, state 335, "T2_X0_6_3 = T1_X0_6_3"
	output.pml:236, state 335, "T2_X0_6_3 = T1_X0_6_4"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X0_5"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X0_6_1"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X0_6_2"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X0_6_3"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X0_6_4"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X1_1"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X1_2"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X1_3"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X1_4"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X2"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X3"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X4"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X5"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X6"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X7"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X8"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X9"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X10"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X11"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X12"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X13"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X14"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X15"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X16"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X17"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X18"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X19"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X20"
	output.pml:236, state 335, "T2_X0_6_3 = T2_X21"
	output.pml:237, state 380, "T2_X0_6_4 = N0"
	output.pml:237, state 380, "T2_X0_6_4 = N1"
	output.pml:237, state 380, "T2_X0_6_4 = T0_X0_5"
	output.pml:237, state 380, "T2_X0_6_4 = T0_X0_6_1"
	output.pml:237, state 380, "T2_X0_6_4 = T0_X0_6_2"
	output.pml:237, state 380, "T2_X0_6_4 = T0_X0_6_3"
	output.pml:237, state 380, "T2_X0_6_4 = T0_X0_6_4"
	output.pml:237, state 380, "T2_X0_6_4 = T0_X1"
	output.pml:237, state 380, "T2_X0_6_4 = T0_X3"
	output.pml:237, state 380, "T2_X0_6_4 = T1_X0_5"
	output.pml:237, state 380, "T2_X0_6_4 = T1_X0_6_1"
	output.pml:237, state 380, "T2_X0_6_4 = T1_X0_6_2"
	output.pml:237, state 380, "T2_X0_6_4 = T1_X0_6_3"
	output.pml:237, state 380, "T2_X0_6_4 = T1_X0_6_4"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X0_5"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X0_6_1"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X0_6_2"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X0_6_3"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X0_6_4"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X1_1"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X1_2"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X1_3"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X1_4"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X2"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X3"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X4"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X5"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X6"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X7"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X8"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X9"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X10"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X11"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X12"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X13"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X14"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X15"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X16"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X17"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X18"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X19"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X20"
	output.pml:237, state 380, "T2_X0_6_4 = T2_X21"
	output.pml:238, state 382, "val_2_0!1"
	output.pml:240, state 386, "-end-"
	(13 of 386 states)
unreached in proctype get_val_2_1
	output.pml:248, state 6, "T2_X1 = T0_X0_6"
	output.pml:248, state 6, "T2_X1 = T1_X0_6"
	output.pml:248, state 6, "T2_X1 = T2_X0_6"
	output.pml:248, state 6, "T2_X1 = T2_X1"
	output.pml:249, state 51, "T2_X1_1 = N0"
	output.pml:249, state 51, "T2_X1_1 = N1"
	output.pml:249, state 51, "T2_X1_1 = T0_X0_5"
	output.pml:249, state 51, "T2_X1_1 = T0_X0_6_1"
	output.pml:249, state 51, "T2_X1_1 = T0_X0_6_2"
	output.pml:249, state 51, "T2_X1_1 = T0_X0_6_3"
	output.pml:249, state 51, "T2_X1_1 = T0_X0_6_4"
	output.pml:249, state 51, "T2_X1_1 = T0_X1"
	output.pml:249, state 51, "T2_X1_1 = T0_X3"
	output.pml:249, state 51, "T2_X1_1 = T1_X0_5"
	output.pml:249, state 51, "T2_X1_1 = T1_X0_6_1"
	output.pml:249, state 51, "T2_X1_1 = T1_X0_6_2"
	output.pml:249, state 51, "T2_X1_1 = T1_X0_6_3"
	output.pml:249, state 51, "T2_X1_1 = T1_X0_6_4"
	output.pml:249, state 51, "T2_X1_1 = T2_X0_5"
	output.pml:249, state 51, "T2_X1_1 = T2_X0_6_1"
	output.pml:249, state 51, "T2_X1_1 = T2_X0_6_2"
	output.pml:249, state 51, "T2_X1_1 = T2_X0_6_3"
	output.pml:249, state 51, "T2_X1_1 = T2_X0_6_4"
	output.pml:249, state 51, "T2_X1_1 = T2_X1_1"
	output.pml:249, state 51, "T2_X1_1 = T2_X1_2"
	output.pml:249, state 51, "T2_X1_1 = T2_X1_3"
	output.pml:249, state 51, "T2_X1_1 = T2_X1_4"
	output.pml:249, state 51, "T2_X1_1 = T2_X2"
	output.pml:249, state 51, "T2_X1_1 = T2_X3"
	output.pml:249, state 51, "T2_X1_1 = T2_X4"
	output.pml:249, state 51, "T2_X1_1 = T2_X5"
	output.pml:249, state 51, "T2_X1_1 = T2_X6"
	output.pml:249, state 51, "T2_X1_1 = T2_X7"
	output.pml:249, state 51, "T2_X1_1 = T2_X8"
	output.pml:249, state 51, "T2_X1_1 = T2_X9"
	output.pml:249, state 51, "T2_X1_1 = T2_X10"
	output.pml:249, state 51, "T2_X1_1 = T2_X11"
	output.pml:249, state 51, "T2_X1_1 = T2_X12"
	output.pml:249, state 51, "T2_X1_1 = T2_X13"
	output.pml:249, state 51, "T2_X1_1 = T2_X14"
	output.pml:249, state 51, "T2_X1_1 = T2_X15"
	output.pml:249, state 51, "T2_X1_1 = T2_X16"
	output.pml:249, state 51, "T2_X1_1 = T2_X17"
	output.pml:249, state 51, "T2_X1_1 = T2_X18"
	output.pml:249, state 51, "T2_X1_1 = T2_X19"
	output.pml:249, state 51, "T2_X1_1 = T2_X20"
	output.pml:249, state 51, "T2_X1_1 = T2_X21"
	output.pml:250, state 96, "T2_X1_2 = N0"
	output.pml:250, state 96, "T2_X1_2 = N1"
	output.pml:250, state 96, "T2_X1_2 = T0_X0_5"
	output.pml:250, state 96, "T2_X1_2 = T0_X0_6_1"
	output.pml:250, state 96, "T2_X1_2 = T0_X0_6_2"
	output.pml:250, state 96, "T2_X1_2 = T0_X0_6_3"
	output.pml:250, state 96, "T2_X1_2 = T0_X0_6_4"
	output.pml:250, state 96, "T2_X1_2 = T0_X1"
	output.pml:250, state 96, "T2_X1_2 = T0_X3"
	output.pml:250, state 96, "T2_X1_2 = T1_X0_5"
	output.pml:250, state 96, "T2_X1_2 = T1_X0_6_1"
	output.pml:250, state 96, "T2_X1_2 = T1_X0_6_2"
	output.pml:250, state 96, "T2_X1_2 = T1_X0_6_3"
	output.pml:250, state 96, "T2_X1_2 = T1_X0_6_4"
	output.pml:250, state 96, "T2_X1_2 = T2_X0_5"
	output.pml:250, state 96, "T2_X1_2 = T2_X0_6_1"
	output.pml:250, state 96, "T2_X1_2 = T2_X0_6_2"
	output.pml:250, state 96, "T2_X1_2 = T2_X0_6_3"
	output.pml:250, state 96, "T2_X1_2 = T2_X0_6_4"
	output.pml:250, state 96, "T2_X1_2 = T2_X1_1"
	output.pml:250, state 96, "T2_X1_2 = T2_X1_2"
	output.pml:250, state 96, "T2_X1_2 = T2_X1_3"
	output.pml:250, state 96, "T2_X1_2 = T2_X1_4"
	output.pml:250, state 96, "T2_X1_2 = T2_X2"
	output.pml:250, state 96, "T2_X1_2 = T2_X3"
	output.pml:250, state 96, "T2_X1_2 = T2_X4"
	output.pml:250, state 96, "T2_X1_2 = T2_X5"
	output.pml:250, state 96, "T2_X1_2 = T2_X6"
	output.pml:250, state 96, "T2_X1_2 = T2_X7"
	output.pml:250, state 96, "T2_X1_2 = T2_X8"
	output.pml:250, state 96, "T2_X1_2 = T2_X9"
	output.pml:250, state 96, "T2_X1_2 = T2_X10"
	output.pml:250, state 96, "T2_X1_2 = T2_X11"
	output.pml:250, state 96, "T2_X1_2 = T2_X12"
	output.pml:250, state 96, "T2_X1_2 = T2_X13"
	output.pml:250, state 96, "T2_X1_2 = T2_X14"
	output.pml:250, state 96, "T2_X1_2 = T2_X15"
	output.pml:250, state 96, "T2_X1_2 = T2_X16"
	output.pml:250, state 96, "T2_X1_2 = T2_X17"
	output.pml:250, state 96, "T2_X1_2 = T2_X18"
	output.pml:250, state 96, "T2_X1_2 = T2_X19"
	output.pml:250, state 96, "T2_X1_2 = T2_X20"
	output.pml:250, state 96, "T2_X1_2 = T2_X21"
	output.pml:251, state 141, "T2_X1_3 = N0"
	output.pml:251, state 141, "T2_X1_3 = N1"
	output.pml:251, state 141, "T2_X1_3 = T0_X0_5"
	output.pml:251, state 141, "T2_X1_3 = T0_X0_6_1"
	output.pml:251, state 141, "T2_X1_3 = T0_X0_6_2"
	output.pml:251, state 141, "T2_X1_3 = T0_X0_6_3"
	output.pml:251, state 141, "T2_X1_3 = T0_X0_6_4"
	output.pml:251, state 141, "T2_X1_3 = T0_X1"
	output.pml:251, state 141, "T2_X1_3 = T0_X3"
	output.pml:251, state 141, "T2_X1_3 = T1_X0_5"
	output.pml:251, state 141, "T2_X1_3 = T1_X0_6_1"
	output.pml:251, state 141, "T2_X1_3 = T1_X0_6_2"
	output.pml:251, state 141, "T2_X1_3 = T1_X0_6_3"
	output.pml:251, state 141, "T2_X1_3 = T1_X0_6_4"
	output.pml:251, state 141, "T2_X1_3 = T2_X0_5"
	output.pml:251, state 141, "T2_X1_3 = T2_X0_6_1"
	output.pml:251, state 141, "T2_X1_3 = T2_X0_6_2"
	output.pml:251, state 141, "T2_X1_3 = T2_X0_6_3"
	output.pml:251, state 141, "T2_X1_3 = T2_X0_6_4"
	output.pml:251, state 141, "T2_X1_3 = T2_X1_1"
	output.pml:251, state 141, "T2_X1_3 = T2_X1_2"
	output.pml:251, state 141, "T2_X1_3 = T2_X1_3"
	output.pml:251, state 141, "T2_X1_3 = T2_X1_4"
	output.pml:251, state 141, "T2_X1_3 = T2_X2"
	output.pml:251, state 141, "T2_X1_3 = T2_X3"
	output.pml:251, state 141, "T2_X1_3 = T2_X4"
	output.pml:251, state 141, "T2_X1_3 = T2_X5"
	output.pml:251, state 141, "T2_X1_3 = T2_X6"
	output.pml:251, state 141, "T2_X1_3 = T2_X7"
	output.pml:251, state 141, "T2_X1_3 = T2_X8"
	output.pml:251, state 141, "T2_X1_3 = T2_X9"
	output.pml:251, state 141, "T2_X1_3 = T2_X10"
	output.pml:251, state 141, "T2_X1_3 = T2_X11"
	output.pml:251, state 141, "T2_X1_3 = T2_X12"
	output.pml:251, state 141, "T2_X1_3 = T2_X13"
	output.pml:251, state 141, "T2_X1_3 = T2_X14"
	output.pml:251, state 141, "T2_X1_3 = T2_X15"
	output.pml:251, state 141, "T2_X1_3 = T2_X16"
	output.pml:251, state 141, "T2_X1_3 = T2_X17"
	output.pml:251, state 141, "T2_X1_3 = T2_X18"
	output.pml:251, state 141, "T2_X1_3 = T2_X19"
	output.pml:251, state 141, "T2_X1_3 = T2_X20"
	output.pml:251, state 141, "T2_X1_3 = T2_X21"
	output.pml:252, state 186, "T2_X1_4 = N0"
	output.pml:252, state 186, "T2_X1_4 = N1"
	output.pml:252, state 186, "T2_X1_4 = T0_X0_5"
	output.pml:252, state 186, "T2_X1_4 = T0_X0_6_1"
	output.pml:252, state 186, "T2_X1_4 = T0_X0_6_2"
	output.pml:252, state 186, "T2_X1_4 = T0_X0_6_3"
	output.pml:252, state 186, "T2_X1_4 = T0_X0_6_4"
	output.pml:252, state 186, "T2_X1_4 = T0_X1"
	output.pml:252, state 186, "T2_X1_4 = T0_X3"
	output.pml:252, state 186, "T2_X1_4 = T1_X0_5"
	output.pml:252, state 186, "T2_X1_4 = T1_X0_6_1"
	output.pml:252, state 186, "T2_X1_4 = T1_X0_6_2"
	output.pml:252, state 186, "T2_X1_4 = T1_X0_6_3"
	output.pml:252, state 186, "T2_X1_4 = T1_X0_6_4"
	output.pml:252, state 186, "T2_X1_4 = T2_X0_5"
	output.pml:252, state 186, "T2_X1_4 = T2_X0_6_1"
	output.pml:252, state 186, "T2_X1_4 = T2_X0_6_2"
	output.pml:252, state 186, "T2_X1_4 = T2_X0_6_3"
	output.pml:252, state 186, "T2_X1_4 = T2_X0_6_4"
	output.pml:252, state 186, "T2_X1_4 = T2_X1_1"
	output.pml:252, state 186, "T2_X1_4 = T2_X1_2"
	output.pml:252, state 186, "T2_X1_4 = T2_X1_3"
	output.pml:252, state 186, "T2_X1_4 = T2_X1_4"
	output.pml:252, state 186, "T2_X1_4 = T2_X2"
	output.pml:252, state 186, "T2_X1_4 = T2_X3"
	output.pml:252, state 186, "T2_X1_4 = T2_X4"
	output.pml:252, state 186, "T2_X1_4 = T2_X5"
	output.pml:252, state 186, "T2_X1_4 = T2_X6"
	output.pml:252, state 186, "T2_X1_4 = T2_X7"
	output.pml:252, state 186, "T2_X1_4 = T2_X8"
	output.pml:252, state 186, "T2_X1_4 = T2_X9"
	output.pml:252, state 186, "T2_X1_4 = T2_X10"
	output.pml:252, state 186, "T2_X1_4 = T2_X11"
	output.pml:252, state 186, "T2_X1_4 = T2_X12"
	output.pml:252, state 186, "T2_X1_4 = T2_X13"
	output.pml:252, state 186, "T2_X1_4 = T2_X14"
	output.pml:252, state 186, "T2_X1_4 = T2_X15"
	output.pml:252, state 186, "T2_X1_4 = T2_X16"
	output.pml:252, state 186, "T2_X1_4 = T2_X17"
	output.pml:252, state 186, "T2_X1_4 = T2_X18"
	output.pml:252, state 186, "T2_X1_4 = T2_X19"
	output.pml:252, state 186, "T2_X1_4 = T2_X20"
	output.pml:252, state 186, "T2_X1_4 = T2_X21"
	output.pml:253, state 188, "val_2_1!1"
	output.pml:255, state 192, "-end-"
	(7 of 192 states)
unreached in proctype get_val_2_2
	output.pml:263, state 45, "T2_X2 = N0"
	output.pml:263, state 45, "T2_X2 = N1"
	output.pml:263, state 45, "T2_X2 = T0_X0_5"
	output.pml:263, state 45, "T2_X2 = T0_X0_6_1"
	output.pml:263, state 45, "T2_X2 = T0_X0_6_2"
	output.pml:263, state 45, "T2_X2 = T0_X0_6_3"
	output.pml:263, state 45, "T2_X2 = T0_X0_6_4"
	output.pml:263, state 45, "T2_X2 = T0_X1"
	output.pml:263, state 45, "T2_X2 = T0_X3"
	output.pml:263, state 45, "T2_X2 = T1_X0_5"
	output.pml:263, state 45, "T2_X2 = T1_X0_6_1"
	output.pml:263, state 45, "T2_X2 = T1_X0_6_2"
	output.pml:263, state 45, "T2_X2 = T1_X0_6_3"
	output.pml:263, state 45, "T2_X2 = T1_X0_6_4"
	output.pml:263, state 45, "T2_X2 = T2_X0_5"
	output.pml:263, state 45, "T2_X2 = T2_X0_6_1"
	output.pml:263, state 45, "T2_X2 = T2_X0_6_2"
	output.pml:263, state 45, "T2_X2 = T2_X0_6_3"
	output.pml:263, state 45, "T2_X2 = T2_X0_6_4"
	output.pml:263, state 45, "T2_X2 = T2_X1_1"
	output.pml:263, state 45, "T2_X2 = T2_X1_2"
	output.pml:263, state 45, "T2_X2 = T2_X1_3"
	output.pml:263, state 45, "T2_X2 = T2_X1_4"
	output.pml:263, state 45, "T2_X2 = T2_X2"
	output.pml:263, state 45, "T2_X2 = T2_X3"
	output.pml:263, state 45, "T2_X2 = T2_X4"
	output.pml:263, state 45, "T2_X2 = T2_X5"
	output.pml:263, state 45, "T2_X2 = T2_X6"
	output.pml:263, state 45, "T2_X2 = T2_X7"
	output.pml:263, state 45, "T2_X2 = T2_X8"
	output.pml:263, state 45, "T2_X2 = T2_X9"
	output.pml:263, state 45, "T2_X2 = T2_X10"
	output.pml:263, state 45, "T2_X2 = T2_X11"
	output.pml:263, state 45, "T2_X2 = T2_X12"
	output.pml:263, state 45, "T2_X2 = T2_X13"
	output.pml:263, state 45, "T2_X2 = T2_X14"
	output.pml:263, state 45, "T2_X2 = T2_X15"
	output.pml:263, state 45, "T2_X2 = T2_X16"
	output.pml:263, state 45, "T2_X2 = T2_X17"
	output.pml:263, state 45, "T2_X2 = T2_X18"
	output.pml:263, state 45, "T2_X2 = T2_X19"
	output.pml:263, state 45, "T2_X2 = T2_X20"
	output.pml:263, state 45, "T2_X2 = T2_X21"
	output.pml:264, state 47, "val_2_2!1"
	output.pml:266, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_3
	output.pml:274, state 45, "T2_X3 = N0"
	output.pml:274, state 45, "T2_X3 = N1"
	output.pml:274, state 45, "T2_X3 = T0_X0_5"
	output.pml:274, state 45, "T2_X3 = T0_X0_6_1"
	output.pml:274, state 45, "T2_X3 = T0_X0_6_2"
	output.pml:274, state 45, "T2_X3 = T0_X0_6_3"
	output.pml:274, state 45, "T2_X3 = T0_X0_6_4"
	output.pml:274, state 45, "T2_X3 = T0_X1"
	output.pml:274, state 45, "T2_X3 = T0_X3"
	output.pml:274, state 45, "T2_X3 = T1_X0_5"
	output.pml:274, state 45, "T2_X3 = T1_X0_6_1"
	output.pml:274, state 45, "T2_X3 = T1_X0_6_2"
	output.pml:274, state 45, "T2_X3 = T1_X0_6_3"
	output.pml:274, state 45, "T2_X3 = T1_X0_6_4"
	output.pml:274, state 45, "T2_X3 = T2_X0_5"
	output.pml:274, state 45, "T2_X3 = T2_X0_6_1"
	output.pml:274, state 45, "T2_X3 = T2_X0_6_2"
	output.pml:274, state 45, "T2_X3 = T2_X0_6_3"
	output.pml:274, state 45, "T2_X3 = T2_X0_6_4"
	output.pml:274, state 45, "T2_X3 = T2_X1_1"
	output.pml:274, state 45, "T2_X3 = T2_X1_2"
	output.pml:274, state 45, "T2_X3 = T2_X1_3"
	output.pml:274, state 45, "T2_X3 = T2_X1_4"
	output.pml:274, state 45, "T2_X3 = T2_X2"
	output.pml:274, state 45, "T2_X3 = T2_X3"
	output.pml:274, state 45, "T2_X3 = T2_X4"
	output.pml:274, state 45, "T2_X3 = T2_X5"
	output.pml:274, state 45, "T2_X3 = T2_X6"
	output.pml:274, state 45, "T2_X3 = T2_X7"
	output.pml:274, state 45, "T2_X3 = T2_X8"
	output.pml:274, state 45, "T2_X3 = T2_X9"
	output.pml:274, state 45, "T2_X3 = T2_X10"
	output.pml:274, state 45, "T2_X3 = T2_X11"
	output.pml:274, state 45, "T2_X3 = T2_X12"
	output.pml:274, state 45, "T2_X3 = T2_X13"
	output.pml:274, state 45, "T2_X3 = T2_X14"
	output.pml:274, state 45, "T2_X3 = T2_X15"
	output.pml:274, state 45, "T2_X3 = T2_X16"
	output.pml:274, state 45, "T2_X3 = T2_X17"
	output.pml:274, state 45, "T2_X3 = T2_X18"
	output.pml:274, state 45, "T2_X3 = T2_X19"
	output.pml:274, state 45, "T2_X3 = T2_X20"
	output.pml:274, state 45, "T2_X3 = T2_X21"
	output.pml:275, state 47, "val_2_3!1"
	output.pml:277, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_4
	output.pml:285, state 45, "T2_X4 = N0"
	output.pml:285, state 45, "T2_X4 = N1"
	output.pml:285, state 45, "T2_X4 = T0_X0_5"
	output.pml:285, state 45, "T2_X4 = T0_X0_6_1"
	output.pml:285, state 45, "T2_X4 = T0_X0_6_2"
	output.pml:285, state 45, "T2_X4 = T0_X0_6_3"
	output.pml:285, state 45, "T2_X4 = T0_X0_6_4"
	output.pml:285, state 45, "T2_X4 = T0_X1"
	output.pml:285, state 45, "T2_X4 = T0_X3"
	output.pml:285, state 45, "T2_X4 = T1_X0_5"
	output.pml:285, state 45, "T2_X4 = T1_X0_6_1"
	output.pml:285, state 45, "T2_X4 = T1_X0_6_2"
	output.pml:285, state 45, "T2_X4 = T1_X0_6_3"
	output.pml:285, state 45, "T2_X4 = T1_X0_6_4"
	output.pml:285, state 45, "T2_X4 = T2_X0_5"
	output.pml:285, state 45, "T2_X4 = T2_X0_6_1"
	output.pml:285, state 45, "T2_X4 = T2_X0_6_2"
	output.pml:285, state 45, "T2_X4 = T2_X0_6_3"
	output.pml:285, state 45, "T2_X4 = T2_X0_6_4"
	output.pml:285, state 45, "T2_X4 = T2_X1_1"
	output.pml:285, state 45, "T2_X4 = T2_X1_2"
	output.pml:285, state 45, "T2_X4 = T2_X1_3"
	output.pml:285, state 45, "T2_X4 = T2_X1_4"
	output.pml:285, state 45, "T2_X4 = T2_X2"
	output.pml:285, state 45, "T2_X4 = T2_X3"
	output.pml:285, state 45, "T2_X4 = T2_X4"
	output.pml:285, state 45, "T2_X4 = T2_X5"
	output.pml:285, state 45, "T2_X4 = T2_X6"
	output.pml:285, state 45, "T2_X4 = T2_X7"
	output.pml:285, state 45, "T2_X4 = T2_X8"
	output.pml:285, state 45, "T2_X4 = T2_X9"
	output.pml:285, state 45, "T2_X4 = T2_X10"
	output.pml:285, state 45, "T2_X4 = T2_X11"
	output.pml:285, state 45, "T2_X4 = T2_X12"
	output.pml:285, state 45, "T2_X4 = T2_X13"
	output.pml:285, state 45, "T2_X4 = T2_X14"
	output.pml:285, state 45, "T2_X4 = T2_X15"
	output.pml:285, state 45, "T2_X4 = T2_X16"
	output.pml:285, state 45, "T2_X4 = T2_X17"
	output.pml:285, state 45, "T2_X4 = T2_X18"
	output.pml:285, state 45, "T2_X4 = T2_X19"
	output.pml:285, state 45, "T2_X4 = T2_X20"
	output.pml:285, state 45, "T2_X4 = T2_X21"
	output.pml:286, state 47, "val_2_4!1"
	output.pml:288, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_5
	output.pml:296, state 45, "T2_X5 = N0"
	output.pml:296, state 45, "T2_X5 = N1"
	output.pml:296, state 45, "T2_X5 = T0_X0_5"
	output.pml:296, state 45, "T2_X5 = T0_X0_6_1"
	output.pml:296, state 45, "T2_X5 = T0_X0_6_2"
	output.pml:296, state 45, "T2_X5 = T0_X0_6_3"
	output.pml:296, state 45, "T2_X5 = T0_X0_6_4"
	output.pml:296, state 45, "T2_X5 = T0_X1"
	output.pml:296, state 45, "T2_X5 = T0_X3"
	output.pml:296, state 45, "T2_X5 = T1_X0_5"
	output.pml:296, state 45, "T2_X5 = T1_X0_6_1"
	output.pml:296, state 45, "T2_X5 = T1_X0_6_2"
	output.pml:296, state 45, "T2_X5 = T1_X0_6_3"
	output.pml:296, state 45, "T2_X5 = T1_X0_6_4"
	output.pml:296, state 45, "T2_X5 = T2_X0_5"
	output.pml:296, state 45, "T2_X5 = T2_X0_6_1"
	output.pml:296, state 45, "T2_X5 = T2_X0_6_2"
	output.pml:296, state 45, "T2_X5 = T2_X0_6_3"
	output.pml:296, state 45, "T2_X5 = T2_X0_6_4"
	output.pml:296, state 45, "T2_X5 = T2_X1_1"
	output.pml:296, state 45, "T2_X5 = T2_X1_2"
	output.pml:296, state 45, "T2_X5 = T2_X1_3"
	output.pml:296, state 45, "T2_X5 = T2_X1_4"
	output.pml:296, state 45, "T2_X5 = T2_X2"
	output.pml:296, state 45, "T2_X5 = T2_X3"
	output.pml:296, state 45, "T2_X5 = T2_X4"
	output.pml:296, state 45, "T2_X5 = T2_X5"
	output.pml:296, state 45, "T2_X5 = T2_X6"
	output.pml:296, state 45, "T2_X5 = T2_X7"
	output.pml:296, state 45, "T2_X5 = T2_X8"
	output.pml:296, state 45, "T2_X5 = T2_X9"
	output.pml:296, state 45, "T2_X5 = T2_X10"
	output.pml:296, state 45, "T2_X5 = T2_X11"
	output.pml:296, state 45, "T2_X5 = T2_X12"
	output.pml:296, state 45, "T2_X5 = T2_X13"
	output.pml:296, state 45, "T2_X5 = T2_X14"
	output.pml:296, state 45, "T2_X5 = T2_X15"
	output.pml:296, state 45, "T2_X5 = T2_X16"
	output.pml:296, state 45, "T2_X5 = T2_X17"
	output.pml:296, state 45, "T2_X5 = T2_X18"
	output.pml:296, state 45, "T2_X5 = T2_X19"
	output.pml:296, state 45, "T2_X5 = T2_X20"
	output.pml:296, state 45, "T2_X5 = T2_X21"
	output.pml:297, state 47, "val_2_5!1"
	output.pml:299, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_6
	output.pml:307, state 45, "T2_X6 = N0"
	output.pml:307, state 45, "T2_X6 = N1"
	output.pml:307, state 45, "T2_X6 = T0_X0_5"
	output.pml:307, state 45, "T2_X6 = T0_X0_6_1"
	output.pml:307, state 45, "T2_X6 = T0_X0_6_2"
	output.pml:307, state 45, "T2_X6 = T0_X0_6_3"
	output.pml:307, state 45, "T2_X6 = T0_X0_6_4"
	output.pml:307, state 45, "T2_X6 = T0_X1"
	output.pml:307, state 45, "T2_X6 = T0_X3"
	output.pml:307, state 45, "T2_X6 = T1_X0_5"
	output.pml:307, state 45, "T2_X6 = T1_X0_6_1"
	output.pml:307, state 45, "T2_X6 = T1_X0_6_2"
	output.pml:307, state 45, "T2_X6 = T1_X0_6_3"
	output.pml:307, state 45, "T2_X6 = T1_X0_6_4"
	output.pml:307, state 45, "T2_X6 = T2_X0_5"
	output.pml:307, state 45, "T2_X6 = T2_X0_6_1"
	output.pml:307, state 45, "T2_X6 = T2_X0_6_2"
	output.pml:307, state 45, "T2_X6 = T2_X0_6_3"
	output.pml:307, state 45, "T2_X6 = T2_X0_6_4"
	output.pml:307, state 45, "T2_X6 = T2_X1_1"
	output.pml:307, state 45, "T2_X6 = T2_X1_2"
	output.pml:307, state 45, "T2_X6 = T2_X1_3"
	output.pml:307, state 45, "T2_X6 = T2_X1_4"
	output.pml:307, state 45, "T2_X6 = T2_X2"
	output.pml:307, state 45, "T2_X6 = T2_X3"
	output.pml:307, state 45, "T2_X6 = T2_X4"
	output.pml:307, state 45, "T2_X6 = T2_X5"
	output.pml:307, state 45, "T2_X6 = T2_X6"
	output.pml:307, state 45, "T2_X6 = T2_X7"
	output.pml:307, state 45, "T2_X6 = T2_X8"
	output.pml:307, state 45, "T2_X6 = T2_X9"
	output.pml:307, state 45, "T2_X6 = T2_X10"
	output.pml:307, state 45, "T2_X6 = T2_X11"
	output.pml:307, state 45, "T2_X6 = T2_X12"
	output.pml:307, state 45, "T2_X6 = T2_X13"
	output.pml:307, state 45, "T2_X6 = T2_X14"
	output.pml:307, state 45, "T2_X6 = T2_X15"
	output.pml:307, state 45, "T2_X6 = T2_X16"
	output.pml:307, state 45, "T2_X6 = T2_X17"
	output.pml:307, state 45, "T2_X6 = T2_X18"
	output.pml:307, state 45, "T2_X6 = T2_X19"
	output.pml:307, state 45, "T2_X6 = T2_X20"
	output.pml:307, state 45, "T2_X6 = T2_X21"
	output.pml:308, state 47, "val_2_6!1"
	output.pml:310, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_7
	output.pml:318, state 45, "T2_X7 = N0"
	output.pml:318, state 45, "T2_X7 = N1"
	output.pml:318, state 45, "T2_X7 = T0_X0_5"
	output.pml:318, state 45, "T2_X7 = T0_X0_6_1"
	output.pml:318, state 45, "T2_X7 = T0_X0_6_2"
	output.pml:318, state 45, "T2_X7 = T0_X0_6_3"
	output.pml:318, state 45, "T2_X7 = T0_X0_6_4"
	output.pml:318, state 45, "T2_X7 = T0_X1"
	output.pml:318, state 45, "T2_X7 = T0_X3"
	output.pml:318, state 45, "T2_X7 = T1_X0_5"
	output.pml:318, state 45, "T2_X7 = T1_X0_6_1"
	output.pml:318, state 45, "T2_X7 = T1_X0_6_2"
	output.pml:318, state 45, "T2_X7 = T1_X0_6_3"
	output.pml:318, state 45, "T2_X7 = T1_X0_6_4"
	output.pml:318, state 45, "T2_X7 = T2_X0_5"
	output.pml:318, state 45, "T2_X7 = T2_X0_6_1"
	output.pml:318, state 45, "T2_X7 = T2_X0_6_2"
	output.pml:318, state 45, "T2_X7 = T2_X0_6_3"
	output.pml:318, state 45, "T2_X7 = T2_X0_6_4"
	output.pml:318, state 45, "T2_X7 = T2_X1_1"
	output.pml:318, state 45, "T2_X7 = T2_X1_2"
	output.pml:318, state 45, "T2_X7 = T2_X1_3"
	output.pml:318, state 45, "T2_X7 = T2_X1_4"
	output.pml:318, state 45, "T2_X7 = T2_X2"
	output.pml:318, state 45, "T2_X7 = T2_X3"
	output.pml:318, state 45, "T2_X7 = T2_X4"
	output.pml:318, state 45, "T2_X7 = T2_X5"
	output.pml:318, state 45, "T2_X7 = T2_X6"
	output.pml:318, state 45, "T2_X7 = T2_X7"
	output.pml:318, state 45, "T2_X7 = T2_X8"
	output.pml:318, state 45, "T2_X7 = T2_X9"
	output.pml:318, state 45, "T2_X7 = T2_X10"
	output.pml:318, state 45, "T2_X7 = T2_X11"
	output.pml:318, state 45, "T2_X7 = T2_X12"
	output.pml:318, state 45, "T2_X7 = T2_X13"
	output.pml:318, state 45, "T2_X7 = T2_X14"
	output.pml:318, state 45, "T2_X7 = T2_X15"
	output.pml:318, state 45, "T2_X7 = T2_X16"
	output.pml:318, state 45, "T2_X7 = T2_X17"
	output.pml:318, state 45, "T2_X7 = T2_X18"
	output.pml:318, state 45, "T2_X7 = T2_X19"
	output.pml:318, state 45, "T2_X7 = T2_X20"
	output.pml:318, state 45, "T2_X7 = T2_X21"
	output.pml:319, state 47, "val_2_7!1"
	output.pml:321, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_8
	output.pml:329, state 45, "T2_X8 = N0"
	output.pml:329, state 45, "T2_X8 = N1"
	output.pml:329, state 45, "T2_X8 = T0_X0_5"
	output.pml:329, state 45, "T2_X8 = T0_X0_6_1"
	output.pml:329, state 45, "T2_X8 = T0_X0_6_2"
	output.pml:329, state 45, "T2_X8 = T0_X0_6_3"
	output.pml:329, state 45, "T2_X8 = T0_X0_6_4"
	output.pml:329, state 45, "T2_X8 = T0_X1"
	output.pml:329, state 45, "T2_X8 = T0_X3"
	output.pml:329, state 45, "T2_X8 = T1_X0_5"
	output.pml:329, state 45, "T2_X8 = T1_X0_6_1"
	output.pml:329, state 45, "T2_X8 = T1_X0_6_2"
	output.pml:329, state 45, "T2_X8 = T1_X0_6_3"
	output.pml:329, state 45, "T2_X8 = T1_X0_6_4"
	output.pml:329, state 45, "T2_X8 = T2_X0_5"
	output.pml:329, state 45, "T2_X8 = T2_X0_6_1"
	output.pml:329, state 45, "T2_X8 = T2_X0_6_2"
	output.pml:329, state 45, "T2_X8 = T2_X0_6_3"
	output.pml:329, state 45, "T2_X8 = T2_X0_6_4"
	output.pml:329, state 45, "T2_X8 = T2_X1_1"
	output.pml:329, state 45, "T2_X8 = T2_X1_2"
	output.pml:329, state 45, "T2_X8 = T2_X1_3"
	output.pml:329, state 45, "T2_X8 = T2_X1_4"
	output.pml:329, state 45, "T2_X8 = T2_X2"
	output.pml:329, state 45, "T2_X8 = T2_X3"
	output.pml:329, state 45, "T2_X8 = T2_X4"
	output.pml:329, state 45, "T2_X8 = T2_X5"
	output.pml:329, state 45, "T2_X8 = T2_X6"
	output.pml:329, state 45, "T2_X8 = T2_X7"
	output.pml:329, state 45, "T2_X8 = T2_X8"
	output.pml:329, state 45, "T2_X8 = T2_X9"
	output.pml:329, state 45, "T2_X8 = T2_X10"
	output.pml:329, state 45, "T2_X8 = T2_X11"
	output.pml:329, state 45, "T2_X8 = T2_X12"
	output.pml:329, state 45, "T2_X8 = T2_X13"
	output.pml:329, state 45, "T2_X8 = T2_X14"
	output.pml:329, state 45, "T2_X8 = T2_X15"
	output.pml:329, state 45, "T2_X8 = T2_X16"
	output.pml:329, state 45, "T2_X8 = T2_X17"
	output.pml:329, state 45, "T2_X8 = T2_X18"
	output.pml:329, state 45, "T2_X8 = T2_X19"
	output.pml:329, state 45, "T2_X8 = T2_X20"
	output.pml:329, state 45, "T2_X8 = T2_X21"
	output.pml:330, state 47, "val_2_8!1"
	output.pml:332, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_9
	output.pml:340, state 45, "T2_X9 = N0"
	output.pml:340, state 45, "T2_X9 = N1"
	output.pml:340, state 45, "T2_X9 = T0_X0_5"
	output.pml:340, state 45, "T2_X9 = T0_X0_6_1"
	output.pml:340, state 45, "T2_X9 = T0_X0_6_2"
	output.pml:340, state 45, "T2_X9 = T0_X0_6_3"
	output.pml:340, state 45, "T2_X9 = T0_X0_6_4"
	output.pml:340, state 45, "T2_X9 = T0_X1"
	output.pml:340, state 45, "T2_X9 = T0_X3"
	output.pml:340, state 45, "T2_X9 = T1_X0_5"
	output.pml:340, state 45, "T2_X9 = T1_X0_6_1"
	output.pml:340, state 45, "T2_X9 = T1_X0_6_2"
	output.pml:340, state 45, "T2_X9 = T1_X0_6_3"
	output.pml:340, state 45, "T2_X9 = T1_X0_6_4"
	output.pml:340, state 45, "T2_X9 = T2_X0_5"
	output.pml:340, state 45, "T2_X9 = T2_X0_6_1"
	output.pml:340, state 45, "T2_X9 = T2_X0_6_2"
	output.pml:340, state 45, "T2_X9 = T2_X0_6_3"
	output.pml:340, state 45, "T2_X9 = T2_X0_6_4"
	output.pml:340, state 45, "T2_X9 = T2_X1_1"
	output.pml:340, state 45, "T2_X9 = T2_X1_2"
	output.pml:340, state 45, "T2_X9 = T2_X1_3"
	output.pml:340, state 45, "T2_X9 = T2_X1_4"
	output.pml:340, state 45, "T2_X9 = T2_X2"
	output.pml:340, state 45, "T2_X9 = T2_X3"
	output.pml:340, state 45, "T2_X9 = T2_X4"
	output.pml:340, state 45, "T2_X9 = T2_X5"
	output.pml:340, state 45, "T2_X9 = T2_X6"
	output.pml:340, state 45, "T2_X9 = T2_X7"
	output.pml:340, state 45, "T2_X9 = T2_X8"
	output.pml:340, state 45, "T2_X9 = T2_X9"
	output.pml:340, state 45, "T2_X9 = T2_X10"
	output.pml:340, state 45, "T2_X9 = T2_X11"
	output.pml:340, state 45, "T2_X9 = T2_X12"
	output.pml:340, state 45, "T2_X9 = T2_X13"
	output.pml:340, state 45, "T2_X9 = T2_X14"
	output.pml:340, state 45, "T2_X9 = T2_X15"
	output.pml:340, state 45, "T2_X9 = T2_X16"
	output.pml:340, state 45, "T2_X9 = T2_X17"
	output.pml:340, state 45, "T2_X9 = T2_X18"
	output.pml:340, state 45, "T2_X9 = T2_X19"
	output.pml:340, state 45, "T2_X9 = T2_X20"
	output.pml:340, state 45, "T2_X9 = T2_X21"
	output.pml:341, state 47, "val_2_9!1"
	output.pml:343, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_10
	output.pml:351, state 45, "T2_X10 = N0"
	output.pml:351, state 45, "T2_X10 = N1"
	output.pml:351, state 45, "T2_X10 = T0_X0_5"
	output.pml:351, state 45, "T2_X10 = T0_X0_6_1"
	output.pml:351, state 45, "T2_X10 = T0_X0_6_2"
	output.pml:351, state 45, "T2_X10 = T0_X0_6_3"
	output.pml:351, state 45, "T2_X10 = T0_X0_6_4"
	output.pml:351, state 45, "T2_X10 = T0_X1"
	output.pml:351, state 45, "T2_X10 = T0_X3"
	output.pml:351, state 45, "T2_X10 = T1_X0_5"
	output.pml:351, state 45, "T2_X10 = T1_X0_6_1"
	output.pml:351, state 45, "T2_X10 = T1_X0_6_2"
	output.pml:351, state 45, "T2_X10 = T1_X0_6_3"
	output.pml:351, state 45, "T2_X10 = T1_X0_6_4"
	output.pml:351, state 45, "T2_X10 = T2_X0_5"
	output.pml:351, state 45, "T2_X10 = T2_X0_6_1"
	output.pml:351, state 45, "T2_X10 = T2_X0_6_2"
	output.pml:351, state 45, "T2_X10 = T2_X0_6_3"
	output.pml:351, state 45, "T2_X10 = T2_X0_6_4"
	output.pml:351, state 45, "T2_X10 = T2_X1_1"
	output.pml:351, state 45, "T2_X10 = T2_X1_2"
	output.pml:351, state 45, "T2_X10 = T2_X1_3"
	output.pml:351, state 45, "T2_X10 = T2_X1_4"
	output.pml:351, state 45, "T2_X10 = T2_X2"
	output.pml:351, state 45, "T2_X10 = T2_X3"
	output.pml:351, state 45, "T2_X10 = T2_X4"
	output.pml:351, state 45, "T2_X10 = T2_X5"
	output.pml:351, state 45, "T2_X10 = T2_X6"
	output.pml:351, state 45, "T2_X10 = T2_X7"
	output.pml:351, state 45, "T2_X10 = T2_X8"
	output.pml:351, state 45, "T2_X10 = T2_X9"
	output.pml:351, state 45, "T2_X10 = T2_X10"
	output.pml:351, state 45, "T2_X10 = T2_X11"
	output.pml:351, state 45, "T2_X10 = T2_X12"
	output.pml:351, state 45, "T2_X10 = T2_X13"
	output.pml:351, state 45, "T2_X10 = T2_X14"
	output.pml:351, state 45, "T2_X10 = T2_X15"
	output.pml:351, state 45, "T2_X10 = T2_X16"
	output.pml:351, state 45, "T2_X10 = T2_X17"
	output.pml:351, state 45, "T2_X10 = T2_X18"
	output.pml:351, state 45, "T2_X10 = T2_X19"
	output.pml:351, state 45, "T2_X10 = T2_X20"
	output.pml:351, state 45, "T2_X10 = T2_X21"
	output.pml:352, state 47, "val_2_10!1"
	output.pml:354, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_11
	output.pml:362, state 45, "T2_X11 = N0"
	output.pml:362, state 45, "T2_X11 = N1"
	output.pml:362, state 45, "T2_X11 = T0_X0_5"
	output.pml:362, state 45, "T2_X11 = T0_X0_6_1"
	output.pml:362, state 45, "T2_X11 = T0_X0_6_2"
	output.pml:362, state 45, "T2_X11 = T0_X0_6_3"
	output.pml:362, state 45, "T2_X11 = T0_X0_6_4"
	output.pml:362, state 45, "T2_X11 = T0_X1"
	output.pml:362, state 45, "T2_X11 = T0_X3"
	output.pml:362, state 45, "T2_X11 = T1_X0_5"
	output.pml:362, state 45, "T2_X11 = T1_X0_6_1"
	output.pml:362, state 45, "T2_X11 = T1_X0_6_2"
	output.pml:362, state 45, "T2_X11 = T1_X0_6_3"
	output.pml:362, state 45, "T2_X11 = T1_X0_6_4"
	output.pml:362, state 45, "T2_X11 = T2_X0_5"
	output.pml:362, state 45, "T2_X11 = T2_X0_6_1"
	output.pml:362, state 45, "T2_X11 = T2_X0_6_2"
	output.pml:362, state 45, "T2_X11 = T2_X0_6_3"
	output.pml:362, state 45, "T2_X11 = T2_X0_6_4"
	output.pml:362, state 45, "T2_X11 = T2_X1_1"
	output.pml:362, state 45, "T2_X11 = T2_X1_2"
	output.pml:362, state 45, "T2_X11 = T2_X1_3"
	output.pml:362, state 45, "T2_X11 = T2_X1_4"
	output.pml:362, state 45, "T2_X11 = T2_X2"
	output.pml:362, state 45, "T2_X11 = T2_X3"
	output.pml:362, state 45, "T2_X11 = T2_X4"
	output.pml:362, state 45, "T2_X11 = T2_X5"
	output.pml:362, state 45, "T2_X11 = T2_X6"
	output.pml:362, state 45, "T2_X11 = T2_X7"
	output.pml:362, state 45, "T2_X11 = T2_X8"
	output.pml:362, state 45, "T2_X11 = T2_X9"
	output.pml:362, state 45, "T2_X11 = T2_X10"
	output.pml:362, state 45, "T2_X11 = T2_X11"
	output.pml:362, state 45, "T2_X11 = T2_X12"
	output.pml:362, state 45, "T2_X11 = T2_X13"
	output.pml:362, state 45, "T2_X11 = T2_X14"
	output.pml:362, state 45, "T2_X11 = T2_X15"
	output.pml:362, state 45, "T2_X11 = T2_X16"
	output.pml:362, state 45, "T2_X11 = T2_X17"
	output.pml:362, state 45, "T2_X11 = T2_X18"
	output.pml:362, state 45, "T2_X11 = T2_X19"
	output.pml:362, state 45, "T2_X11 = T2_X20"
	output.pml:362, state 45, "T2_X11 = T2_X21"
	output.pml:363, state 47, "val_2_11!1"
	output.pml:365, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_12
	output.pml:373, state 45, "T2_X12 = N0"
	output.pml:373, state 45, "T2_X12 = N1"
	output.pml:373, state 45, "T2_X12 = T0_X0_5"
	output.pml:373, state 45, "T2_X12 = T0_X0_6_1"
	output.pml:373, state 45, "T2_X12 = T0_X0_6_2"
	output.pml:373, state 45, "T2_X12 = T0_X0_6_3"
	output.pml:373, state 45, "T2_X12 = T0_X0_6_4"
	output.pml:373, state 45, "T2_X12 = T0_X1"
	output.pml:373, state 45, "T2_X12 = T0_X3"
	output.pml:373, state 45, "T2_X12 = T1_X0_5"
	output.pml:373, state 45, "T2_X12 = T1_X0_6_1"
	output.pml:373, state 45, "T2_X12 = T1_X0_6_2"
	output.pml:373, state 45, "T2_X12 = T1_X0_6_3"
	output.pml:373, state 45, "T2_X12 = T1_X0_6_4"
	output.pml:373, state 45, "T2_X12 = T2_X0_5"
	output.pml:373, state 45, "T2_X12 = T2_X0_6_1"
	output.pml:373, state 45, "T2_X12 = T2_X0_6_2"
	output.pml:373, state 45, "T2_X12 = T2_X0_6_3"
	output.pml:373, state 45, "T2_X12 = T2_X0_6_4"
	output.pml:373, state 45, "T2_X12 = T2_X1_1"
	output.pml:373, state 45, "T2_X12 = T2_X1_2"
	output.pml:373, state 45, "T2_X12 = T2_X1_3"
	output.pml:373, state 45, "T2_X12 = T2_X1_4"
	output.pml:373, state 45, "T2_X12 = T2_X2"
	output.pml:373, state 45, "T2_X12 = T2_X3"
	output.pml:373, state 45, "T2_X12 = T2_X4"
	output.pml:373, state 45, "T2_X12 = T2_X5"
	output.pml:373, state 45, "T2_X12 = T2_X6"
	output.pml:373, state 45, "T2_X12 = T2_X7"
	output.pml:373, state 45, "T2_X12 = T2_X8"
	output.pml:373, state 45, "T2_X12 = T2_X9"
	output.pml:373, state 45, "T2_X12 = T2_X10"
	output.pml:373, state 45, "T2_X12 = T2_X11"
	output.pml:373, state 45, "T2_X12 = T2_X12"
	output.pml:373, state 45, "T2_X12 = T2_X13"
	output.pml:373, state 45, "T2_X12 = T2_X14"
	output.pml:373, state 45, "T2_X12 = T2_X15"
	output.pml:373, state 45, "T2_X12 = T2_X16"
	output.pml:373, state 45, "T2_X12 = T2_X17"
	output.pml:373, state 45, "T2_X12 = T2_X18"
	output.pml:373, state 45, "T2_X12 = T2_X19"
	output.pml:373, state 45, "T2_X12 = T2_X20"
	output.pml:373, state 45, "T2_X12 = T2_X21"
	output.pml:374, state 47, "val_2_12!1"
	output.pml:376, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_13
	output.pml:384, state 45, "T2_X13 = N0"
	output.pml:384, state 45, "T2_X13 = N1"
	output.pml:384, state 45, "T2_X13 = T0_X0_5"
	output.pml:384, state 45, "T2_X13 = T0_X0_6_1"
	output.pml:384, state 45, "T2_X13 = T0_X0_6_2"
	output.pml:384, state 45, "T2_X13 = T0_X0_6_3"
	output.pml:384, state 45, "T2_X13 = T0_X0_6_4"
	output.pml:384, state 45, "T2_X13 = T0_X1"
	output.pml:384, state 45, "T2_X13 = T0_X3"
	output.pml:384, state 45, "T2_X13 = T1_X0_5"
	output.pml:384, state 45, "T2_X13 = T1_X0_6_1"
	output.pml:384, state 45, "T2_X13 = T1_X0_6_2"
	output.pml:384, state 45, "T2_X13 = T1_X0_6_3"
	output.pml:384, state 45, "T2_X13 = T1_X0_6_4"
	output.pml:384, state 45, "T2_X13 = T2_X0_5"
	output.pml:384, state 45, "T2_X13 = T2_X0_6_1"
	output.pml:384, state 45, "T2_X13 = T2_X0_6_2"
	output.pml:384, state 45, "T2_X13 = T2_X0_6_3"
	output.pml:384, state 45, "T2_X13 = T2_X0_6_4"
	output.pml:384, state 45, "T2_X13 = T2_X1_1"
	output.pml:384, state 45, "T2_X13 = T2_X1_2"
	output.pml:384, state 45, "T2_X13 = T2_X1_3"
	output.pml:384, state 45, "T2_X13 = T2_X1_4"
	output.pml:384, state 45, "T2_X13 = T2_X2"
	output.pml:384, state 45, "T2_X13 = T2_X3"
	output.pml:384, state 45, "T2_X13 = T2_X4"
	output.pml:384, state 45, "T2_X13 = T2_X5"
	output.pml:384, state 45, "T2_X13 = T2_X6"
	output.pml:384, state 45, "T2_X13 = T2_X7"
	output.pml:384, state 45, "T2_X13 = T2_X8"
	output.pml:384, state 45, "T2_X13 = T2_X9"
	output.pml:384, state 45, "T2_X13 = T2_X10"
	output.pml:384, state 45, "T2_X13 = T2_X11"
	output.pml:384, state 45, "T2_X13 = T2_X12"
	output.pml:384, state 45, "T2_X13 = T2_X13"
	output.pml:384, state 45, "T2_X13 = T2_X14"
	output.pml:384, state 45, "T2_X13 = T2_X15"
	output.pml:384, state 45, "T2_X13 = T2_X16"
	output.pml:384, state 45, "T2_X13 = T2_X17"
	output.pml:384, state 45, "T2_X13 = T2_X18"
	output.pml:384, state 45, "T2_X13 = T2_X19"
	output.pml:384, state 45, "T2_X13 = T2_X20"
	output.pml:384, state 45, "T2_X13 = T2_X21"
	output.pml:385, state 47, "val_2_13!1"
	output.pml:387, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_14
	output.pml:395, state 45, "T2_X14 = N0"
	output.pml:395, state 45, "T2_X14 = N1"
	output.pml:395, state 45, "T2_X14 = T0_X0_5"
	output.pml:395, state 45, "T2_X14 = T0_X0_6_1"
	output.pml:395, state 45, "T2_X14 = T0_X0_6_2"
	output.pml:395, state 45, "T2_X14 = T0_X0_6_3"
	output.pml:395, state 45, "T2_X14 = T0_X0_6_4"
	output.pml:395, state 45, "T2_X14 = T0_X1"
	output.pml:395, state 45, "T2_X14 = T0_X3"
	output.pml:395, state 45, "T2_X14 = T1_X0_5"
	output.pml:395, state 45, "T2_X14 = T1_X0_6_1"
	output.pml:395, state 45, "T2_X14 = T1_X0_6_2"
	output.pml:395, state 45, "T2_X14 = T1_X0_6_3"
	output.pml:395, state 45, "T2_X14 = T1_X0_6_4"
	output.pml:395, state 45, "T2_X14 = T2_X0_5"
	output.pml:395, state 45, "T2_X14 = T2_X0_6_1"
	output.pml:395, state 45, "T2_X14 = T2_X0_6_2"
	output.pml:395, state 45, "T2_X14 = T2_X0_6_3"
	output.pml:395, state 45, "T2_X14 = T2_X0_6_4"
	output.pml:395, state 45, "T2_X14 = T2_X1_1"
	output.pml:395, state 45, "T2_X14 = T2_X1_2"
	output.pml:395, state 45, "T2_X14 = T2_X1_3"
	output.pml:395, state 45, "T2_X14 = T2_X1_4"
	output.pml:395, state 45, "T2_X14 = T2_X2"
	output.pml:395, state 45, "T2_X14 = T2_X3"
	output.pml:395, state 45, "T2_X14 = T2_X4"
	output.pml:395, state 45, "T2_X14 = T2_X5"
	output.pml:395, state 45, "T2_X14 = T2_X6"
	output.pml:395, state 45, "T2_X14 = T2_X7"
	output.pml:395, state 45, "T2_X14 = T2_X8"
	output.pml:395, state 45, "T2_X14 = T2_X9"
	output.pml:395, state 45, "T2_X14 = T2_X10"
	output.pml:395, state 45, "T2_X14 = T2_X11"
	output.pml:395, state 45, "T2_X14 = T2_X12"
	output.pml:395, state 45, "T2_X14 = T2_X13"
	output.pml:395, state 45, "T2_X14 = T2_X14"
	output.pml:395, state 45, "T2_X14 = T2_X15"
	output.pml:395, state 45, "T2_X14 = T2_X16"
	output.pml:395, state 45, "T2_X14 = T2_X17"
	output.pml:395, state 45, "T2_X14 = T2_X18"
	output.pml:395, state 45, "T2_X14 = T2_X19"
	output.pml:395, state 45, "T2_X14 = T2_X20"
	output.pml:395, state 45, "T2_X14 = T2_X21"
	output.pml:396, state 47, "val_2_14!1"
	output.pml:398, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_15
	output.pml:406, state 45, "T2_X15 = N0"
	output.pml:406, state 45, "T2_X15 = N1"
	output.pml:406, state 45, "T2_X15 = T0_X0_5"
	output.pml:406, state 45, "T2_X15 = T0_X0_6_1"
	output.pml:406, state 45, "T2_X15 = T0_X0_6_2"
	output.pml:406, state 45, "T2_X15 = T0_X0_6_3"
	output.pml:406, state 45, "T2_X15 = T0_X0_6_4"
	output.pml:406, state 45, "T2_X15 = T0_X1"
	output.pml:406, state 45, "T2_X15 = T0_X3"
	output.pml:406, state 45, "T2_X15 = T1_X0_5"
	output.pml:406, state 45, "T2_X15 = T1_X0_6_1"
	output.pml:406, state 45, "T2_X15 = T1_X0_6_2"
	output.pml:406, state 45, "T2_X15 = T1_X0_6_3"
	output.pml:406, state 45, "T2_X15 = T1_X0_6_4"
	output.pml:406, state 45, "T2_X15 = T2_X0_5"
	output.pml:406, state 45, "T2_X15 = T2_X0_6_1"
	output.pml:406, state 45, "T2_X15 = T2_X0_6_2"
	output.pml:406, state 45, "T2_X15 = T2_X0_6_3"
	output.pml:406, state 45, "T2_X15 = T2_X0_6_4"
	output.pml:406, state 45, "T2_X15 = T2_X1_1"
	output.pml:406, state 45, "T2_X15 = T2_X1_2"
	output.pml:406, state 45, "T2_X15 = T2_X1_3"
	output.pml:406, state 45, "T2_X15 = T2_X1_4"
	output.pml:406, state 45, "T2_X15 = T2_X2"
	output.pml:406, state 45, "T2_X15 = T2_X3"
	output.pml:406, state 45, "T2_X15 = T2_X4"
	output.pml:406, state 45, "T2_X15 = T2_X5"
	output.pml:406, state 45, "T2_X15 = T2_X6"
	output.pml:406, state 45, "T2_X15 = T2_X7"
	output.pml:406, state 45, "T2_X15 = T2_X8"
	output.pml:406, state 45, "T2_X15 = T2_X9"
	output.pml:406, state 45, "T2_X15 = T2_X10"
	output.pml:406, state 45, "T2_X15 = T2_X11"
	output.pml:406, state 45, "T2_X15 = T2_X12"
	output.pml:406, state 45, "T2_X15 = T2_X13"
	output.pml:406, state 45, "T2_X15 = T2_X14"
	output.pml:406, state 45, "T2_X15 = T2_X15"
	output.pml:406, state 45, "T2_X15 = T2_X16"
	output.pml:406, state 45, "T2_X15 = T2_X17"
	output.pml:406, state 45, "T2_X15 = T2_X18"
	output.pml:406, state 45, "T2_X15 = T2_X19"
	output.pml:406, state 45, "T2_X15 = T2_X20"
	output.pml:406, state 45, "T2_X15 = T2_X21"
	output.pml:407, state 47, "val_2_15!1"
	output.pml:409, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_16
	output.pml:417, state 45, "T2_X16 = N0"
	output.pml:417, state 45, "T2_X16 = N1"
	output.pml:417, state 45, "T2_X16 = T0_X0_5"
	output.pml:417, state 45, "T2_X16 = T0_X0_6_1"
	output.pml:417, state 45, "T2_X16 = T0_X0_6_2"
	output.pml:417, state 45, "T2_X16 = T0_X0_6_3"
	output.pml:417, state 45, "T2_X16 = T0_X0_6_4"
	output.pml:417, state 45, "T2_X16 = T0_X1"
	output.pml:417, state 45, "T2_X16 = T0_X3"
	output.pml:417, state 45, "T2_X16 = T1_X0_5"
	output.pml:417, state 45, "T2_X16 = T1_X0_6_1"
	output.pml:417, state 45, "T2_X16 = T1_X0_6_2"
	output.pml:417, state 45, "T2_X16 = T1_X0_6_3"
	output.pml:417, state 45, "T2_X16 = T1_X0_6_4"
	output.pml:417, state 45, "T2_X16 = T2_X0_5"
	output.pml:417, state 45, "T2_X16 = T2_X0_6_1"
	output.pml:417, state 45, "T2_X16 = T2_X0_6_2"
	output.pml:417, state 45, "T2_X16 = T2_X0_6_3"
	output.pml:417, state 45, "T2_X16 = T2_X0_6_4"
	output.pml:417, state 45, "T2_X16 = T2_X1_1"
	output.pml:417, state 45, "T2_X16 = T2_X1_2"
	output.pml:417, state 45, "T2_X16 = T2_X1_3"
	output.pml:417, state 45, "T2_X16 = T2_X1_4"
	output.pml:417, state 45, "T2_X16 = T2_X2"
	output.pml:417, state 45, "T2_X16 = T2_X3"
	output.pml:417, state 45, "T2_X16 = T2_X4"
	output.pml:417, state 45, "T2_X16 = T2_X5"
	output.pml:417, state 45, "T2_X16 = T2_X6"
	output.pml:417, state 45, "T2_X16 = T2_X7"
	output.pml:417, state 45, "T2_X16 = T2_X8"
	output.pml:417, state 45, "T2_X16 = T2_X9"
	output.pml:417, state 45, "T2_X16 = T2_X10"
	output.pml:417, state 45, "T2_X16 = T2_X11"
	output.pml:417, state 45, "T2_X16 = T2_X12"
	output.pml:417, state 45, "T2_X16 = T2_X13"
	output.pml:417, state 45, "T2_X16 = T2_X14"
	output.pml:417, state 45, "T2_X16 = T2_X15"
	output.pml:417, state 45, "T2_X16 = T2_X16"
	output.pml:417, state 45, "T2_X16 = T2_X17"
	output.pml:417, state 45, "T2_X16 = T2_X18"
	output.pml:417, state 45, "T2_X16 = T2_X19"
	output.pml:417, state 45, "T2_X16 = T2_X20"
	output.pml:417, state 45, "T2_X16 = T2_X21"
	output.pml:418, state 47, "val_2_16!1"
	output.pml:420, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_17
	output.pml:428, state 45, "T2_X17 = N0"
	output.pml:428, state 45, "T2_X17 = N1"
	output.pml:428, state 45, "T2_X17 = T0_X0_5"
	output.pml:428, state 45, "T2_X17 = T0_X0_6_1"
	output.pml:428, state 45, "T2_X17 = T0_X0_6_2"
	output.pml:428, state 45, "T2_X17 = T0_X0_6_3"
	output.pml:428, state 45, "T2_X17 = T0_X0_6_4"
	output.pml:428, state 45, "T2_X17 = T0_X1"
	output.pml:428, state 45, "T2_X17 = T0_X3"
	output.pml:428, state 45, "T2_X17 = T1_X0_5"
	output.pml:428, state 45, "T2_X17 = T1_X0_6_1"
	output.pml:428, state 45, "T2_X17 = T1_X0_6_2"
	output.pml:428, state 45, "T2_X17 = T1_X0_6_3"
	output.pml:428, state 45, "T2_X17 = T1_X0_6_4"
	output.pml:428, state 45, "T2_X17 = T2_X0_5"
	output.pml:428, state 45, "T2_X17 = T2_X0_6_1"
	output.pml:428, state 45, "T2_X17 = T2_X0_6_2"
	output.pml:428, state 45, "T2_X17 = T2_X0_6_3"
	output.pml:428, state 45, "T2_X17 = T2_X0_6_4"
	output.pml:428, state 45, "T2_X17 = T2_X1_1"
	output.pml:428, state 45, "T2_X17 = T2_X1_2"
	output.pml:428, state 45, "T2_X17 = T2_X1_3"
	output.pml:428, state 45, "T2_X17 = T2_X1_4"
	output.pml:428, state 45, "T2_X17 = T2_X2"
	output.pml:428, state 45, "T2_X17 = T2_X3"
	output.pml:428, state 45, "T2_X17 = T2_X4"
	output.pml:428, state 45, "T2_X17 = T2_X5"
	output.pml:428, state 45, "T2_X17 = T2_X6"
	output.pml:428, state 45, "T2_X17 = T2_X7"
	output.pml:428, state 45, "T2_X17 = T2_X8"
	output.pml:428, state 45, "T2_X17 = T2_X9"
	output.pml:428, state 45, "T2_X17 = T2_X10"
	output.pml:428, state 45, "T2_X17 = T2_X11"
	output.pml:428, state 45, "T2_X17 = T2_X12"
	output.pml:428, state 45, "T2_X17 = T2_X13"
	output.pml:428, state 45, "T2_X17 = T2_X14"
	output.pml:428, state 45, "T2_X17 = T2_X15"
	output.pml:428, state 45, "T2_X17 = T2_X16"
	output.pml:428, state 45, "T2_X17 = T2_X17"
	output.pml:428, state 45, "T2_X17 = T2_X18"
	output.pml:428, state 45, "T2_X17 = T2_X19"
	output.pml:428, state 45, "T2_X17 = T2_X20"
	output.pml:428, state 45, "T2_X17 = T2_X21"
	output.pml:429, state 47, "val_2_17!1"
	output.pml:431, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_18
	output.pml:439, state 45, "T2_X18 = N0"
	output.pml:439, state 45, "T2_X18 = N1"
	output.pml:439, state 45, "T2_X18 = T0_X0_5"
	output.pml:439, state 45, "T2_X18 = T0_X0_6_1"
	output.pml:439, state 45, "T2_X18 = T0_X0_6_2"
	output.pml:439, state 45, "T2_X18 = T0_X0_6_3"
	output.pml:439, state 45, "T2_X18 = T0_X0_6_4"
	output.pml:439, state 45, "T2_X18 = T0_X1"
	output.pml:439, state 45, "T2_X18 = T0_X3"
	output.pml:439, state 45, "T2_X18 = T1_X0_5"
	output.pml:439, state 45, "T2_X18 = T1_X0_6_1"
	output.pml:439, state 45, "T2_X18 = T1_X0_6_2"
	output.pml:439, state 45, "T2_X18 = T1_X0_6_3"
	output.pml:439, state 45, "T2_X18 = T1_X0_6_4"
	output.pml:439, state 45, "T2_X18 = T2_X0_5"
	output.pml:439, state 45, "T2_X18 = T2_X0_6_1"
	output.pml:439, state 45, "T2_X18 = T2_X0_6_2"
	output.pml:439, state 45, "T2_X18 = T2_X0_6_3"
	output.pml:439, state 45, "T2_X18 = T2_X0_6_4"
	output.pml:439, state 45, "T2_X18 = T2_X1_1"
	output.pml:439, state 45, "T2_X18 = T2_X1_2"
	output.pml:439, state 45, "T2_X18 = T2_X1_3"
	output.pml:439, state 45, "T2_X18 = T2_X1_4"
	output.pml:439, state 45, "T2_X18 = T2_X2"
	output.pml:439, state 45, "T2_X18 = T2_X3"
	output.pml:439, state 45, "T2_X18 = T2_X4"
	output.pml:439, state 45, "T2_X18 = T2_X5"
	output.pml:439, state 45, "T2_X18 = T2_X6"
	output.pml:439, state 45, "T2_X18 = T2_X7"
	output.pml:439, state 45, "T2_X18 = T2_X8"
	output.pml:439, state 45, "T2_X18 = T2_X9"
	output.pml:439, state 45, "T2_X18 = T2_X10"
	output.pml:439, state 45, "T2_X18 = T2_X11"
	output.pml:439, state 45, "T2_X18 = T2_X12"
	output.pml:439, state 45, "T2_X18 = T2_X13"
	output.pml:439, state 45, "T2_X18 = T2_X14"
	output.pml:439, state 45, "T2_X18 = T2_X15"
	output.pml:439, state 45, "T2_X18 = T2_X16"
	output.pml:439, state 45, "T2_X18 = T2_X17"
	output.pml:439, state 45, "T2_X18 = T2_X18"
	output.pml:439, state 45, "T2_X18 = T2_X19"
	output.pml:439, state 45, "T2_X18 = T2_X20"
	output.pml:439, state 45, "T2_X18 = T2_X21"
	output.pml:440, state 47, "val_2_18!1"
	output.pml:442, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_19
	output.pml:450, state 45, "T2_X19 = N0"
	output.pml:450, state 45, "T2_X19 = N1"
	output.pml:450, state 45, "T2_X19 = T0_X0_5"
	output.pml:450, state 45, "T2_X19 = T0_X0_6_1"
	output.pml:450, state 45, "T2_X19 = T0_X0_6_2"
	output.pml:450, state 45, "T2_X19 = T0_X0_6_3"
	output.pml:450, state 45, "T2_X19 = T0_X0_6_4"
	output.pml:450, state 45, "T2_X19 = T0_X1"
	output.pml:450, state 45, "T2_X19 = T0_X3"
	output.pml:450, state 45, "T2_X19 = T1_X0_5"
	output.pml:450, state 45, "T2_X19 = T1_X0_6_1"
	output.pml:450, state 45, "T2_X19 = T1_X0_6_2"
	output.pml:450, state 45, "T2_X19 = T1_X0_6_3"
	output.pml:450, state 45, "T2_X19 = T1_X0_6_4"
	output.pml:450, state 45, "T2_X19 = T2_X0_5"
	output.pml:450, state 45, "T2_X19 = T2_X0_6_1"
	output.pml:450, state 45, "T2_X19 = T2_X0_6_2"
	output.pml:450, state 45, "T2_X19 = T2_X0_6_3"
	output.pml:450, state 45, "T2_X19 = T2_X0_6_4"
	output.pml:450, state 45, "T2_X19 = T2_X1_1"
	output.pml:450, state 45, "T2_X19 = T2_X1_2"
	output.pml:450, state 45, "T2_X19 = T2_X1_3"
	output.pml:450, state 45, "T2_X19 = T2_X1_4"
	output.pml:450, state 45, "T2_X19 = T2_X2"
	output.pml:450, state 45, "T2_X19 = T2_X3"
	output.pml:450, state 45, "T2_X19 = T2_X4"
	output.pml:450, state 45, "T2_X19 = T2_X5"
	output.pml:450, state 45, "T2_X19 = T2_X6"
	output.pml:450, state 45, "T2_X19 = T2_X7"
	output.pml:450, state 45, "T2_X19 = T2_X8"
	output.pml:450, state 45, "T2_X19 = T2_X9"
	output.pml:450, state 45, "T2_X19 = T2_X10"
	output.pml:450, state 45, "T2_X19 = T2_X11"
	output.pml:450, state 45, "T2_X19 = T2_X12"
	output.pml:450, state 45, "T2_X19 = T2_X13"
	output.pml:450, state 45, "T2_X19 = T2_X14"
	output.pml:450, state 45, "T2_X19 = T2_X15"
	output.pml:450, state 45, "T2_X19 = T2_X16"
	output.pml:450, state 45, "T2_X19 = T2_X17"
	output.pml:450, state 45, "T2_X19 = T2_X18"
	output.pml:450, state 45, "T2_X19 = T2_X19"
	output.pml:450, state 45, "T2_X19 = T2_X20"
	output.pml:450, state 45, "T2_X19 = T2_X21"
	output.pml:451, state 47, "val_2_19!1"
	output.pml:453, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_20
	output.pml:461, state 45, "T2_X20 = N0"
	output.pml:461, state 45, "T2_X20 = N1"
	output.pml:461, state 45, "T2_X20 = T0_X0_5"
	output.pml:461, state 45, "T2_X20 = T0_X0_6_1"
	output.pml:461, state 45, "T2_X20 = T0_X0_6_2"
	output.pml:461, state 45, "T2_X20 = T0_X0_6_3"
	output.pml:461, state 45, "T2_X20 = T0_X0_6_4"
	output.pml:461, state 45, "T2_X20 = T0_X1"
	output.pml:461, state 45, "T2_X20 = T0_X3"
	output.pml:461, state 45, "T2_X20 = T1_X0_5"
	output.pml:461, state 45, "T2_X20 = T1_X0_6_1"
	output.pml:461, state 45, "T2_X20 = T1_X0_6_2"
	output.pml:461, state 45, "T2_X20 = T1_X0_6_3"
	output.pml:461, state 45, "T2_X20 = T1_X0_6_4"
	output.pml:461, state 45, "T2_X20 = T2_X0_5"
	output.pml:461, state 45, "T2_X20 = T2_X0_6_1"
	output.pml:461, state 45, "T2_X20 = T2_X0_6_2"
	output.pml:461, state 45, "T2_X20 = T2_X0_6_3"
	output.pml:461, state 45, "T2_X20 = T2_X0_6_4"
	output.pml:461, state 45, "T2_X20 = T2_X1_1"
	output.pml:461, state 45, "T2_X20 = T2_X1_2"
	output.pml:461, state 45, "T2_X20 = T2_X1_3"
	output.pml:461, state 45, "T2_X20 = T2_X1_4"
	output.pml:461, state 45, "T2_X20 = T2_X2"
	output.pml:461, state 45, "T2_X20 = T2_X3"
	output.pml:461, state 45, "T2_X20 = T2_X4"
	output.pml:461, state 45, "T2_X20 = T2_X5"
	output.pml:461, state 45, "T2_X20 = T2_X6"
	output.pml:461, state 45, "T2_X20 = T2_X7"
	output.pml:461, state 45, "T2_X20 = T2_X8"
	output.pml:461, state 45, "T2_X20 = T2_X9"
	output.pml:461, state 45, "T2_X20 = T2_X10"
	output.pml:461, state 45, "T2_X20 = T2_X11"
	output.pml:461, state 45, "T2_X20 = T2_X12"
	output.pml:461, state 45, "T2_X20 = T2_X13"
	output.pml:461, state 45, "T2_X20 = T2_X14"
	output.pml:461, state 45, "T2_X20 = T2_X15"
	output.pml:461, state 45, "T2_X20 = T2_X16"
	output.pml:461, state 45, "T2_X20 = T2_X17"
	output.pml:461, state 45, "T2_X20 = T2_X18"
	output.pml:461, state 45, "T2_X20 = T2_X19"
	output.pml:461, state 45, "T2_X20 = T2_X20"
	output.pml:461, state 45, "T2_X20 = T2_X21"
	output.pml:462, state 47, "val_2_20!1"
	output.pml:464, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_21
	output.pml:472, state 45, "T2_X21 = N0"
	output.pml:472, state 45, "T2_X21 = N1"
	output.pml:472, state 45, "T2_X21 = T0_X0_5"
	output.pml:472, state 45, "T2_X21 = T0_X0_6_1"
	output.pml:472, state 45, "T2_X21 = T0_X0_6_2"
	output.pml:472, state 45, "T2_X21 = T0_X0_6_3"
	output.pml:472, state 45, "T2_X21 = T0_X0_6_4"
	output.pml:472, state 45, "T2_X21 = T0_X1"
	output.pml:472, state 45, "T2_X21 = T0_X3"
	output.pml:472, state 45, "T2_X21 = T1_X0_5"
	output.pml:472, state 45, "T2_X21 = T1_X0_6_1"
	output.pml:472, state 45, "T2_X21 = T1_X0_6_2"
	output.pml:472, state 45, "T2_X21 = T1_X0_6_3"
	output.pml:472, state 45, "T2_X21 = T1_X0_6_4"
	output.pml:472, state 45, "T2_X21 = T2_X0_5"
	output.pml:472, state 45, "T2_X21 = T2_X0_6_1"
	output.pml:472, state 45, "T2_X21 = T2_X0_6_2"
	output.pml:472, state 45, "T2_X21 = T2_X0_6_3"
	output.pml:472, state 45, "T2_X21 = T2_X0_6_4"
	output.pml:472, state 45, "T2_X21 = T2_X1_1"
	output.pml:472, state 45, "T2_X21 = T2_X1_2"
	output.pml:472, state 45, "T2_X21 = T2_X1_3"
	output.pml:472, state 45, "T2_X21 = T2_X1_4"
	output.pml:472, state 45, "T2_X21 = T2_X2"
	output.pml:472, state 45, "T2_X21 = T2_X3"
	output.pml:472, state 45, "T2_X21 = T2_X4"
	output.pml:472, state 45, "T2_X21 = T2_X5"
	output.pml:472, state 45, "T2_X21 = T2_X6"
	output.pml:472, state 45, "T2_X21 = T2_X7"
	output.pml:472, state 45, "T2_X21 = T2_X8"
	output.pml:472, state 45, "T2_X21 = T2_X9"
	output.pml:472, state 45, "T2_X21 = T2_X10"
	output.pml:472, state 45, "T2_X21 = T2_X11"
	output.pml:472, state 45, "T2_X21 = T2_X12"
	output.pml:472, state 45, "T2_X21 = T2_X13"
	output.pml:472, state 45, "T2_X21 = T2_X14"
	output.pml:472, state 45, "T2_X21 = T2_X15"
	output.pml:472, state 45, "T2_X21 = T2_X16"
	output.pml:472, state 45, "T2_X21 = T2_X17"
	output.pml:472, state 45, "T2_X21 = T2_X18"
	output.pml:472, state 45, "T2_X21 = T2_X19"
	output.pml:472, state 45, "T2_X21 = T2_X20"
	output.pml:472, state 45, "T2_X21 = T2_X21"
	output.pml:473, state 47, "val_2_21!1"
	output.pml:475, state 51, "-end-"
	(3 of 51 states)
unreached in proctype get_val_2_22
	output.pml:483, state 36, "T2_X22 = S0"
	output.pml:483, state 36, "T2_X22 = S1"
	output.pml:483, state 36, "T2_X22 = S2"
	output.pml:483, state 36, "T2_X22 = S3"
	output.pml:483, state 36, "T2_X22 = S4"
	output.pml:483, state 36, "T2_X22 = S5"
	output.pml:483, state 36, "T2_X22 = S6"
	output.pml:483, state 36, "T2_X22 = S7"
	output.pml:483, state 36, "T2_X22 = S8"
	output.pml:483, state 36, "T2_X22 = S9"
	output.pml:483, state 36, "T2_X22 = S10"
	output.pml:483, state 36, "T2_X22 = S11"
	output.pml:483, state 36, "T2_X22 = S12"
	output.pml:483, state 36, "T2_X22 = S13"
	output.pml:483, state 36, "T2_X22 = S14"
	output.pml:483, state 36, "T2_X22 = T0_X0_1"
	output.pml:483, state 36, "T2_X22 = T0_X0_2"
	output.pml:483, state 36, "T2_X22 = T0_X0_3"
	output.pml:483, state 36, "T2_X22 = T0_X0_4"
	output.pml:483, state 36, "T2_X22 = T0_X2"
	output.pml:483, state 36, "T2_X22 = T1_X0_1"
	output.pml:483, state 36, "T2_X22 = T1_X0_2"
	output.pml:483, state 36, "T2_X22 = T1_X0_3"
	output.pml:483, state 36, "T2_X22 = T1_X0_4"
	output.pml:483, state 36, "T2_X22 = T1_X1"
	output.pml:483, state 36, "T2_X22 = T1_X2"
	output.pml:483, state 36, "T2_X22 = T1_X3"
	output.pml:483, state 36, "T2_X22 = T1_X4"
	output.pml:483, state 36, "T2_X22 = T1_X5"
	output.pml:483, state 36, "T2_X22 = T2_X0_1"
	output.pml:483, state 36, "T2_X22 = T2_X0_2"
	output.pml:483, state 36, "T2_X22 = T2_X0_3"
	output.pml:483, state 36, "T2_X22 = T2_X0_4"
	output.pml:483, state 36, "T2_X22 = T2_X22"
	output.pml:484, state 38, "val_2_22!1"
	output.pml:486, state 42, "-end-"
	(3 of 42 states)
unreached in init
	output.pml:526, state 32, "val_0_0!1"
	output.pml:527, state 33, "val_0_0?msg"
	output.pml:528, state 34, "val_0_1!1"
	output.pml:529, state 35, "val_0_1?msg"
	output.pml:530, state 36, "val_0_2!1"
	output.pml:531, state 37, "val_0_2?msg"
	output.pml:534, state 39, "(1)"
	output.pml:534, state 40, "((((T0_X0==CONST_NULL)&&(T0_X1==N0))&&(T0_X2==S1)))"
	output.pml:539, state 45, "val_0_2!1"
	output.pml:540, state 46, "val_0_2?msg"
	output.pml:543, state 48, "(1)"
	output.pml:543, state 49, "((T0_X2==S3))"
	output.pml:548, state 54, "val_0_2!1"
	output.pml:549, state 55, "val_0_2?msg"
	output.pml:552, state 57, "(1)"
	output.pml:552, state 58, "((T0_X2==S5))"
	output.pml:557, state 63, "val_0_2!1"
	output.pml:558, state 64, "val_0_2?msg"
	output.pml:561, state 66, "(1)"
	output.pml:561, state 67, "(((T0_X2==S6)||(T0_X2==S7)))"
	output.pml:566, state 72, "val_0_2!1"
	output.pml:567, state 73, "val_0_2?msg"
	output.pml:570, state 75, "(1)"
	output.pml:570, state 76, "(((T0_X2==S6)||(T0_X2==S7)))"
	output.pml:575, state 81, "val_0_2!1"
	output.pml:576, state 82, "val_0_2?msg"
	output.pml:579, state 84, "(1)"
	output.pml:579, state 85, "((T0_X2==S8))"
	output.pml:584, state 90, "val_0_2!1"
	output.pml:585, state 91, "val_0_2?msg"
	output.pml:588, state 93, "(1)"
	output.pml:588, state 94, "((T0_X2==S10))"
	output.pml:593, state 99, "val_0_2!1"
	output.pml:594, state 100, "val_0_2?msg"
	output.pml:595, state 101, "val_0_3!1"
	output.pml:596, state 102, "val_0_3?msg"
	output.pml:599, state 104, "(1)"
	output.pml:599, state 105, "(((T0_X3!=T0_X1)&&(T0_X2==S11)))"
	output.pml:604, state 110, "val_0_2!1"
	output.pml:605, state 111, "val_0_2?msg"
	output.pml:608, state 113, "(1)"
	output.pml:608, state 114, "((T0_X2==S12))"
	output.pml:613, state 119, "val_0_2!1"
	output.pml:614, state 120, "val_0_2?msg"
	output.pml:617, state 122, "(1)"
	output.pml:617, state 123, "((T0_X2==S13))"
	output.pml:623, state 131, "running[1] = 1"
	output.pml:624, state 132, "T1_X0 = CONST_NULL"
	output.pml:625, state 133, "T1_X0_1 = S0"
	output.pml:626, state 134, "T1_X0_2 = S0"
	output.pml:627, state 135, "T1_X0_3 = S0"
	output.pml:628, state 136, "T1_X0_4 = S0"
	output.pml:629, state 137, "T1_X0_5 = N0"
	output.pml:630, state 138, "T1_X0_6 = CONST_NULL"
	output.pml:631, state 139, "T1_X0_6_1 = N0"
	output.pml:632, state 140, "T1_X0_6_2 = N0"
	output.pml:633, state 141, "T1_X0_6_3 = N0"
	output.pml:634, state 142, "T1_X0_6_4 = N0"
	output.pml:635, state 143, "T1_X1 = S0"
	output.pml:636, state 144, "T1_X2 = S0"
	output.pml:637, state 145, "T1_X3 = S0"
	output.pml:638, state 146, "T1_X4 = S0"
	output.pml:639, state 147, "T1_X5 = S0"
	output.pml:643, state 151, "running[2] = 1"
	output.pml:644, state 152, "T2_X0 = T0_X0"
	output.pml:645, state 153, "T2_X0_1 = T0_X0_1"
	output.pml:646, state 154, "T2_X0_2 = T0_X0_2"
	output.pml:647, state 155, "T2_X0_3 = T0_X0_3"
	output.pml:648, state 156, "T2_X0_4 = T0_X0_4"
	output.pml:649, state 157, "T2_X0_5 = T0_X0_5"
	output.pml:650, state 158, "T2_X0_6 = T0_X0_6"
	output.pml:651, state 159, "T2_X0_6_1 = T0_X0_6_1"
	output.pml:652, state 160, "T2_X0_6_2 = T0_X0_6_2"
	output.pml:653, state 161, "T2_X0_6_3 = T0_X0_6_3"
	output.pml:654, state 162, "T2_X0_6_4 = T0_X0_6_4"
	output.pml:655, state 163, "T2_X1 = CONST_NULL"
	output.pml:656, state 164, "T2_X1_1 = N0"
	output.pml:657, state 165, "T2_X1_2 = N0"
	output.pml:658, state 166, "T2_X1_3 = N0"
	output.pml:659, state 167, "T2_X1_4 = N0"
	output.pml:660, state 168, "T2_X2 = N0"
	output.pml:661, state 169, "T2_X3 = N0"
	output.pml:662, state 170, "T2_X4 = N0"
	output.pml:663, state 171, "T2_X5 = N0"
	output.pml:664, state 172, "T2_X6 = N0"
	output.pml:665, state 173, "T2_X7 = N0"
	output.pml:666, state 174, "T2_X8 = N0"
	output.pml:667, state 175, "T2_X9 = N0"
	output.pml:668, state 176, "T2_X10 = N0"
	output.pml:669, state 177, "T2_X11 = N0"
	output.pml:670, state 178, "T2_X12 = N0"
	output.pml:671, state 179, "T2_X13 = N0"
	output.pml:672, state 180, "T2_X14 = N0"
	output.pml:673, state 181, "T2_X15 = N0"
	output.pml:674, state 182, "T2_X16 = N0"
	output.pml:675, state 183, "T2_X17 = N0"
	output.pml:676, state 184, "T2_X18 = N0"
	output.pml:677, state 185, "T2_X19 = N0"
	output.pml:678, state 186, "T2_X20 = N0"
	output.pml:679, state 187, "T2_X21 = N0"
	output.pml:680, state 188, "T2_X22 = S0"
	output.pml:684, state 192, "running[1] = 0"
	output.pml:685, state 193, "T0_X0 = T1_X0"
	output.pml:686, state 194, "T0_X0_1 = T1_X0_1"
	output.pml:687, state 195, "T0_X0_2 = T1_X0_2"
	output.pml:688, state 196, "T0_X0_3 = T1_X0_3"
	output.pml:689, state 197, "T0_X0_4 = T1_X0_4"
	output.pml:690, state 198, "T0_X0_5 = T1_X0_5"
	output.pml:691, state 199, "T0_X0_6 = T1_X0_6"
	output.pml:692, state 200, "T0_X0_6_1 = T1_X0_6_1"
	output.pml:693, state 201, "T0_X0_6_2 = T1_X0_6_2"
	output.pml:694, state 202, "T0_X0_6_3 = T1_X0_6_3"
	output.pml:695, state 203, "T0_X0_6_4 = T1_X0_6_4"
	output.pml:696, state 204, "T0_X2 = T1_X5"
	output.pml:700, state 208, "running[2] = 0"
	output.pml:701, state 209, "T0_X1 = T2_X6"
	output.pml:702, state 210, "T0_X2 = T2_X22"
	output.pml:711, state 218, "val_1_0!1"
	output.pml:712, state 219, "val_1_0?msg"
	output.pml:713, state 220, "val_1_1!1"
	output.pml:714, state 221, "val_1_1?msg"
	output.pml:715, state 222, "val_1_2!1"
	output.pml:716, state 223, "val_1_2?msg"
	output.pml:717, state 224, "val_1_3!1"
	output.pml:718, state 225, "val_1_3?msg"
	output.pml:719, state 226, "val_1_4!1"
	output.pml:720, state 227, "val_1_4?msg"
	output.pml:721, state 228, "val_1_5!1"
	output.pml:722, state 229, "val_1_5?msg"
	output.pml:725, state 231, "(1)"
	output.pml:725, state 232, "(((((((((T1_X0!=CONST_NULL)&&(T1_X0_1==T1_X1))&&(T1_X0_2==T1_X2))&&(T1_X0_3==T1_X3))&&(T1_X0_4==T1_X4))&&(T1_X5==S4))||(T1_X5==S2))||(T1_X5==S14)))"
	output.pml:709, state 235, "(((T1_X5==S0)||(T1_X5==S14)))"
	output.pml:731, state 240, "ready[1] = 1"
	output.pml:740, state 248, "val_2_1!1"
	output.pml:741, state 249, "val_2_1?msg"
	output.pml:742, state 250, "val_2_8!1"
	output.pml:743, state 251, "val_2_8?msg"
	output.pml:744, state 252, "val_2_9!1"
	output.pml:745, state 253, "val_2_9?msg"
	output.pml:746, state 254, "val_2_10!1"
	output.pml:747, state 255, "val_2_10?msg"
	output.pml:748, state 256, "val_2_11!1"
	output.pml:749, state 257, "val_2_11?msg"
	output.pml:750, state 258, "val_2_22!1"
	output.pml:751, state 259, "val_2_22?msg"
	output.pml:754, state 261, "(1)"
	output.pml:754, state 262, "((((((((T2_X8!=N0)&&(T2_X9!=N0))&&(T2_X10!=N0))&&(T2_X11!=N0))&&(T2_X22==S8))&&(T2_X0!=CONST_NULL))&&(((((T2_X0_6==T2_X1)&&(T2_X0_6_1==T2_X1_1))&&(T2_X0_6_2==T2_X1_2))&&(T2_X0_6_3==T2_X1_3))&&(T2_X0_6_4==T2_X1_4))))"
	output.pml:759, state 267, "val_2_1!1"
	output.pml:760, state 268, "val_2_1?msg"
	output.pml:761, state 269, "val_2_2!1"
	output.pml:762, state 270, "val_2_2?msg"
	output.pml:763, state 271, "val_2_3!1"
	output.pml:764, state 272, "val_2_3?msg"
	output.pml:765, state 273, "val_2_4!1"
	output.pml:766, state 274, "val_2_4?msg"
	output.pml:767, state 275, "val_2_5!1"
	output.pml:768, state 276, "val_2_5?msg"
	output.pml:769, state 277, "val_2_6!1"
	output.pml:770, state 278, "val_2_6?msg"
	output.pml:771, state 279, "val_2_7!1"
	output.pml:772, state 280, "val_2_7?msg"
	output.pml:773, state 281, "val_2_8!1"
	output.pml:774, state 282, "val_2_8?msg"
	output.pml:775, state 283, "val_2_9!1"
	output.pml:776, state 284, "val_2_9?msg"
	output.pml:777, state 285, "val_2_10!1"
	output.pml:778, state 286, "val_2_10?msg"
	output.pml:779, state 287, "val_2_11!1"
	output.pml:780, state 288, "val_2_11?msg"
	output.pml:781, state 289, "val_2_12!1"
	output.pml:782, state 290, "val_2_12?msg"
	output.pml:783, state 291, "val_2_13!1"
	output.pml:784, state 292, "val_2_13?msg"
	output.pml:785, state 293, "val_2_14!1"
	output.pml:786, state 294, "val_2_14?msg"
	output.pml:787, state 295, "val_2_15!1"
	output.pml:788, state 296, "val_2_15?msg"
	output.pml:789, state 297, "val_2_16!1"
	output.pml:790, state 298, "val_2_16?msg"
	output.pml:791, state 299, "val_2_17!1"
	output.pml:792, state 300, "val_2_17?msg"
	output.pml:793, state 301, "val_2_18!1"
	output.pml:794, state 302, "val_2_18?msg"
	output.pml:795, state 303, "val_2_19!1"
	output.pml:796, state 304, "val_2_19?msg"
	output.pml:797, state 305, "val_2_20!1"
	output.pml:798, state 306, "val_2_20?msg"
	output.pml:799, state 307, "val_2_21!1"
	output.pml:800, state 308, "val_2_21?msg"
	output.pml:801, state 309, "val_2_22!1"
	output.pml:802, state 310, "val_2_22?msg"
	output.pml:805, state 312, "(1)"
	output.pml:805, state 313, "((T2_X7!=N0))"
	output.pml:810, state 318, "val_2_2!1"
	output.pml:811, state 319, "val_2_2?msg"
	output.pml:812, state 320, "val_2_8!1"
	output.pml:813, state 321, "val_2_8?msg"
	output.pml:816, state 323, "(1)"
	output.pml:816, state 324, "(((((T2_X7==T2_X8)&&(T2_X1!=CONST_NULL))&&(T2_X1_1==T2_X2))&&(T2_X7!=T2_X2)))"
	output.pml:821, state 329, "val_2_2!1"
	output.pml:822, state 330, "val_2_2?msg"
	output.pml:823, state 331, "val_2_9!1"
	output.pml:824, state 332, "val_2_9?msg"
	output.pml:827, state 334, "(1)"
	output.pml:827, state 335, "(((((T2_X7==T2_X9)&&(T2_X1!=CONST_NULL))&&(T2_X1_1==T2_X2))&&(T2_X7!=T2_X2)))"
	output.pml:832, state 340, "val_2_2!1"
	output.pml:833, state 341, "val_2_2?msg"
	output.pml:834, state 342, "val_2_10!1"
	output.pml:835, state 343, "val_2_10?msg"
	output.pml:838, state 345, "(1)"
	output.pml:838, state 346, "(((((T2_X7==T2_X10)&&(T2_X1!=CONST_NULL))&&(T2_X1_1==T2_X2))&&(T2_X7!=T2_X2)))"
	output.pml:843, state 351, "val_2_2!1"
	output.pml:844, state 352, "val_2_2?msg"
	output.pml:845, state 353, "val_2_11!1"
	output.pml:846, state 354, "val_2_11?msg"
	output.pml:849, state 356, "(1)"
	output.pml:849, state 357, "(((((T2_X7==T2_X11)&&(T2_X1!=CONST_NULL))&&(T2_X1_1==T2_X2))&&(T2_X7!=T2_X2)))"
	output.pml:854, state 362, "val_2_3!1"
	output.pml:855, state 363, "val_2_3?msg"
	output.pml:856, state 364, "val_2_4!1"
	output.pml:857, state 365, "val_2_4?msg"
	output.pml:858, state 366, "val_2_5!1"
	output.pml:859, state 367, "val_2_5?msg"
	output.pml:860, state 368, "val_2_6!1"
	output.pml:861, state 369, "val_2_6?msg"
	output.pml:862, state 370, "val_2_12!1"
	output.pml:863, state 371, "val_2_12?msg"
	output.pml:864, state 372, "val_2_13!1"
	output.pml:865, state 373, "val_2_13?msg"
	output.pml:866, state 374, "val_2_14!1"
	output.pml:867, state 375, "val_2_14?msg"
	output.pml:868, state 376, "val_2_15!1"
	output.pml:869, state 377, "val_2_15?msg"
	output.pml:870, state 378, "val_2_16!1"
	output.pml:871, state 379, "val_2_16?msg"
	output.pml:872, state 380, "val_2_17!1"
	output.pml:873, state 381, "val_2_17?msg"
	output.pml:874, state 382, "val_2_18!1"
	output.pml:875, state 383, "val_2_18?msg"
	output.pml:876, state 384, "val_2_19!1"
	output.pml:877, state 385, "val_2_19?msg"
	output.pml:878, state 386, "val_2_21!1"
	output.pml:879, state 387, "val_2_21?msg"
	output.pml:880, state 388, "val_2_22!1"
	output.pml:881, state 389, "val_2_22?msg"
	output.pml:884, state 391, "(1)"
	output.pml:884, state 392, "((((((((((((((((((((((((((T2_X1!=CONST_NULL)&&(T2_X1_2==T2_X3))&&(T2_X1_3==T2_X4))&&(T2_X1_4==T2_X5))&&(T2_X0!=CONST_NULL))&&(T2_X0_5==T2_X21))&&((T2_X8==T2_X3)||(T2_X12!=T2_X4)))&&((T2_X8==T2_X3)||(T2_X12!=N0)))&&((T2_X9==T2_X3)||(T2_X13!=T2_X4)))&&((T2_X9==T2_X3)||(T2_X13!=N0)))&&((T2_X10==T2_X3)||(T2_X14!=T2_X4)))&&((T2_X10==T2_X3)||(T2_X14!=N0)))&&((T2_X11==T2_X3)||(T2_X15!=T2_X4)))&&((T2_X11==T2_X3)||(T2_X15!=N0)))&&((T2_X8==N0)||(T2_X16!=N1)))&&((T2_X8!=N0)||(T2_X16!=N0)))&&((T2_X9==N0)||(T2_X17!=N1)))&&((T2_X9!=N0)||(T2_X17!=N0)))&&((T2_X10==N0)||(T2_X18!=N1)))&&((T2_X10!=N0)||(T2_X18!=N0)))&&((T2_X11==N0)||(T2_X19!=N1)))&&((T2_X11!=N0)||(T2_X19!=N0)))&&(0||1))&&(0||1))&&(T2_X22==S9)))"
	output.pml:738, state 395, "((T2_X22!=S9))"
	output.pml:738, state 395, "((T2_X22==S8))"
	output.pml:738, state 395, "((T2_X22==S8))"
	output.pml:738, state 395, "((T2_X22==S8))"
	output.pml:738, state 395, "((T2_X22==S8))"
	output.pml:738, state 395, "((T2_X22==S8))"
	output.pml:738, state 395, "((T2_X22==S8))"
	output.pml:890, state 400, "ready[2] = 1"
	output.pml:895, state 408, "-end-"
	(250 of 408 states)
unreached in claim never_0
	output.pml:904, state 11, "(!(((current==0)&&(T0_X2==S8))))"
	output.pml:904, state 11, "(((current==0)&&!(((current==0)&&(T0_X2==S8)))))"
	output.pml:909, state 17, "(!(((current==0)&&(T0_X2==S8))))"
	output.pml:909, state 17, "(((current==0)&&!(((current==0)&&(T0_X2==S8)))))"
	output.pml:912, state 19, "-end-"
	(3 of 19 states)

pan: elapsed time 0 seconds
avg_as_size = 2.104478
avg_as_naive = 36.328358
time = 0.655248,9.879855,0.058310
