Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jul  1 15:39:51 2025
| Host         : Firstputve running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                 3           
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (1)
6. checking no_output_delay (64)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: arm1/IDRegister/instrd_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: arm1/IDRegister/instrd_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (64)
--------------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.773        0.000                      0                  633        0.112        0.000                      0                  633        3.000        0.000                       0                   310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.143}      14.286          70.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.773        0.000                      0                  633        0.112        0.000                      0                  633        5.893        0.000                       0                   306  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 arm1/AMRegister/wa3m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/AMRegister/resultm_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_0 rise@14.286ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.383ns  (logic 7.842ns (58.596%)  route 5.541ns (41.404%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 12.156 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.463ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.568    -1.463    arm1/AMRegister/clk_out1
    SLICE_X13Y7          FDCE                                         r  arm1/AMRegister/wa3m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.007 r  arm1/AMRegister/wa3m_reg[0]/Q
                         net (fo=3, routed)           0.856    -0.150    arm1/IERegister/mult_full_i_34[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.124    -0.026 f  arm1/IERegister/mult_full_i_57/O
                         net (fo=30, routed)          0.657     0.631    arm1/AMRegister/writedatam_reg[30]_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     0.755 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.440     1.195    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X13Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.319 r  arm1/AMRegister/writedatam[13]_i_1/O
                         net (fo=2, routed)           0.413     1.732    arm1/IERegister/mult_full__1_1[0]
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     1.856 r  arm1/IERegister/mult_full_i_19/O
                         net (fo=5, routed)           0.696     2.552    arm1/IEStage/alu/srcbe[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     6.403 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.405    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.923 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.739     8.662    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.182 r  arm1/IEStage/alu/mult_full_carry/CO[3]
                         net (fo=1, routed)           0.000     9.182    arm1/IEStage/alu/mult_full_carry_n_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.505 r  arm1/IEStage/alu/mult_full_carry__0/O[1]
                         net (fo=1, routed)           0.659    10.164    arm1/IERegister/mult_full__3[5]
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.306    10.470 r  arm1/IERegister/resultm[21]_i_17/O
                         net (fo=1, routed)           0.488    10.958    arm1/IERegister/resultm[21]_i_17_n_1
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    11.082 r  arm1/IERegister/resultm[21]_i_11/O
                         net (fo=1, routed)           0.154    11.236    arm1/IERegister/resultm[21]_i_11_n_1
    SLICE_X13Y12         LUT5 (Prop_lut5_I0_O)        0.124    11.360 r  arm1/IERegister/resultm[21]_i_5/O
                         net (fo=1, routed)           0.436    11.796    arm1/IERegister/resultm[21]_i_5_n_1
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.920 r  arm1/IERegister/resultm[21]_i_1/O
                         net (fo=1, routed)           0.000    11.920    arm1/AMRegister/resultm_reg[31]_1[21]
    SLICE_X13Y11         FDCE                                         r  arm1/AMRegister/resultm_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M18                                               0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.090 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.252    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.031 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.618    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.709 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.447    12.156    arm1/AMRegister/clk_out1
    SLICE_X13Y11         FDCE                                         r  arm1/AMRegister/resultm_reg[21]/C
                         clock pessimism              0.639    12.796    
                         clock uncertainty           -0.132    12.664    
    SLICE_X13Y11         FDCE (Setup_fdce_C_D)        0.029    12.693    arm1/AMRegister/resultm_reg[21]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 arm1/AMRegister/wa3m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/AMRegister/resultm_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_0 rise@14.286ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.135ns  (logic 7.746ns (58.973%)  route 5.389ns (41.027%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 12.222 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.463ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.568    -1.463    arm1/AMRegister/clk_out1
    SLICE_X13Y7          FDCE                                         r  arm1/AMRegister/wa3m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.007 r  arm1/AMRegister/wa3m_reg[0]/Q
                         net (fo=3, routed)           0.856    -0.150    arm1/IERegister/mult_full_i_34[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.124    -0.026 f  arm1/IERegister/mult_full_i_57/O
                         net (fo=30, routed)          0.657     0.631    arm1/AMRegister/writedatam_reg[30]_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     0.755 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.440     1.195    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X13Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.319 r  arm1/AMRegister/writedatam[13]_i_1/O
                         net (fo=2, routed)           0.413     1.732    arm1/IERegister/mult_full__1_1[0]
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     1.856 r  arm1/IERegister/mult_full_i_19/O
                         net (fo=5, routed)           0.696     2.552    arm1/IEStage/alu/srcbe[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     6.403 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.405    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.923 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.739     8.662    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.182 r  arm1/IEStage/alu/mult_full_carry/CO[3]
                         net (fo=1, routed)           0.000     9.182    arm1/IEStage/alu/mult_full_carry_n_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.299    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.538 r  arm1/IEStage/alu/mult_full_carry__1/O[2]
                         net (fo=1, routed)           0.496    10.034    arm1/IERegister/mult_full__3[10]
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.301    10.335 r  arm1/IERegister/resultm[26]_i_8/O
                         net (fo=1, routed)           0.403    10.739    arm1/IERegister/resultm[26]_i_8_n_1
    SLICE_X13Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.863 r  arm1/IERegister/resultm[26]_i_4/O
                         net (fo=1, routed)           0.685    11.548    arm1/IERegister/resultm[26]_i_4_n_1
    SLICE_X7Y12          LUT6 (Prop_lut6_I5_O)        0.124    11.672 r  arm1/IERegister/resultm[26]_i_1/O
                         net (fo=1, routed)           0.000    11.672    arm1/AMRegister/resultm_reg[31]_1[26]
    SLICE_X7Y12          FDCE                                         r  arm1/AMRegister/resultm_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M18                                               0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.090 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.252    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.031 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.618    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.709 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.513    12.222    arm1/AMRegister/clk_out1
    SLICE_X7Y12          FDCE                                         r  arm1/AMRegister/resultm_reg[26]/C
                         clock pessimism              0.625    12.848    
                         clock uncertainty           -0.132    12.716    
    SLICE_X7Y12          FDCE (Setup_fdce_C_D)        0.029    12.745    arm1/AMRegister/resultm_reg[26]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -11.672    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 arm1/AMRegister/wa3m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/AMRegister/resultm_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_0 rise@14.286ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.075ns  (logic 7.837ns (59.939%)  route 5.238ns (40.061%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 12.155 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.463ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.568    -1.463    arm1/AMRegister/clk_out1
    SLICE_X13Y7          FDCE                                         r  arm1/AMRegister/wa3m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.007 r  arm1/AMRegister/wa3m_reg[0]/Q
                         net (fo=3, routed)           0.856    -0.150    arm1/IERegister/mult_full_i_34[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.124    -0.026 f  arm1/IERegister/mult_full_i_57/O
                         net (fo=30, routed)          0.657     0.631    arm1/AMRegister/writedatam_reg[30]_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     0.755 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.440     1.195    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X13Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.319 r  arm1/AMRegister/writedatam[13]_i_1/O
                         net (fo=2, routed)           0.413     1.732    arm1/IERegister/mult_full__1_1[0]
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     1.856 r  arm1/IERegister/mult_full_i_19/O
                         net (fo=5, routed)           0.696     2.552    arm1/IEStage/alu/srcbe[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     6.403 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.405    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.923 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.739     8.662    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.182 r  arm1/IEStage/alu/mult_full_carry/CO[3]
                         net (fo=1, routed)           0.000     9.182    arm1/IEStage/alu/mult_full_carry_n_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.299    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.416 r  arm1/IEStage/alu/mult_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.416    arm1/IEStage/alu/mult_full_carry__1_n_1
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.635 r  arm1/IEStage/alu/mult_full_carry__2/O[0]
                         net (fo=1, routed)           0.491    10.126    arm1/IERegister/mult_full__3[12]
    SLICE_X10Y13         LUT4 (Prop_lut4_I0_O)        0.295    10.421 r  arm1/IERegister/resultm[28]_i_11/O
                         net (fo=1, routed)           0.449    10.871    arm1/IERegister/resultm[28]_i_11_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I0_O)        0.124    10.995 r  arm1/IERegister/resultm[28]_i_4/O
                         net (fo=1, routed)           0.493    11.488    arm1/IERegister/resultm[28]_i_4_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I5_O)        0.124    11.612 r  arm1/IERegister/resultm[28]_i_1/O
                         net (fo=1, routed)           0.000    11.612    arm1/AMRegister/resultm_reg[31]_1[28]
    SLICE_X8Y12          FDCE                                         r  arm1/AMRegister/resultm_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M18                                               0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.090 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.252    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.031 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.618    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.709 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.446    12.155    arm1/AMRegister/clk_out1
    SLICE_X8Y12          FDCE                                         r  arm1/AMRegister/resultm_reg[28]/C
                         clock pessimism              0.625    12.781    
                         clock uncertainty           -0.132    12.649    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.081    12.730    arm1/AMRegister/resultm_reg[28]
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -11.612    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 arm1/AMRegister/wa3m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/AMRegister/resultm_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_0 rise@14.286ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.014ns  (logic 8.148ns (62.610%)  route 4.866ns (37.390%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 12.155 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.463ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.568    -1.463    arm1/AMRegister/clk_out1
    SLICE_X13Y7          FDCE                                         r  arm1/AMRegister/wa3m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.007 r  arm1/AMRegister/wa3m_reg[0]/Q
                         net (fo=3, routed)           0.856    -0.150    arm1/IERegister/mult_full_i_34[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.124    -0.026 f  arm1/IERegister/mult_full_i_57/O
                         net (fo=30, routed)          0.657     0.631    arm1/AMRegister/writedatam_reg[30]_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     0.755 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.440     1.195    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X13Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.319 r  arm1/AMRegister/writedatam[13]_i_1/O
                         net (fo=2, routed)           0.413     1.732    arm1/IERegister/mult_full__1_1[0]
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     1.856 r  arm1/IERegister/mult_full_i_19/O
                         net (fo=5, routed)           0.696     2.552    arm1/IEStage/alu/srcbe[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     6.403 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.405    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.923 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.739     8.662    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.182 r  arm1/IEStage/alu/mult_full_carry/CO[3]
                         net (fo=1, routed)           0.000     9.182    arm1/IEStage/alu/mult_full_carry_n_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.299    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.416 r  arm1/IEStage/alu/mult_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.416    arm1/IEStage/alu/mult_full_carry__1_n_1
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.739 r  arm1/IEStage/alu/mult_full_carry__2/O[1]
                         net (fo=1, routed)           0.569    10.308    arm1/IERegister/mult_full__3[13]
    SLICE_X14Y12         LUT4 (Prop_lut4_I0_O)        0.298    10.606 r  arm1/IERegister/resultm[29]_i_10/O
                         net (fo=1, routed)           0.341    10.948    arm1/IERegister/resultm[29]_i_10_n_1
    SLICE_X15Y12         LUT6 (Prop_lut6_I0_O)        0.328    11.276 r  arm1/IERegister/resultm[29]_i_4/O
                         net (fo=1, routed)           0.151    11.427    arm1/IERegister/resultm[29]_i_4_n_1
    SLICE_X15Y12         LUT6 (Prop_lut6_I5_O)        0.124    11.551 r  arm1/IERegister/resultm[29]_i_1/O
                         net (fo=1, routed)           0.000    11.551    arm1/AMRegister/resultm_reg[31]_1[29]
    SLICE_X15Y12         FDCE                                         r  arm1/AMRegister/resultm_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M18                                               0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.090 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.252    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.031 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.618    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.709 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.446    12.155    arm1/AMRegister/clk_out1
    SLICE_X15Y12         FDCE                                         r  arm1/AMRegister/resultm_reg[29]/C
                         clock pessimism              0.639    12.795    
                         clock uncertainty           -0.132    12.663    
    SLICE_X15Y12         FDCE (Setup_fdce_C_D)        0.031    12.694    arm1/AMRegister/resultm_reg[29]
  -------------------------------------------------------------------
                         required time                         12.694    
                         arrival time                         -11.551    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 arm1/AMRegister/wa3m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/AMRegister/resultm_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_0 rise@14.286ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.082ns  (logic 7.835ns (59.893%)  route 5.247ns (40.107%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 12.223 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.463ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.568    -1.463    arm1/AMRegister/clk_out1
    SLICE_X13Y7          FDCE                                         r  arm1/AMRegister/wa3m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.007 r  arm1/AMRegister/wa3m_reg[0]/Q
                         net (fo=3, routed)           0.856    -0.150    arm1/IERegister/mult_full_i_34[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.124    -0.026 f  arm1/IERegister/mult_full_i_57/O
                         net (fo=30, routed)          0.657     0.631    arm1/AMRegister/writedatam_reg[30]_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     0.755 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.440     1.195    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X13Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.319 r  arm1/AMRegister/writedatam[13]_i_1/O
                         net (fo=2, routed)           0.413     1.732    arm1/IERegister/mult_full__1_1[0]
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     1.856 r  arm1/IERegister/mult_full_i_19/O
                         net (fo=5, routed)           0.696     2.552    arm1/IEStage/alu/srcbe[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     6.403 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.405    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.923 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.739     8.662    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.182 r  arm1/IEStage/alu/mult_full_carry/CO[3]
                         net (fo=1, routed)           0.000     9.182    arm1/IEStage/alu/mult_full_carry_n_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.299    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.622 r  arm1/IEStage/alu/mult_full_carry__1/O[1]
                         net (fo=1, routed)           0.610    10.232    arm1/IERegister/mult_full__3[9]
    SLICE_X8Y12          LUT4 (Prop_lut4_I0_O)        0.306    10.538 r  arm1/IERegister/resultm[25]_i_9/O
                         net (fo=1, routed)           0.307    10.846    arm1/IERegister/resultm[25]_i_9_n_1
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124    10.970 r  arm1/IERegister/resultm[25]_i_4/O
                         net (fo=1, routed)           0.525    11.495    arm1/IERegister/resultm[25]_i_4_n_1
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.124    11.619 r  arm1/IERegister/resultm[25]_i_1/O
                         net (fo=1, routed)           0.000    11.619    arm1/AMRegister/resultm_reg[31]_1[25]
    SLICE_X6Y11          FDCE                                         r  arm1/AMRegister/resultm_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M18                                               0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.090 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.252    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.031 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.618    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.709 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.514    12.223    arm1/AMRegister/clk_out1
    SLICE_X6Y11          FDCE                                         r  arm1/AMRegister/resultm_reg[25]/C
                         clock pessimism              0.625    12.849    
                         clock uncertainty           -0.132    12.717    
    SLICE_X6Y11          FDCE (Setup_fdce_C_D)        0.081    12.798    arm1/AMRegister/resultm_reg[25]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -11.619    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 arm1/AMRegister/wa3m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/AMRegister/resultm_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_0 rise@14.286ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.936ns  (logic 7.711ns (59.609%)  route 5.225ns (40.391%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 12.156 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.463ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.568    -1.463    arm1/AMRegister/clk_out1
    SLICE_X13Y7          FDCE                                         r  arm1/AMRegister/wa3m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.007 r  arm1/AMRegister/wa3m_reg[0]/Q
                         net (fo=3, routed)           0.856    -0.150    arm1/IERegister/mult_full_i_34[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.124    -0.026 f  arm1/IERegister/mult_full_i_57/O
                         net (fo=30, routed)          0.657     0.631    arm1/AMRegister/writedatam_reg[30]_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     0.755 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.440     1.195    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X13Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.319 r  arm1/AMRegister/writedatam[13]_i_1/O
                         net (fo=2, routed)           0.413     1.732    arm1/IERegister/mult_full__1_1[0]
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     1.856 r  arm1/IERegister/mult_full_i_19/O
                         net (fo=5, routed)           0.696     2.552    arm1/IEStage/alu/srcbe[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     6.403 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.405    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.923 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.739     8.662    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.182 r  arm1/IEStage/alu/mult_full_carry/CO[3]
                         net (fo=1, routed)           0.000     9.182    arm1/IEStage/alu/mult_full_carry_n_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.497 r  arm1/IEStage/alu/mult_full_carry__0/O[3]
                         net (fo=1, routed)           0.581    10.078    arm1/IERegister/mult_full__3[7]
    SLICE_X13Y11         LUT4 (Prop_lut4_I0_O)        0.307    10.385 r  arm1/IERegister/resultm[23]_i_9/O
                         net (fo=1, routed)           0.433    10.818    arm1/IERegister/resultm[23]_i_9_n_1
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.942 r  arm1/IERegister/resultm[23]_i_4/O
                         net (fo=1, routed)           0.407    11.349    arm1/IERegister/resultm[23]_i_4_n_1
    SLICE_X13Y11         LUT6 (Prop_lut6_I5_O)        0.124    11.473 r  arm1/IERegister/resultm[23]_i_1/O
                         net (fo=1, routed)           0.000    11.473    arm1/AMRegister/resultm_reg[31]_1[23]
    SLICE_X13Y11         FDCE                                         r  arm1/AMRegister/resultm_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M18                                               0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.090 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.252    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.031 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.618    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.709 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.447    12.156    arm1/AMRegister/clk_out1
    SLICE_X13Y11         FDCE                                         r  arm1/AMRegister/resultm_reg[23]/C
                         clock pessimism              0.639    12.796    
                         clock uncertainty           -0.132    12.664    
    SLICE_X13Y11         FDCE (Setup_fdce_C_D)        0.031    12.695    arm1/AMRegister/resultm_reg[23]
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 arm1/AMRegister/wa3m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/AMRegister/resultm_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_0 rise@14.286ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.973ns  (logic 7.353ns (56.679%)  route 5.620ns (43.321%))
  Logic Levels:           12  (CARRY4=1 DSP48E1=2 LUT2=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 12.226 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.463ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.568    -1.463    arm1/AMRegister/clk_out1
    SLICE_X13Y7          FDCE                                         r  arm1/AMRegister/wa3m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.007 r  arm1/AMRegister/wa3m_reg[0]/Q
                         net (fo=3, routed)           0.856    -0.150    arm1/IERegister/mult_full_i_34[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.124    -0.026 f  arm1/IERegister/mult_full_i_57/O
                         net (fo=30, routed)          0.657     0.631    arm1/AMRegister/writedatam_reg[30]_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     0.755 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.440     1.195    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X13Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.319 r  arm1/AMRegister/writedatam[13]_i_1/O
                         net (fo=2, routed)           0.413     1.732    arm1/IERegister/mult_full__1_1[0]
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     1.856 r  arm1/IERegister/mult_full_i_19/O
                         net (fo=5, routed)           0.696     2.552    arm1/IEStage/alu/srcbe[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     6.403 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.405    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.923 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.521     8.445    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.569 r  arm1/IEStage/alu/mult_full_carry_i_3/O
                         net (fo=1, routed)           0.000     8.569    arm1/IEStage/alu/mult_full_carry_i_3_n_1
    SLICE_X12Y10         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.799 r  arm1/IEStage/alu/mult_full_carry/O[1]
                         net (fo=1, routed)           0.469     9.268    arm1/IERegister/mult_full__3[1]
    SLICE_X9Y10          LUT4 (Prop_lut4_I0_O)        0.306     9.574 r  arm1/IERegister/resultm[17]_i_13/O
                         net (fo=1, routed)           0.645    10.219    arm1/IERegister/resultm[17]_i_13_n_1
    SLICE_X6Y9           LUT6 (Prop_lut6_I0_O)        0.124    10.343 r  arm1/IERegister/resultm[17]_i_9/O
                         net (fo=1, routed)           0.569    10.912    arm1/IERegister/resultm[17]_i_9_n_1
    SLICE_X5Y6           LUT5 (Prop_lut5_I0_O)        0.124    11.036 r  arm1/IERegister/resultm[17]_i_4/O
                         net (fo=1, routed)           0.351    11.386    arm1/IERegister/resultm[17]_i_4_n_1
    SLICE_X4Y6           LUT6 (Prop_lut6_I5_O)        0.124    11.510 r  arm1/IERegister/resultm[17]_i_1/O
                         net (fo=1, routed)           0.000    11.510    arm1/AMRegister/resultm_reg[31]_1[17]
    SLICE_X4Y6           FDCE                                         r  arm1/AMRegister/resultm_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M18                                               0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.090 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.252    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.031 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.618    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.709 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.517    12.226    arm1/AMRegister/clk_out1
    SLICE_X4Y6           FDCE                                         r  arm1/AMRegister/resultm_reg[17]/C
                         clock pessimism              0.625    12.852    
                         clock uncertainty           -0.132    12.720    
    SLICE_X4Y6           FDCE (Setup_fdce_C_D)        0.029    12.749    arm1/AMRegister/resultm_reg[17]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 arm1/AMRegister/wa3m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/AMRegister/resultm_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_0 rise@14.286ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.929ns  (logic 7.932ns (61.350%)  route 4.997ns (38.650%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 12.156 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.463ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.568    -1.463    arm1/AMRegister/clk_out1
    SLICE_X13Y7          FDCE                                         r  arm1/AMRegister/wa3m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.007 r  arm1/AMRegister/wa3m_reg[0]/Q
                         net (fo=3, routed)           0.856    -0.150    arm1/IERegister/mult_full_i_34[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.124    -0.026 f  arm1/IERegister/mult_full_i_57/O
                         net (fo=30, routed)          0.657     0.631    arm1/AMRegister/writedatam_reg[30]_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     0.755 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.440     1.195    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X13Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.319 r  arm1/AMRegister/writedatam[13]_i_1/O
                         net (fo=2, routed)           0.413     1.732    arm1/IERegister/mult_full__1_1[0]
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     1.856 r  arm1/IERegister/mult_full_i_19/O
                         net (fo=5, routed)           0.696     2.552    arm1/IEStage/alu/srcbe[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     6.403 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.405    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.923 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.739     8.662    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.182 r  arm1/IEStage/alu/mult_full_carry/CO[3]
                         net (fo=1, routed)           0.000     9.182    arm1/IEStage/alu/mult_full_carry_n_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.299    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.518 r  arm1/IEStage/alu/mult_full_carry__1/O[0]
                         net (fo=1, routed)           0.292     9.810    arm1/IERegister/mult_full__3[8]
    SLICE_X15Y12         LUT4 (Prop_lut4_I0_O)        0.295    10.105 r  arm1/IERegister/pcf[24]_i_18/O
                         net (fo=1, routed)           0.601    10.706    arm1/IERegister/pcf[24]_i_18_n_1
    SLICE_X10Y11         LUT6 (Prop_lut6_I0_O)        0.124    10.830 r  arm1/IERegister/pcf[24]_i_8/O
                         net (fo=1, routed)           0.301    11.130    arm1/IERegister/pcf[24]_i_8_n_1
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124    11.254 r  arm1/IERegister/pcf[24]_i_3/O
                         net (fo=1, routed)           0.000    11.254    arm1/IERegister/pcf[24]_i_3_n_1
    SLICE_X9Y11          MUXF7 (Prop_muxf7_I0_O)      0.212    11.466 r  arm1/IERegister/resultm_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    11.466    arm1/AMRegister/resultm_reg[31]_1[24]
    SLICE_X9Y11          FDCE                                         r  arm1/AMRegister/resultm_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M18                                               0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.090 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.252    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.031 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.618    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.709 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.447    12.156    arm1/AMRegister/clk_out1
    SLICE_X9Y11          FDCE                                         r  arm1/AMRegister/resultm_reg[24]/C
                         clock pessimism              0.625    12.782    
                         clock uncertainty           -0.132    12.650    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)        0.064    12.714    arm1/AMRegister/resultm_reg[24]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -11.466    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 arm1/AMRegister/wa3m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/AMRegister/resultm_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_0 rise@14.286ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.903ns  (logic 7.629ns (59.124%)  route 5.274ns (40.876%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.061ns = ( 12.224 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.463ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.568    -1.463    arm1/AMRegister/clk_out1
    SLICE_X13Y7          FDCE                                         r  arm1/AMRegister/wa3m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.007 r  arm1/AMRegister/wa3m_reg[0]/Q
                         net (fo=3, routed)           0.856    -0.150    arm1/IERegister/mult_full_i_34[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.124    -0.026 f  arm1/IERegister/mult_full_i_57/O
                         net (fo=30, routed)          0.657     0.631    arm1/AMRegister/writedatam_reg[30]_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     0.755 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.440     1.195    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X13Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.319 r  arm1/AMRegister/writedatam[13]_i_1/O
                         net (fo=2, routed)           0.413     1.732    arm1/IERegister/mult_full__1_1[0]
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     1.856 r  arm1/IERegister/mult_full_i_19/O
                         net (fo=5, routed)           0.696     2.552    arm1/IEStage/alu/srcbe[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     6.403 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.405    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.923 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.739     8.662    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.182 r  arm1/IEStage/alu/mult_full_carry/CO[3]
                         net (fo=1, routed)           0.000     9.182    arm1/IEStage/alu/mult_full_carry_n_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.421 r  arm1/IEStage/alu/mult_full_carry__0/O[2]
                         net (fo=1, routed)           0.599    10.019    arm1/IERegister/mult_full__3[6]
    SLICE_X10Y12         LUT4 (Prop_lut4_I0_O)        0.301    10.320 r  arm1/IERegister/resultm[22]_i_6/O
                         net (fo=1, routed)           0.718    11.038    arm1/IERegister/resultm[22]_i_6_n_1
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  arm1/IERegister/resultm[22]_i_3/O
                         net (fo=1, routed)           0.154    11.316    arm1/IERegister/resultm[22]_i_3_n_1
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.124    11.440 r  arm1/IERegister/resultm[22]_i_1/O
                         net (fo=1, routed)           0.000    11.440    arm1/AMRegister/resultm_reg[31]_1[22]
    SLICE_X5Y9           FDCE                                         r  arm1/AMRegister/resultm_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M18                                               0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.090 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.252    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.031 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.618    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.709 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.515    12.224    arm1/AMRegister/clk_out1
    SLICE_X5Y9           FDCE                                         r  arm1/AMRegister/resultm_reg[22]/C
                         clock pessimism              0.625    12.850    
                         clock uncertainty           -0.132    12.718    
    SLICE_X5Y9           FDCE (Setup_fdce_C_D)        0.029    12.747    arm1/AMRegister/resultm_reg[22]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 arm1/AMRegister/wa3m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/AMRegister/resultm_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.286ns  (clk_out1_clk_wiz_0 rise@14.286ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.878ns  (logic 7.863ns (61.056%)  route 5.015ns (38.944%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 12.155 - 14.286 ) 
    Source Clock Delay      (SCD):    -1.463ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.568    -1.463    arm1/AMRegister/clk_out1
    SLICE_X13Y7          FDCE                                         r  arm1/AMRegister/wa3m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.456    -1.007 r  arm1/AMRegister/wa3m_reg[0]/Q
                         net (fo=3, routed)           0.856    -0.150    arm1/IERegister/mult_full_i_34[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.124    -0.026 f  arm1/IERegister/mult_full_i_57/O
                         net (fo=30, routed)          0.657     0.631    arm1/AMRegister/writedatam_reg[30]_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     0.755 r  arm1/AMRegister/writedatam[31]_i_2/O
                         net (fo=32, routed)          0.440     1.195    arm1/AMRegister/writedatam[31]_i_2_n_1
    SLICE_X13Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.319 r  arm1/AMRegister/writedatam[13]_i_1/O
                         net (fo=2, routed)           0.413     1.732    arm1/IERegister/mult_full__1_1[0]
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124     1.856 r  arm1/IERegister/mult_full_i_19/O
                         net (fo=5, routed)           0.696     2.552    arm1/IEStage/alu/srcbe[13]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     6.403 r  arm1/IEStage/alu/mult_full__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.405    arm1/IEStage/alu/mult_full__0_n_107
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.923 r  arm1/IEStage/alu/mult_full__1/P[0]
                         net (fo=2, routed)           0.739     8.662    arm1/IEStage/alu/mult_full__1_n_106
    SLICE_X12Y10         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.182 r  arm1/IEStage/alu/mult_full_carry/CO[3]
                         net (fo=1, routed)           0.000     9.182    arm1/IEStage/alu/mult_full_carry_n_1
    SLICE_X12Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.299 r  arm1/IEStage/alu/mult_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.299    arm1/IEStage/alu/mult_full_carry__0_n_1
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.416 r  arm1/IEStage/alu/mult_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.416    arm1/IEStage/alu/mult_full_carry__1_n_1
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.655 r  arm1/IEStage/alu/mult_full_carry__2/O[2]
                         net (fo=1, routed)           0.299     9.954    arm1/IERegister/mult_full__3[14]
    SLICE_X13Y13         LUT4 (Prop_lut4_I0_O)        0.301    10.255 r  arm1/IERegister/resultm[30]_i_10/O
                         net (fo=1, routed)           0.481    10.736    arm1/IERegister/resultm[30]_i_10_n_1
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.124    10.860 r  arm1/IERegister/resultm[30]_i_4/O
                         net (fo=1, routed)           0.432    11.291    arm1/IERegister/resultm[30]_i_4_n_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I5_O)        0.124    11.415 r  arm1/IERegister/resultm[30]_i_1/O
                         net (fo=1, routed)           0.000    11.415    arm1/AMRegister/resultm_reg[31]_1[30]
    SLICE_X8Y12          FDCE                                         r  arm1/AMRegister/resultm_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     14.286    14.286 r  
    M18                                               0.000    14.286 r  clk (IN)
                         net (fo=0)                   0.000    14.286    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    15.090 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.252    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     9.031 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.618    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.709 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.446    12.155    arm1/AMRegister/clk_out1
    SLICE_X8Y12          FDCE                                         r  arm1/AMRegister/resultm_reg[30]/C
                         clock pessimism              0.625    12.781    
                         clock uncertainty           -0.132    12.649    
    SLICE_X8Y12          FDCE (Setup_fdce_C_D)        0.079    12.728    arm1/AMRegister/resultm_reg[30]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                  1.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 arm1/WBRegister/resultw_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r2_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.986%)  route 0.153ns (52.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.590    -0.651    arm1/WBRegister/clk_out1
    SLICE_X5Y12          FDCE                                         r  arm1/WBRegister/resultw_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  arm1/WBRegister/resultw_reg[28]/Q
                         net (fo=7, routed)           0.153    -0.357    arm1/IDStage/RegFile/regfile_reg_r2_0_15_24_29/DIC0
    SLICE_X2Y12          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r2_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.862    -0.885    arm1/IDStage/RegFile/regfile_reg_r2_0_15_24_29/WCLK
    SLICE_X2Y12          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r2_0_15_24_29/RAMC/CLK
                         clock pessimism              0.273    -0.613    
    SLICE_X2Y12          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.469    arm1/IDStage/RegFile/regfile_reg_r2_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 arm1/WBRegister/resultw_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r1_0_15_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.285%)  route 0.164ns (53.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.886ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.590    -0.651    arm1/WBRegister/clk_out1
    SLICE_X5Y12          FDCE                                         r  arm1/WBRegister/resultw_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  arm1/WBRegister/resultw_reg[24]/Q
                         net (fo=7, routed)           0.164    -0.346    arm1/IDStage/RegFile/regfile_reg_r1_0_15_24_29/DIA0
    SLICE_X2Y13          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.861    -0.886    arm1/IDStage/RegFile/regfile_reg_r1_0_15_24_29/WCLK
    SLICE_X2Y13          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_24_29/RAMA/CLK
                         clock pessimism              0.273    -0.614    
    SLICE_X2Y13          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.467    arm1/IDStage/RegFile/regfile_reg_r1_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 arm1/WBRegister/resultw_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r2_0_15_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.673%)  route 0.175ns (55.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.590    -0.651    arm1/WBRegister/clk_out1
    SLICE_X5Y12          FDCE                                         r  arm1/WBRegister/resultw_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  arm1/WBRegister/resultw_reg[24]/Q
                         net (fo=7, routed)           0.175    -0.335    arm1/IDStage/RegFile/regfile_reg_r2_0_15_24_29/DIA0
    SLICE_X2Y12          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r2_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.862    -0.885    arm1/IDStage/RegFile/regfile_reg_r2_0_15_24_29/WCLK
    SLICE_X2Y12          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r2_0_15_24_29/RAMA/CLK
                         clock pessimism              0.273    -0.613    
    SLICE_X2Y12          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.466    arm1/IDStage/RegFile/regfile_reg_r2_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 arm1/AMRegister/wa3m_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/WBRegister/wa3w_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.565    -0.676    arm1/AMRegister/clk_out1
    SLICE_X13Y7          FDCE                                         r  arm1/AMRegister/wa3m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.535 r  arm1/AMRegister/wa3m_reg[0]/Q
                         net (fo=3, routed)           0.067    -0.468    arm1/WBRegister/D[0]
    SLICE_X13Y7          FDCE                                         r  arm1/WBRegister/wa3w_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.835    -0.912    arm1/WBRegister/clk_out1
    SLICE_X13Y7          FDCE                                         r  arm1/WBRegister/wa3w_reg[0]/C
                         clock pessimism              0.237    -0.676    
    SLICE_X13Y7          FDCE (Hold_fdce_C_D)         0.075    -0.601    arm1/WBRegister/wa3w_reg[0]
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 arm1/WBRegister/resultw_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/IDStage/RegFile/regfile_reg_r1_0_15_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.978%)  route 0.089ns (41.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.590    -0.651    arm1/WBRegister/clk_out1
    SLICE_X7Y12          FDCE                                         r  arm1/WBRegister/resultw_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.128    -0.523 r  arm1/WBRegister/resultw_reg[30]/Q
                         net (fo=9, routed)           0.089    -0.434    arm1/IDStage/RegFile/regfile_reg_r1_0_15_30_31/D
    SLICE_X6Y12          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.860    -0.887    arm1/IDStage/RegFile/regfile_reg_r1_0_15_30_31/WCLK
    SLICE_X6Y12          RAMD32                                       r  arm1/IDStage/RegFile/regfile_reg_r1_0_15_30_31/DP/CLK
                         clock pessimism              0.250    -0.638    
    SLICE_X6Y12          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060    -0.578    arm1/IDStage/RegFile/regfile_reg_r1_0_15_30_31/DP
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 arm1/IERegister/flagse_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/IERegister/flagse_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (71.058%)  route 0.067ns (28.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.587    -0.654    arm1/IERegister/clk_out1
    SLICE_X6Y17          FDCE                                         r  arm1/IERegister/flagse_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.490 r  arm1/IERegister/flagse_reg[2]/Q
                         net (fo=3, routed)           0.067    -0.423    arm1/IERegister/flagse[2]
    SLICE_X6Y17          FDCE                                         r  arm1/IERegister/flagse_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.856    -0.891    arm1/IERegister/clk_out1
    SLICE_X6Y17          FDCE                                         r  arm1/IERegister/flagse_reg[2]/C
                         clock pessimism              0.238    -0.654    
    SLICE_X6Y17          FDCE (Hold_fdce_C_D)         0.063    -0.591    arm1/IERegister/flagse_reg[2]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 arm1/AMRegister/wa3m_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/WBRegister/wa3w_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.565    -0.676    arm1/AMRegister/clk_out1
    SLICE_X12Y7          FDCE                                         r  arm1/AMRegister/wa3m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.512 r  arm1/AMRegister/wa3m_reg[1]/Q
                         net (fo=3, routed)           0.068    -0.444    arm1/WBRegister/D[1]
    SLICE_X12Y7          FDCE                                         r  arm1/WBRegister/wa3w_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.835    -0.912    arm1/WBRegister/clk_out1
    SLICE_X12Y7          FDCE                                         r  arm1/WBRegister/wa3w_reg[1]/C
                         clock pessimism              0.237    -0.676    
    SLICE_X12Y7          FDCE (Hold_fdce_C_D)         0.060    -0.616    arm1/WBRegister/wa3w_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 arm1/IERegister/flagse_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/IERegister/flagse_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.587    -0.654    arm1/IERegister/clk_out1
    SLICE_X6Y17          FDCE                                         r  arm1/IERegister/flagse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.490 r  arm1/IERegister/flagse_reg[0]/Q
                         net (fo=3, routed)           0.068    -0.422    arm1/IERegister/flagse[0]
    SLICE_X6Y17          FDCE                                         r  arm1/IERegister/flagse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.856    -0.891    arm1/IERegister/clk_out1
    SLICE_X6Y17          FDCE                                         r  arm1/IERegister/flagse_reg[0]/C
                         clock pessimism              0.238    -0.654    
    SLICE_X6Y17          FDCE (Hold_fdce_C_D)         0.059    -0.595    arm1/IERegister/flagse_reg[0]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 arm1/IDRegister/instrd_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/IERegister/conde_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.586    -0.655    arm1/IDRegister/clk_out1
    SLICE_X7Y18          FDCE                                         r  arm1/IDRegister/instrd_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  arm1/IDRegister/instrd_reg[29]/Q
                         net (fo=1, routed)           0.110    -0.404    arm1/IERegister/conde_reg[3]_0[1]
    SLICE_X6Y18          FDCE                                         r  arm1/IERegister/conde_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.855    -0.892    arm1/IERegister/clk_out1
    SLICE_X6Y18          FDCE                                         r  arm1/IERegister/conde_reg[1]/C
                         clock pessimism              0.251    -0.642    
    SLICE_X6Y18          FDCE (Hold_fdce_C_D)         0.063    -0.579    arm1/IERegister/conde_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 arm1/IERegister/flagse_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/IERegister/flagse_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.587    -0.654    arm1/IERegister/clk_out1
    SLICE_X6Y17          FDCE                                         r  arm1/IERegister/flagse_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDCE (Prop_fdce_C_Q)         0.164    -0.490 r  arm1/IERegister/flagse_reg[3]/Q
                         net (fo=3, routed)           0.079    -0.411    arm1/IERegister/flagse[3]
    SLICE_X6Y17          FDCE                                         r  arm1/IERegister/flagse_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.856    -0.891    arm1/IERegister/clk_out1
    SLICE_X6Y17          FDCE                                         r  arm1/IERegister/flagse_reg[3]/C
                         clock pessimism              0.238    -0.654    
    SLICE_X6Y17          FDCE (Hold_fdce_C_D)         0.063    -0.591    arm1/IERegister/flagse_reg[3]
  -------------------------------------------------------------------
                         required time                          0.591    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.143 }
Period(ns):         14.286
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         14.286      12.131     BUFGCTRL_X0Y0    clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         14.286      13.037     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X7Y9       arm1/AMRegister/regwritem_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X12Y3      arm1/AMRegister/resultm_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X8Y6       arm1/AMRegister/resultm_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X14Y10     arm1/AMRegister/resultm_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X12Y9      arm1/AMRegister/resultm_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X11Y13     arm1/AMRegister/resultm_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X8Y10      arm1/AMRegister/resultm_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         14.286      13.286     SLICE_X9Y9       arm1/AMRegister/resultm_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       14.286      199.074    MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         7.143       5.893      SLICE_X10Y3      arm1/IDStage/RegFile/regfile_reg_r1_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clkwiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            WriteDataM[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.394ns  (logic 3.061ns (36.470%)  route 5.332ns (63.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.564    -1.467    arm1/AMRegister/clk_out1
    SLICE_X9Y13          FDCE                                         r  arm1/AMRegister/writedatam_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.456    -1.011 r  arm1/AMRegister/writedatam_reg[31]/Q
                         net (fo=1, routed)           5.332     4.322    WriteDataM_OBUF[31]
    M3                   OBUF (Prop_obuf_I_O)         2.605     6.927 r  WriteDataM_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.927    WriteDataM[31]
    M3                                                                r  WriteDataM[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            WriteDataM[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.298ns  (logic 3.122ns (37.629%)  route 5.175ns (62.371%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.564    -1.467    arm1/AMRegister/clk_out1
    SLICE_X10Y14         FDCE                                         r  arm1/AMRegister/writedatam_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.949 r  arm1/AMRegister/writedatam_reg[29]/Q
                         net (fo=1, routed)           5.175     4.226    WriteDataM_OBUF[29]
    M1                   OBUF (Prop_obuf_I_O)         2.604     6.831 r  WriteDataM_OBUF[29]_inst/O
                         net (fo=0)                   0.000     6.831    WriteDataM[29]
    M1                                                                r  WriteDataM[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            WriteDataM[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 3.122ns (38.538%)  route 4.980ns (61.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.560    -1.471    arm1/AMRegister/clk_out1
    SLICE_X12Y17         FDCE                                         r  arm1/AMRegister/writedatam_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.953 r  arm1/AMRegister/writedatam_reg[30]/Q
                         net (fo=1, routed)           4.980     4.027    WriteDataM_OBUF[30]
    M2                   OBUF (Prop_obuf_I_O)         2.604     6.631 r  WriteDataM_OBUF[30]_inst/O
                         net (fo=0)                   0.000     6.631    WriteDataM[30]
    M2                                                                r  WriteDataM[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            WriteDataM[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.069ns  (logic 3.058ns (37.897%)  route 5.011ns (62.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.564    -1.467    arm1/AMRegister/clk_out1
    SLICE_X11Y14         FDCE                                         r  arm1/AMRegister/writedatam_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDCE (Prop_fdce_C_Q)         0.456    -1.011 r  arm1/AMRegister/writedatam_reg[28]/Q
                         net (fo=1, routed)           5.011     4.000    WriteDataM_OBUF[28]
    N2                   OBUF (Prop_obuf_I_O)         2.602     6.603 r  WriteDataM_OBUF[28]_inst/O
                         net (fo=0)                   0.000     6.603    WriteDataM[28]
    N2                                                                r  WriteDataM[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            WriteDataM[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.936ns  (logic 3.129ns (39.428%)  route 4.807ns (60.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.560    -1.471    arm1/AMRegister/clk_out1
    SLICE_X12Y17         FDCE                                         r  arm1/AMRegister/writedatam_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.953 r  arm1/AMRegister/writedatam_reg[25]/Q
                         net (fo=1, routed)           4.807     3.854    WriteDataM_OBUF[25]
    P3                   OBUF (Prop_obuf_I_O)         2.611     6.465 r  WriteDataM_OBUF[25]_inst/O
                         net (fo=0)                   0.000     6.465    WriteDataM[25]
    P3                                                                r  WriteDataM[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            WriteDataM[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.928ns  (logic 3.121ns (39.362%)  route 4.807ns (60.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.560    -1.471    arm1/AMRegister/clk_out1
    SLICE_X12Y17         FDCE                                         r  arm1/AMRegister/writedatam_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.953 r  arm1/AMRegister/writedatam_reg[27]/Q
                         net (fo=1, routed)           4.807     3.855    WriteDataM_OBUF[27]
    N1                   OBUF (Prop_obuf_I_O)         2.603     6.457 r  WriteDataM_OBUF[27]_inst/O
                         net (fo=0)                   0.000     6.457    WriteDataM[27]
    N1                                                                r  WriteDataM[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            WriteDataM[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 3.118ns (39.652%)  route 4.746ns (60.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.560    -1.471    arm1/AMRegister/clk_out1
    SLICE_X12Y17         FDCE                                         r  arm1/AMRegister/writedatam_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518    -0.953 r  arm1/AMRegister/writedatam_reg[26]/Q
                         net (fo=1, routed)           4.746     3.793    WriteDataM_OBUF[26]
    N3                   OBUF (Prop_obuf_I_O)         2.600     6.393 r  WriteDataM_OBUF[26]_inst/O
                         net (fo=0)                   0.000     6.393    WriteDataM[26]
    N3                                                                r  WriteDataM[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            WriteDataM[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.744ns  (logic 3.197ns (41.285%)  route 4.547ns (58.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.635    -1.396    arm1/AMRegister/clk_out1
    SLICE_X7Y6           FDCE                                         r  arm1/AMRegister/writedatam_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDCE (Prop_fdce_C_Q)         0.419    -0.977 r  arm1/AMRegister/writedatam_reg[19]/Q
                         net (fo=1, routed)           4.547     3.570    WriteDataM_OBUF[19]
    T1                   OBUF (Prop_obuf_I_O)         2.778     6.348 r  WriteDataM_OBUF[19]_inst/O
                         net (fo=0)                   0.000     6.348    WriteDataM[19]
    T1                                                                r  WriteDataM[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            WriteDataM[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.387ns  (logic 3.134ns (42.431%)  route 4.253ns (57.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.568    -1.463    arm1/AMRegister/clk_out1
    SLICE_X8Y8           FDCE                                         r  arm1/AMRegister/writedatam_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDCE (Prop_fdce_C_Q)         0.518    -0.945 r  arm1/AMRegister/writedatam_reg[16]/Q
                         net (fo=1, routed)           4.253     3.308    WriteDataM_OBUF[16]
    W2                   OBUF (Prop_obuf_I_O)         2.616     5.924 r  WriteDataM_OBUF[16]_inst/O
                         net (fo=0)                   0.000     5.924    WriteDataM[16]
    W2                                                                r  WriteDataM[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/writedatam_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            WriteDataM[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.378ns  (logic 3.064ns (41.533%)  route 4.314ns (58.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.560    -1.471    arm1/AMRegister/clk_out1
    SLICE_X13Y17         FDCE                                         r  arm1/AMRegister/writedatam_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDCE (Prop_fdce_C_Q)         0.456    -1.015 r  arm1/AMRegister/writedatam_reg[24]/Q
                         net (fo=1, routed)           4.314     3.299    WriteDataM_OBUF[24]
    P1                   OBUF (Prop_obuf_I_O)         2.608     5.907 r  WriteDataM_OBUF[24]_inst/O
                         net (fo=0)                   0.000     5.907    WriteDataM[24]
    P1                                                                r  WriteDataM[24] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm1/IDRegister/instrd_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/IDStage/CtrUnite/shtyped_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.686ns  (logic 0.367ns (53.466%)  route 0.319ns (46.534%))
  Logic Levels:           0  
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.512    -2.064    arm1/IDRegister/clk_out1
    SLICE_X5Y14          FDCE                                         r  arm1/IDRegister/instrd_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.367    -1.697 r  arm1/IDRegister/instrd_reg[21]/Q
                         net (fo=4, routed)           0.319    -1.378    arm1/IDStage/CtrUnite/shtypee_reg[1][0]
    SLICE_X4Y12          LDCE                                         r  arm1/IDStage/CtrUnite/shtyped_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/IDRegister/instrd_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            arm1/IDStage/CtrUnite/shtyped_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.903ns  (logic 0.337ns (37.332%)  route 0.566ns (62.668%))
  Logic Levels:           0  
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.512    -2.064    arm1/IDRegister/clk_out1
    SLICE_X4Y14          FDCE                                         r  arm1/IDRegister/instrd_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.337    -1.727 r  arm1/IDRegister/instrd_reg[24]/Q
                         net (fo=6, routed)           0.566    -1.162    arm1/IDStage/CtrUnite/shtypee_reg[1][1]
    SLICE_X4Y12          LDCE                                         r  arm1/IDStage/CtrUnite/shtyped_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            DataAdrM[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.247ns (70.999%)  route 0.509ns (29.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.562    -0.679    arm1/AMRegister/clk_out1
    SLICE_X11Y13         FDCE                                         r  arm1/AMRegister/resultm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  arm1/AMRegister/resultm_reg[13]/Q
                         net (fo=4, routed)           0.509    -0.028    DataAdrM_OBUF[13]
    U18                  OBUF (Prop_obuf_I_O)         1.106     1.078 r  DataAdrM_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.078    DataAdrM[13]
    U18                                                               r  DataAdrM[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            DataAdrM[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.266ns (72.157%)  route 0.488ns (27.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/AMRegister/clk_out1
    SLICE_X9Y5           FDCE                                         r  arm1/AMRegister/resultm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/AMRegister/resultm_reg[4]/Q
                         net (fo=5, routed)           0.488    -0.045    DataAdrM_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         1.125     1.079 r  DataAdrM_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.079    DataAdrM[4]
    U15                                                               r  DataAdrM[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            DataAdrM[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.732ns  (logic 1.283ns (74.076%)  route 0.449ns (25.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.591    -0.650    arm1/AMRegister/clk_out1
    SLICE_X6Y10          FDCE                                         r  arm1/AMRegister/resultm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.164    -0.486 r  arm1/AMRegister/resultm_reg[18]/Q
                         net (fo=5, routed)           0.449    -0.037    DataAdrM_OBUF[18]
    W18                  OBUF (Prop_obuf_I_O)         1.119     1.082 r  DataAdrM_OBUF[18]_inst/O
                         net (fo=0)                   0.000     1.082    DataAdrM[18]
    W18                                                               r  DataAdrM[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            DataAdrM[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.772ns  (logic 1.252ns (70.628%)  route 0.521ns (29.372%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/AMRegister/clk_out1
    SLICE_X9Y4           FDCE                                         r  arm1/AMRegister/resultm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  arm1/AMRegister/resultm_reg[1]/Q
                         net (fo=5, routed)           0.521    -0.013    DataAdrM_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         1.111     1.098 r  DataAdrM_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.098    DataAdrM[1]
    V14                                                               r  DataAdrM[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            DataAdrM[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.257ns (71.718%)  route 0.496ns (28.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.593    -0.648    arm1/AMRegister/clk_out1
    SLICE_X4Y6           FDCE                                         r  arm1/AMRegister/resultm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDCE (Prop_fdce_C_Q)         0.141    -0.507 r  arm1/AMRegister/resultm_reg[17]/Q
                         net (fo=5, routed)           0.496    -0.011    DataAdrM_OBUF[17]
    W19                  OBUF (Prop_obuf_I_O)         1.116     1.105 r  DataAdrM_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.105    DataAdrM[17]
    W19                                                               r  DataAdrM[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            DataAdrM[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 1.275ns (72.337%)  route 0.488ns (27.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.591    -0.650    arm1/AMRegister/clk_out1
    SLICE_X6Y11          FDCE                                         r  arm1/AMRegister/resultm_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.164    -0.486 r  arm1/AMRegister/resultm_reg[20]/Q
                         net (fo=5, routed)           0.488     0.002    DataAdrM_OBUF[20]
    U19                  OBUF (Prop_obuf_I_O)         1.111     1.113 r  DataAdrM_OBUF[20]_inst/O
                         net (fo=0)                   0.000     1.113    DataAdrM[20]
    U19                                                               r  DataAdrM[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            DataAdrM[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.281ns (70.315%)  route 0.541ns (29.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.564    -0.677    arm1/AMRegister/clk_out1
    SLICE_X8Y10          FDCE                                         r  arm1/AMRegister/resultm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164    -0.513 r  arm1/AMRegister/resultm_reg[14]/Q
                         net (fo=5, routed)           0.541     0.028    DataAdrM_OBUF[14]
    U17                  OBUF (Prop_obuf_I_O)         1.117     1.146 r  DataAdrM_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.146    DataAdrM[14]
    U17                                                               r  DataAdrM[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm1/AMRegister/resultm_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Destination:            DataAdrM[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.293ns (70.914%)  route 0.530ns (29.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.566    -0.675    arm1/AMRegister/clk_out1
    SLICE_X8Y6           FDCE                                         r  arm1/AMRegister/resultm_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDCE (Prop_fdce_C_Q)         0.164    -0.511 r  arm1/AMRegister/resultm_reg[10]/Q
                         net (fo=5, routed)           0.530     0.020    DataAdrM_OBUF[10]
    W16                  OBUF (Prop_obuf_I_O)         1.129     1.148 r  DataAdrM_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.148    DataAdrM[10]
    W16                                                               r  DataAdrM[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    M18                                               0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356    25.356 f  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.836    clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    22.691 f  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    23.224    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.253 f  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    24.069    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.121    clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           218 Endpoints
Min Delay           218 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/writedatam_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.547ns  (logic 0.934ns (12.369%)  route 6.614ns (87.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         6.614     7.547    arm1/AMRegister/AR[0]
    SLICE_X13Y13         FDCE                                         f  arm1/AMRegister/writedatam_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.445    -2.131    arm1/AMRegister/clk_out1
    SLICE_X13Y13         FDCE                                         r  arm1/AMRegister/writedatam_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/writedatam_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.547ns  (logic 0.934ns (12.369%)  route 6.614ns (87.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         6.614     7.547    arm1/AMRegister/AR[0]
    SLICE_X13Y13         FDCE                                         f  arm1/AMRegister/writedatam_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.445    -2.131    arm1/AMRegister/clk_out1
    SLICE_X13Y13         FDCE                                         r  arm1/AMRegister/writedatam_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/writedatam_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.537ns  (logic 0.934ns (12.387%)  route 6.603ns (87.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         6.603     7.537    arm1/AMRegister/AR[0]
    SLICE_X14Y8          FDCE                                         f  arm1/AMRegister/writedatam_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.449    -2.127    arm1/AMRegister/clk_out1
    SLICE_X14Y8          FDCE                                         r  arm1/AMRegister/writedatam_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/writedatam_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.387ns  (logic 0.934ns (12.637%)  route 6.454ns (87.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         6.454     7.387    arm1/AMRegister/AR[0]
    SLICE_X11Y14         FDCE                                         f  arm1/AMRegister/writedatam_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.446    -2.130    arm1/AMRegister/clk_out1
    SLICE_X11Y14         FDCE                                         r  arm1/AMRegister/writedatam_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/writedatam_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.387ns  (logic 0.934ns (12.637%)  route 6.454ns (87.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         6.454     7.387    arm1/AMRegister/AR[0]
    SLICE_X10Y14         FDCE                                         f  arm1/AMRegister/writedatam_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.446    -2.130    arm1/AMRegister/clk_out1
    SLICE_X10Y14         FDCE                                         r  arm1/AMRegister/writedatam_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/resultm_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.321ns  (logic 0.934ns (12.752%)  route 6.387ns (87.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         6.387     7.321    arm1/AMRegister/AR[0]
    SLICE_X14Y10         FDCE                                         f  arm1/AMRegister/resultm_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.448    -2.128    arm1/AMRegister/clk_out1
    SLICE_X14Y10         FDCE                                         r  arm1/AMRegister/resultm_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/writedatam_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.321ns  (logic 0.934ns (12.752%)  route 6.387ns (87.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         6.387     7.321    arm1/AMRegister/AR[0]
    SLICE_X15Y10         FDCE                                         f  arm1/AMRegister/writedatam_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.448    -2.128    arm1/AMRegister/clk_out1
    SLICE_X15Y10         FDCE                                         r  arm1/AMRegister/writedatam_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/resultm_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.316ns  (logic 0.934ns (12.760%)  route 6.383ns (87.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         6.383     7.316    arm1/AMRegister/AR[0]
    SLICE_X14Y12         FDCE                                         f  arm1/AMRegister/resultm_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.446    -2.130    arm1/AMRegister/clk_out1
    SLICE_X14Y12         FDCE                                         r  arm1/AMRegister/resultm_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/resultm_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.316ns  (logic 0.934ns (12.760%)  route 6.383ns (87.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         6.383     7.316    arm1/AMRegister/AR[0]
    SLICE_X15Y12         FDCE                                         f  arm1/AMRegister/resultm_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.446    -2.130    arm1/AMRegister/clk_out1
    SLICE_X15Y12         FDCE                                         r  arm1/AMRegister/resultm_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/AMRegister/resultm_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.207ns  (logic 0.934ns (12.953%)  route 6.274ns (87.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  reset_IBUF_inst/O
                         net (fo=216, routed)         6.274     7.207    arm1/AMRegister/AR[0]
    SLICE_X13Y11         FDCE                                         f  arm1/AMRegister/resultm_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         1.447    -2.129    arm1/AMRegister/clk_out1
    SLICE_X13Y11         FDCE                                         r  arm1/AMRegister/resultm_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm1/IDStage/CtrUnite/shtyped_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            arm1/IERegister/shtypee_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.158ns (47.790%)  route 0.173ns (52.210%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          LDCE                         0.000     0.000 r  arm1/IDStage/CtrUnite/shtyped_reg[0]/G
    SLICE_X4Y12          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  arm1/IDStage/CtrUnite/shtyped_reg[0]/Q
                         net (fo=1, routed)           0.173     0.331    arm1/IERegister/shtypee_reg[1]_0[0]
    SLICE_X3Y12          FDCE                                         r  arm1/IERegister/shtypee_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.862    -0.885    arm1/IERegister/clk_out1
    SLICE_X3Y12          FDCE                                         r  arm1/IERegister/shtypee_reg[0]/C

Slack:                    inf
  Source:                 arm1/IDStage/CtrUnite/shtyped_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            arm1/IERegister/shtypee_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.158ns (47.755%)  route 0.173ns (52.245%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          LDCE                         0.000     0.000 r  arm1/IDStage/CtrUnite/shtyped_reg[1]/G
    SLICE_X4Y12          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  arm1/IDStage/CtrUnite/shtyped_reg[1]/Q
                         net (fo=1, routed)           0.173     0.331    arm1/IERegister/shtypee_reg[1]_0[1]
    SLICE_X3Y12          FDCE                                         r  arm1/IERegister/shtypee_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.862    -0.885    arm1/IERegister/clk_out1
    SLICE_X3Y12          FDCE                                         r  arm1/IERegister/shtypee_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.163ns (16.681%)  route 0.813ns (83.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.813     0.975    arm1/ifstage/AR[0]
    SLICE_X0Y18          FDCE                                         f  arm1/ifstage/pcf_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.857    -0.890    arm1/ifstage/clk_out1
    SLICE_X0Y18          FDCE                                         r  arm1/ifstage/pcf_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.163ns (16.681%)  route 0.813ns (83.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.813     0.975    arm1/ifstage/AR[0]
    SLICE_X0Y18          FDCE                                         f  arm1/ifstage/pcf_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.857    -0.890    arm1/ifstage/clk_out1
    SLICE_X0Y18          FDCE                                         r  arm1/ifstage/pcf_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.163ns (16.681%)  route 0.813ns (83.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.813     0.975    arm1/ifstage/AR[0]
    SLICE_X0Y18          FDCE                                         f  arm1/ifstage/pcf_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.857    -0.890    arm1/ifstage/clk_out1
    SLICE_X0Y18          FDCE                                         r  arm1/ifstage/pcf_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.163ns (16.681%)  route 0.813ns (83.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.813     0.975    arm1/ifstage/AR[0]
    SLICE_X0Y18          FDCE                                         f  arm1/ifstage/pcf_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.857    -0.890    arm1/ifstage/clk_out1
    SLICE_X0Y18          FDCE                                         r  arm1/ifstage/pcf_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.163ns (15.657%)  route 0.877ns (84.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.877     1.039    arm1/ifstage/AR[0]
    SLICE_X0Y17          FDCE                                         f  arm1/ifstage/pcf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.858    -0.889    arm1/ifstage/clk_out1
    SLICE_X0Y17          FDCE                                         r  arm1/ifstage/pcf_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.163ns (15.657%)  route 0.877ns (84.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.877     1.039    arm1/ifstage/AR[0]
    SLICE_X0Y17          FDCE                                         f  arm1/ifstage/pcf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.858    -0.889    arm1/ifstage/clk_out1
    SLICE_X0Y17          FDCE                                         r  arm1/ifstage/pcf_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.163ns (15.657%)  route 0.877ns (84.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.877     1.039    arm1/ifstage/AR[0]
    SLICE_X0Y17          FDCE                                         f  arm1/ifstage/pcf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.858    -0.889    arm1/ifstage/clk_out1
    SLICE_X0Y17          FDCE                                         r  arm1/ifstage/pcf_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            arm1/ifstage/pcf_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@7.143ns period=14.286ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.163ns (15.657%)  route 0.877ns (84.343%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 f  reset_IBUF_inst/O
                         net (fo=216, routed)         0.877     1.039    arm1/ifstage/AR[0]
    SLICE_X0Y17          FDCE                                         f  arm1/ifstage/pcf_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clkwiz/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  clkwiz/inst/clkout1_buf/O
                         net (fo=304, routed)         0.858    -0.889    arm1/ifstage/clk_out1
    SLICE_X0Y17          FDCE                                         r  arm1/ifstage/pcf_reg[4]/C





