<stg><name>crypto_sign_ed25519_.7</name>


<trans_list>

<trans id="98" from="1" to="2">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="2" to="3">
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="3" to="4">
<condition id="29">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="5">
<condition id="34">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="4" to="3">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="6">
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="5" to="7">
<condition id="40">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="5">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="7" to="8">
<condition id="41">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="8" to="9">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="9" to="10">
<condition id="45">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="9" to="7">
<condition id="50">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="10" to="9">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="64">
<![CDATA[
:0  %t = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="t"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="r_v_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load = load i32* %r_v_addr, align 4

]]></Node>
<StgValue><ssdm name="r_v_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %r_v_addr_6 = getelementptr [32 x i32]* %r_v, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="r_v_addr_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="5">
<![CDATA[
:7  %r_v_load_4 = load i32* %r_v_addr_6, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load = load i32* %r_v_addr, align 4

]]></Node>
<StgValue><ssdm name="r_v_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp = add i32 %r_v_load, 474

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %t_addr = getelementptr inbounds [32 x i32]* %t, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %tmp, i32* %t_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="5">
<![CDATA[
:7  %r_v_load_4 = load i32* %r_v_addr_6, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_4"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_s = add i32 %r_v_load_4, 254

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %t_addr_5 = getelementptr inbounds [32 x i32]* %t, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="t_addr_5"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %tmp_s, i32* %t_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 1, %0 ], [ %i_26, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond1 = icmp eq i5 %i, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_747 = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_v_addr_7 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_747

]]></Node>
<StgValue><ssdm name="r_v_addr_7"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load_5 = load i32* %r_v_addr_7, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_5"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %i_26 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load_5 = load i32* %r_v_addr_7, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_5"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_748 = add i32 %r_v_load_5, 510

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %t_addr_6 = getelementptr inbounds [32 x i32]* %t, i64 0, i64 %tmp_747

]]></Node>
<StgValue><ssdm name="t_addr_6"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %tmp_748, i32* %t_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i6 [ %i_27, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %exitcond = icmp eq i6 %i_1, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %i_27 = add i6 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader1.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_749 = zext i6 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %t_addr_7 = getelementptr inbounds [32 x i32]* %t, i64 0, i64 %tmp_749

]]></Node>
<StgValue><ssdm name="t_addr_7"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:2  %t_load = load i32* %t_addr_7, align 4

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %y_v_addr = getelementptr [32 x i32]* %y_v, i64 0, i64 %tmp_749

]]></Node>
<StgValue><ssdm name="y_v_addr"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
:4  %y_v_load = load i32* %y_v_addr, align 4

]]></Node>
<StgValue><ssdm name="y_v_load"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:2  %t_load = load i32* %t_addr_7, align 4

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
:4  %y_v_load = load i32* %y_v_addr, align 4

]]></Node>
<StgValue><ssdm name="y_v_load"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_750 = sub i32 %t_load, %y_v_load

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %r_v_addr_8 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_749

]]></Node>
<StgValue><ssdm name="r_v_addr_8"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7  store i32 %tmp_750, i32* %r_v_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader1:0  %rep_i = phi i3 [ %rep, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="rep_i"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1  %exitcond1_i = icmp eq i3 %rep_i, -4

]]></Node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %rep = add i3 %rep_i, 1

]]></Node>
<StgValue><ssdm name="rep"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %exitcond1_i, label %reduce_add_sub64.exit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
:0  %r_v_load_6 = load i32* %r_v_addr_6, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_6"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_7 = load i32* %r_v_addr, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_7"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0">
<![CDATA[
reduce_add_sub64.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="64" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
:0  %r_v_load_6 = load i32* %r_v_addr_6, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_6"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="32">
<![CDATA[
:1  %tmp_761 = trunc i32 %r_v_load_6 to i7

]]></Node>
<StgValue><ssdm name="tmp_761"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_751 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %r_v_load_6, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="25">
<![CDATA[
:3  %t_4_cast = zext i25 %tmp_751 to i31

]]></Node>
<StgValue><ssdm name="t_4_cast"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
:4  %tmp_i_cast = zext i7 %tmp_761 to i32

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:5  store i32 %tmp_i_cast, i32* %r_v_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:6  %t_2 = mul i31 19, %t_4_cast

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="31">
<![CDATA[
:7  %t_2_cast4 = zext i31 %t_2 to i32

]]></Node>
<StgValue><ssdm name="t_2_cast4"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_7 = load i32* %r_v_addr, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_7"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = add i32 %t_2_cast4, %r_v_load_7

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %tmp_i, i32* %r_v_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i5 [ 0, %4 ], [ %i_28, %6 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond_i = icmp eq i5 %i_i, -1

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_28 = add i5 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %.preheader1.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_759_i = zext i5 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_759_i"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_v_addr_9 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_759_i

]]></Node>
<StgValue><ssdm name="r_v_addr_9"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load_8 = load i32* %r_v_addr_9, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_8"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="5">
<![CDATA[
:6  %tmp_760_i = zext i5 %i_28 to i64

]]></Node>
<StgValue><ssdm name="tmp_760_i"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %r_v_addr_10 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_760_i

]]></Node>
<StgValue><ssdm name="r_v_addr_10"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_9 = load i32* %r_v_addr_10, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_9"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load_8 = load i32* %r_v_addr_9, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_8"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32">
<![CDATA[
:3  %tmp_762 = trunc i32 %r_v_load_8 to i8

]]></Node>
<StgValue><ssdm name="tmp_762"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %t_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %r_v_load_8, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="24">
<![CDATA[
:5  %t_4 = zext i24 %t_3 to i32

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5">
<![CDATA[
:8  %r_v_load_9 = load i32* %r_v_addr_10, align 4

]]></Node>
<StgValue><ssdm name="r_v_load_9"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_761_i = add i32 %t_4, %r_v_load_9

]]></Node>
<StgValue><ssdm name="tmp_761_i"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:10  store i32 %tmp_761_i, i32* %r_v_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="8">
<![CDATA[
:11  %tmp_762_i_cast = zext i8 %tmp_762 to i32

]]></Node>
<StgValue><ssdm name="tmp_762_i_cast"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:12  store i32 %tmp_762_i_cast, i32* %r_v_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="115" name="r_v" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_v"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="y_v" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="y_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="118" from="StgValue_117" to="t" fromId="117" toId="11">
</dataflow>
<dataflow id="119" from="r_v" to="r_v_addr" fromId="115" toId="12">
</dataflow>
<dataflow id="121" from="StgValue_120" to="r_v_addr" fromId="120" toId="12">
</dataflow>
<dataflow id="122" from="StgValue_120" to="r_v_addr" fromId="120" toId="12">
</dataflow>
<dataflow id="123" from="r_v_addr" to="r_v_load" fromId="12" toId="13">
</dataflow>
<dataflow id="124" from="r_v" to="r_v_addr_6" fromId="115" toId="14">
</dataflow>
<dataflow id="125" from="StgValue_120" to="r_v_addr_6" fromId="120" toId="14">
</dataflow>
<dataflow id="127" from="StgValue_126" to="r_v_addr_6" fromId="126" toId="14">
</dataflow>
<dataflow id="128" from="r_v_addr_6" to="r_v_load_4" fromId="14" toId="15">
</dataflow>
<dataflow id="129" from="r_v_addr" to="r_v_load" fromId="12" toId="16">
</dataflow>
<dataflow id="130" from="r_v_load" to="tmp" fromId="16" toId="17">
</dataflow>
<dataflow id="132" from="StgValue_131" to="tmp" fromId="131" toId="17">
</dataflow>
<dataflow id="133" from="t" to="t_addr" fromId="11" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_120" to="t_addr" fromId="120" toId="18">
</dataflow>
<dataflow id="135" from="StgValue_120" to="t_addr" fromId="120" toId="18">
</dataflow>
<dataflow id="136" from="tmp" to="StgValue_19" fromId="17" toId="19">
</dataflow>
<dataflow id="137" from="t_addr" to="StgValue_19" fromId="18" toId="19">
</dataflow>
<dataflow id="138" from="r_v_addr_6" to="r_v_load_4" fromId="14" toId="20">
</dataflow>
<dataflow id="139" from="r_v_load_4" to="tmp_s" fromId="20" toId="21">
</dataflow>
<dataflow id="141" from="StgValue_140" to="tmp_s" fromId="140" toId="21">
</dataflow>
<dataflow id="142" from="t" to="t_addr_5" fromId="11" toId="22">
</dataflow>
<dataflow id="143" from="StgValue_120" to="t_addr_5" fromId="120" toId="22">
</dataflow>
<dataflow id="144" from="StgValue_126" to="t_addr_5" fromId="126" toId="22">
</dataflow>
<dataflow id="145" from="tmp_s" to="StgValue_23" fromId="21" toId="23">
</dataflow>
<dataflow id="146" from="t_addr_5" to="StgValue_23" fromId="22" toId="23">
</dataflow>
<dataflow id="148" from="StgValue_147" to="i" fromId="147" toId="25">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="StgValue_24" to="i" fromId="24" toId="25">
</dataflow>
<dataflow id="150" from="i_26" to="i" fromId="32" toId="25">
<BackEdge/>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="151" from="StgValue_38" to="i" fromId="38" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="152" from="i" to="exitcond1" fromId="25" toId="26">
</dataflow>
<dataflow id="154" from="StgValue_153" to="exitcond1" fromId="153" toId="26">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="155" toId="27">
</dataflow>
<dataflow id="158" from="StgValue_157" to="empty" fromId="157" toId="27">
</dataflow>
<dataflow id="159" from="StgValue_157" to="empty" fromId="157" toId="27">
</dataflow>
<dataflow id="160" from="StgValue_157" to="empty" fromId="157" toId="27">
</dataflow>
<dataflow id="161" from="exitcond1" to="StgValue_28" fromId="26" toId="28">
</dataflow>
<dataflow id="162" from="i" to="tmp_747" fromId="25" toId="29">
</dataflow>
<dataflow id="163" from="r_v" to="r_v_addr_7" fromId="115" toId="30">
</dataflow>
<dataflow id="164" from="StgValue_120" to="r_v_addr_7" fromId="120" toId="30">
</dataflow>
<dataflow id="165" from="tmp_747" to="r_v_addr_7" fromId="29" toId="30">
</dataflow>
<dataflow id="166" from="r_v_addr_7" to="r_v_load_5" fromId="30" toId="31">
</dataflow>
<dataflow id="167" from="i" to="i_26" fromId="25" toId="32">
</dataflow>
<dataflow id="168" from="StgValue_147" to="i_26" fromId="147" toId="32">
</dataflow>
<dataflow id="169" from="r_v_addr_7" to="r_v_load_5" fromId="30" toId="34">
</dataflow>
<dataflow id="170" from="r_v_load_5" to="tmp_748" fromId="34" toId="35">
</dataflow>
<dataflow id="172" from="StgValue_171" to="tmp_748" fromId="171" toId="35">
</dataflow>
<dataflow id="173" from="t" to="t_addr_6" fromId="11" toId="36">
</dataflow>
<dataflow id="174" from="StgValue_120" to="t_addr_6" fromId="120" toId="36">
</dataflow>
<dataflow id="175" from="tmp_747" to="t_addr_6" fromId="29" toId="36">
</dataflow>
<dataflow id="176" from="tmp_748" to="StgValue_37" fromId="35" toId="37">
</dataflow>
<dataflow id="177" from="t_addr_6" to="StgValue_37" fromId="36" toId="37">
</dataflow>
<dataflow id="178" from="i_27" to="i_1" fromId="42" toId="39">
<BackEdge/>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="179" from="StgValue_55" to="i_1" fromId="55" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="181" from="StgValue_180" to="i_1" fromId="180" toId="39">
<condition id="64">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="182" from="StgValue_33" to="i_1" fromId="33" toId="39">
</dataflow>
<dataflow id="183" from="i_1" to="exitcond" fromId="39" toId="40">
</dataflow>
<dataflow id="185" from="StgValue_184" to="exitcond" fromId="184" toId="40">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopTripCount" to="empty_46" fromId="155" toId="41">
</dataflow>
<dataflow id="188" from="StgValue_187" to="empty_46" fromId="187" toId="41">
</dataflow>
<dataflow id="189" from="StgValue_187" to="empty_46" fromId="187" toId="41">
</dataflow>
<dataflow id="190" from="StgValue_187" to="empty_46" fromId="187" toId="41">
</dataflow>
<dataflow id="191" from="i_1" to="i_27" fromId="39" toId="42">
</dataflow>
<dataflow id="193" from="StgValue_192" to="i_27" fromId="192" toId="42">
</dataflow>
<dataflow id="194" from="exitcond" to="StgValue_43" fromId="40" toId="43">
</dataflow>
<dataflow id="195" from="i_1" to="tmp_749" fromId="39" toId="44">
</dataflow>
<dataflow id="196" from="t" to="t_addr_7" fromId="11" toId="45">
</dataflow>
<dataflow id="197" from="StgValue_120" to="t_addr_7" fromId="120" toId="45">
</dataflow>
<dataflow id="198" from="tmp_749" to="t_addr_7" fromId="44" toId="45">
</dataflow>
<dataflow id="199" from="t_addr_7" to="t_load" fromId="45" toId="46">
</dataflow>
<dataflow id="200" from="y_v" to="y_v_addr" fromId="116" toId="47">
</dataflow>
<dataflow id="201" from="StgValue_120" to="y_v_addr" fromId="120" toId="47">
</dataflow>
<dataflow id="202" from="tmp_749" to="y_v_addr" fromId="44" toId="47">
</dataflow>
<dataflow id="203" from="y_v_addr" to="y_v_load" fromId="47" toId="48">
</dataflow>
<dataflow id="204" from="t_addr_7" to="t_load" fromId="45" toId="50">
</dataflow>
<dataflow id="205" from="y_v_addr" to="y_v_load" fromId="47" toId="51">
</dataflow>
<dataflow id="206" from="t_load" to="tmp_750" fromId="50" toId="52">
</dataflow>
<dataflow id="207" from="y_v_load" to="tmp_750" fromId="51" toId="52">
</dataflow>
<dataflow id="208" from="r_v" to="r_v_addr_8" fromId="115" toId="53">
</dataflow>
<dataflow id="209" from="StgValue_120" to="r_v_addr_8" fromId="120" toId="53">
</dataflow>
<dataflow id="210" from="tmp_749" to="r_v_addr_8" fromId="44" toId="53">
</dataflow>
<dataflow id="211" from="tmp_750" to="StgValue_54" fromId="52" toId="54">
</dataflow>
<dataflow id="212" from="r_v_addr_8" to="StgValue_54" fromId="53" toId="54">
</dataflow>
<dataflow id="213" from="rep" to="rep_i" fromId="59" toId="56">
<BackEdge/>
<condition id="65">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="214" from="StgValue_87" to="rep_i" fromId="87" toId="56">
<BackEdge/>
</dataflow>
<dataflow id="216" from="StgValue_215" to="rep_i" fromId="215" toId="56">
<condition id="66">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="217" from="StgValue_49" to="rep_i" fromId="49" toId="56">
</dataflow>
<dataflow id="218" from="rep_i" to="exitcond1_i" fromId="56" toId="57">
</dataflow>
<dataflow id="220" from="StgValue_219" to="exitcond1_i" fromId="219" toId="57">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecLoopTripCount" to="empty_47" fromId="155" toId="58">
</dataflow>
<dataflow id="223" from="StgValue_222" to="empty_47" fromId="222" toId="58">
</dataflow>
<dataflow id="224" from="StgValue_222" to="empty_47" fromId="222" toId="58">
</dataflow>
<dataflow id="225" from="StgValue_222" to="empty_47" fromId="222" toId="58">
</dataflow>
<dataflow id="226" from="rep_i" to="rep" fromId="56" toId="59">
</dataflow>
<dataflow id="228" from="StgValue_227" to="rep" fromId="227" toId="59">
</dataflow>
<dataflow id="229" from="exitcond1_i" to="StgValue_60" fromId="57" toId="60">
</dataflow>
<dataflow id="230" from="r_v_addr_6" to="r_v_load_6" fromId="14" toId="61">
</dataflow>
<dataflow id="231" from="r_v_addr" to="r_v_load_7" fromId="12" toId="62">
</dataflow>
<dataflow id="232" from="r_v_addr_6" to="r_v_load_6" fromId="14" toId="64">
</dataflow>
<dataflow id="233" from="r_v_load_6" to="tmp_761" fromId="64" toId="65">
</dataflow>
<dataflow id="235" from="_ssdm_op_PartSelect.i25.i32.i32.i32" to="tmp_751" fromId="234" toId="66">
</dataflow>
<dataflow id="236" from="r_v_load_6" to="tmp_751" fromId="64" toId="66">
</dataflow>
<dataflow id="238" from="StgValue_237" to="tmp_751" fromId="237" toId="66">
</dataflow>
<dataflow id="240" from="StgValue_239" to="tmp_751" fromId="239" toId="66">
</dataflow>
<dataflow id="241" from="tmp_751" to="t_4_cast" fromId="66" toId="67">
</dataflow>
<dataflow id="242" from="tmp_761" to="tmp_i_cast" fromId="65" toId="68">
</dataflow>
<dataflow id="243" from="tmp_i_cast" to="StgValue_69" fromId="68" toId="69">
</dataflow>
<dataflow id="244" from="r_v_addr_6" to="StgValue_69" fromId="14" toId="69">
</dataflow>
<dataflow id="246" from="StgValue_245" to="t_2" fromId="245" toId="70">
</dataflow>
<dataflow id="247" from="t_4_cast" to="t_2" fromId="67" toId="70">
</dataflow>
<dataflow id="248" from="t_2" to="t_2_cast4" fromId="70" toId="71">
</dataflow>
<dataflow id="249" from="r_v_addr" to="r_v_load_7" fromId="12" toId="72">
</dataflow>
<dataflow id="250" from="t_2_cast4" to="tmp_i" fromId="71" toId="73">
</dataflow>
<dataflow id="251" from="r_v_load_7" to="tmp_i" fromId="72" toId="73">
</dataflow>
<dataflow id="252" from="tmp_i" to="StgValue_74" fromId="73" toId="74">
</dataflow>
<dataflow id="253" from="r_v_addr" to="StgValue_74" fromId="12" toId="74">
</dataflow>
<dataflow id="255" from="StgValue_254" to="i_i" fromId="254" toId="76">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="256" from="StgValue_75" to="i_i" fromId="75" toId="76">
</dataflow>
<dataflow id="257" from="i_28" to="i_i" fromId="79" toId="76">
<BackEdge/>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="258" from="StgValue_97" to="i_i" fromId="97" toId="76">
<BackEdge/>
</dataflow>
<dataflow id="259" from="i_i" to="exitcond_i" fromId="76" toId="77">
</dataflow>
<dataflow id="260" from="StgValue_153" to="exitcond_i" fromId="153" toId="77">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecLoopTripCount" to="empty_48" fromId="155" toId="78">
</dataflow>
<dataflow id="262" from="StgValue_126" to="empty_48" fromId="126" toId="78">
</dataflow>
<dataflow id="263" from="StgValue_126" to="empty_48" fromId="126" toId="78">
</dataflow>
<dataflow id="264" from="StgValue_126" to="empty_48" fromId="126" toId="78">
</dataflow>
<dataflow id="265" from="i_i" to="i_28" fromId="76" toId="79">
</dataflow>
<dataflow id="266" from="StgValue_147" to="i_28" fromId="147" toId="79">
</dataflow>
<dataflow id="267" from="exitcond_i" to="StgValue_80" fromId="77" toId="80">
</dataflow>
<dataflow id="268" from="i_i" to="tmp_759_i" fromId="76" toId="81">
</dataflow>
<dataflow id="269" from="r_v" to="r_v_addr_9" fromId="115" toId="82">
</dataflow>
<dataflow id="270" from="StgValue_120" to="r_v_addr_9" fromId="120" toId="82">
</dataflow>
<dataflow id="271" from="tmp_759_i" to="r_v_addr_9" fromId="81" toId="82">
</dataflow>
<dataflow id="272" from="r_v_addr_9" to="r_v_load_8" fromId="82" toId="83">
</dataflow>
<dataflow id="273" from="i_28" to="tmp_760_i" fromId="79" toId="84">
</dataflow>
<dataflow id="274" from="r_v" to="r_v_addr_10" fromId="115" toId="85">
</dataflow>
<dataflow id="275" from="StgValue_120" to="r_v_addr_10" fromId="120" toId="85">
</dataflow>
<dataflow id="276" from="tmp_760_i" to="r_v_addr_10" fromId="84" toId="85">
</dataflow>
<dataflow id="277" from="r_v_addr_10" to="r_v_load_9" fromId="85" toId="86">
</dataflow>
<dataflow id="278" from="r_v_addr_9" to="r_v_load_8" fromId="82" toId="88">
</dataflow>
<dataflow id="279" from="r_v_load_8" to="tmp_762" fromId="88" toId="89">
</dataflow>
<dataflow id="281" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="t_3" fromId="280" toId="90">
</dataflow>
<dataflow id="282" from="r_v_load_8" to="t_3" fromId="88" toId="90">
</dataflow>
<dataflow id="284" from="StgValue_283" to="t_3" fromId="283" toId="90">
</dataflow>
<dataflow id="285" from="StgValue_239" to="t_3" fromId="239" toId="90">
</dataflow>
<dataflow id="286" from="t_3" to="t_4" fromId="90" toId="91">
</dataflow>
<dataflow id="287" from="r_v_addr_10" to="r_v_load_9" fromId="85" toId="92">
</dataflow>
<dataflow id="288" from="t_4" to="tmp_761_i" fromId="91" toId="93">
</dataflow>
<dataflow id="289" from="r_v_load_9" to="tmp_761_i" fromId="92" toId="93">
</dataflow>
<dataflow id="290" from="tmp_761_i" to="StgValue_94" fromId="93" toId="94">
</dataflow>
<dataflow id="291" from="r_v_addr_10" to="StgValue_94" fromId="85" toId="94">
</dataflow>
<dataflow id="292" from="tmp_762" to="tmp_762_i_cast" fromId="89" toId="95">
</dataflow>
<dataflow id="293" from="tmp_762_i_cast" to="StgValue_96" fromId="95" toId="96">
</dataflow>
<dataflow id="294" from="r_v_addr_9" to="StgValue_96" fromId="82" toId="96">
</dataflow>
<dataflow id="295" from="exitcond1" to="StgValue_3" fromId="26" toId="3">
</dataflow>
<dataflow id="296" from="exitcond" to="StgValue_5" fromId="40" toId="5">
</dataflow>
<dataflow id="297" from="exitcond1_i" to="StgValue_7" fromId="57" toId="7">
</dataflow>
<dataflow id="298" from="exitcond_i" to="StgValue_9" fromId="77" toId="9">
</dataflow>
</dataflows>


</stg>
