Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Wed Mar 25 14:00:05 2020
| Host         : DESKTOP-MDIICNE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 5 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.771     -110.649                     96                 2176       -0.421      -11.048                     30                 2176        6.833        0.000                       0                  1219  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                ------------           ----------      --------------
clk_in               {0.000 19.231}         38.462          26.000          
  clk_64mhz_clk_pll  {0.000 7.813}          15.625          63.999          
    adc_d_clk        {0.000 500.006}        1000.012        1.000           
  clkfbout_clk_pll   {0.000 19.231}         38.462          26.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                14.171        0.000                       0                     1  
  clk_64mhz_clk_pll       -1.771     -110.649                     96                 1875       -0.421      -11.048                     30                 1875        6.833        0.000                       0                  1145  
    adc_d_clk            994.636        0.000                      0                  172        0.258        0.000                      0                  172      499.506        0.000                       0                    70  
  clkfbout_clk_pll                                                                                                                                                    14.171        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_d_clk          clk_64mhz_clk_pll        8.457        0.000                      0                   86        0.667        0.000                      0                   86  
clk_64mhz_clk_pll  adc_d_clk                4.135        0.000                      0                   99        0.052        0.000                      0                   99  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_clk_pll
  To Clock:  clk_64mhz_clk_pll

Setup :           96  Failing Endpoints,  Worst Slack       -1.771ns,  Total Violation     -110.649ns
Hold  :           30  Failing Endpoints,  Worst Slack       -0.421ns,  Total Violation      -11.048ns
PW    :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.771ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[14]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 3.989ns (66.156%)  route 2.041ns (33.844%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          2.041     0.120    DQ_IOBUF[14]_inst/T
    M16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.533     3.653 r  DQ_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.653    DQ[14]
    M16                                                               r  DQ[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.653    
  -------------------------------------------------------------------
                         slack                                 -1.771    

Slack (VIOLATED) :        -1.724ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[13]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 4.003ns (66.902%)  route 1.980ns (33.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.980     0.059    DQ_IOBUF[13]_inst/T
    P18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547     3.606 r  DQ_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.606    DQ[13]
    P18                                                               r  DQ[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.606    
  -------------------------------------------------------------------
                         slack                                 -1.724    

Slack (VIOLATED) :        -1.677ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[15]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 3.991ns (67.232%)  route 1.945ns (32.768%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.945     0.024    DQ_IOBUF[15]_inst/T
    M17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.535     3.559 r  DQ_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.559    DQ[15]
    M17                                                               r  DQ[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.559    
  -------------------------------------------------------------------
                         slack                                 -1.677    

Slack (VIOLATED) :        -1.675ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[12]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 4.006ns (67.511%)  route 1.928ns (32.489%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.928     0.007    DQ_IOBUF[12]_inst/T
    P14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.550     3.557 r  DQ_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.557    DQ[12]
    P14                                                               r  DQ[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                 -1.675    

Slack (VIOLATED) :        -1.673ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[1]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 4.013ns (67.665%)  route 1.918ns (32.335%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.918    -0.003    DQ_IOBUF[1]_inst/T
    K18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.557     3.554 r  DQ_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.554    DQ[1]
    K18                                                               r  DQ[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                 -1.673    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[0]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 4.009ns (67.616%)  route 1.920ns (32.384%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.920    -0.001    DQ_IOBUF[0]_inst/T
    K17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553     3.552 r  DQ_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.552    DQ[0]
    K17                                                               r  DQ[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.646ns  (required time - arrival time)
  Source:                 adc1/m_filter2/d_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/avg_filter2/d_acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        16.978ns  (logic 7.564ns (44.552%)  route 9.414ns (55.448%))
  Logic Levels:           25  (CARRY4=15 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 13.559 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.634    -2.379    adc1/m_filter2/clk_64mhz
    SLICE_X6Y42          FDRE                                         r  adc1/m_filter2/d_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -1.861 r  adc1/m_filter2/d_reg[0][1]/Q
                         net (fo=9, routed)           0.850    -1.011    adc1/m_filter2/s1_0/Q[1]
    SLICE_X6Y43          LUT4 (Prop_lut4_I2_O)        0.124    -0.887 r  adc1/m_filter2/s1_0/dout_01_carry_i_8__10/O
                         net (fo=1, routed)           0.000    -0.887    adc1/m_filter2/s1_0/dout_01_carry_i_8__10_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.374 r  adc1/m_filter2/s1_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.374    adc1/m_filter2/s1_0/dout_01_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    -0.145 r  adc1/m_filter2/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         1.021     0.876    adc1/m_filter2/s1_0/CO[0]
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.310     1.186 r  adc1/m_filter2/s1_0/dout_01_carry_i_27__4/O
                         net (fo=6, routed)           0.830     2.016    adc1/m_filter2/s1_1/dout_01_carry_i_4__14
    SLICE_X5Y45          LUT5 (Prop_lut5_I0_O)        0.124     2.140 r  adc1/m_filter2/s1_1/dout_01_carry_i_8__11/O
                         net (fo=1, routed)           0.000     2.140    adc1/m_filter2/s2_0/dout_01_carry__0_0[0]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.672 r  adc1/m_filter2/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     2.672    adc1/m_filter2/s2_0/dout_01_carry_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.900 r  adc1/m_filter2/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.763     3.663    adc1/m_filter2/s1_1/dout_01_carry__0_i_1__14[0]
    SLICE_X1Y45          LUT5 (Prop_lut5_I4_O)        0.313     3.976 f  adc1/m_filter2/s1_1/dout_01_carry_i_18__9/O
                         net (fo=1, routed)           0.427     4.404    adc1/m_filter2/s1_0/dout_01_carry_8
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.528 r  adc1/m_filter2/s1_0/dout_01_carry_i_4__14/O
                         net (fo=1, routed)           0.978     5.506    adc1/m_filter2/s3_0/dout_01_carry__0_0[0]
    SLICE_X6Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.056 r  adc1/m_filter2/s3_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     6.056    adc1/m_filter2/s3_0/dout_01_carry_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.285 r  adc1/m_filter2/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.672     6.956    adc1/m_filter2/s1_1/d_acc0_carry__2_i_7__0_7[0]
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.310     7.266 r  adc1/m_filter2/s1_1/dout_01_carry_i_18__8/O
                         net (fo=3, routed)           0.831     8.098    adc1/m_filter2/s1_1/dout_01_carry_i_18__8_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.222 r  adc1/m_filter2/s1_1/dout_01_carry_i_4__15/O
                         net (fo=1, routed)           0.494     8.716    adc1/m_filter2/s4_0/dout_01_carry__0_0[0]
    SLICE_X8Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.266 r  adc1/m_filter2/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     9.266    adc1/m_filter2/s4_0/dout_01_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.495 f  adc1/m_filter2/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.797    10.292    adc1/m_filter2/s1_0/dout_01_carry__0_i_1__16_2[0]
    SLICE_X9Y45          LUT6 (Prop_lut6_I5_O)        0.310    10.602 r  adc1/m_filter2/s1_0/dout_01_carry_i_10__10/O
                         net (fo=2, routed)           1.062    11.663    adc1/m_filter2/s1_1/dout_01_carry_10
    SLICE_X10Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  adc1/m_filter2/s1_1/dout_01_carry_i_5__16/O
                         net (fo=1, routed)           0.000    11.787    adc1/m_filter2/s5/dout_01_carry__0_1[3]
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.163 r  adc1/m_filter2/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    12.163    adc1/m_filter2/s5/dout_01_carry_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.392 r  adc1/m_filter2/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.688    13.080    adc1/m_filter2/s1_1/CO[0]
    SLICE_X9Y46          LUT6 (Prop_lut6_I1_O)        0.310    13.390 r  adc1/m_filter2/s1_1/d_acc0_carry_i_8__0/O
                         net (fo=1, routed)           0.000    13.390    adc1/avg_filter2/S[0]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.922 r  adc1/avg_filter2/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.922    adc1/avg_filter2/d_acc0_carry_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.036 r  adc1/avg_filter2/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.036    adc1/avg_filter2/d_acc0_carry__0_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.150 r  adc1/avg_filter2/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.150    adc1/avg_filter2/d_acc0_carry__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.264 r  adc1/avg_filter2/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    14.265    adc1/avg_filter2/d_acc0_carry__2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.599 r  adc1/avg_filter2/d_acc0_carry__3/O[1]
                         net (fo=1, routed)           0.000    14.599    adc1/avg_filter2/d_acc0_carry__3_n_6
    SLICE_X9Y50          FDRE                                         r  adc1/avg_filter2/d_acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.441    13.559    adc1/avg_filter2/clk_64mhz
    SLICE_X9Y50          FDRE                                         r  adc1/avg_filter2/d_acc_reg[17]/C
                         clock pessimism             -0.506    13.053    
                         clock uncertainty           -0.161    12.892    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)        0.062    12.954    adc1/avg_filter2/d_acc_reg[17]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                         -14.599    
  -------------------------------------------------------------------
                         slack                                 -1.646    

Slack (VIOLATED) :        -1.625ns  (required time - arrival time)
  Source:                 adc1/m_filter2/d_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/avg_filter2/d_acc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        16.957ns  (logic 7.543ns (44.483%)  route 9.414ns (55.517%))
  Logic Levels:           25  (CARRY4=15 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 13.559 - 15.625 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.634    -2.379    adc1/m_filter2/clk_64mhz
    SLICE_X6Y42          FDRE                                         r  adc1/m_filter2/d_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -1.861 r  adc1/m_filter2/d_reg[0][1]/Q
                         net (fo=9, routed)           0.850    -1.011    adc1/m_filter2/s1_0/Q[1]
    SLICE_X6Y43          LUT4 (Prop_lut4_I2_O)        0.124    -0.887 r  adc1/m_filter2/s1_0/dout_01_carry_i_8__10/O
                         net (fo=1, routed)           0.000    -0.887    adc1/m_filter2/s1_0/dout_01_carry_i_8__10_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.374 r  adc1/m_filter2/s1_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.374    adc1/m_filter2/s1_0/dout_01_carry_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    -0.145 r  adc1/m_filter2/s1_0/dout_01_carry__0/CO[2]
                         net (fo=105, routed)         1.021     0.876    adc1/m_filter2/s1_0/CO[0]
    SLICE_X7Y45          LUT3 (Prop_lut3_I2_O)        0.310     1.186 r  adc1/m_filter2/s1_0/dout_01_carry_i_27__4/O
                         net (fo=6, routed)           0.830     2.016    adc1/m_filter2/s1_1/dout_01_carry_i_4__14
    SLICE_X5Y45          LUT5 (Prop_lut5_I0_O)        0.124     2.140 r  adc1/m_filter2/s1_1/dout_01_carry_i_8__11/O
                         net (fo=1, routed)           0.000     2.140    adc1/m_filter2/s2_0/dout_01_carry__0_0[0]
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.672 r  adc1/m_filter2/s2_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     2.672    adc1/m_filter2/s2_0/dout_01_carry_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.900 r  adc1/m_filter2/s2_0/dout_01_carry__0/CO[2]
                         net (fo=147, routed)         0.763     3.663    adc1/m_filter2/s1_1/dout_01_carry__0_i_1__14[0]
    SLICE_X1Y45          LUT5 (Prop_lut5_I4_O)        0.313     3.976 f  adc1/m_filter2/s1_1/dout_01_carry_i_18__9/O
                         net (fo=1, routed)           0.427     4.404    adc1/m_filter2/s1_0/dout_01_carry_8
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.124     4.528 r  adc1/m_filter2/s1_0/dout_01_carry_i_4__14/O
                         net (fo=1, routed)           0.978     5.506    adc1/m_filter2/s3_0/dout_01_carry__0_0[0]
    SLICE_X6Y46          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     6.056 r  adc1/m_filter2/s3_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     6.056    adc1/m_filter2/s3_0/dout_01_carry_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     6.285 r  adc1/m_filter2/s3_0/dout_01_carry__0/CO[2]
                         net (fo=28, routed)          0.672     6.956    adc1/m_filter2/s1_1/d_acc0_carry__2_i_7__0_7[0]
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.310     7.266 r  adc1/m_filter2/s1_1/dout_01_carry_i_18__8/O
                         net (fo=3, routed)           0.831     8.098    adc1/m_filter2/s1_1/dout_01_carry_i_18__8_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.222 r  adc1/m_filter2/s1_1/dout_01_carry_i_4__15/O
                         net (fo=1, routed)           0.494     8.716    adc1/m_filter2/s4_0/dout_01_carry__0_0[0]
    SLICE_X8Y47          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.266 r  adc1/m_filter2/s4_0/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000     9.266    adc1/m_filter2/s4_0/dout_01_carry_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.495 f  adc1/m_filter2/s4_0/dout_01_carry__0/CO[2]
                         net (fo=45, routed)          0.797    10.292    adc1/m_filter2/s1_0/dout_01_carry__0_i_1__16_2[0]
    SLICE_X9Y45          LUT6 (Prop_lut6_I5_O)        0.310    10.602 r  adc1/m_filter2/s1_0/dout_01_carry_i_10__10/O
                         net (fo=2, routed)           1.062    11.663    adc1/m_filter2/s1_1/dout_01_carry_10
    SLICE_X10Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.787 r  adc1/m_filter2/s1_1/dout_01_carry_i_5__16/O
                         net (fo=1, routed)           0.000    11.787    adc1/m_filter2/s5/dout_01_carry__0_1[3]
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.163 r  adc1/m_filter2/s5/dout_01_carry/CO[3]
                         net (fo=1, routed)           0.000    12.163    adc1/m_filter2/s5/dout_01_carry_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.392 r  adc1/m_filter2/s5/dout_01_carry__0/CO[2]
                         net (fo=17, routed)          0.688    13.080    adc1/m_filter2/s1_1/CO[0]
    SLICE_X9Y46          LUT6 (Prop_lut6_I1_O)        0.310    13.390 r  adc1/m_filter2/s1_1/d_acc0_carry_i_8__0/O
                         net (fo=1, routed)           0.000    13.390    adc1/avg_filter2/S[0]
    SLICE_X9Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.922 r  adc1/avg_filter2/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.922    adc1/avg_filter2/d_acc0_carry_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.036 r  adc1/avg_filter2/d_acc0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.036    adc1/avg_filter2/d_acc0_carry__0_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.150 r  adc1/avg_filter2/d_acc0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.150    adc1/avg_filter2/d_acc0_carry__1_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.264 r  adc1/avg_filter2/d_acc0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    14.265    adc1/avg_filter2/d_acc0_carry__2_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.578 r  adc1/avg_filter2/d_acc0_carry__3/O[3]
                         net (fo=1, routed)           0.000    14.578    adc1/avg_filter2/d_acc0_carry__3_n_4
    SLICE_X9Y50          FDRE                                         r  adc1/avg_filter2/d_acc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.441    13.559    adc1/avg_filter2/clk_64mhz
    SLICE_X9Y50          FDRE                                         r  adc1/avg_filter2/d_acc_reg[19]/C
                         clock pessimism             -0.506    13.053    
                         clock uncertainty           -0.161    12.892    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)        0.062    12.954    adc1/avg_filter2/d_acc_reg[19]
  -------------------------------------------------------------------
                         required time                         12.954    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                 -1.625    

Slack (VIOLATED) :        -1.618ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[8]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 3.996ns (68.003%)  route 1.880ns (31.997%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.880    -0.041    DQ_IOBUF[8]_inst/T
    M13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.540     3.500 r  DQ_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.500    DQ[8]
    M13                                                               r  DQ[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.500    
  -------------------------------------------------------------------
                         slack                                 -1.618    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 slave_fifo/is_sending_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            DQ[4]
                            (output port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Max at Slow Process Corner
  Requirement:            7.813ns  (clk_64mhz_clk_pll fall@7.813ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 4.010ns (68.313%)  route 1.860ns (31.687%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -5.180ns = ( 2.633 - 7.813 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.636    -2.377    slave_fifo/clk_64mhz
    SLICE_X1Y40          FDSE                                         r  slave_fifo/is_sending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDSE (Prop_fdse_C_Q)         0.456    -1.921 f  slave_fifo/is_sending_reg/Q
                         net (fo=18, routed)          1.860    -0.061    DQ_IOBUF[4]_inst/T
    L18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554     3.493 r  DQ_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.493    DQ[4]
    L18                                                               r  DQ[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    P15                                               0.000     7.813 f  clk_in (IN)
                         net (fo=0)                   0.000     7.813    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     9.205 f  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    10.386    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     2.633 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         clock pessimism             -0.590     2.043    
                         clock uncertainty           -0.161     1.882    
                         output delay                -0.000     1.882    
  -------------------------------------------------------------------
                         required time                          1.882    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                 -1.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.421ns  (arrival time - required time)
  Source:                 D_2[2]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[2].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 1.368ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    K6                                                0.000    -3.180 r  D_2[2] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[2]
    K6                   IBUF (Prop_ibuf_I_O)         1.368    -1.812 r  adc2/adc/inst/pins[2].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.812    adc2/adc/inst/data_in_from_pins_int[2]
    ILOGIC_X1Y49         IDDR                                         r  adc2/adc/inst/pins[2].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.681    -2.332    adc2/adc/inst/clk_in
    ILOGIC_X1Y49         IDDR                                         r  adc2/adc/inst/pins[2].iddr_inst/C
                         clock pessimism              0.590    -1.743    
                         clock uncertainty            0.161    -1.582    
    ILOGIC_X1Y49         IDDR (Hold_iddr_C_D)         0.191    -1.391    adc2/adc/inst/pins[2].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.391    
                         arrival time                          -1.812    
  -------------------------------------------------------------------
                         slack                                 -0.421    

Slack (VIOLATED) :        -0.400ns  (arrival time - required time)
  Source:                 D_2[13]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[13].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 1.389ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    U8                                                0.000    -3.180 r  D_2[13] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[13]
    U8                   IBUF (Prop_ibuf_I_O)         1.389    -1.791 r  adc2/adc/inst/pins[13].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.791    adc2/adc/inst/data_in_from_pins_int[13]
    ILOGIC_X1Y0          IDDR                                         r  adc2/adc/inst/pins[13].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.681    -2.332    adc2/adc/inst/clk_in
    ILOGIC_X1Y0          IDDR                                         r  adc2/adc/inst/pins[13].iddr_inst/C
                         clock pessimism              0.590    -1.743    
                         clock uncertainty            0.161    -1.582    
    ILOGIC_X1Y0          IDDR (Hold_iddr_C_D)         0.191    -1.391    adc2/adc/inst/pins[13].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.391    
                         arrival time                          -1.791    
  -------------------------------------------------------------------
                         slack                                 -0.400    

Slack (VIOLATED) :        -0.396ns  (arrival time - required time)
  Source:                 D_2[1]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[1].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 1.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.338ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    N6                                                0.000    -3.180 r  D_2[1] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[1]
    N6                   IBUF (Prop_ibuf_I_O)         1.387    -1.793 r  adc2/adc/inst/pins[1].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.793    adc2/adc/inst/data_in_from_pins_int[1]
    ILOGIC_X1Y13         IDDR                                         r  adc2/adc/inst/pins[1].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.675    -2.338    adc2/adc/inst/clk_in
    ILOGIC_X1Y13         IDDR                                         r  adc2/adc/inst/pins[1].iddr_inst/C
                         clock pessimism              0.590    -1.749    
                         clock uncertainty            0.161    -1.588    
    ILOGIC_X1Y13         IDDR (Hold_iddr_C_D)         0.191    -1.397    adc2/adc/inst/pins[1].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -1.793    
  -------------------------------------------------------------------
                         slack                                 -0.396    

Slack (VIOLATED) :        -0.395ns  (arrival time - required time)
  Source:                 OTR_1
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/adc/inst/pins[14].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 1.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.346ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    K16                                               0.000    -3.180 r  OTR_1 (IN)
                         net (fo=0)                   0.000    -3.180    adc1/adc/inst/data_in_from_pins[14]
    K16                  IBUF (Prop_ibuf_I_O)         1.380    -1.799 r  adc1/adc/inst/pins[14].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.799    adc1/adc/inst/data_in_from_pins_int[14]
    ILOGIC_X0Y50         IDDR                                         r  adc1/adc/inst/pins[14].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.667    -2.346    adc1/adc/inst/clk_in
    ILOGIC_X0Y50         IDDR                                         r  adc1/adc/inst/pins[14].iddr_inst/C
                         clock pessimism              0.590    -1.756    
                         clock uncertainty            0.161    -1.595    
    ILOGIC_X0Y50         IDDR (Hold_iddr_C_D)         0.191    -1.404    adc1/adc/inst/pins[14].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.404    
                         arrival time                          -1.799    
  -------------------------------------------------------------------
                         slack                                 -0.395    

Slack (VIOLATED) :        -0.393ns  (arrival time - required time)
  Source:                 D_2[10]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[10].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 1.397ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    T8                                                0.000    -3.180 r  D_2[10] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[10]
    T8                   IBUF (Prop_ibuf_I_O)         1.397    -1.783 r  adc2/adc/inst/pins[10].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.783    adc2/adc/inst/data_in_from_pins_int[10]
    ILOGIC_X1Y1          IDDR                                         r  adc2/adc/inst/pins[10].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.681    -2.332    adc2/adc/inst/clk_in
    ILOGIC_X1Y1          IDDR                                         r  adc2/adc/inst/pins[10].iddr_inst/C
                         clock pessimism              0.590    -1.743    
                         clock uncertainty            0.161    -1.582    
    ILOGIC_X1Y1          IDDR (Hold_iddr_C_D)         0.191    -1.391    adc2/adc/inst/pins[10].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.391    
                         arrival time                          -1.783    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.391ns  (arrival time - required time)
  Source:                 D_2[0]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[0].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 1.392ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.338ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    M6                                                0.000    -3.180 r  D_2[0] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[0]
    M6                   IBUF (Prop_ibuf_I_O)         1.392    -1.788 r  adc2/adc/inst/pins[0].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.788    adc2/adc/inst/data_in_from_pins_int[0]
    ILOGIC_X1Y14         IDDR                                         r  adc2/adc/inst/pins[0].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.675    -2.338    adc2/adc/inst/clk_in
    ILOGIC_X1Y14         IDDR                                         r  adc2/adc/inst/pins[0].iddr_inst/C
                         clock pessimism              0.590    -1.749    
                         clock uncertainty            0.161    -1.588    
    ILOGIC_X1Y14         IDDR (Hold_iddr_C_D)         0.191    -1.397    adc2/adc/inst/pins[0].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.397    
                         arrival time                          -1.788    
  -------------------------------------------------------------------
                         slack                                 -0.391    

Slack (VIOLATED) :        -0.388ns  (arrival time - required time)
  Source:                 D_2[9]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[9].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 1.401ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.332ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    R8                                                0.000    -3.180 r  D_2[9] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[9]
    R8                   IBUF (Prop_ibuf_I_O)         1.401    -1.779 r  adc2/adc/inst/pins[9].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.779    adc2/adc/inst/data_in_from_pins_int[9]
    ILOGIC_X1Y2          IDDR                                         r  adc2/adc/inst/pins[9].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.681    -2.332    adc2/adc/inst/clk_in
    ILOGIC_X1Y2          IDDR                                         r  adc2/adc/inst/pins[9].iddr_inst/C
                         clock pessimism              0.590    -1.743    
                         clock uncertainty            0.161    -1.582    
    ILOGIC_X1Y2          IDDR (Hold_iddr_C_D)         0.191    -1.391    adc2/adc/inst/pins[9].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.391    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.388ns  (arrival time - required time)
  Source:                 D_2[5]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[5].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 1.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.335ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    R5                                                0.000    -3.180 r  D_2[5] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[5]
    R5                   IBUF (Prop_ibuf_I_O)         1.398    -1.782 r  adc2/adc/inst/pins[5].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.782    adc2/adc/inst/data_in_from_pins_int[5]
    ILOGIC_X1Y11         IDDR                                         r  adc2/adc/inst/pins[5].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.678    -2.335    adc2/adc/inst/clk_in
    ILOGIC_X1Y11         IDDR                                         r  adc2/adc/inst/pins[5].iddr_inst/C
                         clock pessimism              0.590    -1.746    
                         clock uncertainty            0.161    -1.585    
    ILOGIC_X1Y11         IDDR (Hold_iddr_C_D)         0.191    -1.394    adc2/adc/inst/pins[5].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.394    
                         arrival time                          -1.782    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.384ns  (arrival time - required time)
  Source:                 D_2[6]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[6].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 1.402ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.335ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    R6                                                0.000    -3.180 r  D_2[6] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[6]
    R6                   IBUF (Prop_ibuf_I_O)         1.402    -1.778 r  adc2/adc/inst/pins[6].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.778    adc2/adc/inst/data_in_from_pins_int[6]
    ILOGIC_X1Y12         IDDR                                         r  adc2/adc/inst/pins[6].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.678    -2.335    adc2/adc/inst/clk_in
    ILOGIC_X1Y12         IDDR                                         r  adc2/adc/inst/pins[6].iddr_inst/C
                         clock pessimism              0.590    -1.746    
                         clock uncertainty            0.161    -1.585    
    ILOGIC_X1Y12         IDDR (Hold_iddr_C_D)         0.191    -1.394    adc2/adc/inst/pins[6].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.394    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                 -0.384    

Slack (VIOLATED) :        -0.380ns  (arrival time - required time)
  Source:                 D_2[7]
                            (input port clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc2/adc/inst/pins[7].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 1.408ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.333ns
    Source Clock Delay      (SCD):    -5.180ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
  -------------------------------------------------------------------    -------------------
                         input delay                  2.000    -3.180    
    T6                                                0.000    -3.180 r  D_2[7] (IN)
                         net (fo=0)                   0.000    -3.180    adc2/adc/inst/data_in_from_pins[7]
    T6                   IBUF (Prop_ibuf_I_O)         1.408    -1.772 r  adc2/adc/inst/pins[7].ibuf_inst/O
                         net (fo=1, routed)           0.000    -1.772    adc2/adc/inst/data_in_from_pins_int[7]
    ILOGIC_X1Y3          IDDR                                         r  adc2/adc/inst/pins[7].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.680    -2.333    adc2/adc/inst/clk_in
    ILOGIC_X1Y3          IDDR                                         r  adc2/adc/inst/pins[7].iddr_inst/C
                         clock pessimism              0.590    -1.744    
                         clock uncertainty            0.161    -1.583    
    ILOGIC_X1Y3          IDDR (Hold_iddr_C_D)         0.191    -1.392    adc2/adc/inst/pins[7].iddr_inst
  -------------------------------------------------------------------
                         required time                          1.392    
                         arrival time                          -1.772    
  -------------------------------------------------------------------
                         slack                                 -0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_64mhz_clk_pll
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.625      12.681     RAMB18_X0Y12    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.625      12.681     RAMB18_X0Y12    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y3     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y3     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y4     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y4     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0   clk_gen/inst/clkout1_buf/I
Min Period        n/a     IDDR/C              n/a            1.474         15.625      14.151     ILOGIC_X1Y0     adc2/adc/inst/pins[13].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         15.625      14.151     ILOGIC_X1Y8     adc2/adc/inst/pins[14].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         15.625      14.151     ILOGIC_X1Y13    adc2/adc/inst/pins[1].iddr_inst/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.625      144.375    PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X12Y20    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X12Y20    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X14Y41    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X14Y41    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X0Y18     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X0Y18     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X0Y18     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X0Y18     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X9Y18     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X9Y18     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X14Y41    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X14Y41    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X12Y20    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X12Y20    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X11Y42    adc1/avg_filter1/d_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X11Y42    adc1/avg_filter1/d_out_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X11Y42    adc1/avg_filter1/d_out_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X11Y42    adc1/avg_filter1/d_out_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X3Y27     config_man/config_bit_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.813       7.313      SLICE_X3Y27     config_man/config_bit_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_d_clk
  To Clock:  adc_d_clk

Setup :            0  Failing Endpoints,  Worst Slack      994.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             994.636ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.967ns (38.743%)  route 3.110ns (61.257%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.347ns = ( 1000.359 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.224ns
    Clock Pessimism Removal (CPR):    -0.156ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.549     0.224    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y25         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     0.702 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           1.288     1.990    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.295     2.285 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000     2.285    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1_reg[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.835 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     2.844    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_3
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.115 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           1.096     4.211    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/comp1
    SLICE_X10Y26         LUT6 (Prop_lut6_I1_O)        0.373     4.584 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.717     5.301    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2_n_0
    SLICE_X11Y26         FDSE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.436  1000.359    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X11Y26         FDSE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.156  1000.203    
                         clock uncertainty           -0.161  1000.042    
    SLICE_X11Y26         FDSE (Setup_fdse_C_D)       -0.105   999.937    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                        999.937    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                994.636    

Slack (MET) :             994.693ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.967ns (39.216%)  route 3.049ns (60.784%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.347ns = ( 1000.359 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.224ns
    Clock Pessimism Removal (CPR):    -0.156ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.549     0.224    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y25         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.478     0.702 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           1.288     1.990    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.295     2.285 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000     2.285    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/v1_reg[1]
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.835 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     2.844    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_3
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.115 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           1.096     4.211    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/comp1
    SLICE_X10Y26         LUT6 (Prop_lut6_I1_O)        0.373     4.584 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.656     5.240    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2_n_0
    SLICE_X11Y26         FDSE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.436  1000.359    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X11Y26         FDSE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.156  1000.203    
                         clock uncertainty           -0.161  1000.042    
    SLICE_X11Y26         FDSE (Setup_fdse_C_D)       -0.109   999.933    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                        999.933    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                994.693    

Slack (MET) :             994.734ns  (required time - arrival time)
  Source:                 trigger/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/trigged_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 2.243ns (43.364%)  route 2.929ns (56.636%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 1000.361 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.231ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.556     0.231    trigger/adc_d_clk
    SLICE_X13Y20         FDRE                                         r  trigger/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.419     0.650 r  trigger/counter_reg[6]/Q
                         net (fo=1, routed)           0.637     1.287    trigger/counter_reg_n_0_[6]
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     2.119 r  trigger/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.119    trigger/counter_reg[8]_i_2_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.338 f  trigger/counter_reg[12]_i_2/O[0]
                         net (fo=3, routed)           1.015     3.353    trigger/counter_reg[12]_i_2_n_7
    SLICE_X15Y20         LUT2 (Prop_lut2_I1_O)        0.323     3.676 r  trigger/FSM_sequential_trig_state[1]_i_14/O
                         net (fo=1, routed)           0.436     4.112    trigger/FSM_sequential_trig_state[1]_i_14_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I4_O)        0.326     4.438 f  trigger/FSM_sequential_trig_state[1]_i_4/O
                         net (fo=3, routed)           0.841     5.279    trigger/FSM_sequential_trig_state[1]_i_4_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.403 r  trigger/trigged_i_1/O
                         net (fo=1, routed)           0.000     5.403    trigger/trigged_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  trigger/trigged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.438  1000.361    trigger/adc_d_clk
    SLICE_X12Y21         FDRE                                         r  trigger/trigged_reg/C
                         clock pessimism             -0.142  1000.219    
                         clock uncertainty           -0.161  1000.058    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.079  1000.137    trigger/trigged_reg
  -------------------------------------------------------------------
                         required time                       1000.137    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                994.734    

Slack (MET) :             994.968ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 1.796ns (37.521%)  route 2.991ns (62.479%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.344ns = ( 1000.356 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.226ns
    Clock Pessimism Removal (CPR):    -0.156ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.551     0.226    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y26         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     0.744 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           1.298     2.042    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.124     2.166 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     2.166    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1_reg_0[1]
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.699 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.699    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/carrynet_3
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.953 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.841     3.793    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/comp1
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.367     4.160 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.852     5.013    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X12Y24         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.433  1000.356    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X12Y24         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.156  1000.200    
                         clock uncertainty           -0.161  1000.039    
    SLICE_X12Y24         FDRE (Setup_fdre_C_D)       -0.058   999.981    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                        999.981    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                994.968    

Slack (MET) :             995.039ns  (required time - arrival time)
  Source:                 trigger/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/FSM_sequential_trig_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 1.990ns (40.910%)  route 2.874ns (59.090%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 1000.361 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.232ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.557     0.232    trigger/adc_d_clk
    SLICE_X15Y19         FDRE                                         r  trigger/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.456     0.688 r  trigger/counter_reg[2]/Q
                         net (fo=1, routed)           0.491     1.179    trigger/counter_reg_n_0_[2]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.836 r  trigger/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.836    trigger/counter_reg[4]_i_2_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.159 r  trigger/counter_reg[8]_i_2/O[1]
                         net (fo=3, routed)           0.812     2.972    trigger/counter_reg[8]_i_2_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.306     3.278 f  trigger/FSM_sequential_trig_state[0]_i_6/O
                         net (fo=1, routed)           0.959     4.236    trigger/FSM_sequential_trig_state[0]_i_6_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I4_O)        0.124     4.360 r  trigger/FSM_sequential_trig_state[0]_i_2/O
                         net (fo=2, routed)           0.612     4.972    trigger/FSM_sequential_trig_state[0]_i_2_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.096 r  trigger/FSM_sequential_trig_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.096    trigger/FSM_sequential_trig_state[0]_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  trigger/FSM_sequential_trig_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.438  1000.361    trigger/adc_d_clk
    SLICE_X12Y21         FDRE                                         r  trigger/FSM_sequential_trig_state_reg[0]/C
                         clock pessimism             -0.142  1000.219    
                         clock uncertainty           -0.161  1000.058    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.077  1000.135    trigger/FSM_sequential_trig_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1000.135    
                         arrival time                          -5.096    
  -------------------------------------------------------------------
                         slack                                995.039    

Slack (MET) :             995.139ns  (required time - arrival time)
  Source:                 trigger/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/FSM_sequential_trig_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 2.243ns (47.028%)  route 2.526ns (52.972%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 1000.361 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.231ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.556     0.231    trigger/adc_d_clk
    SLICE_X13Y20         FDRE                                         r  trigger/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.419     0.650 r  trigger/counter_reg[6]/Q
                         net (fo=1, routed)           0.637     1.287    trigger/counter_reg_n_0_[6]
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     2.119 r  trigger/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.119    trigger/counter_reg[8]_i_2_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.338 f  trigger/counter_reg[12]_i_2/O[0]
                         net (fo=3, routed)           1.015     3.353    trigger/counter_reg[12]_i_2_n_7
    SLICE_X15Y20         LUT2 (Prop_lut2_I1_O)        0.323     3.676 r  trigger/FSM_sequential_trig_state[1]_i_14/O
                         net (fo=1, routed)           0.436     4.112    trigger/FSM_sequential_trig_state[1]_i_14_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I4_O)        0.326     4.438 f  trigger/FSM_sequential_trig_state[1]_i_4/O
                         net (fo=3, routed)           0.438     4.876    trigger/FSM_sequential_trig_state[1]_i_4_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.000 r  trigger/FSM_sequential_trig_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.000    trigger/FSM_sequential_trig_state[1]_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  trigger/FSM_sequential_trig_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.438  1000.361    trigger/adc_d_clk
    SLICE_X12Y21         FDRE                                         r  trigger/FSM_sequential_trig_state_reg[1]/C
                         clock pessimism             -0.142  1000.219    
                         clock uncertainty           -0.161  1000.058    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.081  1000.139    trigger/FSM_sequential_trig_state_reg[1]
  -------------------------------------------------------------------
                         required time                       1000.139    
                         arrival time                          -5.000    
  -------------------------------------------------------------------
                         slack                                995.139    

Slack (MET) :             995.175ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.796ns (39.449%)  route 2.757ns (60.551%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.347ns = ( 1000.359 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.226ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.551     0.226    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y26         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518     0.744 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           1.298     2.042    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.124     2.166 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[1].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     2.166    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/v1_reg_0[1]
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.699 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.699    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/carrynet_3
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.953 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.841     3.793    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/comp1
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.367     4.160 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.618     4.779    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X11Y26         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.436  1000.359    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X11Y26         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.143  1000.216    
                         clock uncertainty           -0.161  1000.055    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)       -0.101   999.954    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                        999.954    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                995.175    

Slack (MET) :             995.332ns  (required time - arrival time)
  Source:                 trigger/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.573ns  (logic 1.990ns (43.513%)  route 2.583ns (56.487%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 1000.361 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.232ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.557     0.232    trigger/adc_d_clk
    SLICE_X15Y19         FDRE                                         r  trigger/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.456     0.688 r  trigger/counter_reg[2]/Q
                         net (fo=1, routed)           0.491     1.179    trigger/counter_reg_n_0_[2]
    SLICE_X14Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.836 r  trigger/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.836    trigger/counter_reg[4]_i_2_n_0
    SLICE_X14Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.159 r  trigger/counter_reg[8]_i_2/O[1]
                         net (fo=3, routed)           0.812     2.972    trigger/counter_reg[8]_i_2_n_6
    SLICE_X13Y20         LUT2 (Prop_lut2_I1_O)        0.306     3.278 f  trigger/FSM_sequential_trig_state[0]_i_6/O
                         net (fo=1, routed)           0.959     4.236    trigger/FSM_sequential_trig_state[0]_i_6_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I4_O)        0.124     4.360 r  trigger/FSM_sequential_trig_state[0]_i_2/O
                         net (fo=2, routed)           0.321     4.681    trigger/FSM_sequential_trig_state[0]_i_2_n_0
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.124     4.805 r  trigger/rd_en_i_1/O
                         net (fo=1, routed)           0.000     4.805    trigger/rd_en_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  trigger/rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.438  1000.361    trigger/adc_d_clk
    SLICE_X12Y21         FDRE                                         r  trigger/rd_en_reg/C
                         clock pessimism             -0.142  1000.219    
                         clock uncertainty           -0.161  1000.058    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.079  1000.137    trigger/rd_en_reg
  -------------------------------------------------------------------
                         required time                       1000.137    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                995.332    

Slack (MET) :             996.245ns  (required time - arrival time)
  Source:                 trigger/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 1.936ns (52.588%)  route 1.745ns (47.412%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 1000.362 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.231ns
    Clock Pessimism Removal (CPR):    -0.119ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.556     0.231    trigger/adc_d_clk
    SLICE_X13Y20         FDRE                                         r  trigger/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.419     0.650 r  trigger/counter_reg[6]/Q
                         net (fo=1, routed)           0.637     1.287    trigger/counter_reg_n_0_[6]
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     2.119 r  trigger/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.119    trigger/counter_reg[8]_i_2_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.236 r  trigger/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.236    trigger/counter_reg[12]_i_2_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.475 r  trigger/counter_reg[15]_i_3/O[2]
                         net (fo=3, routed)           1.108     3.583    trigger/counter_reg[15]_i_3_n_5
    SLICE_X13Y20         LUT4 (Prop_lut4_I1_O)        0.329     3.912 r  trigger/counter[15]_i_2/O
                         net (fo=1, routed)           0.000     3.912    trigger/counter[15]_i_2_n_0
    SLICE_X13Y20         FDRE                                         r  trigger/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.439  1000.362    trigger/adc_d_clk
    SLICE_X13Y20         FDRE                                         r  trigger/counter_reg[15]/C
                         clock pessimism             -0.119  1000.243    
                         clock uncertainty           -0.161  1000.082    
    SLICE_X13Y20         FDRE (Setup_fdre_C_D)        0.075  1000.157    trigger/counter_reg[15]
  -------------------------------------------------------------------
                         required time                       1000.157    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                996.245    

Slack (MET) :             996.363ns  (required time - arrival time)
  Source:                 trigger/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.012ns  (adc_d_clk rise@1000.012ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.880ns (53.777%)  route 1.616ns (46.223%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 1000.362 - 1000.012 ) 
    Source Clock Delay      (SCD):    0.231ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.556     0.231    trigger/adc_d_clk
    SLICE_X13Y20         FDRE                                         r  trigger/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.419     0.650 r  trigger/counter_reg[6]/Q
                         net (fo=1, routed)           0.637     1.287    trigger/counter_reg_n_0_[6]
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.832     2.119 r  trigger/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.119    trigger/counter_reg[8]_i_2_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.442 r  trigger/counter_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.979     3.421    trigger/counter_reg[12]_i_2_n_6
    SLICE_X15Y20         LUT4 (Prop_lut4_I1_O)        0.306     3.727 r  trigger/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     3.727    trigger/counter[10]_i_1_n_0
    SLICE_X15Y20         FDRE                                         r  trigger/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.439  1000.362    trigger/adc_d_clk
    SLICE_X15Y20         FDRE                                         r  trigger/counter_reg[10]/C
                         clock pessimism             -0.142  1000.220    
                         clock uncertainty           -0.161  1000.059    
    SLICE_X15Y20         FDRE (Setup_fdre_C_D)        0.031  1000.090    trigger/counter_reg[10]
  -------------------------------------------------------------------
                         required time                       1000.090    
                         arrival time                          -3.727    
  -------------------------------------------------------------------
                         slack                                996.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.185%)  route 0.191ns (53.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.553     0.374    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y25         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     0.538 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.191     0.729    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[5]
    SLICE_X10Y26         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     0.934    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y26         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.526     0.408    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.063     0.471    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.141ns (26.298%)  route 0.395ns (73.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.553     0.374    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y24         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.515 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/Q
                         net (fo=5, routed)           0.395     0.910    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[8]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.526     0.454    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.637    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.658%)  route 0.203ns (61.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     0.375    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y23         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.128     0.503 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=5, routed)           0.203     0.706    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7]
    SLICE_X11Y23         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     0.934    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y23         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.526     0.408    
    SLICE_X11Y23         FDRE (Hold_fdre_C_D)         0.024     0.432    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.432    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.043%)  route 0.400ns (73.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.553     0.374    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y24         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     0.515 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/Q
                         net (fo=5, routed)           0.400     0.916    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[9]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.526     0.454    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.637    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.128ns (26.210%)  route 0.360ns (73.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     0.375    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y23         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.128     0.503 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/Q
                         net (fo=5, routed)           0.360     0.864    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.526     0.454    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     0.584    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.085%)  route 0.421ns (74.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     0.375    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y23         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     0.516 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=5, routed)           0.421     0.937    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.526     0.454    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.637    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.387%)  route 0.394ns (70.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.976ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y22         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.164     0.541 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=5, routed)           0.394     0.935    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.863     0.976    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.526     0.451    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.634    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.128ns (24.777%)  route 0.389ns (75.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     0.375    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y23         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.128     0.503 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/Q
                         net (fo=5, routed)           0.389     0.892    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.526     0.454    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     0.584    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.184ns (44.312%)  route 0.231ns (55.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.934ns
    Source Clock Delay      (SCD):    0.375ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     0.375    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y23         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.516 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/Q
                         net (fo=4, routed)           0.231     0.747    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X13Y23         LUT5 (Prop_lut5_I3_O)        0.043     0.790 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.790    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[9]
    SLICE_X13Y23         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.821     0.934    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y23         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C
                         clock pessimism             -0.559     0.375    
    SLICE_X13Y23         FDRE (Hold_fdre_C_D)         0.107     0.482    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.208ns (47.133%)  route 0.233ns (52.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.933ns
    Source Clock Delay      (SCD):    0.374ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.553     0.374    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y25         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164     0.538 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.233     0.772    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X12Y25         LUT5 (Prop_lut5_I3_O)        0.044     0.816 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.816    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[4]
    SLICE_X12Y25         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.820     0.933    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y25         FDRE                                         r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.559     0.374    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.131     0.505    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_d_clk
Waveform(ns):       { 0.000 500.006 }
Period(ns):         1000.012
Sources:            { adc_d_clk_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.012    997.436    RAMB36_X0Y7    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         1000.012    997.436    RAMB36_X0Y7    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.012    997.436    RAMB36_X0Y5    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         1000.012    997.436    RAMB36_X0Y5    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         1000.012    997.857    BUFGCTRL_X0Y1  adc_d_clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         1000.012    999.012    SLICE_X13Y20   trigger/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.012    999.012    SLICE_X15Y20   trigger/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.012    999.012    SLICE_X15Y21   trigger/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.012    999.012    SLICE_X15Y21   trigger/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         1000.012    999.012    SLICE_X15Y21   trigger/counter_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         500.006     499.506    SLICE_X11Y26   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         500.006     499.506    SLICE_X11Y26   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X10Y26   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X10Y26   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X10Y26   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X11Y26   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X11Y23   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X11Y23   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X11Y23   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X11Y23   trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X13Y20   trigger/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X13Y20   trigger/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y20   trigger/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y20   trigger/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y21   trigger/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y21   trigger/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y21   trigger/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X15Y21   trigger/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X13Y20   trigger/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.006     499.506    SLICE_X13Y20   trigger/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         38.462      36.307     BUFGCTRL_X0Y2   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X0Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_d_clk
  To Clock:  clk_64mhz_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 2.454ns (60.713%)  route 1.588ns (39.287%))
  Logic Levels:           0  
  Clock Path Skew:        -2.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 13.556 - 15.625 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.607     0.281    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      2.454     2.735 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=1, routed)           1.588     4.323    packetizer_inst/d_in[51]
    SLICE_X11Y27         FDRE                                         r  packetizer_inst/latched_input_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.437    13.556    packetizer_inst/clk_64mhz
    SLICE_X11Y27         FDRE                                         r  packetizer_inst/latched_input_reg[51]/C
                         clock pessimism             -0.506    13.049    
                         clock uncertainty           -0.161    12.888    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)       -0.108    12.780    packetizer_inst/latched_input_reg[51]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.680ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 2.454ns (63.545%)  route 1.408ns (36.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 13.562 - 15.625 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.607     0.281    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      2.454     2.735 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[28]
                         net (fo=1, routed)           1.408     4.143    packetizer_inst/d_in[61]
    SLICE_X10Y32         FDRE                                         r  packetizer_inst/latched_input_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.443    13.562    packetizer_inst/clk_64mhz
    SLICE_X10Y32         FDRE                                         r  packetizer_inst/latched_input_reg[61]/C
                         clock pessimism             -0.506    13.055    
                         clock uncertainty           -0.161    12.894    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)       -0.071    12.823    packetizer_inst/latched_input_reg[61]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                  8.680    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 2.454ns (63.727%)  route 1.397ns (36.273%))
  Logic Levels:           0  
  Clock Path Skew:        -2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 13.560 - 15.625 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.607     0.281    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     2.735 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           1.397     4.132    packetizer_inst/d_in[44]
    SLICE_X10Y31         FDRE                                         r  packetizer_inst/latched_input_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.441    13.560    packetizer_inst/clk_64mhz
    SLICE_X10Y31         FDRE                                         r  packetizer_inst/latched_input_reg[44]/C
                         clock pessimism             -0.506    13.053    
                         clock uncertainty           -0.161    12.892    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)       -0.063    12.829    packetizer_inst/latched_input_reg[44]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.733ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 2.454ns (64.300%)  route 1.362ns (35.700%))
  Logic Levels:           0  
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 13.562 - 15.625 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.607     0.281    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.735 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           1.362     4.098    packetizer_inst/d_in[48]
    SLICE_X10Y32         FDRE                                         r  packetizer_inst/latched_input_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.443    13.562    packetizer_inst/clk_64mhz
    SLICE_X10Y32         FDRE                                         r  packetizer_inst/latched_input_reg[48]/C
                         clock pessimism             -0.506    13.055    
                         clock uncertainty           -0.161    12.894    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)       -0.063    12.831    packetizer_inst/latched_input_reg[48]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                          -4.098    
  -------------------------------------------------------------------
                         slack                                  8.733    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 2.454ns (64.493%)  route 1.351ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 13.562 - 15.625 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.607     0.281    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     2.735 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           1.351     4.086    packetizer_inst/d_in[46]
    SLICE_X10Y32         FDRE                                         r  packetizer_inst/latched_input_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.443    13.562    packetizer_inst/clk_64mhz
    SLICE_X10Y32         FDRE                                         r  packetizer_inst/latched_input_reg[46]/C
                         clock pessimism             -0.506    13.055    
                         clock uncertainty           -0.161    12.894    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)       -0.056    12.838    packetizer_inst/latched_input_reg[46]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 2.454ns (65.219%)  route 1.309ns (34.781%))
  Logic Levels:           0  
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 13.562 - 15.625 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.607     0.281    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.735 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=1, routed)           1.309     4.044    packetizer_inst/d_in[47]
    SLICE_X10Y32         FDRE                                         r  packetizer_inst/latched_input_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.443    13.562    packetizer_inst/clk_64mhz
    SLICE_X10Y32         FDRE                                         r  packetizer_inst/latched_input_reg[47]/C
                         clock pessimism             -0.506    13.055    
                         clock uncertainty           -0.161    12.894    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)       -0.061    12.833    packetizer_inst/latched_input_reg[47]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                          -4.044    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.798ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 2.454ns (66.168%)  route 1.255ns (33.832%))
  Logic Levels:           0  
  Clock Path Skew:        -2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 13.559 - 15.625 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.607     0.281    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[29])
                                                      2.454     2.735 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[29]
                         net (fo=1, routed)           1.255     3.990    packetizer_inst/d_in[62]
    SLICE_X11Y29         FDRE                                         r  packetizer_inst/latched_input_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.440    13.559    packetizer_inst/clk_64mhz
    SLICE_X11Y29         FDRE                                         r  packetizer_inst/latched_input_reg[62]/C
                         clock pessimism             -0.506    13.052    
                         clock uncertainty           -0.161    12.891    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)       -0.103    12.788    packetizer_inst/latched_input_reg[62]
  -------------------------------------------------------------------
                         required time                         12.788    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                  8.798    

Slack (MET) :             8.809ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 2.454ns (65.968%)  route 1.266ns (34.032%))
  Logic Levels:           0  
  Clock Path Skew:        -2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 13.558 - 15.625 ) 
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.594     0.268    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     2.722 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.266     3.988    packetizer_inst/d_in[16]
    SLICE_X11Y21         FDRE                                         r  packetizer_inst/latched_input_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.439    13.558    packetizer_inst/clk_64mhz
    SLICE_X11Y21         FDRE                                         r  packetizer_inst/latched_input_reg[16]/C
                         clock pessimism             -0.506    13.051    
                         clock uncertainty           -0.161    12.890    
    SLICE_X11Y21         FDRE (Setup_fdre_C_D)       -0.093    12.797    packetizer_inst/latched_input_reg[16]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  8.809    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 2.454ns (65.837%)  route 1.273ns (34.163%))
  Logic Levels:           0  
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 13.558 - 15.625 ) 
    Source Clock Delay      (SCD):    0.281ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.607     0.281    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      2.454     2.735 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=1, routed)           1.273     4.009    packetizer_inst/d_in[52]
    SLICE_X9Y19          FDRE                                         r  packetizer_inst/latched_input_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.439    13.558    packetizer_inst/clk_64mhz
    SLICE_X9Y19          FDRE                                         r  packetizer_inst/latched_input_reg[52]/C
                         clock pessimism             -0.506    13.051    
                         clock uncertainty           -0.161    12.890    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)       -0.062    12.828    packetizer_inst/latched_input_reg[52]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -4.009    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/latched_input_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_64mhz_clk_pll rise@15.625ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 2.454ns (65.624%)  route 1.285ns (34.376%))
  Logic Levels:           0  
  Clock Path Skew:        -2.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 13.553 - 15.625 ) 
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.594     0.268    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.722 r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           1.285     4.008    packetizer_inst/d_in[14]
    SLICE_X10Y24         FDRE                                         r  packetizer_inst/latched_input_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    P15                                               0.000    15.625 r  clk_in (IN)
                         net (fo=0)                   0.000    15.625    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393    17.018 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    18.199    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    10.445 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    12.027    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.118 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.434    13.553    packetizer_inst/clk_64mhz
    SLICE_X10Y24         FDRE                                         r  packetizer_inst/latched_input_reg[14]/C
                         clock pessimism             -0.506    13.046    
                         clock uncertainty           -0.161    12.885    
    SLICE_X10Y24         FDRE (Setup_fdre_C_D)       -0.056    12.829    packetizer_inst/latched_input_reg[14]
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  8.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 adc_d_clk_reg/Q
                            (clock source 'adc_d_clk'  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/in_strb_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@500.006ns - adc_d_clk fall@500.006ns)
  Data Path Delay:        0.860ns  (logic 0.026ns (3.025%)  route 0.834ns (96.977%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns = ( 499.670 - 500.006 ) 
    Source Clock Delay      (SCD):    -0.421ns = ( 499.585 - 500.006 ) 
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk fall edge)
                                                    500.006   500.006 f  
    P15                                               0.000   500.006 r  clk_in (IN)
                         net (fo=0)                   0.000   500.006    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231   500.237 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   500.677    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326   498.352 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504   498.856    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   498.882 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563   499.444    ifclk_out_OBUF
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141   499.585 f  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216   499.802    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   499.828 f  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.617   500.445    packetizer_inst/adc_d_clk
    SLICE_X13Y18         FDRE                                         f  packetizer_inst/in_strb_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                    500.006   500.006 r  
    P15                                               0.000   500.006 r  clk_in (IN)
                         net (fo=0)                   0.000   500.006    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419   500.425 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481   500.906    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641   498.265 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550   498.814    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   498.843 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.827   499.670    packetizer_inst/clk_64mhz
    SLICE_X13Y18         FDRE                                         r  packetizer_inst/in_strb_d_reg/C
                         clock pessimism              0.038   499.708    
    SLICE_X13Y18         FDRE (Hold_fdre_C_D)         0.070   499.778    packetizer_inst/in_strb_d_reg
  -------------------------------------------------------------------
                         required time                       -499.778    
                         arrival time                         500.445    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 adc_d_clk_reg/Q
                            (clock source 'adc_d_clk'  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            adc_d_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.071ns (7.784%)  route 0.841ns (92.216%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.625     0.446    adc_d_clk_BUFG
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.491 r  adc_d_clk_i_1/O
                         net (fo=1, routed)           0.000     0.491    adc_d_clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  adc_d_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE                                         r  adc_d_clk_reg/C
                         clock pessimism              0.038    -0.293    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092    -0.201    adc_d_clk_reg
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/out_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.077%)  route 0.387ns (64.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/adc_d_clk
    SLICE_X12Y21         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     0.541 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           0.387     0.928    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X12Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.973 r  packetizer_inst/out_valid_i_1/O
                         net (fo=1, routed)           0.000     0.973    packetizer_inst/out_valid_i_1_n_0
    SLICE_X12Y18         FDRE                                         r  packetizer_inst/out_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.827    -0.336    packetizer_inst/clk_64mhz
    SLICE_X12Y18         FDRE                                         r  packetizer_inst/out_valid_reg/C
                         clock pessimism              0.038    -0.298    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.121    -0.177    packetizer_inst/out_valid_reg
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/main_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.254ns (31.363%)  route 0.556ns (68.637%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/adc_d_clk
    SLICE_X12Y21         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     0.541 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           0.362     0.903    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.948 r  packetizer_inst/main_state[2]_i_2__0/O
                         net (fo=1, routed)           0.194     1.142    packetizer_inst/main_state[2]_i_2__0_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I3_O)        0.045     1.187 r  packetizer_inst/main_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.187    packetizer_inst/main_state[2]_i_1__0_n_0
    SLICE_X12Y17         FDRE                                         r  packetizer_inst/main_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.828    -0.335    packetizer_inst/clk_64mhz
    SLICE_X12Y17         FDRE                                         r  packetizer_inst/main_state_reg[2]/C
                         clock pessimism              0.038    -0.297    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.120    -0.177    packetizer_inst/main_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.128%)  route 0.485ns (69.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/adc_d_clk
    SLICE_X12Y21         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     0.541 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           0.243     0.784    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.829 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          0.242     1.071    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  packetizer_inst/seq_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.825    -0.338    packetizer_inst/clk_64mhz
    SLICE_X9Y20          FDRE                                         r  packetizer_inst/seq_cnt_reg[0]/C
                         clock pessimism              0.038    -0.300    
    SLICE_X9Y20          FDRE (Hold_fdre_C_CE)       -0.039    -0.339    packetizer_inst/seq_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.128%)  route 0.485ns (69.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/adc_d_clk
    SLICE_X12Y21         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     0.541 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           0.243     0.784    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.829 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          0.242     1.071    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  packetizer_inst/seq_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.825    -0.338    packetizer_inst/clk_64mhz
    SLICE_X9Y20          FDRE                                         r  packetizer_inst/seq_cnt_reg[1]/C
                         clock pessimism              0.038    -0.300    
    SLICE_X9Y20          FDRE (Hold_fdre_C_CE)       -0.039    -0.339    packetizer_inst/seq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.128%)  route 0.485ns (69.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/adc_d_clk
    SLICE_X12Y21         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     0.541 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           0.243     0.784    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.829 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          0.242     1.071    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  packetizer_inst/seq_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.825    -0.338    packetizer_inst/clk_64mhz
    SLICE_X9Y20          FDRE                                         r  packetizer_inst/seq_cnt_reg[2]/C
                         clock pessimism              0.038    -0.300    
    SLICE_X9Y20          FDRE (Hold_fdre_C_CE)       -0.039    -0.339    packetizer_inst/seq_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.410ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/seq_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.209ns (30.128%)  route 0.485ns (69.872%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/adc_d_clk
    SLICE_X12Y21         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     0.541 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           0.243     0.784    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.045     0.829 r  packetizer_inst/seq_cnt[0]_i_1/O
                         net (fo=16, routed)          0.242     1.071    packetizer_inst/seq_cnt[0]_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  packetizer_inst/seq_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.825    -0.338    packetizer_inst/clk_64mhz
    SLICE_X9Y20          FDRE                                         r  packetizer_inst/seq_cnt_reg[3]/C
                         clock pessimism              0.038    -0.300    
    SLICE_X9Y20          FDRE (Hold_fdre_C_CE)       -0.039    -0.339    packetizer_inst/seq_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/main_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.254ns (29.577%)  route 0.605ns (70.423%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/adc_d_clk
    SLICE_X12Y21         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     0.541 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           0.374     0.915    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.960 r  packetizer_inst/main_state[1]_i_2/O
                         net (fo=2, routed)           0.231     1.191    packetizer_inst/main_state[1]_i_2_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.236 r  packetizer_inst/main_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.236    packetizer_inst/main_state[1]_i_1_n_0
    SLICE_X13Y17         FDRE                                         r  packetizer_inst/main_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.828    -0.335    packetizer_inst/clk_64mhz
    SLICE_X13Y17         FDRE                                         r  packetizer_inst/main_state_reg[1]/C
                         clock pessimism              0.038    -0.297    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.092    -0.205    packetizer_inst/main_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 trigger/trigged_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Destination:            packetizer_inst/main_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - adc_d_clk rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.254ns (29.543%)  route 0.606ns (70.457%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.563    -0.562    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.216    -0.204    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.178 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     0.377    trigger/adc_d_clk
    SLICE_X12Y21         FDRE                                         r  trigger/trigged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     0.541 r  trigger/trigged_reg/Q
                         net (fo=7, routed)           0.374     0.915    packetizer_inst/LED_YELLOW_2_OBUF
    SLICE_X13Y17         LUT6 (Prop_lut6_I4_O)        0.045     0.960 r  packetizer_inst/main_state[1]_i_2/O
                         net (fo=2, routed)           0.232     1.192    packetizer_inst/main_state[1]_i_2_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.237 r  packetizer_inst/main_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.237    packetizer_inst/main_state[0]_i_1__0_n_0
    SLICE_X13Y17         FDRE                                         r  packetizer_inst/main_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.828    -0.335    packetizer_inst/clk_64mhz
    SLICE_X13Y17         FDRE                                         r  packetizer_inst/main_state_reg[0]/C
                         clock pessimism              0.038    -0.297    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.091    -0.206    packetizer_inst/main_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  1.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_clk_pll
  To Clock:  adc_d_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        13.431ns  (logic 2.736ns (20.371%)  route 10.695ns (79.629%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 1000.361 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.464ns = ( 981.923 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.549   981.923    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y25          FDRE                                         r  adc2/avg_filter2/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456   982.379 f  adc2/avg_filter2/d_out_reg[4]/Q
                         net (fo=6, routed)           2.693   985.072    adc2/avg_filter2/Q[4]
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124   985.196 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274/O
                         net (fo=1, routed)           0.000   985.196    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   985.597 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183/CO[3]
                         net (fo=1, routed)           0.000   985.597    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.711 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89/CO[3]
                         net (fo=1, routed)           0.000   985.711    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.825 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000   985.825    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   986.047 f  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85/O[0]
                         net (fo=1, routed)           0.832   986.879    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85_n_7
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327   987.206 f  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87/O
                         net (fo=4, routed)           1.344   988.551    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.326   988.877 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26/O
                         net (fo=1, routed)           1.127   990.003    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   990.407 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           1.424   991.831    adc1/avg_filter1/CO[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124   991.955 r  adc1/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.576   993.530    trigger/trigger_compare_return
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.124   993.654 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.699   995.354    trigger/counter[15]_i_1_n_0
    SLICE_X15Y21         FDRE                                         r  trigger/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.438  1000.361    trigger/adc_d_clk
    SLICE_X15Y21         FDRE                                         r  trigger/counter_reg[11]/C
                         clock pessimism             -0.506   999.855    
                         clock uncertainty           -0.161   999.694    
    SLICE_X15Y21         FDRE (Setup_fdre_C_CE)      -0.205   999.489    trigger/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        999.489    
                         arrival time                        -995.354    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        13.431ns  (logic 2.736ns (20.371%)  route 10.695ns (79.629%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 1000.361 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.464ns = ( 981.923 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.549   981.923    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y25          FDRE                                         r  adc2/avg_filter2/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456   982.379 f  adc2/avg_filter2/d_out_reg[4]/Q
                         net (fo=6, routed)           2.693   985.072    adc2/avg_filter2/Q[4]
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124   985.196 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274/O
                         net (fo=1, routed)           0.000   985.196    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   985.597 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183/CO[3]
                         net (fo=1, routed)           0.000   985.597    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.711 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89/CO[3]
                         net (fo=1, routed)           0.000   985.711    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.825 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000   985.825    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   986.047 f  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85/O[0]
                         net (fo=1, routed)           0.832   986.879    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85_n_7
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327   987.206 f  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87/O
                         net (fo=4, routed)           1.344   988.551    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.326   988.877 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26/O
                         net (fo=1, routed)           1.127   990.003    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   990.407 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           1.424   991.831    adc1/avg_filter1/CO[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124   991.955 r  adc1/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.576   993.530    trigger/trigger_compare_return
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.124   993.654 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.699   995.354    trigger/counter[15]_i_1_n_0
    SLICE_X15Y21         FDRE                                         r  trigger/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.438  1000.361    trigger/adc_d_clk
    SLICE_X15Y21         FDRE                                         r  trigger/counter_reg[12]/C
                         clock pessimism             -0.506   999.855    
                         clock uncertainty           -0.161   999.694    
    SLICE_X15Y21         FDRE (Setup_fdre_C_CE)      -0.205   999.489    trigger/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        999.489    
                         arrival time                        -995.354    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        13.431ns  (logic 2.736ns (20.371%)  route 10.695ns (79.629%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 1000.361 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.464ns = ( 981.923 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.549   981.923    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y25          FDRE                                         r  adc2/avg_filter2/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456   982.379 f  adc2/avg_filter2/d_out_reg[4]/Q
                         net (fo=6, routed)           2.693   985.072    adc2/avg_filter2/Q[4]
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124   985.196 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274/O
                         net (fo=1, routed)           0.000   985.196    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   985.597 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183/CO[3]
                         net (fo=1, routed)           0.000   985.597    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.711 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89/CO[3]
                         net (fo=1, routed)           0.000   985.711    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.825 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000   985.825    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   986.047 f  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85/O[0]
                         net (fo=1, routed)           0.832   986.879    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85_n_7
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327   987.206 f  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87/O
                         net (fo=4, routed)           1.344   988.551    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.326   988.877 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26/O
                         net (fo=1, routed)           1.127   990.003    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   990.407 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           1.424   991.831    adc1/avg_filter1/CO[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124   991.955 r  adc1/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.576   993.530    trigger/trigger_compare_return
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.124   993.654 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.699   995.354    trigger/counter[15]_i_1_n_0
    SLICE_X15Y21         FDRE                                         r  trigger/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.438  1000.361    trigger/adc_d_clk
    SLICE_X15Y21         FDRE                                         r  trigger/counter_reg[13]/C
                         clock pessimism             -0.506   999.855    
                         clock uncertainty           -0.161   999.694    
    SLICE_X15Y21         FDRE (Setup_fdre_C_CE)      -0.205   999.489    trigger/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        999.489    
                         arrival time                        -995.354    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        13.431ns  (logic 2.736ns (20.371%)  route 10.695ns (79.629%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.349ns = ( 1000.361 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.464ns = ( 981.923 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.549   981.923    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y25          FDRE                                         r  adc2/avg_filter2/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456   982.379 f  adc2/avg_filter2/d_out_reg[4]/Q
                         net (fo=6, routed)           2.693   985.072    adc2/avg_filter2/Q[4]
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124   985.196 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274/O
                         net (fo=1, routed)           0.000   985.196    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   985.597 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183/CO[3]
                         net (fo=1, routed)           0.000   985.597    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.711 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89/CO[3]
                         net (fo=1, routed)           0.000   985.711    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.825 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000   985.825    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   986.047 f  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85/O[0]
                         net (fo=1, routed)           0.832   986.879    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85_n_7
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327   987.206 f  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87/O
                         net (fo=4, routed)           1.344   988.551    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.326   988.877 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26/O
                         net (fo=1, routed)           1.127   990.003    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   990.407 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           1.424   991.831    adc1/avg_filter1/CO[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124   991.955 r  adc1/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.576   993.530    trigger/trigger_compare_return
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.124   993.654 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.699   995.354    trigger/counter[15]_i_1_n_0
    SLICE_X15Y21         FDRE                                         r  trigger/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.438  1000.361    trigger/adc_d_clk
    SLICE_X15Y21         FDRE                                         r  trigger/counter_reg[14]/C
                         clock pessimism             -0.506   999.855    
                         clock uncertainty           -0.161   999.694    
    SLICE_X15Y21         FDRE (Setup_fdre_C_CE)      -0.205   999.489    trigger/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        999.489    
                         arrival time                        -995.354    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        13.653ns  (logic 2.736ns (20.040%)  route 10.917ns (79.960%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 1000.362 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.464ns = ( 981.923 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.549   981.923    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y25          FDRE                                         r  adc2/avg_filter2/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456   982.379 f  adc2/avg_filter2/d_out_reg[4]/Q
                         net (fo=6, routed)           2.693   985.072    adc2/avg_filter2/Q[4]
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124   985.196 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274/O
                         net (fo=1, routed)           0.000   985.196    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   985.597 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183/CO[3]
                         net (fo=1, routed)           0.000   985.597    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.711 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89/CO[3]
                         net (fo=1, routed)           0.000   985.711    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.825 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000   985.825    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   986.047 f  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85/O[0]
                         net (fo=1, routed)           0.832   986.879    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85_n_7
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327   987.206 f  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87/O
                         net (fo=4, routed)           1.344   988.551    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.326   988.877 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26/O
                         net (fo=1, routed)           1.127   990.003    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   990.407 f  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           1.424   991.831    adc1/avg_filter1/CO[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124   991.955 f  adc1/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          3.497   995.452    trigger/trigger_compare_return
    SLICE_X13Y20         LUT4 (Prop_lut4_I0_O)        0.124   995.576 r  trigger/counter[4]_i_1/O
                         net (fo=1, routed)           0.000   995.576    trigger/counter[4]_i_1_n_0
    SLICE_X13Y20         FDRE                                         r  trigger/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.439  1000.362    trigger/adc_d_clk
    SLICE_X13Y20         FDRE                                         r  trigger/counter_reg[4]/C
                         clock pessimism             -0.506   999.856    
                         clock uncertainty           -0.161   999.695    
    SLICE_X13Y20         FDRE (Setup_fdre_C_D)        0.031   999.726    trigger/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        999.726    
                         arrival time                        -995.576    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        13.682ns  (logic 2.765ns (20.209%)  route 10.917ns (79.791%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 1000.362 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.464ns = ( 981.923 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.549   981.923    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y25          FDRE                                         r  adc2/avg_filter2/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456   982.379 f  adc2/avg_filter2/d_out_reg[4]/Q
                         net (fo=6, routed)           2.693   985.072    adc2/avg_filter2/Q[4]
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124   985.196 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274/O
                         net (fo=1, routed)           0.000   985.196    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   985.597 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183/CO[3]
                         net (fo=1, routed)           0.000   985.597    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.711 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89/CO[3]
                         net (fo=1, routed)           0.000   985.711    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.825 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000   985.825    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   986.047 f  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85/O[0]
                         net (fo=1, routed)           0.832   986.879    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85_n_7
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327   987.206 f  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87/O
                         net (fo=4, routed)           1.344   988.551    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.326   988.877 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26/O
                         net (fo=1, routed)           1.127   990.003    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   990.407 f  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           1.424   991.831    adc1/avg_filter1/CO[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124   991.955 f  adc1/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          3.497   995.452    trigger/trigger_compare_return
    SLICE_X13Y20         LUT4 (Prop_lut4_I0_O)        0.153   995.605 r  trigger/counter[7]_i_1/O
                         net (fo=1, routed)           0.000   995.605    trigger/counter[7]_i_1_n_0
    SLICE_X13Y20         FDRE                                         r  trigger/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.439  1000.362    trigger/adc_d_clk
    SLICE_X13Y20         FDRE                                         r  trigger/counter_reg[7]/C
                         clock pessimism             -0.506   999.856    
                         clock uncertainty           -0.161   999.695    
    SLICE_X13Y20         FDRE (Setup_fdre_C_D)        0.075   999.770    trigger/counter_reg[7]
  -------------------------------------------------------------------
                         required time                        999.770    
                         arrival time                        -995.605    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        13.368ns  (logic 2.736ns (20.467%)  route 10.632ns (79.533%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 1000.362 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.464ns = ( 981.923 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.549   981.923    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y25          FDRE                                         r  adc2/avg_filter2/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456   982.379 f  adc2/avg_filter2/d_out_reg[4]/Q
                         net (fo=6, routed)           2.693   985.072    adc2/avg_filter2/Q[4]
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124   985.196 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274/O
                         net (fo=1, routed)           0.000   985.196    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   985.597 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183/CO[3]
                         net (fo=1, routed)           0.000   985.597    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.711 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89/CO[3]
                         net (fo=1, routed)           0.000   985.711    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.825 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000   985.825    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   986.047 f  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85/O[0]
                         net (fo=1, routed)           0.832   986.879    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85_n_7
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327   987.206 f  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87/O
                         net (fo=4, routed)           1.344   988.551    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.326   988.877 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26/O
                         net (fo=1, routed)           1.127   990.003    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   990.407 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           1.424   991.831    adc1/avg_filter1/CO[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124   991.955 r  adc1/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.576   993.530    trigger/trigger_compare_return
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.124   993.654 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.637   995.291    trigger/counter[15]_i_1_n_0
    SLICE_X15Y19         FDRE                                         r  trigger/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.439  1000.362    trigger/adc_d_clk
    SLICE_X15Y19         FDRE                                         r  trigger/counter_reg[1]/C
                         clock pessimism             -0.506   999.856    
                         clock uncertainty           -0.161   999.695    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.205   999.490    trigger/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        999.490    
                         arrival time                        -995.291    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        13.368ns  (logic 2.736ns (20.467%)  route 10.632ns (79.533%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 1000.362 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.464ns = ( 981.923 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.549   981.923    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y25          FDRE                                         r  adc2/avg_filter2/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456   982.379 f  adc2/avg_filter2/d_out_reg[4]/Q
                         net (fo=6, routed)           2.693   985.072    adc2/avg_filter2/Q[4]
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124   985.196 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274/O
                         net (fo=1, routed)           0.000   985.196    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   985.597 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183/CO[3]
                         net (fo=1, routed)           0.000   985.597    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.711 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89/CO[3]
                         net (fo=1, routed)           0.000   985.711    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.825 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000   985.825    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   986.047 f  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85/O[0]
                         net (fo=1, routed)           0.832   986.879    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85_n_7
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327   987.206 f  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87/O
                         net (fo=4, routed)           1.344   988.551    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.326   988.877 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26/O
                         net (fo=1, routed)           1.127   990.003    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   990.407 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           1.424   991.831    adc1/avg_filter1/CO[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124   991.955 r  adc1/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.576   993.530    trigger/trigger_compare_return
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.124   993.654 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.637   995.291    trigger/counter[15]_i_1_n_0
    SLICE_X15Y19         FDRE                                         r  trigger/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.439  1000.362    trigger/adc_d_clk
    SLICE_X15Y19         FDRE                                         r  trigger/counter_reg[2]/C
                         clock pessimism             -0.506   999.856    
                         clock uncertainty           -0.161   999.695    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.205   999.490    trigger/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        999.490    
                         arrival time                        -995.291    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        13.368ns  (logic 2.736ns (20.467%)  route 10.632ns (79.533%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 1000.362 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.464ns = ( 981.923 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.549   981.923    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y25          FDRE                                         r  adc2/avg_filter2/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456   982.379 f  adc2/avg_filter2/d_out_reg[4]/Q
                         net (fo=6, routed)           2.693   985.072    adc2/avg_filter2/Q[4]
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124   985.196 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274/O
                         net (fo=1, routed)           0.000   985.196    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   985.597 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183/CO[3]
                         net (fo=1, routed)           0.000   985.597    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.711 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89/CO[3]
                         net (fo=1, routed)           0.000   985.711    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.825 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000   985.825    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   986.047 f  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85/O[0]
                         net (fo=1, routed)           0.832   986.879    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85_n_7
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327   987.206 f  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87/O
                         net (fo=4, routed)           1.344   988.551    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.326   988.877 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26/O
                         net (fo=1, routed)           1.127   990.003    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   990.407 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           1.424   991.831    adc1/avg_filter1/CO[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124   991.955 r  adc1/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.576   993.530    trigger/trigger_compare_return
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.124   993.654 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.637   995.291    trigger/counter[15]_i_1_n_0
    SLICE_X15Y19         FDRE                                         r  trigger/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.439  1000.362    trigger/adc_d_clk
    SLICE_X15Y19         FDRE                                         r  trigger/counter_reg[8]/C
                         clock pessimism             -0.506   999.856    
                         clock uncertainty           -0.161   999.695    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.205   999.490    trigger/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        999.490    
                         arrival time                        -995.291    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 adc2/avg_filter2/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (adc_d_clk rise@1000.012ns - clk_64mhz_clk_pll rise@984.387ns)
  Data Path Delay:        13.368ns  (logic 2.736ns (20.467%)  route 10.632ns (79.533%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=2 LUT6=2)
  Clock Path Skew:        2.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 1000.362 - 1000.012 ) 
    Source Clock Delay      (SCD):    -2.464ns = ( 981.923 - 984.387 ) 
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                    984.387   984.387 r  
    P15                                               0.000   984.387 r  clk_in (IN)
                         net (fo=0)                   0.000   984.387    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463   985.850 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   987.103    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486   978.617 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660   980.278    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   980.374 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.549   981.923    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y25          FDRE                                         r  adc2/avg_filter2/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456   982.379 f  adc2/avg_filter2/d_out_reg[4]/Q
                         net (fo=6, routed)           2.693   985.072    adc2/avg_filter2/Q[4]
    SLICE_X11Y26         LUT1 (Prop_lut1_I0_O)        0.124   985.196 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274/O
                         net (fo=1, routed)           0.000   985.196    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_274_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   985.597 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183/CO[3]
                         net (fo=1, routed)           0.000   985.597    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_183_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.711 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89/CO[3]
                         net (fo=1, routed)           0.000   985.711    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_89_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   985.825 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86/CO[3]
                         net (fo=1, routed)           0.000   985.825    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_86_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   986.047 f  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85/O[0]
                         net (fo=1, routed)           0.832   986.879    adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_85_n_7
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.327   987.206 f  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87/O
                         net (fo=4, routed)           1.344   988.551    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_87_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I4_O)        0.326   988.877 r  adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26/O
                         net (fo=1, routed)           1.127   990.003    adc2/avg_filter2/FSM_sequential_trig_state[1]_i_26_n_0
    SLICE_X8Y28          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   990.407 r  adc2/avg_filter2/FSM_sequential_trig_state_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           1.424   991.831    adc1/avg_filter1/CO[0]
    SLICE_X12Y30         LUT6 (Prop_lut6_I1_O)        0.124   991.955 r  adc1/avg_filter1/FSM_sequential_trig_state[1]_i_2/O
                         net (fo=20, routed)          1.576   993.530    trigger/trigger_compare_return
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.124   993.654 r  trigger/counter[15]_i_1/O
                         net (fo=16, routed)          1.637   995.291    trigger/counter[15]_i_1_n_0
    SLICE_X15Y19         FDRE                                         r  trigger/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                   1000.012  1000.012 r  
    P15                                               0.000  1000.012 r  clk_in (IN)
                         net (fo=0)                   0.000  1000.012    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393  1001.405 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1002.586    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753   994.832 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582   996.414    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   996.505 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.445   997.951    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367   998.318 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.514   998.832    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   998.923 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.439  1000.362    trigger/adc_d_clk
    SLICE_X15Y19         FDRE                                         r  trigger/counter_reg[9]/C
                         clock pessimism             -0.506   999.856    
                         clock uncertainty           -0.161   999.695    
    SLICE_X15Y19         FDRE (Setup_fdre_C_CE)      -0.205   999.490    trigger/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        999.490    
                         arrival time                        -995.291    
  -------------------------------------------------------------------
                         slack                                  4.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 adc2/avg_filter2/d_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        3.572ns  (logic 0.367ns (10.275%)  route 3.205ns (89.725%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.272ns
    Source Clock Delay      (SCD):    -2.073ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.598    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.507 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.433    -2.073    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y24          FDRE                                         r  adc2/avg_filter2/d_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.367    -1.706 r  adc2/avg_filter2/d_out_reg[3]/Q
                         net (fo=3, routed)           3.205     1.498    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.598     0.272    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.506     0.779    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.667     1.446    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 adc2/avg_filter2/d_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.141ns (6.965%)  route 1.884ns (93.035%))
  Logic Levels:           0  
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.553    -0.572    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y25          FDRE                                         r  adc2/avg_filter2/d_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  adc2/avg_filter2/d_out_reg[7]/Q
                         net (fo=3, routed)           1.884     1.453    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.018    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.314    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 adc2/avg_filter2/d_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.141ns (6.940%)  route 1.891ns (93.060%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.556    -0.569    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y27          FDRE                                         r  adc2/avg_filter2/d_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  adc2/avg_filter2/d_out_reg[12]/Q
                         net (fo=6, routed)           1.891     1.463    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.018    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.314    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 adc2/avg_filter2/d_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.141ns (6.870%)  route 1.911ns (93.130%))
  Logic Levels:           0  
  Clock Path Skew:        1.588ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.554    -0.571    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y26          FDRE                                         r  adc2/avg_filter2/d_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  adc2/avg_filter2/d_out_reg[10]/Q
                         net (fo=6, routed)           1.911     1.482    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.018    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.314    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 adc1/avg_filter2/d_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.164ns (7.974%)  route 1.893ns (92.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.565    -0.560    adc1/avg_filter2/clk_64mhz
    SLICE_X10Y41         FDRE                                         r  adc1/avg_filter2/d_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc1/avg_filter2/d_out_reg[7]/Q
                         net (fo=3, routed)           1.893     1.497    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.876     0.989    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.028    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.324    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.141ns (6.816%)  route 1.928ns (93.184%))
  Logic Levels:           0  
  Clock Path Skew:        1.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.566    -0.559    adc1/avg_filter1/clk_64mhz
    SLICE_X11Y43         FDRE                                         r  adc1/avg_filter1/d_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  adc1/avg_filter1/d_out_reg[14]/Q
                         net (fo=6, routed)           1.928     1.510    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[26]
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.876     0.989    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.028    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.296     1.324    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 adc2/avg_filter2/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.141ns (6.767%)  route 1.943ns (93.233%))
  Logic Levels:           0  
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.553    -0.572    adc2/avg_filter2/clk_64mhz
    SLICE_X9Y25          FDRE                                         r  adc2/avg_filter2/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  adc2/avg_filter2/d_out_reg[4]/Q
                         net (fo=6, routed)           1.943     1.512    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.018    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.314    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 adc1/avg_filter2/d_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.164ns (7.834%)  route 1.929ns (92.166%))
  Logic Levels:           0  
  Clock Path Skew:        1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.565    -0.560    adc1/avg_filter2/clk_64mhz
    SLICE_X10Y42         FDRE                                         r  adc1/avg_filter2/d_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  adc1/avg_filter2/d_out_reg[10]/Q
                         net (fo=6, routed)           1.929     1.534    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.876     0.989    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.028    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.324    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 0.367ns (9.813%)  route 3.373ns (90.187%))
  Logic Levels:           0  
  Clock Path Skew:        2.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.272ns
    Source Clock Delay      (SCD):    -2.071ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.393     1.393 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.574    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    -5.180 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    -3.598    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.507 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.435    -2.071    adc2/avg_filter1/clk_64mhz
    SLICE_X29Y28         FDRE                                         r  adc2/avg_filter1/d_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.367    -1.704 r  adc2/avg_filter1/d_out_reg[11]/Q
                         net (fo=3, routed)           3.373     1.669    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[27]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.716    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.770 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.109    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.013 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        1.565    -2.448    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.992 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.570    -1.421    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.325 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          1.598     0.272    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.506     0.779    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.667     1.446    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 adc2/avg_filter1/d_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_d_clk  {rise@0.000ns fall@500.006ns period=1000.012ns})
  Path Group:             adc_d_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_d_clk rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.141ns (6.669%)  route 1.973ns (93.331%))
  Logic Levels:           0  
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.671    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.654 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.150    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.553    -0.572    adc2/avg_filter1/clk_64mhz
    SLICE_X29Y27         FDRE                                         r  adc2/avg_filter1/d_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  adc2/avg_filter1/d_out_reg[4]/Q
                         net (fo=6, routed)           1.973     1.542    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[20]
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock adc_d_clk rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in
    P15                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.900    clk_gen/inst/clk_in_clk_pll
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.741 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.192    clk_gen/inst/clk_64mhz_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.163 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1147, routed)        0.832    -0.331    ifclk_out_OBUF
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175    -0.156 r  adc_d_clk_reg/Q
                         net (fo=1, routed)           0.240     0.084    adc_d_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.113 r  adc_d_clk_BUFG_inst/O
                         net (fo=71, routed)          0.866     0.979    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.038     1.018    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     1.314    trigger/backlog_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.229    





