$date
	Thu Jul 18 18:16:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module twotofourdecoder_tb $end
$var wire 4 ! i [3:0] $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 4 $ i [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 $
1#
1"
b1000 !
$end
#10
b100 !
b100 $
0#
#20
b10 !
b10 $
1#
0"
#30
b1 !
b1 $
0#
#40
