// Seed: 3051751380
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  ;
  logic id_8;
  tri0  id_9 = -1;
  wire  id_10 = (id_8);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  output reg id_4;
  output wor id_3;
  inout wire id_2;
  output wire id_1;
  always @(id_6 or posedge id_2) if (1) id_4 = 1;
  assign id_3 = id_5[-1'b0] - $clog2(36);
  ;
  wire id_8, id_9;
  assign id_7 = id_8;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_9,
      id_6,
      id_6
  );
  localparam id_10 = 1;
  wire id_11;
  wire id_12;
endmodule
