# Chips for Spiking-Neural-Network

## Description
Hello, everyone.
My name is WeiJinsong. I', currently reading ph.D in University of Science and Technology of China. 
This is a repository to record advance research of chips-for-spiking-neural-network.

## Table of Contents

 - [Papers](#papers)
 - [Important Topics](#important-topics)
   - [Algorithm for Spiking-Neural-Network](#algorithm-for-spiking-neural-network)
   - [Analog Neuron, Analog Synapse, Computing in Memory](#analog-neuron,-analog-synapse,-computing-in-memory)
   - [Memristor based Spiking-Neural-Network, Computing in Memory](#memristor-based-spiking-neural-network,-computing-in-memory)
   - [Neuron Circuits](#neuron-circuits)
 <!-- - [Industry contributions](#industry-contributions) -->

## papers
- **truenorth:design and tool flow of a 65mw 1million neuron programmable neurosynapic chip** <font color=gray>(ibm 2015)</font>
- **loihi: a neuromorphic manycore processor with on-chip learning** (intel 2018)
- a 4096-neuron 1m-synapse 3.8-pj/sop spiking neural network with on-chip stdp learning and sparse weights in 10-nm finfet cmos <font color=gray>(intel 2019)</font>
- a digital neurosynaptic core using embedded crossbar memory with 45pj per spike in 45nm <font color=gray>(ibm, cornell university 2011)</font>
- **towards artificial general intelligence with hybird tianjic chip architecture** <font color=gray>(tsinghua university 2018)</font>
- **tianjic: a unified and scalable chip bridging spike-based and continuous neural computation** <font color=gray>(tsinghua university 2020)</font>
- always-on, sub-300nw, event-driven spiking neural network based on spike-driven clock-generation and clock- and power-gating for an ultra-low-power intelligent device <font color=gray>(columbia university, samsung electronics 2020)</font>
- a 2.56-mm^2 718gops configurable spiking convolutional sparse coding accelerator in 40-nm cmos <font color=gray>(michigan university 2018)</font> <br>
> gals, configurable convolutional core base on a 2x2 conv core. zero patch skipping to spike over **square patches**. token-based asynchronous fifo which support broadcast.
- **A 65-nm Neuromorphic Image Classification Processor With Energy-Efficient Training Through Direct Spike-Only Feedback** <font color=gray>(Seoul National University 2020)</font> <br>
> single-spike-SD learning algorithm; spike-only-backward; **typical analog neurons could not provide enough bit precision for robust training**;
- 

## Important Topics
 
### Algorithm for Spiking-Neural-Network

### Analog Neuron, Analog Synapse, Computing in Memory
- **Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale neural Simulations** <font color=gray>(Stanford University 2014)</font>
- **A reconfigurable on-line learning spiking neuromorphic processor comprising 256 neurons and 128K synapses** <font color=gray>(University off Zurich 2015)</font>
- **Neuromorphic Silicon Neuron Circuits** <font color=gray>(University of Zurich and ETH Zurich 2011)</font>
 
### Memristor based Spiking-Neural-Network, Computing in Memory 

### Neuron Circuits
- A Low-Cost High-Throughput Digital Design of Biorealistic Spiking Neuron <font color=gray>(Nanyang Technological 2020)</font>
- An Efficient and Reconfigurable Synchronous Neuron Model Soleimani Drakakise <font color=gray>(Imperial College London 2020)</font>
 
### Async Circuits
- 
