Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Nov 18 04:46:13 2015
| Host         : Arya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file tutorial_timing_summary_routed.rpt -rpx tutorial_timing_summary_routed.rpx
| Design       : tutorial
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.481        0.000                      0                  478        0.119        0.000                      0                  478        3.750        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
external_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
external_clock        0.481        0.000                      0                  478        0.119        0.000                      0                  478        3.750        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  external_clock
  To Clock:  external_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 4.159ns (44.859%)  route 5.112ns (55.141%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=3 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.596     5.117    software_inst/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.571 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.212     8.783    kcpsm6_inst/upper_reg_banks/ADDRA0
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.933 r  kcpsm6_inst/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.832     9.765    kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y23         LUT5 (Prop_lut5_I0_O)        0.353    10.118 r  kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=25, routed)          0.864    10.982    software_inst/port_id[4]
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.332    11.314 f  software_inst/data_path_loop[2].alu_mux_lut_i_2/O
                         net (fo=6, routed)           0.670    11.984    software_inst/data_path_loop[2].alu_mux_lut_i_2_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I0_O)        0.124    12.108 f  software_inst/data_path_loop[2].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.263    12.371    kcpsm6_inst/in_port[2]
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.495 f  kcpsm6_inst/data_path_loop[2].alu_mux_lut/O
                         net (fo=3, routed)           1.271    13.766    kcpsm6_inst/alu_result[2]
    SLICE_X58Y25         LUT5 (Prop_lut5_I2_O)        0.152    13.918 r  kcpsm6_inst/lower_zero_lut/O
                         net (fo=1, routed)           0.000    13.918    kcpsm6_inst/lower_zero
    SLICE_X58Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    14.388 r  kcpsm6_inst/init_zero_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.388    kcpsm6_inst/zero_flag_value
    SLICE_X58Y25         FDRE                                         r  kcpsm6_inst/zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.501    14.842    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  kcpsm6_inst/zero_flag_flop/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_D)       -0.198    14.869    kcpsm6_inst/zero_flag_flop
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 3.540ns (41.246%)  route 5.043ns (58.754%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.596     5.117    software_inst/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.571 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.329     8.900    kcpsm6_inst/upper_reg_banks/ADDRC0
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.053 f  kcpsm6_inst/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.112    10.165    kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.359    10.524 f  kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           0.487    11.011    kcpsm6_inst/port_id[6]
    SLICE_X58Y21         LUT4 (Prop_lut4_I2_O)        0.326    11.337 f  kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_6/O
                         net (fo=8, routed)           0.920    12.256    software_inst/rom_2048x18_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.380 r  software_inst/data_path_loop[6].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.444    12.824    kcpsm6_inst/in_port[6]
    SLICE_X58Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.948 r  kcpsm6_inst/data_path_loop[6].alu_mux_lut/O
                         net (fo=3, routed)           0.751    13.699    kcpsm6_inst/upper_reg_banks/DIC0
    SLICE_X56Y22         RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.439    14.780    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X56Y22         RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMC/CLK
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    14.780    kcpsm6_inst/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -13.699    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 3.540ns (41.340%)  route 5.023ns (58.660%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.596     5.117    software_inst/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.571 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.329     8.900    kcpsm6_inst/upper_reg_banks/ADDRC0
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.053 f  kcpsm6_inst/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.112    10.165    kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.359    10.524 f  kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           0.487    11.011    kcpsm6_inst/port_id[6]
    SLICE_X58Y21         LUT4 (Prop_lut4_I2_O)        0.326    11.337 f  kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_6/O
                         net (fo=8, routed)           0.792    12.129    software_inst/rom_2048x18_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.253 r  software_inst/data_path_loop[7].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.407    12.660    kcpsm6_inst/in_port[7]
    SLICE_X61Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.784 r  kcpsm6_inst/data_path_loop[7].alu_mux_lut/O
                         net (fo=3, routed)           0.896    13.680    kcpsm6_inst/upper_reg_banks/DIC1
    SLICE_X56Y22         RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.439    14.780    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X56Y22         RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.769    kcpsm6_inst/upper_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -13.680    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.563ns  (logic 3.540ns (41.340%)  route 5.023ns (58.660%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.596     5.117    software_inst/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.571 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.329     8.900    kcpsm6_inst/upper_reg_banks/ADDRC0
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.053 f  kcpsm6_inst/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.112    10.165    kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.359    10.524 f  kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           0.487    11.011    kcpsm6_inst/port_id[6]
    SLICE_X58Y21         LUT4 (Prop_lut4_I2_O)        0.326    11.337 f  kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_6/O
                         net (fo=8, routed)           0.792    12.129    software_inst/rom_2048x18_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.253 r  software_inst/data_path_loop[7].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.407    12.660    kcpsm6_inst/in_port[7]
    SLICE_X61Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.784 r  kcpsm6_inst/data_path_loop[7].alu_mux_lut/O
                         net (fo=3, routed)           0.896    13.680    kcpsm6_inst/upper_reg_banks/DID1
    SLICE_X56Y22         RAMS32                                       r  kcpsm6_inst/upper_reg_banks/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.439    14.780    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X56Y22         RAMS32                                       r  kcpsm6_inst/upper_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y22         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    14.810    kcpsm6_inst/upper_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -13.680    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.510ns  (logic 3.537ns (41.562%)  route 4.973ns (58.438%))
  Logic Levels:           5  (LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.596     5.117    software_inst/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.571 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.212     8.783    kcpsm6_inst/upper_reg_banks/ADDRA0
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.933 f  kcpsm6_inst/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.832     9.765    kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y23         LUT5 (Prop_lut5_I0_O)        0.353    10.118 f  kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=25, routed)          1.097    11.215    software_inst/port_id[4]
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.332    11.547 r  software_inst/data_path_loop[0].alu_mux_lut_i_4/O
                         net (fo=3, routed)           0.994    12.541    software_inst/data_path_loop[0].alu_mux_lut_i_4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.665 r  software_inst/data_path_loop[1].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.151    12.816    kcpsm6_inst/in_port[1]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.940 r  kcpsm6_inst/data_path_loop[1].alu_mux_lut/O
                         net (fo=3, routed)           0.686    13.627    kcpsm6_inst/lower_reg_banks/DIA1
    SLICE_X60Y22         RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.504    14.845    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X60Y22         RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.812    kcpsm6_inst/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -13.627    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 3.540ns (42.966%)  route 4.699ns (57.034%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.596     5.117    software_inst/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.571 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.329     8.900    kcpsm6_inst/upper_reg_banks/ADDRC0
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.053 f  kcpsm6_inst/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.112    10.165    kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.359    10.524 f  kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           0.487    11.011    kcpsm6_inst/port_id[6]
    SLICE_X58Y21         LUT4 (Prop_lut4_I2_O)        0.326    11.337 f  kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_6/O
                         net (fo=8, routed)           0.693    12.029    software_inst/rom_2048x18_0
    SLICE_X60Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.153 r  software_inst/data_path_loop[4].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.282    12.435    kcpsm6_inst/in_port[4]
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.559 r  kcpsm6_inst/data_path_loop[4].alu_mux_lut/O
                         net (fo=3, routed)           0.796    13.356    kcpsm6_inst/upper_reg_banks/DIA0
    SLICE_X56Y22         RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.439    14.780    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X56Y22         RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.407    14.611    kcpsm6_inst/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.355ns  (logic 3.540ns (42.368%)  route 4.815ns (57.632%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.596     5.117    software_inst/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.571 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.329     8.900    kcpsm6_inst/upper_reg_banks/ADDRC0
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.053 f  kcpsm6_inst/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.112    10.165    kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.359    10.524 f  kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           0.487    11.011    kcpsm6_inst/port_id[6]
    SLICE_X58Y21         LUT4 (Prop_lut4_I2_O)        0.326    11.337 f  kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_6/O
                         net (fo=8, routed)           0.617    11.954    software_inst/rom_2048x18_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.078 r  software_inst/data_path_loop[5].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.490    12.568    kcpsm6_inst/in_port[5]
    SLICE_X58Y24         LUT6 (Prop_lut6_I2_O)        0.124    12.692 r  kcpsm6_inst/data_path_loop[5].alu_mux_lut/O
                         net (fo=3, routed)           0.781    13.472    kcpsm6_inst/upper_reg_banks/DIA1
    SLICE_X56Y22         RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.439    14.780    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X56Y22         RAMD32                                       r  kcpsm6_inst/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.760    kcpsm6_inst/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/upper_reg_banks/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.583ns  (logic 3.540ns (41.246%)  route 5.043ns (58.754%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.596     5.117    software_inst/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.571 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.329     8.900    kcpsm6_inst/upper_reg_banks/ADDRC0
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.053 f  kcpsm6_inst/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.112    10.165    kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.359    10.524 f  kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           0.487    11.011    kcpsm6_inst/port_id[6]
    SLICE_X58Y21         LUT4 (Prop_lut4_I2_O)        0.326    11.337 f  kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_6/O
                         net (fo=8, routed)           0.920    12.256    software_inst/rom_2048x18_0
    SLICE_X58Y26         LUT5 (Prop_lut5_I4_O)        0.124    12.380 r  software_inst/data_path_loop[6].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.444    12.824    kcpsm6_inst/in_port[6]
    SLICE_X58Y26         LUT6 (Prop_lut6_I2_O)        0.124    12.948 r  kcpsm6_inst/data_path_loop[6].alu_mux_lut/O
                         net (fo=3, routed)           0.751    13.699    kcpsm6_inst/upper_reg_banks/DID0
    SLICE_X56Y22         RAMS32                                       r  kcpsm6_inst/upper_reg_banks/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.439    14.780    kcpsm6_inst/upper_reg_banks/WCLK
    SLICE_X56Y22         RAMS32                                       r  kcpsm6_inst/upper_reg_banks/RAMD/CLK
                         clock pessimism              0.273    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y22         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.011    15.007    kcpsm6_inst/upper_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -13.699    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 3.537ns (42.316%)  route 4.822ns (57.684%))
  Logic Levels:           5  (LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.596     5.117    software_inst/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.571 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.212     8.783    kcpsm6_inst/upper_reg_banks/ADDRA0
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.933 f  kcpsm6_inst/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.832     9.765    kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X57Y23         LUT5 (Prop_lut5_I0_O)        0.353    10.118 f  kcpsm6_inst/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=25, routed)          1.097    11.215    software_inst/port_id[4]
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.332    11.547 r  software_inst/data_path_loop[0].alu_mux_lut_i_4/O
                         net (fo=3, routed)           0.994    12.541    software_inst/data_path_loop[0].alu_mux_lut_i_4_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.124    12.665 r  software_inst/data_path_loop[1].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.151    12.816    kcpsm6_inst/in_port[1]
    SLICE_X59Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.940 r  kcpsm6_inst/data_path_loop[1].alu_mux_lut/O
                         net (fo=3, routed)           0.535    13.475    kcpsm6_inst/lower_reg_banks/DIB1
    SLICE_X60Y22         RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.504    14.845    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X60Y22         RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.842    kcpsm6_inst/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -13.475    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 software_inst/rom_2048x18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/lower_reg_banks/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (external_clock rise@10.000ns - external_clock rise@0.000ns)
  Data Path Delay:        8.290ns  (logic 3.540ns (42.704%)  route 4.750ns (57.296%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.596     5.117    software_inst/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  software_inst/rom_2048x18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.571 r  software_inst/rom_2048x18/DOADO[4]
                         net (fo=14, routed)          1.329     8.900    kcpsm6_inst/upper_reg_banks/ADDRC0
    SLICE_X56Y22         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.053 f  kcpsm6_inst/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.112    10.165    kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.359    10.524 f  kcpsm6_inst/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=5, routed)           0.487    11.011    kcpsm6_inst/port_id[6]
    SLICE_X58Y21         LUT4 (Prop_lut4_I2_O)        0.326    11.337 f  kcpsm6_inst/data_path_loop[0].alu_mux_lut_i_6/O
                         net (fo=8, routed)           0.793    12.130    software_inst/rom_2048x18_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I4_O)        0.124    12.254 r  software_inst/data_path_loop[3].alu_mux_lut_i_1/O
                         net (fo=1, routed)           0.494    12.748    kcpsm6_inst/in_port[3]
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.872 r  kcpsm6_inst/data_path_loop[3].alu_mux_lut/O
                         net (fo=3, routed)           0.535    13.406    kcpsm6_inst/lower_reg_banks/DIC1
    SLICE_X60Y22         RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.504    14.845    kcpsm6_inst/lower_reg_banks/WCLK
    SLICE_X60Y22         RAMD32                                       r  kcpsm6_inst/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.821    kcpsm6_inst/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                  1.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.537%)  route 0.321ns (69.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.321     1.930    kcpsm6_inst/stack_ram_low/ADDRD0
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.979    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.811    kcpsm6_inst/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.537%)  route 0.321ns (69.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.321     1.930    kcpsm6_inst/stack_ram_low/ADDRD0
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.979    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.811    kcpsm6_inst/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.537%)  route 0.321ns (69.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.321     1.930    kcpsm6_inst/stack_ram_low/ADDRD0
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.979    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.811    kcpsm6_inst/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.537%)  route 0.321ns (69.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.321     1.930    kcpsm6_inst/stack_ram_low/ADDRD0
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.979    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMB_D1/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.811    kcpsm6_inst/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.537%)  route 0.321ns (69.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.321     1.930    kcpsm6_inst/stack_ram_low/ADDRD0
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.979    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMC/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.811    kcpsm6_inst/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.537%)  route 0.321ns (69.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.321     1.930    kcpsm6_inst/stack_ram_low/ADDRD0
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.979    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMC_D1/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.811    kcpsm6_inst/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.537%)  route 0.321ns (69.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.321     1.930    kcpsm6_inst/stack_ram_low/ADDRD0
    SLICE_X60Y21         RAMS32                                       r  kcpsm6_inst/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.979    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X60Y21         RAMS32                                       r  kcpsm6_inst/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.811    kcpsm6_inst/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.537%)  route 0.321ns (69.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  kcpsm6_inst/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.321     1.930    kcpsm6_inst/stack_ram_low/ADDRD0
    SLICE_X60Y21         RAMS32                                       r  kcpsm6_inst/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.979    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X60Y21         RAMS32                                       r  kcpsm6_inst/stack_ram_low/RAMD_D1/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.811    kcpsm6_inst/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 kcpsm6_inst/bank_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.122%)  route 0.165ns (53.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.586     1.469    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  kcpsm6_inst/bank_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  kcpsm6_inst/bank_flop/Q
                         net (fo=11, routed)          0.165     1.775    kcpsm6_inst/stack_ram_low/DIB0
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.979    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.647    kcpsm6_inst/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kcpsm6_inst/stack_ram_low/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by external_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             external_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (external_clock rise@0.000ns - external_clock rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.567%)  route 0.279ns (66.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    kcpsm6_inst/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  kcpsm6_inst/stack_loop[3].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.279     1.888    kcpsm6_inst/stack_ram_low/ADDRD3
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock external_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.979    kcpsm6_inst/stack_ram_low/WCLK
    SLICE_X60Y21         RAMD32                                       r  kcpsm6_inst/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.478     1.501    
    SLICE_X60Y21         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.741    kcpsm6_inst/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         external_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4    software_inst/rom_2048x18/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y26   an0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y26   an1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y26   an2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y25   an3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y23   ca_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y23   cb_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y22   cc_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y22   cd_reg/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y23   kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y23   kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y23   kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y23   kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   kcpsm6_inst/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   kcpsm6_inst/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   kcpsm6_inst/lower_reg_banks/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   kcpsm6_inst/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   kcpsm6_inst/lower_reg_banks/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   kcpsm6_inst/lower_reg_banks/RAMC_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y23   kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y23   kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y23   kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y23   kcpsm6_inst/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   kcpsm6_inst/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   kcpsm6_inst/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   kcpsm6_inst/lower_reg_banks/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   kcpsm6_inst/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   kcpsm6_inst/lower_reg_banks/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   kcpsm6_inst/lower_reg_banks/RAMC_D1/CLK



