{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1478019004555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1478019004555 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_rtc 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"fpga_rtc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1478019004567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1478019004655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1478019004655 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1478019005262 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1478019005309 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1478019006004 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_N\[0\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N\[0\]" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 173 14046 14942 0 0 ""}  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1478019006478 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_N\[1\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N\[1\]" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 174 14046 14942 0 0 ""}  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1478019006479 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_N\[2\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N\[2\]" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 175 14046 14942 0 0 ""}  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1478019006508 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_N\[3\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N\[3\]" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 176 14046 14942 0 0 ""}  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1478019006508 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_P\[0\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_P\[0\]" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 177 14046 14942 0 0 ""}  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1478019006508 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_P\[1\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_P\[1\]" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 178 14046 14942 0 0 ""}  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1478019006508 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_P\[2\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_P\[2\]" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 179 14046 14942 0 0 ""}  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1478019006508 ""}
{ "Error" "EFIOMGR_DIFF_IO_WITH_OPEN_DRAIN" "HPS_DDR3_DQS_P\[3\] " "Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_P\[3\]" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 180 14046 14942 0 0 ""}  }  } }  } 0 169008 "Can't turn on open-drain option for differential I/O pin %1!s!" 0 0 "Fitter" 0 -1 1478019006508 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1478019006510 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1478019006776 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "118 " "Following 118 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 23 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 24 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 25 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 26 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 27 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 28 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 29 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 30 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 33 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 34 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 36 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 38 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 205 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 53 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 54 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 55 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 56 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 57 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 58 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 59 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 60 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 61 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 62 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 63 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 65 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 66 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 67 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 68 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 69 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 70 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 71 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 72 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 73 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 75 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 76 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 77 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 78 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 79 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 80 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 81 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 82 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 83 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 84 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 85 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 86 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 87 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 88 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 210 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[0\] a permanently disabled " "Pin HPS_DDR3_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 141 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[1\] a permanently disabled " "Pin HPS_DDR3_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 142 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[2\] a permanently disabled " "Pin HPS_DDR3_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 143 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[3\] a permanently disabled " "Pin HPS_DDR3_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 144 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[4\] a permanently disabled " "Pin HPS_DDR3_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 145 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[5\] a permanently disabled " "Pin HPS_DDR3_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 146 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[6\] a permanently disabled " "Pin HPS_DDR3_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 147 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[7\] a permanently disabled " "Pin HPS_DDR3_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 148 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 149 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 150 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 151 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 152 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 153 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 154 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 155 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 156 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 157 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 158 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 159 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 160 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 161 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 162 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 163 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 164 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 165 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 166 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 167 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 168 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 169 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 170 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 171 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 172 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[0\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[0\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 173 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[1\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 174 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[2\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 175 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[3\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 176 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[0\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[0\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 177 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[1\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 178 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[2\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 179 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[3\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 180 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 222 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 224 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 228 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SCLK a permanently disabled " "Pin HPS_I2C0_SCLK has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 229 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SDAT a permanently disabled " "Pin HPS_I2C0_SDAT has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 230 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 231 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 232 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY_N a permanently disabled " "Pin HPS_KEY_N has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_KEY_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 233 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LED a permanently disabled " "Pin HPS_LED has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 234 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 235 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_CMD a permanently disabled " "Pin HPS_SD_CMD has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SD_CMD } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 237 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[0\] a permanently disabled " "Pin HPS_SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 189 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[1\] a permanently disabled " "Pin HPS_SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 190 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[2\] a permanently disabled " "Pin HPS_SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 191 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SD_DATA\[3\] a permanently disabled " "Pin HPS_SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 192 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 241 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 193 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 194 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 195 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 196 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 197 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 198 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 199 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 200 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1478019006814 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1478019006814 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "191 " "Following 191 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_CONVST GND " "Pin ADC_CONVST has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ADC_CONVST } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 201 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SCK GND " "Pin ADC_SCK has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ADC_SCK } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 202 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ADC_SDI GND " "Pin ADC_SDI has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ADC_SDI } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 203 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[0\] GND " "Pin LED\[0\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LED[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 41 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[1\] GND " "Pin LED\[1\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LED[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 42 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[2\] GND " "Pin LED\[2\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LED[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 43 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[3\] GND " "Pin LED\[3\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LED[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 44 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[4\] GND " "Pin LED\[4\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LED[4] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 45 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[5\] GND " "Pin LED\[5\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LED[5] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 46 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[6\] GND " "Pin LED\[6\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LED[6] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 47 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[7\] GND " "Pin LED\[7\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LED[7] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 48 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelSeg\[0\] GND " "Pin SelSeg\[0\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SelSeg[0] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 89 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelSeg\[1\] GND " "Pin SelSeg\[1\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SelSeg[1] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 90 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelSeg\[2\] GND " "Pin SelSeg\[2\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SelSeg[2] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 91 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelSeg\[3\] GND " "Pin SelSeg\[3\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SelSeg[3] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 92 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelSeg\[4\] GND " "Pin SelSeg\[4\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SelSeg[4] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 93 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelSeg\[5\] GND " "Pin SelSeg\[5\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SelSeg[5] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 94 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelSeg\[6\] GND " "Pin SelSeg\[6\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SelSeg[6] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 95 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SelSeg\[7\] GND " "Pin SelSeg\[7\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SelSeg[7] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 96 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Reset_Led GND " "Pin Reset_Led has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Reset_Led } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 209 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "nSelDig\[0\] GND " "Pin nSelDig\[0\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { nSelDig[0] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 97 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "nSelDig\[1\] GND " "Pin nSelDig\[1\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { nSelDig[1] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 98 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "nSelDig\[2\] GND " "Pin nSelDig\[2\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { nSelDig[2] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 99 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "nSelDig\[3\] GND " "Pin nSelDig\[3\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { nSelDig[3] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 100 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "nSelDig\[4\] GND " "Pin nSelDig\[4\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { nSelDig[4] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 101 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "nSelDig\[5\] GND " "Pin nSelDig\[5\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { nSelDig[5] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 102 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LedButton\[0\] GND " "Pin LedButton\[0\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LedButton[0] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 115 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LedButton\[1\] GND " "Pin LedButton\[1\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LedButton[1] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 116 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LedButton\[2\] GND " "Pin LedButton\[2\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LedButton[2] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 117 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LedButton\[3\] GND " "Pin LedButton\[3\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LedButton[3] } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 118 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[0\] GND " "Pin HPS_DDR3_ADDR\[0\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 119 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[1\] GND " "Pin HPS_DDR3_ADDR\[1\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 120 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[2\] GND " "Pin HPS_DDR3_ADDR\[2\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 121 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[3\] GND " "Pin HPS_DDR3_ADDR\[3\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 122 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[4\] GND " "Pin HPS_DDR3_ADDR\[4\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[4] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[4\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 123 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[5\] GND " "Pin HPS_DDR3_ADDR\[5\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[5] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[5\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 124 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[6\] GND " "Pin HPS_DDR3_ADDR\[6\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[6] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[6\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 125 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[7\] GND " "Pin HPS_DDR3_ADDR\[7\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[7] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[7\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 126 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[8\] GND " "Pin HPS_DDR3_ADDR\[8\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[8] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[8\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 127 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[9\] GND " "Pin HPS_DDR3_ADDR\[9\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[9] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[9\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 128 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[10\] GND " "Pin HPS_DDR3_ADDR\[10\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[10] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[10\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 129 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[11\] GND " "Pin HPS_DDR3_ADDR\[11\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[11] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[11\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 130 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[12\] GND " "Pin HPS_DDR3_ADDR\[12\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[12] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[12\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 131 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[13\] GND " "Pin HPS_DDR3_ADDR\[13\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[13] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[13\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 132 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ADDR\[14\] GND " "Pin HPS_DDR3_ADDR\[14\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ADDR[14] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[14\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 133 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_BA\[0\] GND " "Pin HPS_DDR3_BA\[0\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_BA[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 134 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_BA\[1\] GND " "Pin HPS_DDR3_BA\[1\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_BA[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 135 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_BA\[2\] GND " "Pin HPS_DDR3_BA\[2\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_BA[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 61 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 136 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CAS_N GND " "Pin HPS_DDR3_CAS_N has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_CAS_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 211 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CK_N GND " "Pin HPS_DDR3_CK_N has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_CK_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 212 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CK_P GND " "Pin HPS_DDR3_CK_P has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_CK_P } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_P" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 213 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CKE GND " "Pin HPS_DDR3_CKE has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_CKE } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 65 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 214 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_CS_N GND " "Pin HPS_DDR3_CS_N has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_CS_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 215 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[0\] GND " "Pin HPS_DDR3_DM\[0\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 137 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[1\] GND " "Pin HPS_DDR3_DM\[1\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 138 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[2\] GND " "Pin HPS_DDR3_DM\[2\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 139 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DM\[3\] GND " "Pin HPS_DDR3_DM\[3\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 140 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_ODT GND " "Pin HPS_DDR3_ODT has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_ODT } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 216 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_RAS_N GND " "Pin HPS_DDR3_RAS_N has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RAS_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 217 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_RESET_N GND " "Pin HPS_DDR3_RESET_N has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RESET_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 73 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 218 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_WE_N GND " "Pin HPS_DDR3_WE_N has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_WE_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 75 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 220 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_GTX_CLK GND " "Pin HPS_ENET_GTX_CLK has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_GTX_CLK } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_GTX_CLK" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 76 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 221 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDC GND " "Pin HPS_ENET_MDC has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDC } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDC" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 223 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[0\] GND " "Pin HPS_ENET_TX_DATA\[0\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 185 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[1\] GND " "Pin HPS_ENET_TX_DATA\[1\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 186 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[2\] GND " "Pin HPS_ENET_TX_DATA\[2\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 187 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_DATA\[3\] GND " "Pin HPS_ENET_TX_DATA\[3\] has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_DATA[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_DATA\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 83 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 188 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_TX_EN GND " "Pin HPS_ENET_TX_EN has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_TX_EN } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_TX_EN" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 227 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_CLK GND " "Pin HPS_SD_CLK has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SD_CLK } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CLK" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 93 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 236 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_CLK GND " "Pin HPS_SPIM_CLK has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SPIM_CLK } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_CLK" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 96 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 238 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_MOSI GND " "Pin HPS_SPIM_MOSI has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SPIM_MOSI } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_MOSI" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 98 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 240 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_UART_TX GND " "Pin HPS_UART_TX has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_UART_TX } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_UART_TX" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 101 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 243 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_STP GND " "Pin HPS_USB_STP has GND driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_STP } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_STP" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 106 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 247 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[0\] VCC " "Pin ARDUINO_IO\[0\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 23 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[1\] VCC " "Pin ARDUINO_IO\[1\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 24 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[2\] VCC " "Pin ARDUINO_IO\[2\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 25 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[3\] VCC " "Pin ARDUINO_IO\[3\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 26 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[4\] VCC " "Pin ARDUINO_IO\[4\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 27 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[5\] VCC " "Pin ARDUINO_IO\[5\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 28 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[6\] VCC " "Pin ARDUINO_IO\[6\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 29 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[7\] VCC " "Pin ARDUINO_IO\[7\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 30 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[8\] VCC " "Pin ARDUINO_IO\[8\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[9\] VCC " "Pin ARDUINO_IO\[9\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[10\] VCC " "Pin ARDUINO_IO\[10\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 33 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[11\] VCC " "Pin ARDUINO_IO\[11\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 34 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[12\] VCC " "Pin ARDUINO_IO\[12\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[13\] VCC " "Pin ARDUINO_IO\[13\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 36 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[14\] VCC " "Pin ARDUINO_IO\[14\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_IO\[15\] VCC " "Pin ARDUINO_IO\[15\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 38 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ARDUINO_RESET_N VCC " "Pin ARDUINO_RESET_N has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 205 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[0\] VCC " "Pin GPIO_0\[0\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 53 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[1\] VCC " "Pin GPIO_0\[1\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 54 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[2\] VCC " "Pin GPIO_0\[2\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 55 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[3\] VCC " "Pin GPIO_0\[3\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 56 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[4\] VCC " "Pin GPIO_0\[4\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 57 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[5\] VCC " "Pin GPIO_0\[5\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 58 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[6\] VCC " "Pin GPIO_0\[6\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 59 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[7\] VCC " "Pin GPIO_0\[7\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 60 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[8\] VCC " "Pin GPIO_0\[8\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 61 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[9\] VCC " "Pin GPIO_0\[9\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 62 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[10\] VCC " "Pin GPIO_0\[10\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 63 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[11\] VCC " "Pin GPIO_0\[11\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[12\] VCC " "Pin GPIO_0\[12\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 65 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[13\] VCC " "Pin GPIO_0\[13\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 66 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[14\] VCC " "Pin GPIO_0\[14\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 67 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[15\] VCC " "Pin GPIO_0\[15\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 68 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[16\] VCC " "Pin GPIO_0\[16\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 69 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[17\] VCC " "Pin GPIO_0\[17\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 70 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[18\] VCC " "Pin GPIO_0\[18\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 71 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[19\] VCC " "Pin GPIO_0\[19\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 72 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[20\] VCC " "Pin GPIO_0\[20\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 73 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[21\] VCC " "Pin GPIO_0\[21\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[22\] VCC " "Pin GPIO_0\[22\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 75 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[23\] VCC " "Pin GPIO_0\[23\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 76 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[24\] VCC " "Pin GPIO_0\[24\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 77 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[25\] VCC " "Pin GPIO_0\[25\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 78 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[26\] VCC " "Pin GPIO_0\[26\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 79 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[27\] VCC " "Pin GPIO_0\[27\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 80 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[28\] VCC " "Pin GPIO_0\[28\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 81 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[29\] VCC " "Pin GPIO_0\[29\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 82 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[30\] VCC " "Pin GPIO_0\[30\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 83 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[31\] VCC " "Pin GPIO_0\[31\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 84 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[32\] VCC " "Pin GPIO_0\[32\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 85 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[33\] VCC " "Pin GPIO_0\[33\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 86 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[34\] VCC " "Pin GPIO_0\[34\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 87 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO_0\[35\] VCC " "Pin GPIO_0\[35\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 88 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_CONV_USB_N VCC " "Pin HPS_CONV_USB_N has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 210 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[0\] VCC " "Pin HPS_DDR3_DQ\[0\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 141 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[1\] VCC " "Pin HPS_DDR3_DQ\[1\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 142 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[2\] VCC " "Pin HPS_DDR3_DQ\[2\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 143 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[3\] VCC " "Pin HPS_DDR3_DQ\[3\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 144 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[4\] VCC " "Pin HPS_DDR3_DQ\[4\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 145 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[5\] VCC " "Pin HPS_DDR3_DQ\[5\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 146 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[6\] VCC " "Pin HPS_DDR3_DQ\[6\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 147 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[7\] VCC " "Pin HPS_DDR3_DQ\[7\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 148 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[8\] VCC " "Pin HPS_DDR3_DQ\[8\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 149 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[9\] VCC " "Pin HPS_DDR3_DQ\[9\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 150 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[10\] VCC " "Pin HPS_DDR3_DQ\[10\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 151 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[11\] VCC " "Pin HPS_DDR3_DQ\[11\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 152 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[12\] VCC " "Pin HPS_DDR3_DQ\[12\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 153 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[13\] VCC " "Pin HPS_DDR3_DQ\[13\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 154 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[14\] VCC " "Pin HPS_DDR3_DQ\[14\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 155 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[15\] VCC " "Pin HPS_DDR3_DQ\[15\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 156 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[16\] VCC " "Pin HPS_DDR3_DQ\[16\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 157 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[17\] VCC " "Pin HPS_DDR3_DQ\[17\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 158 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[18\] VCC " "Pin HPS_DDR3_DQ\[18\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 159 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[19\] VCC " "Pin HPS_DDR3_DQ\[19\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 160 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[20\] VCC " "Pin HPS_DDR3_DQ\[20\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 161 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[21\] VCC " "Pin HPS_DDR3_DQ\[21\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 162 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[22\] VCC " "Pin HPS_DDR3_DQ\[22\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 163 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[23\] VCC " "Pin HPS_DDR3_DQ\[23\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 164 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[24\] VCC " "Pin HPS_DDR3_DQ\[24\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 165 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[25\] VCC " "Pin HPS_DDR3_DQ\[25\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 166 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[26\] VCC " "Pin HPS_DDR3_DQ\[26\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 167 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[27\] VCC " "Pin HPS_DDR3_DQ\[27\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 168 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[28\] VCC " "Pin HPS_DDR3_DQ\[28\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 169 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[29\] VCC " "Pin HPS_DDR3_DQ\[29\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 170 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[30\] VCC " "Pin HPS_DDR3_DQ\[30\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 171 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQ\[31\] VCC " "Pin HPS_DDR3_DQ\[31\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 172 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[0\] VCC " "Pin HPS_DDR3_DQS_N\[0\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 173 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[1\] VCC " "Pin HPS_DDR3_DQS_N\[1\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 174 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[2\] VCC " "Pin HPS_DDR3_DQS_N\[2\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 175 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_N\[3\] VCC " "Pin HPS_DDR3_DQS_N\[3\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 69 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 176 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[0\] VCC " "Pin HPS_DDR3_DQS_P\[0\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 177 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[1\] VCC " "Pin HPS_DDR3_DQS_P\[1\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 178 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[2\] VCC " "Pin HPS_DDR3_DQS_P\[2\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 179 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_DDR3_DQS_P\[3\] VCC " "Pin HPS_DDR3_DQS_P\[3\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 70 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 180 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_INT_N VCC " "Pin HPS_ENET_INT_N has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 77 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 222 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_ENET_MDIO VCC " "Pin HPS_ENET_MDIO has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 224 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_GSENSOR_INT VCC " "Pin HPS_GSENSOR_INT has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 228 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SCLK VCC " "Pin HPS_I2C0_SCLK has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 229 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C0_SDAT VCC " "Pin HPS_I2C0_SDAT has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 87 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 230 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SCLK VCC " "Pin HPS_I2C1_SCLK has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 231 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_I2C1_SDAT VCC " "Pin HPS_I2C1_SDAT has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 232 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_KEY_N VCC " "Pin HPS_KEY_N has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_KEY_N } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY_N" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 90 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 233 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LED VCC " "Pin HPS_LED has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_LED } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LED" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 234 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_LTC_GPIO VCC " "Pin HPS_LTC_GPIO has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 92 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 235 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_CMD VCC " "Pin HPS_SD_CMD has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SD_CMD } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_CMD" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 94 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 237 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_DATA\[0\] VCC " "Pin HPS_SD_DATA\[0\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 189 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_DATA\[1\] VCC " "Pin HPS_SD_DATA\[1\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 190 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_DATA\[2\] VCC " "Pin HPS_SD_DATA\[2\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 191 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SD_DATA\[3\] VCC " "Pin HPS_SD_DATA\[3\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SD_DATA[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SD_DATA\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 95 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 192 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_SPIM_SS VCC " "Pin HPS_SPIM_SS has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 99 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 241 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[0\] VCC " "Pin HPS_USB_DATA\[0\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 193 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[1\] VCC " "Pin HPS_USB_DATA\[1\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 194 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[2\] VCC " "Pin HPS_USB_DATA\[2\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 195 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[3\] VCC " "Pin HPS_USB_DATA\[3\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 196 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[4\] VCC " "Pin HPS_USB_DATA\[4\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 197 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[5\] VCC " "Pin HPS_USB_DATA\[5\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 198 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[6\] VCC " "Pin HPS_USB_DATA\[6\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 199 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HPS_USB_DATA\[7\] VCC " "Pin HPS_USB_DATA\[7\] has VCC driving its datain port" {  } { { "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "../hdl/DE0_Nano_Soc_7_segment_extension.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/hdl/DE0_Nano_Soc_7_segment_extension.vhd" 103 0 0 } } { "temporary_test_loc" "" { Generic "D:/Skydrive/Documenten/Univ/ES/GIT/fpga_seg/hw/quartus/" { { 0 { 0 ""} 0 200 14046 14942 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1478019006830 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1478019006830 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1478019006857 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 9 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 9 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1194 " "Peak virtual memory: 1194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478019007161 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 01 17:50:07 2016 " "Processing ended: Tue Nov 01 17:50:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478019007161 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478019007161 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478019007161 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1478019007161 ""}
