# Info: [9566]: Logging session transcript to file /home/vcmota/ece327/Kirsch-Edge-Detector/precision.log
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux vcmota@eceLinux3.uwaterloo.ca #1 SMP Tue Jun 10 17:49:56 EDT 2014 2.6.18-371.9.1.el5 x86_64
//  
//  Start time Sat Jul 19 23:39:57 2014
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /home/vcmota/ece327/Kirsch-Edge-Detector/precision.log
# 
# COMMAND: dofile uw_tmp/uw-gate-synth-precision_rtl.tcl
# Info: [9575]: Results directory: /home/vcmota/ece327/Kirsch-Edge-Detector/uw_tmp/
# Info: [9569]: Moving session transcript to file /home/vcmota/ece327/Kirsch-Edge-Detector/uw_tmp/precision.log
# Info: [15291]:  Setting up the design to use synthesis library "cycloneii.syn"
# Info: [566]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info:  Setting Part to: "EP2C35F672C"
# Info:  Setting Process to: "7"
# Info: [3021]: Reading file: /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [618]: Loading library initialization file /opt/Precision_Synthesis_2008a.47/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2008a.22
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2008a.22
# Info: [42502]: Analyzing input file "/home/vcmota/ece327/Kirsch-Edge-Detector/mem.vhd" ...
# Info: [42502]: Analyzing input file "/home/vcmota/ece327/Kirsch-Edge-Detector/kirsch_utility_pkg.vhd" ...
# Info: [42502]: Analyzing input file "/home/vcmota/ece327/Kirsch-Edge-Detector/memory.vhd" ...
# Info: [641]: Current working directory: /home/vcmota/ece327/Kirsch-Edge-Detector/uw_tmp/.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:40:04
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2008a.22
# Info: [40000]: Last compiled on Nov 27 2008 12:46:53
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.memory(main): Pre-processing...
# Info: [44506]: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
# Warning: [45729]: "/home/vcmota/ece327/Kirsch-Edge-Detector/memory.vhd", line 9: Input port i_reset has never been used.
# Warning: [45731]: "/home/vcmota/ece327/Kirsch-Edge-Detector/memory.vhd", line 17: Output port o_pixel has never been assigned a value.
# Info: [44508]: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
# Info: [44523]: Root Module work.memory(main): Compiling...
# Warning: [45765]: "/home/vcmota/ece327/Kirsch-Edge-Detector/memory.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/vcmota/ece327/Kirsch-Edge-Detector/memory.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/vcmota/ece327/Kirsch-Edge-Detector/memory.vhd", line 87: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/vcmota/ece327/Kirsch-Edge-Detector/memory.vhd", line 42: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Warning: [45765]: "/home/vcmota/ece327/Kirsch-Edge-Detector/memory.vhd", line 42: Ignoring Initial value for this signal/variable as initial value is not supported for the specified technology.
# Info: [44838]: "/home/vcmota/ece327/Kirsch-Edge-Detector/memory.vhd", line 107: Macro Modgen_Counter "counter_up_clock_cnt_en_0_8" inferred for node "row".
# Info: [44838]: "/home/vcmota/ece327/Kirsch-Edge-Detector/memory.vhd", line 111: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_0_8" inferred for node "column".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 2, Inferred (Modgen/Selcounter/AddSub) : 2 (2 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44835]: Total CPU time taken for compilation: 0.0 secs.
# Info: [44856]: Total lines of RTL compiled: 319.
# Info: [44513]: Overall running time 0.0 secs.
# Info: [641]: Current working directory: /home/vcmota/ece327/Kirsch-Edge-Detector/uw_tmp/.
# Info: [644]: Finished compiling design.
# Info: i_clock
# Info: -- Saving the design database in uw_tmp/memory_gate.xdb
# Info: [3026]: Writing file: uw_tmp/memory_gate.vhd.
# Info: Info, Command 'auto_write' finished successfully
# Info: *** synthesis to generic gates succeeded ***
dofile uw_tmp/uw-gate-synth-precision_rtl.tcl
# 
# COMMAND: exit -force
# 
# COMMAND: close_results_dir
# Info: [9578]: Results directory is closed.
close_results_dir
exit -force
