#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000039150e0 .scope module, "TestBench" "TestBench" 2 20;
 .timescale -9 -12;
P_0000000003919c70 .param/l "FUNC_ADD" 0 2 53, C4<010011>;
P_0000000003919ca8 .param/l "FUNC_AND" 0 2 55, C4<010100>;
P_0000000003919ce0 .param/l "FUNC_JR" 0 2 63, C4<001000>;
P_0000000003919d18 .param/l "FUNC_NOT" 0 2 57, C4<101111>;
P_0000000003919d50 .param/l "FUNC_OR" 0 2 56, C4<010110>;
P_0000000003919d88 .param/l "FUNC_SLL" 0 2 60, C4<000000>;
P_0000000003919dc0 .param/l "FUNC_SLLV" 0 2 59, C4<000110>;
P_0000000003919df8 .param/l "FUNC_SLT" 0 2 58, C4<110000>;
P_0000000003919e30 .param/l "FUNC_SRL" 0 2 62, C4<000010>;
P_0000000003919e68 .param/l "FUNC_SRLV" 0 2 61, C4<000100>;
P_0000000003919ea0 .param/l "FUNC_SUB" 0 2 54, C4<010001>;
P_0000000003919ed8 .param/l "OP_ADDI" 0 2 39, C4<001000>;
P_0000000003919f10 .param/l "OP_BEQ" 0 2 40, C4<001010>;
P_0000000003919f48 .param/l "OP_BGEZ" 0 2 49, C4<001101>;
P_0000000003919f80 .param/l "OP_BLT" 0 2 47, C4<001110>;
P_0000000003919fb8 .param/l "OP_BNE" 0 2 44, C4<001011>;
P_0000000003919ff0 .param/l "OP_BNEZ" 0 2 48, C4<001100>;
P_000000000391a028 .param/l "OP_JAL" 0 2 46, C4<000011>;
P_000000000391a060 .param/l "OP_JUMP" 0 2 45, C4<000010>;
P_000000000391a098 .param/l "OP_LUI" 0 2 41, C4<001111>;
P_000000000391a0d0 .param/l "OP_LW" 0 2 42, C4<101100>;
P_000000000391a108 .param/l "OP_RTYPE" 0 2 38, C4<000000>;
P_000000000391a140 .param/l "OP_SW" 0 2 43, C4<101101>;
P_000000000391a178 .param/l "TOTAL_FUNC" 0 2 51, +C4<00000000000000000000000000001011>;
P_000000000391a1b0 .param/l "TOTAL_INS" 0 2 36, +C4<00000000000000000000000000001011>;
v0000000003983370_0 .var "CLK", 0 0;
v00000000039817f0 .array "FUNCTION", 0 10, 5 0;
v0000000003981e30 .array "INSTRUCION", 0 10, 5 0;
v0000000003981890_0 .var "RST", 0 0;
v0000000003981ed0_0 .var "addr", 31 0;
v00000000039819d0_0 .var/i "count", 31 0;
v0000000003983050_0 .var "data", 31 0;
v0000000003983550_0 .var/i "error_record", 31 0;
v0000000003981a70_0 .var/i "handle", 31 0;
v0000000003982150_0 .var/i "i", 31 0;
v0000000003981b10_0 .var/i "initail_error", 31 0;
v0000000003982970_0 .var "instruction", 31 0;
v00000000039825b0_0 .var/i "j", 31 0;
v0000000003982e70_0 .var "k", 3 0;
v0000000003982bf0 .array "mem_file", 127 0, 7 0;
v0000000003982650 .array "memory", 31 0;
v0000000003982650_0 .net v0000000003982650 0, 31 0, L_00000000039dfbe0; 1 drivers
v0000000003982650_1 .net v0000000003982650 1, 31 0, L_00000000039df320; 1 drivers
v0000000003982650_2 .net v0000000003982650 2, 31 0, L_00000000039dde80; 1 drivers
v0000000003982650_3 .net v0000000003982650 3, 31 0, L_00000000039de880; 1 drivers
v0000000003982650_4 .net v0000000003982650 4, 31 0, L_00000000039dfe60; 1 drivers
v0000000003982650_5 .net v0000000003982650 5, 31 0, L_00000000039dd8e0; 1 drivers
v0000000003982650_6 .net v0000000003982650 6, 31 0, L_00000000039ddf20; 1 drivers
v0000000003982650_7 .net v0000000003982650 7, 31 0, L_00000000039ddde0; 1 drivers
v0000000003982650_8 .net v0000000003982650 8, 31 0, L_00000000039deb00; 1 drivers
v0000000003982650_9 .net v0000000003982650 9, 31 0, L_00000000039dfb40; 1 drivers
v0000000003982650_10 .net v0000000003982650 10, 31 0, L_00000000039deba0; 1 drivers
v0000000003982650_11 .net v0000000003982650 11, 31 0, L_00000000039dec40; 1 drivers
v0000000003982650_12 .net v0000000003982650 12, 31 0, L_00000000039dfc80; 1 drivers
v0000000003982650_13 .net v0000000003982650 13, 31 0, L_00000000039dda20; 1 drivers
v0000000003982650_14 .net v0000000003982650 14, 31 0, L_00000000039df500; 1 drivers
v0000000003982650_15 .net v0000000003982650 15, 31 0, L_00000000039dfdc0; 1 drivers
v0000000003982650_16 .net v0000000003982650 16, 31 0, L_00000000039ddac0; 1 drivers
v0000000003982650_17 .net v0000000003982650 17, 31 0, L_00000000039de2e0; 1 drivers
v0000000003982650_18 .net v0000000003982650 18, 31 0, L_00000000039dfaa0; 1 drivers
v0000000003982650_19 .net v0000000003982650 19, 31 0, L_00000000039ddfc0; 1 drivers
v0000000003982650_20 .net v0000000003982650 20, 31 0, L_00000000039ded80; 1 drivers
v0000000003982650_21 .net v0000000003982650 21, 31 0, L_00000000039de060; 1 drivers
v0000000003982650_22 .net v0000000003982650 22, 31 0, L_00000000039de100; 1 drivers
v0000000003982650_23 .net v0000000003982650 23, 31 0, L_00000000039df6e0; 1 drivers
v0000000003982650_24 .net v0000000003982650 24, 31 0, L_00000000039df0a0; 1 drivers
v0000000003982650_25 .net v0000000003982650 25, 31 0, L_00000000039df8c0; 1 drivers
v0000000003982650_26 .net v0000000003982650 26, 31 0, L_00000000039dfa00; 1 drivers
v0000000003982650_27 .net v0000000003982650 27, 31 0, L_00000000039df3c0; 1 drivers
v0000000003982650_28 .net v0000000003982650 28, 31 0, L_00000000039de1a0; 1 drivers
v0000000003982650_29 .net v0000000003982650 29, 31 0, L_00000000039de240; 1 drivers
v0000000003982650_30 .net v0000000003982650 30, 31 0, L_00000000039de380; 1 drivers
v0000000003982650_31 .net v0000000003982650 31, 31 0, L_00000000039de420; 1 drivers
v0000000003983410_0 .var/i "mode", 31 0;
v0000000003982c90_0 .var "pc", 31 0;
v0000000003982790_0 .var "rd", 4 0;
v00000000039834b0 .array "register_file", 0 31, 31 0;
v00000000039830f0_0 .var "rs", 4 0;
v0000000003981f70_0 .var "rt", 4 0;
v0000000003981cf0_0 .var/i "score", 31 0;
E_00000000038fe130 .event negedge, v00000000038983e0_0;
v0000000003982bf0_0 .array/port v0000000003982bf0, 0;
v0000000003982bf0_1 .array/port v0000000003982bf0, 1;
v0000000003982bf0_2 .array/port v0000000003982bf0, 2;
v0000000003982bf0_3 .array/port v0000000003982bf0, 3;
L_00000000039dfbe0 .concat [ 8 8 8 8], v0000000003982bf0_0, v0000000003982bf0_1, v0000000003982bf0_2, v0000000003982bf0_3;
v0000000003982bf0_4 .array/port v0000000003982bf0, 4;
v0000000003982bf0_5 .array/port v0000000003982bf0, 5;
v0000000003982bf0_6 .array/port v0000000003982bf0, 6;
v0000000003982bf0_7 .array/port v0000000003982bf0, 7;
L_00000000039df320 .concat [ 8 8 8 8], v0000000003982bf0_4, v0000000003982bf0_5, v0000000003982bf0_6, v0000000003982bf0_7;
v0000000003982bf0_8 .array/port v0000000003982bf0, 8;
v0000000003982bf0_9 .array/port v0000000003982bf0, 9;
v0000000003982bf0_10 .array/port v0000000003982bf0, 10;
v0000000003982bf0_11 .array/port v0000000003982bf0, 11;
L_00000000039dde80 .concat [ 8 8 8 8], v0000000003982bf0_8, v0000000003982bf0_9, v0000000003982bf0_10, v0000000003982bf0_11;
v0000000003982bf0_12 .array/port v0000000003982bf0, 12;
v0000000003982bf0_13 .array/port v0000000003982bf0, 13;
v0000000003982bf0_14 .array/port v0000000003982bf0, 14;
v0000000003982bf0_15 .array/port v0000000003982bf0, 15;
L_00000000039de880 .concat [ 8 8 8 8], v0000000003982bf0_12, v0000000003982bf0_13, v0000000003982bf0_14, v0000000003982bf0_15;
v0000000003982bf0_16 .array/port v0000000003982bf0, 16;
v0000000003982bf0_17 .array/port v0000000003982bf0, 17;
v0000000003982bf0_18 .array/port v0000000003982bf0, 18;
v0000000003982bf0_19 .array/port v0000000003982bf0, 19;
L_00000000039dfe60 .concat [ 8 8 8 8], v0000000003982bf0_16, v0000000003982bf0_17, v0000000003982bf0_18, v0000000003982bf0_19;
v0000000003982bf0_20 .array/port v0000000003982bf0, 20;
v0000000003982bf0_21 .array/port v0000000003982bf0, 21;
v0000000003982bf0_22 .array/port v0000000003982bf0, 22;
v0000000003982bf0_23 .array/port v0000000003982bf0, 23;
L_00000000039dd8e0 .concat [ 8 8 8 8], v0000000003982bf0_20, v0000000003982bf0_21, v0000000003982bf0_22, v0000000003982bf0_23;
v0000000003982bf0_24 .array/port v0000000003982bf0, 24;
v0000000003982bf0_25 .array/port v0000000003982bf0, 25;
v0000000003982bf0_26 .array/port v0000000003982bf0, 26;
v0000000003982bf0_27 .array/port v0000000003982bf0, 27;
L_00000000039ddf20 .concat [ 8 8 8 8], v0000000003982bf0_24, v0000000003982bf0_25, v0000000003982bf0_26, v0000000003982bf0_27;
v0000000003982bf0_28 .array/port v0000000003982bf0, 28;
v0000000003982bf0_29 .array/port v0000000003982bf0, 29;
v0000000003982bf0_30 .array/port v0000000003982bf0, 30;
v0000000003982bf0_31 .array/port v0000000003982bf0, 31;
L_00000000039ddde0 .concat [ 8 8 8 8], v0000000003982bf0_28, v0000000003982bf0_29, v0000000003982bf0_30, v0000000003982bf0_31;
v0000000003982bf0_32 .array/port v0000000003982bf0, 32;
v0000000003982bf0_33 .array/port v0000000003982bf0, 33;
v0000000003982bf0_34 .array/port v0000000003982bf0, 34;
v0000000003982bf0_35 .array/port v0000000003982bf0, 35;
L_00000000039deb00 .concat [ 8 8 8 8], v0000000003982bf0_32, v0000000003982bf0_33, v0000000003982bf0_34, v0000000003982bf0_35;
v0000000003982bf0_36 .array/port v0000000003982bf0, 36;
v0000000003982bf0_37 .array/port v0000000003982bf0, 37;
v0000000003982bf0_38 .array/port v0000000003982bf0, 38;
v0000000003982bf0_39 .array/port v0000000003982bf0, 39;
L_00000000039dfb40 .concat [ 8 8 8 8], v0000000003982bf0_36, v0000000003982bf0_37, v0000000003982bf0_38, v0000000003982bf0_39;
v0000000003982bf0_40 .array/port v0000000003982bf0, 40;
v0000000003982bf0_41 .array/port v0000000003982bf0, 41;
v0000000003982bf0_42 .array/port v0000000003982bf0, 42;
v0000000003982bf0_43 .array/port v0000000003982bf0, 43;
L_00000000039deba0 .concat [ 8 8 8 8], v0000000003982bf0_40, v0000000003982bf0_41, v0000000003982bf0_42, v0000000003982bf0_43;
v0000000003982bf0_44 .array/port v0000000003982bf0, 44;
v0000000003982bf0_45 .array/port v0000000003982bf0, 45;
v0000000003982bf0_46 .array/port v0000000003982bf0, 46;
v0000000003982bf0_47 .array/port v0000000003982bf0, 47;
L_00000000039dec40 .concat [ 8 8 8 8], v0000000003982bf0_44, v0000000003982bf0_45, v0000000003982bf0_46, v0000000003982bf0_47;
v0000000003982bf0_48 .array/port v0000000003982bf0, 48;
v0000000003982bf0_49 .array/port v0000000003982bf0, 49;
v0000000003982bf0_50 .array/port v0000000003982bf0, 50;
v0000000003982bf0_51 .array/port v0000000003982bf0, 51;
L_00000000039dfc80 .concat [ 8 8 8 8], v0000000003982bf0_48, v0000000003982bf0_49, v0000000003982bf0_50, v0000000003982bf0_51;
v0000000003982bf0_52 .array/port v0000000003982bf0, 52;
v0000000003982bf0_53 .array/port v0000000003982bf0, 53;
v0000000003982bf0_54 .array/port v0000000003982bf0, 54;
v0000000003982bf0_55 .array/port v0000000003982bf0, 55;
L_00000000039dda20 .concat [ 8 8 8 8], v0000000003982bf0_52, v0000000003982bf0_53, v0000000003982bf0_54, v0000000003982bf0_55;
v0000000003982bf0_56 .array/port v0000000003982bf0, 56;
v0000000003982bf0_57 .array/port v0000000003982bf0, 57;
v0000000003982bf0_58 .array/port v0000000003982bf0, 58;
v0000000003982bf0_59 .array/port v0000000003982bf0, 59;
L_00000000039df500 .concat [ 8 8 8 8], v0000000003982bf0_56, v0000000003982bf0_57, v0000000003982bf0_58, v0000000003982bf0_59;
v0000000003982bf0_60 .array/port v0000000003982bf0, 60;
v0000000003982bf0_61 .array/port v0000000003982bf0, 61;
v0000000003982bf0_62 .array/port v0000000003982bf0, 62;
v0000000003982bf0_63 .array/port v0000000003982bf0, 63;
L_00000000039dfdc0 .concat [ 8 8 8 8], v0000000003982bf0_60, v0000000003982bf0_61, v0000000003982bf0_62, v0000000003982bf0_63;
v0000000003982bf0_64 .array/port v0000000003982bf0, 64;
v0000000003982bf0_65 .array/port v0000000003982bf0, 65;
v0000000003982bf0_66 .array/port v0000000003982bf0, 66;
v0000000003982bf0_67 .array/port v0000000003982bf0, 67;
L_00000000039ddac0 .concat [ 8 8 8 8], v0000000003982bf0_64, v0000000003982bf0_65, v0000000003982bf0_66, v0000000003982bf0_67;
v0000000003982bf0_68 .array/port v0000000003982bf0, 68;
v0000000003982bf0_69 .array/port v0000000003982bf0, 69;
v0000000003982bf0_70 .array/port v0000000003982bf0, 70;
v0000000003982bf0_71 .array/port v0000000003982bf0, 71;
L_00000000039de2e0 .concat [ 8 8 8 8], v0000000003982bf0_68, v0000000003982bf0_69, v0000000003982bf0_70, v0000000003982bf0_71;
v0000000003982bf0_72 .array/port v0000000003982bf0, 72;
v0000000003982bf0_73 .array/port v0000000003982bf0, 73;
v0000000003982bf0_74 .array/port v0000000003982bf0, 74;
v0000000003982bf0_75 .array/port v0000000003982bf0, 75;
L_00000000039dfaa0 .concat [ 8 8 8 8], v0000000003982bf0_72, v0000000003982bf0_73, v0000000003982bf0_74, v0000000003982bf0_75;
v0000000003982bf0_76 .array/port v0000000003982bf0, 76;
v0000000003982bf0_77 .array/port v0000000003982bf0, 77;
v0000000003982bf0_78 .array/port v0000000003982bf0, 78;
v0000000003982bf0_79 .array/port v0000000003982bf0, 79;
L_00000000039ddfc0 .concat [ 8 8 8 8], v0000000003982bf0_76, v0000000003982bf0_77, v0000000003982bf0_78, v0000000003982bf0_79;
v0000000003982bf0_80 .array/port v0000000003982bf0, 80;
v0000000003982bf0_81 .array/port v0000000003982bf0, 81;
v0000000003982bf0_82 .array/port v0000000003982bf0, 82;
v0000000003982bf0_83 .array/port v0000000003982bf0, 83;
L_00000000039ded80 .concat [ 8 8 8 8], v0000000003982bf0_80, v0000000003982bf0_81, v0000000003982bf0_82, v0000000003982bf0_83;
v0000000003982bf0_84 .array/port v0000000003982bf0, 84;
v0000000003982bf0_85 .array/port v0000000003982bf0, 85;
v0000000003982bf0_86 .array/port v0000000003982bf0, 86;
v0000000003982bf0_87 .array/port v0000000003982bf0, 87;
L_00000000039de060 .concat [ 8 8 8 8], v0000000003982bf0_84, v0000000003982bf0_85, v0000000003982bf0_86, v0000000003982bf0_87;
v0000000003982bf0_88 .array/port v0000000003982bf0, 88;
v0000000003982bf0_89 .array/port v0000000003982bf0, 89;
v0000000003982bf0_90 .array/port v0000000003982bf0, 90;
v0000000003982bf0_91 .array/port v0000000003982bf0, 91;
L_00000000039de100 .concat [ 8 8 8 8], v0000000003982bf0_88, v0000000003982bf0_89, v0000000003982bf0_90, v0000000003982bf0_91;
v0000000003982bf0_92 .array/port v0000000003982bf0, 92;
v0000000003982bf0_93 .array/port v0000000003982bf0, 93;
v0000000003982bf0_94 .array/port v0000000003982bf0, 94;
v0000000003982bf0_95 .array/port v0000000003982bf0, 95;
L_00000000039df6e0 .concat [ 8 8 8 8], v0000000003982bf0_92, v0000000003982bf0_93, v0000000003982bf0_94, v0000000003982bf0_95;
v0000000003982bf0_96 .array/port v0000000003982bf0, 96;
v0000000003982bf0_97 .array/port v0000000003982bf0, 97;
v0000000003982bf0_98 .array/port v0000000003982bf0, 98;
v0000000003982bf0_99 .array/port v0000000003982bf0, 99;
L_00000000039df0a0 .concat [ 8 8 8 8], v0000000003982bf0_96, v0000000003982bf0_97, v0000000003982bf0_98, v0000000003982bf0_99;
v0000000003982bf0_100 .array/port v0000000003982bf0, 100;
v0000000003982bf0_101 .array/port v0000000003982bf0, 101;
v0000000003982bf0_102 .array/port v0000000003982bf0, 102;
v0000000003982bf0_103 .array/port v0000000003982bf0, 103;
L_00000000039df8c0 .concat [ 8 8 8 8], v0000000003982bf0_100, v0000000003982bf0_101, v0000000003982bf0_102, v0000000003982bf0_103;
v0000000003982bf0_104 .array/port v0000000003982bf0, 104;
v0000000003982bf0_105 .array/port v0000000003982bf0, 105;
v0000000003982bf0_106 .array/port v0000000003982bf0, 106;
v0000000003982bf0_107 .array/port v0000000003982bf0, 107;
L_00000000039dfa00 .concat [ 8 8 8 8], v0000000003982bf0_104, v0000000003982bf0_105, v0000000003982bf0_106, v0000000003982bf0_107;
v0000000003982bf0_108 .array/port v0000000003982bf0, 108;
v0000000003982bf0_109 .array/port v0000000003982bf0, 109;
v0000000003982bf0_110 .array/port v0000000003982bf0, 110;
v0000000003982bf0_111 .array/port v0000000003982bf0, 111;
L_00000000039df3c0 .concat [ 8 8 8 8], v0000000003982bf0_108, v0000000003982bf0_109, v0000000003982bf0_110, v0000000003982bf0_111;
v0000000003982bf0_112 .array/port v0000000003982bf0, 112;
v0000000003982bf0_113 .array/port v0000000003982bf0, 113;
v0000000003982bf0_114 .array/port v0000000003982bf0, 114;
v0000000003982bf0_115 .array/port v0000000003982bf0, 115;
L_00000000039de1a0 .concat [ 8 8 8 8], v0000000003982bf0_112, v0000000003982bf0_113, v0000000003982bf0_114, v0000000003982bf0_115;
v0000000003982bf0_116 .array/port v0000000003982bf0, 116;
v0000000003982bf0_117 .array/port v0000000003982bf0, 117;
v0000000003982bf0_118 .array/port v0000000003982bf0, 118;
v0000000003982bf0_119 .array/port v0000000003982bf0, 119;
L_00000000039de240 .concat [ 8 8 8 8], v0000000003982bf0_116, v0000000003982bf0_117, v0000000003982bf0_118, v0000000003982bf0_119;
v0000000003982bf0_120 .array/port v0000000003982bf0, 120;
v0000000003982bf0_121 .array/port v0000000003982bf0, 121;
v0000000003982bf0_122 .array/port v0000000003982bf0, 122;
v0000000003982bf0_123 .array/port v0000000003982bf0, 123;
L_00000000039de380 .concat [ 8 8 8 8], v0000000003982bf0_120, v0000000003982bf0_121, v0000000003982bf0_122, v0000000003982bf0_123;
v0000000003982bf0_124 .array/port v0000000003982bf0, 124;
v0000000003982bf0_125 .array/port v0000000003982bf0, 125;
v0000000003982bf0_126 .array/port v0000000003982bf0, 126;
v0000000003982bf0_127 .array/port v0000000003982bf0, 127;
L_00000000039de420 .concat [ 8 8 8 8], v0000000003982bf0_124, v0000000003982bf0_125, v0000000003982bf0_126, v0000000003982bf0_127;
S_00000000039188d0 .scope module, "cpu" "Simple_Single_CPU" 2 29, 3 1 0, S_00000000039150e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_n"
L_00000000028ed680 .functor AND 1, L_00000000039823d0, v0000000003896a40_0, C4<1>, C4<1>;
L_00000000028ed8b0 .functor NOT 1, L_00000000039dc860, C4<0>, C4<0>, C4<0>;
v0000000003979210_0 .net "ALUCtrl", 3 0, L_00000000039dbb40;  1 drivers
v0000000003978d10_0 .net "ALUOp", 2 0, v0000000003896c20_0;  1 drivers
v0000000003978b30_0 .net "ALUSrc", 0 0, v0000000003898340_0;  1 drivers
v0000000003978c70_0 .net "Branch", 0 0, v0000000003896a40_0;  1 drivers
v0000000003978810_0 .net "BranchType", 1 0, v00000000038967c0_0;  1 drivers
v00000000039795d0_0 .net "DM_result", 31 0, v0000000003897800_0;  1 drivers
v0000000003977eb0_0 .net "FURslt", 1 0, L_00000000039db8c0;  1 drivers
v0000000003977b90_0 .net "Jump", 0 0, v0000000003896cc0_0;  1 drivers
v00000000039788b0_0 .net "MemRead", 0 0, L_00000000028a01e0;  1 drivers
v00000000039777d0_0 .net "MemWrite", 0 0, L_00000000028a0170;  1 drivers
v0000000003977ff0_0 .net "MemtoReg", 0 0, v0000000003896ea0_0;  1 drivers
v0000000003978ef0_0 .net "RegDst", 0 0, v0000000003896fe0_0;  1 drivers
v00000000039779b0_0 .net "RegWrite", 0 0, L_00000000028a0090;  1 drivers
v0000000003977af0_0 .net "ShamtSrc", 4 0, L_00000000039dd580;  1 drivers
v0000000003978270_0 .net "Src_ALU_Shifter", 31 0, L_00000000039dd440;  1 drivers
v00000000039789f0_0 .net "Write_Data", 31 0, L_00000000039df820;  1 drivers
v0000000003978950_0 .net "Write_reg", 4 0, L_00000000039dcd60;  1 drivers
v0000000003977f50_0 .net *"_s11", 3 0, L_0000000003982dd0;  1 drivers
v0000000003978310_0 .net *"_s13", 27 0, L_0000000003982830;  1 drivers
v0000000003978450_0 .net *"_s14", 27 0, L_0000000003982010;  1 drivers
v0000000003977a50_0 .net *"_s16", 25 0, L_0000000003982a10;  1 drivers
L_00000000039837a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000039786d0_0 .net *"_s18", 1 0, L_00000000039837a8;  1 drivers
v00000000039784f0_0 .net *"_s4", 29 0, L_0000000003982290;  1 drivers
L_0000000003983760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000003978090_0 .net *"_s6", 1 0, L_0000000003983760;  1 drivers
v0000000003978bd0_0 .net "add_add_pc", 31 0, L_0000000003982d30;  1 drivers
v0000000003977c30_0 .net "add_pc", 31 0, L_0000000003982f10;  1 drivers
v0000000003978130_0 .net "clk_i", 0 0, v0000000003983370_0;  1 drivers
v0000000003978db0_0 .net "instr_o", 31 0, v00000000038b2860_0;  1 drivers
v0000000003978e50_0 .net "jr", 0 0, L_00000000039dbf00;  1 drivers
v0000000003982fb0_0 .net "mux3_result", 31 0, L_00000000039dba00;  1 drivers
v0000000003983230_0 .net "mux_add_add_pc", 31 0, L_0000000003981d90;  1 drivers
v0000000003981750_0 .net "mux_mux_add_add_pc", 31 0, L_0000000003983190;  1 drivers
v0000000003982ab0_0 .net "mux_zero", 0 0, L_00000000039823d0;  1 drivers
o000000000392fac8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000003982470_0 .net "overflow", 0 0, o000000000392fac8;  0 drivers
v00000000039832d0_0 .net "pc_inst", 31 0, v00000000038b2040_0;  1 drivers
v0000000003981c50_0 .net "result_ALU", 31 0, v00000000038978a0_0;  1 drivers
v0000000003982510_0 .net "result_Shifter", 31 0, L_00000000039dd120;  1 drivers
v0000000003982b50_0 .net "rs_data", 31 0, L_00000000028ede60;  1 drivers
v00000000039835f0_0 .net "rst_n", 0 0, v0000000003981890_0;  1 drivers
v0000000003981bb0_0 .net "rt_data", 31 0, L_00000000028ee170;  1 drivers
v00000000039826f0_0 .net "sign_instr", 31 0, L_00000000039dc680;  1 drivers
v0000000003982330_0 .net "zero", 0 0, L_00000000039dc860;  1 drivers
v0000000003981930_0 .net "zero_instr", 31 0, L_00000000039db780;  1 drivers
L_0000000003982290 .part L_00000000039dc680, 0, 30;
L_00000000039820b0 .concat [ 2 30 0 0], L_0000000003983760, L_0000000003982290;
L_0000000003982dd0 .part L_0000000003982f10, 28, 4;
L_0000000003982830 .part v00000000038b2860_0, 0, 28;
L_0000000003982a10 .part L_0000000003982830, 0, 26;
L_0000000003982010 .concat [ 2 26 0 0], L_00000000039837a8, L_0000000003982a10;
L_00000000039821f0 .concat [ 28 4 0 0], L_0000000003982010, L_0000000003982dd0;
L_00000000039828d0 .part v00000000038967c0_0, 0, 1;
L_00000000039dce00 .part v00000000038b2860_0, 16, 5;
L_00000000039dc5e0 .part v00000000038b2860_0, 11, 5;
L_00000000039dd260 .part v00000000038b2860_0, 21, 5;
L_00000000039dcb80 .part v00000000038b2860_0, 16, 5;
L_00000000039db960 .part v00000000038b2860_0, 26, 6;
L_00000000039dd1c0 .part v00000000038b2860_0, 0, 6;
L_00000000039dcfe0 .part v00000000038b2860_0, 0, 16;
L_00000000039dbc80 .part v00000000038b2860_0, 0, 16;
L_00000000039dc7c0 .part v00000000038b2860_0, 6, 5;
L_00000000039dd620 .part L_00000000028ede60, 0, 5;
L_00000000039dbdc0 .part L_00000000039dbb40, 1, 1;
L_00000000039dcf40 .part L_00000000039dbb40, 0, 1;
S_0000000002883fd0 .scope module, "AC" "ALU_Ctrl" 3 128, 4 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 3 "ALUOp_i"
    .port_info 2 /OUTPUT 4 "ALU_operation_o"
    .port_info 3 /OUTPUT 2 "FURslt_o"
    .port_info 4 /OUTPUT 1 "jr_o"
v0000000003885690_0 .net "ALUOp_i", 2 0, v0000000003896c20_0;  alias, 1 drivers
v0000000003885910_0 .net "ALU_operation_o", 3 0, L_00000000039dbb40;  alias, 1 drivers
v0000000003885870_0 .var "ALU_operation_o_r", 0 0;
v00000000038859b0_0 .net "FURslt_o", 1 0, L_00000000039db8c0;  alias, 1 drivers
v0000000003885af0_0 .var "FURslt_o_r", 0 0;
v0000000003885b90_0 .net *"_s0", 8 0, L_00000000039dd300;  1 drivers
L_0000000003983958 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000000003886130_0 .net *"_s15", 2 0, L_0000000003983958;  1 drivers
L_00000000039839a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003886270_0 .net *"_s19", 0 0, L_00000000039839a0;  1 drivers
L_0000000003983880 .functor BUFT 1, C4<010001000>, C4<0>, C4<0>, C4<0>;
v00000000038861d0_0 .net/2u *"_s2", 8 0, L_0000000003983880;  1 drivers
v0000000003852080_0 .net *"_s4", 0 0, L_00000000039dc040;  1 drivers
L_00000000039838c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000003896680_0 .net/2u *"_s6", 0 0, L_00000000039838c8;  1 drivers
L_0000000003983910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000003897260_0 .net/2u *"_s8", 0 0, L_0000000003983910;  1 drivers
v0000000003897f80_0 .net "funct_i", 5 0, L_00000000039dd1c0;  1 drivers
v0000000003896540_0 .net "jr_o", 0 0, L_00000000039dbf00;  alias, 1 drivers
E_00000000038fe330 .event edge, v0000000003885690_0, v0000000003897f80_0;
L_00000000039dd300 .concat [ 6 3 0 0], L_00000000039dd1c0, v0000000003896c20_0;
L_00000000039dc040 .cmp/eq 9, L_00000000039dd300, L_0000000003983880;
L_00000000039dbf00 .functor MUXZ 1, L_0000000003983910, L_00000000039838c8, L_00000000039dc040, C4<>;
L_00000000039dbb40 .concat [ 1 3 0 0], v0000000003885870_0, L_0000000003983958;
L_00000000039db8c0 .concat [ 1 1 0 0], v0000000003885af0_0, L_00000000039839a0;
S_0000000002884150 .scope module, "ALU" "ALU" 3 160, 5 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "aluSrc1"
    .port_info 1 /INPUT 32 "aluSrc2"
    .port_info 2 /INPUT 4 "ALU_operation_i"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "overflow"
v0000000003897e40_0 .net "ALU_operation_i", 3 0, L_00000000039dbb40;  alias, 1 drivers
L_0000000003983a30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000003898200_0 .net/2u *"_s0", 31 0, L_0000000003983a30;  1 drivers
v00000000038971c0_0 .net/s "aluSrc1", 31 0, L_00000000028ede60;  alias, 1 drivers
v0000000003897300_0 .net/s "aluSrc2", 31 0, L_00000000039dd440;  alias, 1 drivers
v00000000038973a0_0 .net "overflow", 0 0, o000000000392fac8;  alias, 0 drivers
v00000000038978a0_0 .var "result", 31 0;
v0000000003897d00_0 .net "zero", 0 0, L_00000000039dc860;  alias, 1 drivers
E_00000000038fe3b0 .event edge, v0000000003897300_0, v00000000038971c0_0, v0000000003885910_0;
L_00000000039dc860 .cmp/eq 32, v00000000038978a0_0, L_0000000003983a30;
S_000000000287d4d0 .scope module, "ALU_src2Src" "Mux2to1" 3 146, 6 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_00000000038fe430 .param/l "size" 0 6 3, +C4<00000000000000000000000000100000>;
v0000000003897440_0 .net "data0_i", 31 0, L_00000000028ee170;  alias, 1 drivers
v0000000003896900_0 .net "data1_i", 31 0, L_00000000039dc680;  alias, 1 drivers
v0000000003896ae0_0 .net "data_o", 31 0, L_00000000039dd440;  alias, 1 drivers
v00000000038974e0_0 .net "select_i", 0 0, v0000000003898340_0;  alias, 1 drivers
L_00000000039dd440 .functor MUXZ 32, L_00000000028ee170, L_00000000039dc680, v0000000003898340_0, C4<>;
S_000000000287d650 .scope module, "Adder1" "Adder" 3 56, 7 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0000000003897bc0_0 .net "src1_i", 31 0, v00000000038b2040_0;  alias, 1 drivers
L_0000000003983718 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000003897580_0 .net "src2_i", 31 0, L_0000000003983718;  1 drivers
v00000000038980c0_0 .net "sum_o", 31 0, L_0000000003982f10;  alias, 1 drivers
L_0000000003982f10 .arith/sum 32, v00000000038b2040_0, L_0000000003983718;
S_000000000287c0c0 .scope module, "Adder2" "Adder" 3 63, 7 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0000000003896b80_0 .net "src1_i", 31 0, L_0000000003982f10;  alias, 1 drivers
v0000000003896720_0 .net "src2_i", 31 0, L_00000000039820b0;  1 drivers
v0000000003898160_0 .net "sum_o", 31 0, L_0000000003982d30;  alias, 1 drivers
L_0000000003982d30 .arith/sum 32, L_0000000003982f10, L_00000000039820b0;
S_000000000287c240 .scope module, "DM" "Data_Memory" 3 185, 8 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "data_o"
v00000000038969a0 .array "Mem", 127 0, 7 0;
v00000000038982a0_0 .net "MemRead_i", 0 0, L_00000000028a01e0;  alias, 1 drivers
v0000000003896e00_0 .net "MemWrite_i", 0 0, L_00000000028a0170;  alias, 1 drivers
v0000000003897620_0 .net "addr_i", 31 0, L_00000000039dba00;  alias, 1 drivers
v00000000038983e0_0 .net "clk_i", 0 0, v0000000003983370_0;  alias, 1 drivers
v0000000003898020_0 .net "data_i", 31 0, L_00000000028ee170;  alias, 1 drivers
v0000000003897800_0 .var "data_o", 31 0;
v00000000038976c0_0 .var/i "i", 31 0;
v00000000038965e0 .array "memory", 31 0;
v00000000038965e0_0 .net/s v00000000038965e0 0, 31 0, L_00000000039dbaa0; 1 drivers
v00000000038965e0_1 .net/s v00000000038965e0 1, 31 0, L_00000000039dbd20; 1 drivers
v00000000038965e0_2 .net/s v00000000038965e0 2, 31 0, L_00000000039dbfa0; 1 drivers
v00000000038965e0_3 .net/s v00000000038965e0 3, 31 0, L_00000000039dc2c0; 1 drivers
v00000000038965e0_4 .net/s v00000000038965e0 4, 31 0, L_00000000039dc0e0; 1 drivers
v00000000038965e0_5 .net/s v00000000038965e0 5, 31 0, L_00000000039dc180; 1 drivers
v00000000038965e0_6 .net/s v00000000038965e0 6, 31 0, L_00000000039dc360; 1 drivers
v00000000038965e0_7 .net/s v00000000038965e0 7, 31 0, L_00000000039dc400; 1 drivers
v00000000038965e0_8 .net/s v00000000038965e0 8, 31 0, L_00000000039dc4a0; 1 drivers
v00000000038965e0_9 .net/s v00000000038965e0 9, 31 0, L_00000000039dc540; 1 drivers
v00000000038965e0_10 .net/s v00000000038965e0 10, 31 0, L_00000000039dc9a0; 1 drivers
v00000000038965e0_11 .net/s v00000000038965e0 11, 31 0, L_00000000039dca40; 1 drivers
v00000000038965e0_12 .net/s v00000000038965e0 12, 31 0, L_00000000039dcc20; 1 drivers
v00000000038965e0_13 .net/s v00000000038965e0 13, 31 0, L_00000000039dccc0; 1 drivers
v00000000038965e0_14 .net/s v00000000038965e0 14, 31 0, L_00000000039dece0; 1 drivers
v00000000038965e0_15 .net/s v00000000038965e0 15, 31 0, L_00000000039dff00; 1 drivers
v00000000038965e0_16 .net/s v00000000038965e0 16, 31 0, L_00000000039de920; 1 drivers
v00000000038965e0_17 .net/s v00000000038965e0 17, 31 0, L_00000000039ddb60; 1 drivers
v00000000038965e0_18 .net/s v00000000038965e0 18, 31 0, L_00000000039de740; 1 drivers
v00000000038965e0_19 .net/s v00000000038965e0 19, 31 0, L_00000000039de9c0; 1 drivers
v00000000038965e0_20 .net/s v00000000038965e0 20, 31 0, L_00000000039dee20; 1 drivers
v00000000038965e0_21 .net/s v00000000038965e0 21, 31 0, L_00000000039ddc00; 1 drivers
v00000000038965e0_22 .net/s v00000000038965e0 22, 31 0, L_00000000039de7e0; 1 drivers
v00000000038965e0_23 .net/s v00000000038965e0 23, 31 0, L_00000000039df780; 1 drivers
v00000000038965e0_24 .net/s v00000000038965e0 24, 31 0, L_00000000039df960; 1 drivers
v00000000038965e0_25 .net/s v00000000038965e0 25, 31 0, L_00000000039ddca0; 1 drivers
v00000000038965e0_26 .net/s v00000000038965e0 26, 31 0, L_00000000039ddd40; 1 drivers
v00000000038965e0_27 .net/s v00000000038965e0 27, 31 0, L_00000000039dd980; 1 drivers
v00000000038965e0_28 .net/s v00000000038965e0 28, 31 0, L_00000000039df640; 1 drivers
v00000000038965e0_29 .net/s v00000000038965e0 29, 31 0, L_00000000039dd7a0; 1 drivers
v00000000038965e0_30 .net/s v00000000038965e0 30, 31 0, L_00000000039dd840; 1 drivers
v00000000038965e0_31 .net/s v00000000038965e0 31, 31 0, L_00000000039dea60; 1 drivers
E_00000000038fe6b0 .event edge, v00000000038982a0_0, v0000000003897620_0;
E_00000000038fecf0 .event posedge, v00000000038983e0_0;
v00000000038969a0_0 .array/port v00000000038969a0, 0;
v00000000038969a0_1 .array/port v00000000038969a0, 1;
v00000000038969a0_2 .array/port v00000000038969a0, 2;
v00000000038969a0_3 .array/port v00000000038969a0, 3;
L_00000000039dbaa0 .concat [ 8 8 8 8], v00000000038969a0_0, v00000000038969a0_1, v00000000038969a0_2, v00000000038969a0_3;
v00000000038969a0_4 .array/port v00000000038969a0, 4;
v00000000038969a0_5 .array/port v00000000038969a0, 5;
v00000000038969a0_6 .array/port v00000000038969a0, 6;
v00000000038969a0_7 .array/port v00000000038969a0, 7;
L_00000000039dbd20 .concat [ 8 8 8 8], v00000000038969a0_4, v00000000038969a0_5, v00000000038969a0_6, v00000000038969a0_7;
v00000000038969a0_8 .array/port v00000000038969a0, 8;
v00000000038969a0_9 .array/port v00000000038969a0, 9;
v00000000038969a0_10 .array/port v00000000038969a0, 10;
v00000000038969a0_11 .array/port v00000000038969a0, 11;
L_00000000039dbfa0 .concat [ 8 8 8 8], v00000000038969a0_8, v00000000038969a0_9, v00000000038969a0_10, v00000000038969a0_11;
v00000000038969a0_12 .array/port v00000000038969a0, 12;
v00000000038969a0_13 .array/port v00000000038969a0, 13;
v00000000038969a0_14 .array/port v00000000038969a0, 14;
v00000000038969a0_15 .array/port v00000000038969a0, 15;
L_00000000039dc2c0 .concat [ 8 8 8 8], v00000000038969a0_12, v00000000038969a0_13, v00000000038969a0_14, v00000000038969a0_15;
v00000000038969a0_16 .array/port v00000000038969a0, 16;
v00000000038969a0_17 .array/port v00000000038969a0, 17;
v00000000038969a0_18 .array/port v00000000038969a0, 18;
v00000000038969a0_19 .array/port v00000000038969a0, 19;
L_00000000039dc0e0 .concat [ 8 8 8 8], v00000000038969a0_16, v00000000038969a0_17, v00000000038969a0_18, v00000000038969a0_19;
v00000000038969a0_20 .array/port v00000000038969a0, 20;
v00000000038969a0_21 .array/port v00000000038969a0, 21;
v00000000038969a0_22 .array/port v00000000038969a0, 22;
v00000000038969a0_23 .array/port v00000000038969a0, 23;
L_00000000039dc180 .concat [ 8 8 8 8], v00000000038969a0_20, v00000000038969a0_21, v00000000038969a0_22, v00000000038969a0_23;
v00000000038969a0_24 .array/port v00000000038969a0, 24;
v00000000038969a0_25 .array/port v00000000038969a0, 25;
v00000000038969a0_26 .array/port v00000000038969a0, 26;
v00000000038969a0_27 .array/port v00000000038969a0, 27;
L_00000000039dc360 .concat [ 8 8 8 8], v00000000038969a0_24, v00000000038969a0_25, v00000000038969a0_26, v00000000038969a0_27;
v00000000038969a0_28 .array/port v00000000038969a0, 28;
v00000000038969a0_29 .array/port v00000000038969a0, 29;
v00000000038969a0_30 .array/port v00000000038969a0, 30;
v00000000038969a0_31 .array/port v00000000038969a0, 31;
L_00000000039dc400 .concat [ 8 8 8 8], v00000000038969a0_28, v00000000038969a0_29, v00000000038969a0_30, v00000000038969a0_31;
v00000000038969a0_32 .array/port v00000000038969a0, 32;
v00000000038969a0_33 .array/port v00000000038969a0, 33;
v00000000038969a0_34 .array/port v00000000038969a0, 34;
v00000000038969a0_35 .array/port v00000000038969a0, 35;
L_00000000039dc4a0 .concat [ 8 8 8 8], v00000000038969a0_32, v00000000038969a0_33, v00000000038969a0_34, v00000000038969a0_35;
v00000000038969a0_36 .array/port v00000000038969a0, 36;
v00000000038969a0_37 .array/port v00000000038969a0, 37;
v00000000038969a0_38 .array/port v00000000038969a0, 38;
v00000000038969a0_39 .array/port v00000000038969a0, 39;
L_00000000039dc540 .concat [ 8 8 8 8], v00000000038969a0_36, v00000000038969a0_37, v00000000038969a0_38, v00000000038969a0_39;
v00000000038969a0_40 .array/port v00000000038969a0, 40;
v00000000038969a0_41 .array/port v00000000038969a0, 41;
v00000000038969a0_42 .array/port v00000000038969a0, 42;
v00000000038969a0_43 .array/port v00000000038969a0, 43;
L_00000000039dc9a0 .concat [ 8 8 8 8], v00000000038969a0_40, v00000000038969a0_41, v00000000038969a0_42, v00000000038969a0_43;
v00000000038969a0_44 .array/port v00000000038969a0, 44;
v00000000038969a0_45 .array/port v00000000038969a0, 45;
v00000000038969a0_46 .array/port v00000000038969a0, 46;
v00000000038969a0_47 .array/port v00000000038969a0, 47;
L_00000000039dca40 .concat [ 8 8 8 8], v00000000038969a0_44, v00000000038969a0_45, v00000000038969a0_46, v00000000038969a0_47;
v00000000038969a0_48 .array/port v00000000038969a0, 48;
v00000000038969a0_49 .array/port v00000000038969a0, 49;
v00000000038969a0_50 .array/port v00000000038969a0, 50;
v00000000038969a0_51 .array/port v00000000038969a0, 51;
L_00000000039dcc20 .concat [ 8 8 8 8], v00000000038969a0_48, v00000000038969a0_49, v00000000038969a0_50, v00000000038969a0_51;
v00000000038969a0_52 .array/port v00000000038969a0, 52;
v00000000038969a0_53 .array/port v00000000038969a0, 53;
v00000000038969a0_54 .array/port v00000000038969a0, 54;
v00000000038969a0_55 .array/port v00000000038969a0, 55;
L_00000000039dccc0 .concat [ 8 8 8 8], v00000000038969a0_52, v00000000038969a0_53, v00000000038969a0_54, v00000000038969a0_55;
v00000000038969a0_56 .array/port v00000000038969a0, 56;
v00000000038969a0_57 .array/port v00000000038969a0, 57;
v00000000038969a0_58 .array/port v00000000038969a0, 58;
v00000000038969a0_59 .array/port v00000000038969a0, 59;
L_00000000039dece0 .concat [ 8 8 8 8], v00000000038969a0_56, v00000000038969a0_57, v00000000038969a0_58, v00000000038969a0_59;
v00000000038969a0_60 .array/port v00000000038969a0, 60;
v00000000038969a0_61 .array/port v00000000038969a0, 61;
v00000000038969a0_62 .array/port v00000000038969a0, 62;
v00000000038969a0_63 .array/port v00000000038969a0, 63;
L_00000000039dff00 .concat [ 8 8 8 8], v00000000038969a0_60, v00000000038969a0_61, v00000000038969a0_62, v00000000038969a0_63;
v00000000038969a0_64 .array/port v00000000038969a0, 64;
v00000000038969a0_65 .array/port v00000000038969a0, 65;
v00000000038969a0_66 .array/port v00000000038969a0, 66;
v00000000038969a0_67 .array/port v00000000038969a0, 67;
L_00000000039de920 .concat [ 8 8 8 8], v00000000038969a0_64, v00000000038969a0_65, v00000000038969a0_66, v00000000038969a0_67;
v00000000038969a0_68 .array/port v00000000038969a0, 68;
v00000000038969a0_69 .array/port v00000000038969a0, 69;
v00000000038969a0_70 .array/port v00000000038969a0, 70;
v00000000038969a0_71 .array/port v00000000038969a0, 71;
L_00000000039ddb60 .concat [ 8 8 8 8], v00000000038969a0_68, v00000000038969a0_69, v00000000038969a0_70, v00000000038969a0_71;
v00000000038969a0_72 .array/port v00000000038969a0, 72;
v00000000038969a0_73 .array/port v00000000038969a0, 73;
v00000000038969a0_74 .array/port v00000000038969a0, 74;
v00000000038969a0_75 .array/port v00000000038969a0, 75;
L_00000000039de740 .concat [ 8 8 8 8], v00000000038969a0_72, v00000000038969a0_73, v00000000038969a0_74, v00000000038969a0_75;
v00000000038969a0_76 .array/port v00000000038969a0, 76;
v00000000038969a0_77 .array/port v00000000038969a0, 77;
v00000000038969a0_78 .array/port v00000000038969a0, 78;
v00000000038969a0_79 .array/port v00000000038969a0, 79;
L_00000000039de9c0 .concat [ 8 8 8 8], v00000000038969a0_76, v00000000038969a0_77, v00000000038969a0_78, v00000000038969a0_79;
v00000000038969a0_80 .array/port v00000000038969a0, 80;
v00000000038969a0_81 .array/port v00000000038969a0, 81;
v00000000038969a0_82 .array/port v00000000038969a0, 82;
v00000000038969a0_83 .array/port v00000000038969a0, 83;
L_00000000039dee20 .concat [ 8 8 8 8], v00000000038969a0_80, v00000000038969a0_81, v00000000038969a0_82, v00000000038969a0_83;
v00000000038969a0_84 .array/port v00000000038969a0, 84;
v00000000038969a0_85 .array/port v00000000038969a0, 85;
v00000000038969a0_86 .array/port v00000000038969a0, 86;
v00000000038969a0_87 .array/port v00000000038969a0, 87;
L_00000000039ddc00 .concat [ 8 8 8 8], v00000000038969a0_84, v00000000038969a0_85, v00000000038969a0_86, v00000000038969a0_87;
v00000000038969a0_88 .array/port v00000000038969a0, 88;
v00000000038969a0_89 .array/port v00000000038969a0, 89;
v00000000038969a0_90 .array/port v00000000038969a0, 90;
v00000000038969a0_91 .array/port v00000000038969a0, 91;
L_00000000039de7e0 .concat [ 8 8 8 8], v00000000038969a0_88, v00000000038969a0_89, v00000000038969a0_90, v00000000038969a0_91;
v00000000038969a0_92 .array/port v00000000038969a0, 92;
v00000000038969a0_93 .array/port v00000000038969a0, 93;
v00000000038969a0_94 .array/port v00000000038969a0, 94;
v00000000038969a0_95 .array/port v00000000038969a0, 95;
L_00000000039df780 .concat [ 8 8 8 8], v00000000038969a0_92, v00000000038969a0_93, v00000000038969a0_94, v00000000038969a0_95;
v00000000038969a0_96 .array/port v00000000038969a0, 96;
v00000000038969a0_97 .array/port v00000000038969a0, 97;
v00000000038969a0_98 .array/port v00000000038969a0, 98;
v00000000038969a0_99 .array/port v00000000038969a0, 99;
L_00000000039df960 .concat [ 8 8 8 8], v00000000038969a0_96, v00000000038969a0_97, v00000000038969a0_98, v00000000038969a0_99;
v00000000038969a0_100 .array/port v00000000038969a0, 100;
v00000000038969a0_101 .array/port v00000000038969a0, 101;
v00000000038969a0_102 .array/port v00000000038969a0, 102;
v00000000038969a0_103 .array/port v00000000038969a0, 103;
L_00000000039ddca0 .concat [ 8 8 8 8], v00000000038969a0_100, v00000000038969a0_101, v00000000038969a0_102, v00000000038969a0_103;
v00000000038969a0_104 .array/port v00000000038969a0, 104;
v00000000038969a0_105 .array/port v00000000038969a0, 105;
v00000000038969a0_106 .array/port v00000000038969a0, 106;
v00000000038969a0_107 .array/port v00000000038969a0, 107;
L_00000000039ddd40 .concat [ 8 8 8 8], v00000000038969a0_104, v00000000038969a0_105, v00000000038969a0_106, v00000000038969a0_107;
v00000000038969a0_108 .array/port v00000000038969a0, 108;
v00000000038969a0_109 .array/port v00000000038969a0, 109;
v00000000038969a0_110 .array/port v00000000038969a0, 110;
v00000000038969a0_111 .array/port v00000000038969a0, 111;
L_00000000039dd980 .concat [ 8 8 8 8], v00000000038969a0_108, v00000000038969a0_109, v00000000038969a0_110, v00000000038969a0_111;
v00000000038969a0_112 .array/port v00000000038969a0, 112;
v00000000038969a0_113 .array/port v00000000038969a0, 113;
v00000000038969a0_114 .array/port v00000000038969a0, 114;
v00000000038969a0_115 .array/port v00000000038969a0, 115;
L_00000000039df640 .concat [ 8 8 8 8], v00000000038969a0_112, v00000000038969a0_113, v00000000038969a0_114, v00000000038969a0_115;
v00000000038969a0_116 .array/port v00000000038969a0, 116;
v00000000038969a0_117 .array/port v00000000038969a0, 117;
v00000000038969a0_118 .array/port v00000000038969a0, 118;
v00000000038969a0_119 .array/port v00000000038969a0, 119;
L_00000000039dd7a0 .concat [ 8 8 8 8], v00000000038969a0_116, v00000000038969a0_117, v00000000038969a0_118, v00000000038969a0_119;
v00000000038969a0_120 .array/port v00000000038969a0, 120;
v00000000038969a0_121 .array/port v00000000038969a0, 121;
v00000000038969a0_122 .array/port v00000000038969a0, 122;
v00000000038969a0_123 .array/port v00000000038969a0, 123;
L_00000000039dd840 .concat [ 8 8 8 8], v00000000038969a0_120, v00000000038969a0_121, v00000000038969a0_122, v00000000038969a0_123;
v00000000038969a0_124 .array/port v00000000038969a0, 124;
v00000000038969a0_125 .array/port v00000000038969a0, 125;
v00000000038969a0_126 .array/port v00000000038969a0, 126;
v00000000038969a0_127 .array/port v00000000038969a0, 127;
L_00000000039dea60 .concat [ 8 8 8 8], v00000000038969a0_124, v00000000038969a0_125, v00000000038969a0_126, v00000000038969a0_127;
S_000000000287a8a0 .scope module, "Decoder" "Decoder" 3 114, 9 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i"
    .port_info 1 /OUTPUT 1 "RegWrite_o"
    .port_info 2 /OUTPUT 3 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegDst_o"
    .port_info 5 /OUTPUT 1 "Branch_o"
    .port_info 6 /OUTPUT 1 "Jump_o"
    .port_info 7 /OUTPUT 1 "MemRead_o"
    .port_info 8 /OUTPUT 1 "MemWrite_o"
    .port_info 9 /OUTPUT 1 "MemtoReg_o"
    .port_info 10 /OUTPUT 2 "BranchType_o"
L_00000000028a01e0 .functor BUFZ 1, v0000000003897ee0_0, C4<0>, C4<0>, C4<0>;
L_00000000028a0170 .functor BUFZ 1, v0000000003897da0_0, C4<0>, C4<0>, C4<0>;
L_00000000028a0090 .functor BUFZ 1, v0000000003897120_0, C4<0>, C4<0>, C4<0>;
v0000000003897760_0 .net "ALUOp_o", 2 0, v0000000003896c20_0;  alias, 1 drivers
v0000000003896c20_0 .var "ALUOp_o_r", 2 0;
v0000000003897940_0 .net "ALUSrc_o", 0 0, v0000000003898340_0;  alias, 1 drivers
v0000000003898340_0 .var "ALUSrc_o_r", 0 0;
v00000000038979e0_0 .net "BranchType_o", 1 0, v00000000038967c0_0;  alias, 1 drivers
v00000000038967c0_0 .var "BranchType_o_r", 1 0;
v0000000003896860_0 .net "Branch_o", 0 0, v0000000003896a40_0;  alias, 1 drivers
v0000000003896a40_0 .var "Branch_o_r", 0 0;
v0000000003897a80_0 .net "Jump_o", 0 0, v0000000003896cc0_0;  alias, 1 drivers
v0000000003896cc0_0 .var "Jump_o_r", 0 0;
v0000000003897b20_0 .net "MemRead_o", 0 0, L_00000000028a01e0;  alias, 1 drivers
v0000000003897ee0_0 .var "MemRead_o_r", 0 0;
v0000000003897c60_0 .net "MemWrite_o", 0 0, L_00000000028a0170;  alias, 1 drivers
v0000000003897da0_0 .var "MemWrite_o_r", 0 0;
v0000000003896d60_0 .net "MemtoReg_o", 0 0, v0000000003896ea0_0;  alias, 1 drivers
v0000000003896ea0_0 .var "MemtoReg_o_r", 0 0;
v0000000003896f40_0 .net "RegDst_o", 0 0, v0000000003896fe0_0;  alias, 1 drivers
v0000000003896fe0_0 .var "RegDst_o_r", 0 0;
v0000000003897080_0 .net "RegWrite_o", 0 0, L_00000000028a0090;  alias, 1 drivers
v0000000003897120_0 .var "RegWrite_o_r", 0 0;
v00000000038b34e0_0 .net "instr_op_i", 5 0, L_00000000039db960;  1 drivers
E_00000000038fd9b0 .event edge, v00000000038b34e0_0;
S_000000000287aa20 .scope module, "IM" "Instr_Memory" 3 90, 10 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
v00000000038b1d20 .array "Instr_Mem", 31 0, 31 0;
v00000000038b2220_0 .var/i "i", 31 0;
v00000000038b2860_0 .var "instr_o", 31 0;
v00000000038b31c0_0 .net "pc_addr_i", 31 0, v00000000038b2040_0;  alias, 1 drivers
E_00000000038ff130 .event edge, v0000000003897bc0_0;
S_0000000002876490 .scope module, "JUMP" "Mux2to1" 3 76, 6 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_00000000038feaf0 .param/l "size" 0 6 3, +C4<00000000000000000000000000100000>;
v00000000038b3080_0 .net "data0_i", 31 0, L_0000000003981d90;  alias, 1 drivers
v00000000038b2b80_0 .net "data1_i", 31 0, L_00000000039821f0;  1 drivers
v00000000038b3260_0 .net "data_o", 31 0, L_0000000003983190;  alias, 1 drivers
v00000000038b1f00_0 .net "select_i", 0 0, v0000000003896cc0_0;  alias, 1 drivers
L_0000000003983190 .functor MUXZ 32, L_0000000003981d90, L_00000000039821f0, v0000000003896cc0_0, C4<>;
S_0000000002876610 .scope module, "Memto" "Mux2to1" 3 194, 6 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_00000000038febf0 .param/l "size" 0 6 3, +C4<00000000000000000000000000100000>;
v00000000038b24a0_0 .net "data0_i", 31 0, L_00000000039dba00;  alias, 1 drivers
v00000000038b2cc0_0 .net "data1_i", 31 0, v0000000003897800_0;  alias, 1 drivers
v00000000038b2fe0_0 .net "data_o", 31 0, L_00000000039df820;  alias, 1 drivers
v00000000038b1dc0_0 .net "select_i", 0 0, v0000000003896ea0_0;  alias, 1 drivers
L_00000000039df820 .functor MUXZ 32, L_00000000039dba00, v0000000003897800_0, v0000000003896ea0_0, C4<>;
S_0000000002875f70 .scope module, "Mux_Write_Reg" "Mux2to1" 3 95, 6 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i"
    .port_info 1 /INPUT 5 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
P_00000000038fecb0 .param/l "size" 0 6 3, +C4<00000000000000000000000000000101>;
v00000000038b1e60_0 .net "data0_i", 4 0, L_00000000039dce00;  1 drivers
v00000000038b3800_0 .net "data1_i", 4 0, L_00000000039dc5e0;  1 drivers
v00000000038b2180_0 .net "data_o", 4 0, L_00000000039dcd60;  alias, 1 drivers
v00000000038b1fa0_0 .net "select_i", 0 0, v0000000003896fe0_0;  alias, 1 drivers
L_00000000039dcd60 .functor MUXZ 5, L_00000000039dce00, L_00000000039dc5e0, v0000000003896fe0_0, C4<>;
S_00000000028760f0 .scope module, "PC" "Program_Counter" 3 49, 11 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 32 "pc_in_i"
    .port_info 3 /OUTPUT 32 "pc_out_o"
v00000000038b2c20_0 .net "clk_i", 0 0, v0000000003983370_0;  alias, 1 drivers
v00000000038b2360_0 .net "pc_in_i", 31 0, L_0000000003983190;  alias, 1 drivers
v00000000038b2040_0 .var "pc_out_o", 31 0;
v00000000038b2d60_0 .net "rst_n", 0 0, v0000000003981890_0;  alias, 1 drivers
S_000000000285de00 .scope module, "RDdata_Source" "Mux3to1" 3 176, 12 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
P_00000000038ff530 .param/l "size" 0 12 3, +C4<00000000000000000000000000100000>;
v00000000038b22c0_0 .net *"_s1", 0 0, L_00000000039dc900;  1 drivers
v00000000038b2400_0 .net *"_s3", 0 0, L_00000000039dd080;  1 drivers
v00000000038b2540_0 .net *"_s4", 31 0, L_00000000039dbbe0;  1 drivers
v00000000038b25e0_0 .net "data0_i", 31 0, v00000000038978a0_0;  alias, 1 drivers
v00000000038b33a0_0 .net "data1_i", 31 0, L_00000000039dd120;  alias, 1 drivers
v00000000038b20e0_0 .net "data2_i", 31 0, L_00000000039db780;  alias, 1 drivers
v00000000038b3580_0 .net "data_o", 31 0, L_00000000039dba00;  alias, 1 drivers
v00000000038b2680_0 .net "select_i", 1 0, L_00000000039db8c0;  alias, 1 drivers
L_00000000039dc900 .part L_00000000039db8c0, 1, 1;
L_00000000039dd080 .part L_00000000039db8c0, 0, 1;
L_00000000039dbbe0 .functor MUXZ 32, v00000000038978a0_0, L_00000000039dd120, L_00000000039dd080, C4<>;
L_00000000039dba00 .functor MUXZ 32, L_00000000039dbbe0, L_00000000039db780, L_00000000039dc900, C4<>;
S_000000000285df80 .scope module, "RF" "Reg_File" 3 102, 13 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
L_00000000028ede60 .functor BUFZ 32, L_00000000039dcae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000028ee170 .functor BUFZ 32, L_00000000039dd4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000038b27c0_0 .net "RDaddr_i", 4 0, L_00000000039dcd60;  alias, 1 drivers
v00000000038b29a0_0 .net "RDdata_i", 31 0, L_00000000039df820;  alias, 1 drivers
v00000000038b2900_0 .net "RSaddr_i", 4 0, L_00000000039dd260;  1 drivers
v00000000038b2a40_0 .net "RSdata_o", 31 0, L_00000000028ede60;  alias, 1 drivers
v00000000038b2ae0_0 .net "RTaddr_i", 4 0, L_00000000039dcb80;  1 drivers
v00000000038b2e00_0 .net "RTdata_o", 31 0, L_00000000028ee170;  alias, 1 drivers
v00000000038b2ea0_0 .net "RegWrite_i", 0 0, L_00000000028a0090;  alias, 1 drivers
v00000000038b2f40 .array/s "Reg_File", 31 0, 31 0;
v00000000038b3b20_0 .net *"_s0", 31 0, L_00000000039dcae0;  1 drivers
v00000000038b3120_0 .net *"_s10", 6 0, L_00000000039dc220;  1 drivers
L_0000000003983838 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000038b3300_0 .net *"_s13", 1 0, L_0000000003983838;  1 drivers
v00000000038b3bc0_0 .net *"_s2", 6 0, L_00000000039dc720;  1 drivers
L_00000000039837f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000038b38a0_0 .net *"_s5", 1 0, L_00000000039837f0;  1 drivers
v00000000038b3440_0 .net *"_s8", 31 0, L_00000000039dd4e0;  1 drivers
v00000000038b3940_0 .net "clk_i", 0 0, v0000000003983370_0;  alias, 1 drivers
v00000000038b3620_0 .net "rst_n", 0 0, v0000000003981890_0;  alias, 1 drivers
E_00000000038ff0b0/0 .event negedge, v00000000038b2d60_0;
E_00000000038ff0b0/1 .event posedge, v00000000038983e0_0;
E_00000000038ff0b0 .event/or E_00000000038ff0b0/0, E_00000000038ff0b0/1;
L_00000000039dcae0 .array/port v00000000038b2f40, L_00000000039dc720;
L_00000000039dc720 .concat [ 5 2 0 0], L_00000000039dd260, L_00000000039837f0;
L_00000000039dd4e0 .array/port v00000000038b2f40, L_00000000039dc220;
L_00000000039dc220 .concat [ 5 2 0 0], L_00000000039dcb80, L_0000000003983838;
S_00000000028435f0 .scope module, "SE" "Sign_Extend" 3 136, 14 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v00000000038b39e0_0 .net *"_s1", 0 0, L_00000000039dd3a0;  1 drivers
v00000000038b36c0_0 .net *"_s2", 15 0, L_00000000039dbe60;  1 drivers
v00000000038b3760_0 .net "data_i", 15 0, L_00000000039dcfe0;  1 drivers
v00000000038b3a80_0 .net "data_o", 31 0, L_00000000039dc680;  alias, 1 drivers
L_00000000039dd3a0 .part L_00000000039dcfe0, 15, 1;
LS_00000000039dbe60_0_0 .concat [ 1 1 1 1], L_00000000039dd3a0, L_00000000039dd3a0, L_00000000039dd3a0, L_00000000039dd3a0;
LS_00000000039dbe60_0_4 .concat [ 1 1 1 1], L_00000000039dd3a0, L_00000000039dd3a0, L_00000000039dd3a0, L_00000000039dd3a0;
LS_00000000039dbe60_0_8 .concat [ 1 1 1 1], L_00000000039dd3a0, L_00000000039dd3a0, L_00000000039dd3a0, L_00000000039dd3a0;
LS_00000000039dbe60_0_12 .concat [ 1 1 1 1], L_00000000039dd3a0, L_00000000039dd3a0, L_00000000039dd3a0, L_00000000039dd3a0;
L_00000000039dbe60 .concat [ 4 4 4 4], LS_00000000039dbe60_0_0, LS_00000000039dbe60_0_4, LS_00000000039dbe60_0_8, LS_00000000039dbe60_0_12;
L_00000000039dc680 .concat [ 16 16 0 0], L_00000000039dcfe0, L_00000000039dbe60;
S_000000000392c3d0 .scope module, "Shamt_Src" "Mux2to1" 3 153, 6 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i"
    .port_info 1 /INPUT 5 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
P_00000000038ff3f0 .param/l "size" 0 6 3, +C4<00000000000000000000000000000101>;
v0000000003978590_0 .net "data0_i", 4 0, L_00000000039dc7c0;  1 drivers
v0000000003978630_0 .net "data1_i", 4 0, L_00000000039dd620;  1 drivers
v0000000003978f90_0 .net "data_o", 4 0, L_00000000039dd580;  alias, 1 drivers
v00000000039792b0_0 .net "select_i", 0 0, L_00000000039dbdc0;  1 drivers
L_00000000039dd580 .functor MUXZ 5, L_00000000039dc7c0, L_00000000039dd620, L_00000000039dbdc0, C4<>;
S_000000000392c550 .scope module, "ZERO" "Mux2to1" 3 83, 6 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "data0_i"
    .port_info 1 /INPUT 1 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 1 "data_o"
P_00000000038feeb0 .param/l "size" 0 6 3, +C4<00000000000000000000000000000001>;
v0000000003978770_0 .net "data0_i", 0 0, L_00000000039dc860;  alias, 1 drivers
v0000000003977d70_0 .net "data1_i", 0 0, L_00000000028ed8b0;  1 drivers
v0000000003979350_0 .net "data_o", 0 0, L_00000000039823d0;  alias, 1 drivers
v0000000003977730_0 .net "select_i", 0 0, L_00000000039828d0;  1 drivers
L_00000000039823d0 .functor MUXZ 1, L_00000000039dc860, L_00000000028ed8b0, L_00000000039828d0, C4<>;
S_000000000392bad0 .scope module, "ZF" "Zero_Filled" 3 141, 15 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
L_00000000039839e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000003977cd0_0 .net/2u *"_s0", 15 0, L_00000000039839e8;  1 drivers
v00000000039783b0_0 .net "data_i", 15 0, L_00000000039dbc80;  1 drivers
v00000000039793f0_0 .net "data_o", 31 0, L_00000000039db780;  alias, 1 drivers
L_00000000039db780 .concat [ 16 16 0 0], L_00000000039839e8, L_00000000039dbc80;
S_000000000392bf50 .scope module, "branch" "Mux2to1" 3 69, 6 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
P_00000000038fe970 .param/l "size" 0 6 3, +C4<00000000000000000000000000100000>;
v0000000003977910_0 .net "data0_i", 31 0, L_0000000003982f10;  alias, 1 drivers
v0000000003977e10_0 .net "data1_i", 31 0, L_0000000003982d30;  alias, 1 drivers
v0000000003978a90_0 .net "data_o", 31 0, L_0000000003981d90;  alias, 1 drivers
v0000000003979490_0 .net "select_i", 0 0, L_00000000028ed680;  1 drivers
L_0000000003981d90 .functor MUXZ 32, L_0000000003982f10, L_0000000003982d30, L_00000000028ed680, C4<>;
S_000000000392b950 .scope module, "shifter" "Shifter" 3 169, 16 1 0, S_00000000039188d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "leftRight"
    .port_info 2 /INPUT 5 "shamt"
    .port_info 3 /INPUT 32 "sftSrc"
v0000000003979030_0 .net *"_s0", 31 0, L_00000000039dcea0;  1 drivers
v0000000003979530_0 .net *"_s2", 31 0, L_00000000039db820;  1 drivers
v00000000039781d0_0 .net "leftRight", 0 0, L_00000000039dcf40;  1 drivers
v00000000039790d0_0 .net "result", 31 0, L_00000000039dd120;  alias, 1 drivers
v0000000003977870_0 .net "sftSrc", 31 0, L_00000000039dd440;  alias, 1 drivers
v0000000003979170_0 .net "shamt", 4 0, L_00000000039dd580;  alias, 1 drivers
L_00000000039dcea0 .shift/r 32, L_00000000039dd440, L_00000000039dd580;
L_00000000039db820 .shift/l 32, L_00000000039dd440, L_00000000039dd580;
L_00000000039dd120 .functor MUXZ 32, L_00000000039db820, L_00000000039dcea0, L_00000000039dcf40, C4<>;
    .scope S_00000000028760f0;
T_0 ;
    %wait E_00000000038fecf0;
    %load/vec4 v00000000038b2d60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000038b2040_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000038b2360_0;
    %assign/vec4 v00000000038b2040_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000287aa20;
T_1 ;
    %wait E_00000000038ff130;
    %load/vec4 v00000000038b31c0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v00000000038b1d20, 4;
    %store/vec4 v00000000038b2860_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000287aa20;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000038b2220_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000000038b2220_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000038b2220_0;
    %store/vec4a v00000000038b1d20, 4, 0;
    %load/vec4 v00000000038b2220_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000038b2220_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000000000285df80;
T_3 ;
    %wait E_00000000038ff0b0;
    %load/vec4 v00000000038b3620_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000038b2ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000038b29a0_0;
    %load/vec4 v00000000038b27c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000038b27c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000038b2f40, 4;
    %load/vec4 v00000000038b27c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038b2f40, 0, 4;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000287a8a0;
T_4 ;
    %wait E_00000000038fd9b0;
    %load/vec4 v00000000038b34e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896fe0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000003896c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003898340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003897120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000038967c0_0, 0, 2;
    %jmp T_4.11;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896fe0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000003896c20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003898340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003897120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000038967c0_0, 0, 2;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896fe0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000003896c20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003898340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003897ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003897120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000038967c0_0, 0, 2;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896fe0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000003896c20_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003898340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003897da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000038967c0_0, 0, 2;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896fe0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000003896c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003898340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000038967c0_0, 0, 2;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896fe0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000003896c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003898340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896cc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000038967c0_0, 0, 2;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896fe0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000003896c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003898340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000038967c0_0, 0, 2;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896fe0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000003896c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003898340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003897120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896cc0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000038967c0_0, 0, 2;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896fe0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000003896c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003898340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896cc0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000038967c0_0, 0, 2;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896fe0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000003896c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003898340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896cc0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000038967c0_0, 0, 2;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896fe0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000003896c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003898340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003896a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003897120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003896cc0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000038967c0_0, 0, 2;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000002883fd0;
T_5 ;
    %wait E_00000000038fe330;
    %load/vec4 v0000000003885690_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0000000003897f80_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.19;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.19;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.19;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.19;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.19;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.19;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.19;
T_5.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.19;
T_5.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003885af0_0, 0, 1;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000002884150;
T_6 ;
    %wait E_00000000038fe3b0;
    %load/vec4 v0000000003897e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000038978a0_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v00000000038971c0_0;
    %load/vec4 v0000000003897300_0;
    %and;
    %assign/vec4 v00000000038978a0_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v00000000038971c0_0;
    %load/vec4 v0000000003897300_0;
    %or;
    %assign/vec4 v00000000038978a0_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v00000000038971c0_0;
    %load/vec4 v0000000003897300_0;
    %add;
    %assign/vec4 v00000000038978a0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v00000000038971c0_0;
    %load/vec4 v0000000003897300_0;
    %sub;
    %assign/vec4 v00000000038978a0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v00000000038971c0_0;
    %load/vec4 v0000000003897300_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v00000000038978a0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v00000000038971c0_0;
    %load/vec4 v0000000003897300_0;
    %or;
    %inv;
    %assign/vec4 v00000000038978a0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000287c240;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000038976c0_0, 0, 32;
T_7.0 ;
    %load/vec4 v00000000038976c0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000038976c0_0;
    %store/vec4a v00000000038969a0, 4, 0;
    %load/vec4 v00000000038976c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000038976c0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_000000000287c240;
T_8 ;
    %wait E_00000000038fecf0;
    %load/vec4 v0000000003896e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000000003898020_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000003897620_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038969a0, 0, 4;
    %load/vec4 v0000000003898020_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000003897620_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038969a0, 0, 4;
    %load/vec4 v0000000003898020_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000003897620_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038969a0, 0, 4;
    %load/vec4 v0000000003898020_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000000003897620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000038969a0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000287c240;
T_9 ;
    %wait E_00000000038fe6b0;
    %load/vec4 v00000000038982a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000000003897620_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000038969a0, 4;
    %load/vec4 v0000000003897620_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000038969a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000003897620_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000038969a0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000000003897620_0;
    %load/vec4a v00000000038969a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000003897800_0, 0, 32;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000039150e0;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0000000003983370_0;
    %inv;
    %store/vec4 v0000000003983370_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000039150e0;
T_11 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000003981e30, 4, 0;
    %pushi/vec4 8, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000003981e30, 4, 0;
    %pushi/vec4 10, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000003981e30, 4, 0;
    %pushi/vec4 11, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000003981e30, 4, 0;
    %pushi/vec4 19, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000039817f0, 4, 0;
    %pushi/vec4 17, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000039817f0, 4, 0;
    %pushi/vec4 20, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000039817f0, 4, 0;
    %pushi/vec4 22, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000039817f0, 4, 0;
    %pushi/vec4 48, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000039817f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000000003982150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000003982150_0;
    %store/vec4a v00000000039834b0, 4, 0;
    %load/vec4 v0000000003982150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 128, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000039834b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
T_11.2 ;
    %load/vec4 v0000000003982150_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000000003982150_0;
    %store/vec4a v0000000003982bf0, 4, 0;
    %load/vec4 v0000000003982150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %end;
    .thread T_11;
    .scope S_00000000039150e0;
T_12 ;
    %vpi_call 2 139 "$readmemb", "CO_P3_test_data1.txt", v00000000038b1d20 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003983410_0, 0, 32;
    %vpi_func 2 142 "$fopen" 32, "CO_P3_result.txt" {0 0 0};
    %store/vec4 v0000000003981a70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003983370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000003981890_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000039819d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003982970_0, 0, 32;
    %wait E_00000000038fe130;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000003981890_0, 0, 1;
    %load/vec4 v00000000038b2040_0;
    %store/vec4 v0000000003982c90_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000000039819d0_0;
    %cmpi/ne 600, 0, 32;
    %jmp/0xz T_12.1, 4;
    %load/vec4 v0000000003982c90_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v00000000038b1d20, 4;
    %store/vec4 v0000000003982970_0, 0, 32;
    %load/vec4 v0000000003982c90_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000003982c90_0, 0, 32;
    %load/vec4 v0000000003982970_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %vpi_call 2 272 "$display", "ERROR: invalid op code!!\012Stop simulation" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 274 "$stop" {0 0 0};
    %jmp T_12.15;
T_12.2 ;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000039830f0_0, 0, 5;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000003981f70_0, 0, 5;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0000000003982790_0, 0, 5;
    %load/vec4 v0000000003982970_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.24, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 6;
    %cmp/u;
    %jmp/1 T_12.25, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.26, 6;
    %vpi_call 2 199 "$display", "ERROR: invalid function code!!\012Stop simulation" {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 201 "$stop" {0 0 0};
    %jmp T_12.28;
T_12.16 ;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %add;
    %load/vec4 v0000000003982790_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.28;
T_12.17 ;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %sub;
    %load/vec4 v0000000003982790_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.28;
T_12.18 ;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %and;
    %load/vec4 v0000000003982790_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.28;
T_12.19 ;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %or;
    %load/vec4 v0000000003982790_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.28;
T_12.20 ;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_12.29, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.30, 8;
T_12.29 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.30, 8;
 ; End of false expr.
    %blend;
T_12.30;
    %load/vec4 v0000000003982790_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.28;
T_12.21 ;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v00000000039834b0, 5;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0000000003982790_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.28;
T_12.22 ;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0000000003982790_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.28;
T_12.23 ;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v00000000039834b0, 5;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0000000003982790_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.28;
T_12.24 ;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 6, 4;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0000000003982790_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.28;
T_12.25 ;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %inv;
    %load/vec4 v0000000003982790_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.28;
T_12.26 ;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %store/vec4 v0000000003982c90_0, 0, 32;
    %jmp T_12.28;
T_12.28 ;
    %pop/vec4 1;
    %jmp T_12.15;
T_12.3 ;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000039830f0_0, 0, 5;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000003981f70_0, 0, 5;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v0000000003982970_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000000003982970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.15;
T_12.4 ;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000039830f0_0, 0, 5;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000003981f70_0, 0, 5;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %cmp/e;
    %jmp/0xz  T_12.31, 4;
    %load/vec4 v0000000003982c90_0;
    %load/vec4 v0000000003982970_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0000000003982970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0000000003982c90_0, 0, 32;
T_12.31 ;
    %jmp T_12.15;
T_12.5 ;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000039830f0_0, 0, 5;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000003981f70_0, 0, 5;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v0000000003982970_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000000003982970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0000000003981ed0_0, 0, 32;
    %load/vec4 v0000000003981ed0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000003982bf0, 4;
    %load/vec4 v0000000003981ed0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000003982bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000003981ed0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000003982bf0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000000003981ed0_0;
    %load/vec4a v0000000003982bf0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.15;
T_12.6 ;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000039830f0_0, 0, 5;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000003981f70_0, 0, 5;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v0000000003982970_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000000003982970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0000000003981ed0_0, 0, 32;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %store/vec4 v0000000003983050_0, 0, 32;
    %load/vec4 v0000000003983050_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000003981ed0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000003982bf0, 0, 4;
    %load/vec4 v0000000003983050_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000003981ed0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000003982bf0, 0, 4;
    %load/vec4 v0000000003983050_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000003981ed0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000003982bf0, 0, 4;
    %load/vec4 v0000000003983050_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000000003981ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000003982bf0, 0, 4;
    %jmp T_12.15;
T_12.7 ;
    %load/vec4 v0000000003982c90_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0000000003982970_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000003982c90_0, 0, 32;
    %jmp T_12.15;
T_12.8 ;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000039830f0_0, 0, 5;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000003981f70_0, 0, 5;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %cmp/ne;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0000000003982c90_0;
    %load/vec4 v0000000003982970_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0000000003982970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0000000003982c90_0, 0, 32;
T_12.33 ;
    %jmp T_12.15;
T_12.9 ;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000039830f0_0, 0, 5;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000003981f70_0, 0, 5;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v0000000003982970_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %add;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000000039834b0, 4, 0;
    %jmp T_12.15;
T_12.10 ;
    %load/vec4 v0000000003982c90_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000039834b0, 4, 0;
    %load/vec4 v0000000003982c90_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0000000003982970_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000003982c90_0, 0, 32;
    %jmp T_12.15;
T_12.11 ;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000039830f0_0, 0, 5;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0000000003981f70_0, 0, 5;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %load/vec4 v0000000003981f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %cmp/s;
    %jmp/0xz  T_12.35, 5;
    %load/vec4 v0000000003982c90_0;
    %load/vec4 v0000000003982970_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0000000003982970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0000000003982c90_0, 0, 32;
T_12.35 ;
    %jmp T_12.15;
T_12.12 ;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000039830f0_0, 0, 5;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.37, 4;
    %load/vec4 v0000000003982c90_0;
    %load/vec4 v0000000003982970_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0000000003982970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0000000003982c90_0, 0, 32;
T_12.37 ;
    %jmp T_12.15;
T_12.13 ;
    %load/vec4 v0000000003982970_0;
    %parti/s 5, 21, 6;
    %store/vec4 v00000000039830f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000039830f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000039834b0, 4;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_12.39, 5;
    %load/vec4 v0000000003982c90_0;
    %load/vec4 v0000000003982970_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0000000003982970_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %store/vec4 v0000000003982c90_0, 0, 32;
T_12.39 ;
    %jmp T_12.15;
T_12.15 ;
    %pop/vec4 1;
    %wait E_00000000038fe130;
    %load/vec4 v0000000003982c90_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v00000000038b1d20, 4;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.41, 4;
    %pushi/vec4 600, 0, 32;
    %store/vec4 v00000000039819d0_0, 0, 32;
    %delay 20000, 0;
    %jmp T_12.42;
T_12.41 ;
    %load/vec4 v00000000039819d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000039819d0_0, 0, 32;
T_12.42 ;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003983550_0, 0, 32;
    %load/vec4 v0000000003983410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.46, 6;
    %jmp T_12.47;
T_12.43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003981b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
T_12.48 ;
    %load/vec4 v0000000003982150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.49, 5;
    %load/vec4 v0000000003982150_0;
    %cmpi/s 16, 0, 32;
    %flag_get/vec4 5;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000038b2f40, 4;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000039834b0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.50, 8;
    %load/vec4 v0000000003981cf0_0;
    %addi 2, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
T_12.50 ;
    %load/vec4 v0000000003982150_0;
    %pushi/vec4 29, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000038b2f40, 4;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000039834b0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.52, 8;
    %load/vec4 v0000000003981cf0_0;
    %addi 3, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
T_12.52 ;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0000000003982150_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000003982150_0;
    %pushi/vec4 29, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %load/vec4 v0000000003981b10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000038b2f40, 4;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000039834b0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.54, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003981b10_0, 0, 32;
T_12.54 ;
    %load/vec4 v0000000003982150_0;
    %cmpi/s 10, 0, 32;
    %flag_get/vec4 5;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000038965e0, 4;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v0000000003982650, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.56, 8;
    %load/vec4 v0000000003981cf0_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
T_12.56 ;
    %pushi/vec4 10, 0, 32;
    %load/vec4 v0000000003982150_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000003981b10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000038965e0, 4;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v0000000003982650, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.58, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003981b10_0, 0, 32;
T_12.58 ;
    %load/vec4 v0000000003982150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
    %jmp T_12.48;
T_12.49 ;
    %load/vec4 v0000000003981b10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.60, 6;
    %vpi_call 2 436 "$display", "ERROR: initail error" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003983550_0, 0, 32;
    %load/vec4 v0000000003981cf0_0;
    %subi 5, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
    %load/vec4 v0000000003981cf0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_12.62, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
T_12.62 ;
T_12.60 ;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000038b2f40, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000039834b0, 4;
    %cmp/ne;
    %jmp/0xz  T_12.64, 6;
    %vpi_call 2 444 "$display", "ERROR: stack point error" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003983550_0, 0, 32;
T_12.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
T_12.66 ;
    %load/vec4 v0000000003982150_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_12.67, 5;
    %load/vec4 v0000000003982150_0;
    %subi 6, 0, 32;
    %store/vec4 v00000000039825b0_0, 0, 32;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000038b2f40, 4;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000039834b0, 4;
    %cmp/ne;
    %jmp/0xz  T_12.68, 6;
    %load/vec4 v0000000003982150_0;
    %pad/s 4;
    %store/vec4 v0000000003982e70_0, 0, 4;
    %load/vec4 v0000000003982150_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.70, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.71, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.72, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.73, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.74, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_12.75, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_12.76, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_12.77, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_12.78, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_12.79, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_12.80, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_12.81, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_12.82, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 32;
    %cmp/u;
    %jmp/1 T_12.83, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 32;
    %cmp/u;
    %jmp/1 T_12.84, 6;
    %jmp T_12.85;
T_12.70 ;
    %vpi_call 2 452 "$display", "ERROR: ADDI" {0 0 0};
    %jmp T_12.85;
T_12.71 ;
    %vpi_call 2 453 "$display", "ERROR: ADDI" {0 0 0};
    %jmp T_12.85;
T_12.72 ;
    %vpi_call 2 454 "$display", "ERROR: ADDI" {0 0 0};
    %jmp T_12.85;
T_12.73 ;
    %vpi_call 2 455 "$display", "ERROR: ADDI" {0 0 0};
    %jmp T_12.85;
T_12.74 ;
    %vpi_call 2 456 "$display", "ERROR: SUB or JUMP" {0 0 0};
    %jmp T_12.85;
T_12.75 ;
    %vpi_call 2 457 "$display", "ERROR: LW" {0 0 0};
    %jmp T_12.85;
T_12.76 ;
    %vpi_call 2 458 "$display", "ERROR: LW" {0 0 0};
    %jmp T_12.85;
T_12.77 ;
    %vpi_call 2 459 "$display", "ERROR: BEQ(r%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.85;
T_12.78 ;
    %vpi_call 2 460 "$display", "ERROR: BEQ(r%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.85;
T_12.79 ;
    %vpi_call 2 461 "$display", "ERROR: BEQ(r%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.85;
T_12.80 ;
    %vpi_call 2 462 "$display", "ERROR: BNE(r%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.85;
T_12.81 ;
    %vpi_call 2 463 "$display", "ERROR: BNE(r%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.85;
T_12.82 ;
    %vpi_call 2 464 "$display", "ERROR: BNE(r%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.85;
T_12.83 ;
    %vpi_call 2 465 "$display", "ERROR: JUMP(r%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.85;
T_12.84 ;
    %vpi_call 2 466 "$display", "ERROR: JUMP(r%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.85;
T_12.85 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003983550_0, 0, 32;
T_12.68 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000039825b0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %ix/getv/s 4, v00000000039825b0_0;
    %load/vec4a v00000000038965e0, 4;
    %ix/getv/s 4, v00000000039825b0_0;
    %load/vec4a v0000000003982650, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.86, 8;
    %load/vec4 v00000000039825b0_0;
    %pad/s 4;
    %store/vec4 v0000000003982e70_0, 0, 4;
    %load/vec4 v00000000039825b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.88, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_12.89, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.90, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.91, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.92, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.93, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_12.94, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_12.95, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_12.96, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_12.97, 6;
    %jmp T_12.98;
T_12.88 ;
    %vpi_call 2 473 "$display", "ERROR: SW(m%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.98;
T_12.89 ;
    %vpi_call 2 474 "$display", "ERROR: SW(m%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.98;
T_12.90 ;
    %vpi_call 2 475 "$display", "ERROR: BEQ(m%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.98;
T_12.91 ;
    %vpi_call 2 476 "$display", "ERROR: BEQ(m%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.98;
T_12.92 ;
    %vpi_call 2 477 "$display", "ERROR: BEQ(m%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.98;
T_12.93 ;
    %vpi_call 2 478 "$display", "ERROR: BNE(m%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.98;
T_12.94 ;
    %vpi_call 2 479 "$display", "ERROR: BNE(m%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.98;
T_12.95 ;
    %vpi_call 2 480 "$display", "ERROR: BNE(m%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.98;
T_12.96 ;
    %vpi_call 2 481 "$display", "ERROR: JUMP(m%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.98;
T_12.97 ;
    %vpi_call 2 482 "$display", "ERROR: JUMP(m%d)", v0000000003982e70_0 {0 0 0};
    %jmp T_12.98;
T_12.98 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003983550_0, 0, 32;
T_12.86 ;
    %load/vec4 v0000000003982150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
    %jmp T_12.66;
T_12.67 ;
    %vpi_call 2 488 "$display", "============================================" {0 0 0};
    %vpi_call 2 489 "$display", "(A) basic score: %d / 75", v0000000003981cf0_0 {0 0 0};
    %load/vec4 v0000000003981cf0_0;
    %cmpi/ne 75, 0, 32;
    %jmp/0xz  T_12.99, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003983550_0, 0, 32;
T_12.99 ;
    %jmp T_12.47;
T_12.44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
T_12.101 ;
    %load/vec4 v0000000003982150_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_12.102, 5;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000038965e0, 4;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v0000000003982650, 4;
    %cmp/e;
    %jmp/0xz  T_12.103, 4;
    %load/vec4 v0000000003981cf0_0;
    %addi 3, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
T_12.103 ;
    %load/vec4 v0000000003982150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
    %jmp T_12.101;
T_12.102 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000038965e0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000003982650, 4;
    %cmp/e;
    %jmp/0xz  T_12.105, 4;
    %load/vec4 v0000000003981cf0_0;
    %addi 2, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
T_12.105 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000038965e0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000003982650, 4;
    %cmp/e;
    %jmp/0xz  T_12.107, 4;
    %load/vec4 v0000000003981cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
T_12.107 ;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000038b2f40, 4;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000039834b0, 4;
    %cmp/ne;
    %jmp/0xz  T_12.109, 6;
    %vpi_call 2 508 "$display", "ERROR: stack point error" {0 0 0};
    %load/vec4 v0000000003981cf0_0;
    %subi 5, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003983550_0, 0, 32;
T_12.109 ;
    %vpi_call 2 512 "$display", "============================================" {0 0 0};
    %vpi_call 2 513 "$display", "(B) advance set1: %d / 15", v0000000003981cf0_0 {0 0 0};
    %load/vec4 v0000000003981cf0_0;
    %cmpi/ne 15, 0, 32;
    %jmp/0xz  T_12.111, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003983550_0, 0, 32;
T_12.111 ;
    %jmp T_12.47;
T_12.45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
T_12.113 ;
    %load/vec4 v0000000003982150_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_12.114, 5;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000038965e0, 4;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v0000000003982650, 4;
    %cmp/e;
    %jmp/0xz  T_12.115, 4;
    %load/vec4 v0000000003981cf0_0;
    %addi 2, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
T_12.115 ;
    %load/vec4 v0000000003982150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
    %jmp T_12.113;
T_12.114 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000038965e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000003982650, 4;
    %cmp/ne;
    %jmp/0xz  T_12.117, 6;
    %vpi_call 2 525 "$display", "ERROR: BLT" {0 0 0};
    %load/vec4 v0000000003981cf0_0;
    %subi 2, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003983550_0, 0, 32;
T_12.117 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000038965e0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000003982650, 4;
    %cmp/ne;
    %flag_mov 8, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000038965e0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000003982650, 4;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_12.119, 6;
    %vpi_call 2 535 "$display", "ERROR: BGEZ" {0 0 0};
    %load/vec4 v0000000003981cf0_0;
    %subi 2, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003983550_0, 0, 32;
T_12.119 ;
    %vpi_call 2 540 "$display", "============================================" {0 0 0};
    %vpi_call 2 541 "$display", "(C) advance set2: %d / 10", v0000000003981cf0_0 {0 0 0};
    %load/vec4 v0000000003981cf0_0;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_12.121, 6;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000003983550_0, 0, 32;
T_12.121 ;
    %jmp T_12.47;
T_12.46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
T_12.123 ;
    %load/vec4 v0000000003982150_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_12.124, 5;
    %ix/getv/s 4, v0000000003982150_0;
    %load/vec4a v00000000038965e0, 4;
    %load/vec4 v0000000003982150_0;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_12.125, 4;
    %load/vec4 v0000000003981cf0_0;
    %addi 3, 0, 32;
    %store/vec4 v0000000003981cf0_0, 0, 32;
T_12.125 ;
    %load/vec4 v0000000003982150_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000003982150_0, 0, 32;
    %jmp T_12.123;
T_12.124 ;
    %jmp T_12.47;
T_12.47 ;
    %pop/vec4 1;
    %load/vec4 v0000000003983550_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.127, 4;
    %vpi_call 2 559 "$display", "============================================" {0 0 0};
    %vpi_call 2 560 "$display", "   Congratulation. You pass  TA's pattern   " {0 0 0};
T_12.127 ;
    %vpi_call 2 563 "$display", "============================================" {0 0 0};
    %vpi_call 2 565 "$fdisplay", v0000000003981a70_0, "Register======================================================" {0 0 0};
    %vpi_call 2 566 "$fdisplay", v0000000003981a70_0, "r0=%d, r1=%d, r2=%d, r3=%d,\012r4=%d, r5=%d, r6=%d, r7=%d,\012r8=%d, r9=%d, r10=%d, r11=%d,\012r12=%d, r13=%d, r14=%d, r15=%d,\012r16=%d, r17=%d, r18=%d, r19=%d,\012r20=%d, r21=%d, r22=%d, r23=%d,\012r24=%d, r25=%d, r26=%d, r27=%d,\012r28=%d, r29=%d, r30=%d, r31=%d,\012", &A<v00000000038b2f40, 0>, &A<v00000000038b2f40, 1>, &A<v00000000038b2f40, 2>, &A<v00000000038b2f40, 3>, &A<v00000000038b2f40, 4>, &A<v00000000038b2f40, 5>, &A<v00000000038b2f40, 6>, &A<v00000000038b2f40, 7>, &A<v00000000038b2f40, 8>, &A<v00000000038b2f40, 9>, &A<v00000000038b2f40, 10>, &A<v00000000038b2f40, 11>, &A<v00000000038b2f40, 12>, &A<v00000000038b2f40, 13>, &A<v00000000038b2f40, 14>, &A<v00000000038b2f40, 15>, &A<v00000000038b2f40, 16>, &A<v00000000038b2f40, 17>, &A<v00000000038b2f40, 18>, &A<v00000000038b2f40, 19>, &A<v00000000038b2f40, 20>, &A<v00000000038b2f40, 21>, &A<v00000000038b2f40, 22>, &A<v00000000038b2f40, 23>, &A<v00000000038b2f40, 24>, &A<v00000000038b2f40, 25>, &A<v00000000038b2f40, 26>, &A<v00000000038b2f40, 27>, &A<v00000000038b2f40, 28>, &A<v00000000038b2f40, 29>, &A<v00000000038b2f40, 30>, &A<v00000000038b2f40, 31> {0 0 0};
    %vpi_call 2 574 "$fdisplay", v0000000003981a70_0, "Memory========================================================" {0 0 0};
    %vpi_call 2 575 "$fdisplay", v0000000003981a70_0, "m0=%d, m1=%d, m2=%d, m3=%d,\012m4=%d, m5=%d, m6=%d, m7=%d,\012m8=%d, m9=%d, m10=%d, m11=%d,\012m12=%d, m13=%d, m14=%d, m15=%d,\012m16=%d, m17=%d, m18=%d, m19=%d,\012m20=%d, m21=%d, m22=%d, m23=%d,\012m24=%d, m25=%d, m26=%d, m27=%d,\012m28=%d, m29=%d, m30=%d, m31=%d,\012", v00000000038965e0_0, v00000000038965e0_1, v00000000038965e0_2, v00000000038965e0_3, v00000000038965e0_4, v00000000038965e0_5, v00000000038965e0_6, v00000000038965e0_7, v00000000038965e0_8, v00000000038965e0_9, v00000000038965e0_10, v00000000038965e0_11, v00000000038965e0_12, v00000000038965e0_13, v00000000038965e0_14, v00000000038965e0_15, v00000000038965e0_16, v00000000038965e0_17, v00000000038965e0_18, v00000000038965e0_19, v00000000038965e0_20, v00000000038965e0_21, v00000000038965e0_22, v00000000038965e0_23, v00000000038965e0_24, v00000000038965e0_25, v00000000038965e0_26, v00000000038965e0_27, v00000000038965e0_28, v00000000038965e0_29, v00000000038965e0_30, v00000000038965e0_31 {0 0 0};
    %vpi_call 2 583 "$fclose", v0000000003981a70_0 {0 0 0};
    %vpi_call 2 583 "$stop" {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000000039150e0;
T_13 ;
    %vpi_call 2 587 "$dumpfile", "ALU_lab3.vcd" {0 0 0};
    %vpi_call 2 588 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./Simple_Single_CPU.v";
    "./ALU_Ctrl.v";
    "./ALU.v";
    "./Mux2to1.v";
    "./Adder.v";
    "./Data_Memory.v";
    "./Decoder.v";
    "./Instr_Memory.v";
    "./Program_Counter.v";
    "./Mux3to1.v";
    "./Reg_File.v";
    "./Sign_Extend.v";
    "./Zero_Filled.v";
    "./Shifter.v";
