<h1 align="center">Hi ğŸ‘‹, I'm Abdallah Yahia</h1>
<h3 align="center"> Digital IC Design & ASIC Engineer</h3>

<picture> 
  <img align="left" src="https://clipart-library.com/img/2091643.gif" width="70px" style="margin-right:15px;"/>
</picture>


## About me:

<picture> 
  <img align="right" src="https://clipart-library.com/img/2091643.gif" width="300px">
</picture>

- âœ¨ Ex-Trainee at NTI Summer Internship **"Digital Design Using FPGA"**

- ğŸ’» Iâ€™m currently learning **Verilog , ASIC flow**

- ğŸ¤ Iâ€™m looking to collaborate on **Digital IC design and ASIC-related projects**

- ğŸ“Œ My Certificates: [View here](https://drive.google.com/drive/folders/1PSKc5ty9PWCybV36b8lyjOq-8tHzMy70?usp=sharing)

- ğŸ“„ My CV: [View here](https://drive.google.com/file/d/1LP-78kMHdRtCHeAtxfA4K2KVZfv0Vb1u/view?usp=sharing)

- ğŸ“¢ Reach me at: **abdallah.yahia.elagroudy@gmail.com**

---

## ğŸŒ Connect with Me  

<p align="center">
  <a href="https://www.linkedin.com/in/abdallah-yahia" target="_blank">
    <img src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/linked-in-alt.svg" height="30" width="40" />
  </a>
  <a href="https://www.facebook.com/abdallah.yahia.545913" target="_blank">
    <img src="https://raw.githubusercontent.com/rahuldkjain/github-profile-readme-generator/master/src/images/icons/Social/facebook.svg" height="30" width="40" />
  </a>
  <a href="https://wa.me/201554438814" target="_blank">
    <img src="https://img.icons8.com/ios-filled/50/25D366/whatsapp--v1.png" height="30" width="40" />
  </a>
</p>  

---

## ğŸ›  Skills  

### ğŸ’» Languages  
<p align="center">
  <code><img src="verilog.png" alt="Verilog" width="40" height="40"/></code>
  <code><img src="vhdl.png" alt="VHDL" width="40" height="40"/></code>
  <code><img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/c/c-original.svg" width="40" height="40" /></code>
  <code><img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" width="40" height="40"/></code>
  <code><img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/java/java-original.svg" width="40" height="40"/></code>
</p>  

### âš™ Tools & Platforms  
<p align="center">
  <code><img src="QuestaSim.png" alt="QuestaSim" width="40" height="40"/></code>
  <code><img src="Questa-Lint.png" alt="Questa Lint" width="40" height="40"/></code>
  <code><img src="Vivado.png" alt="Vivado" width="40" height="40"/></code>
  <code><img src="ModelSim.png" alt="ModelSim" width="40" height="40"/></code>
  <code><img src="FPGA.png" alt="Vivado" width="40" height="40"/></code>
  <code><img src="ise.png" alt="ISE Design Suite" width="40" height="40"/></code>
  <code><img src="multi.png" alt="Multisim" width="40" height="40"/></code>
  <code><img src="easyeda-thumbnail.png" alt="EasyEDA" width="40" height="40"/></code>
  <code><img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/matlab/matlab-original.svg" alt="MATLAB" width="40" height="40"/></code>
  <img src="https://user-images.githubusercontent.com/64439609/212556802-77a65ec1-aa71-4272-b603-1a57d1914678.png" width="40" height="40" alt="Git"/>
</p>  

---

## ğŸ“Š GitHub Stats  

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Abdallah-Yahia&show_icons=true&theme=tokyonight" height="180px"/>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Abdallah-Yahia&layout=compact&theme=tokyonight" height="180px"/>
</p>

--- 
<h3 align="center">ğŸ‘€ Profile Views</h3>

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=Abdallah-Yahia&style=for-the-badge" alt="Profile Views" />
</p>
