<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>SPDK: spdk_nvme_ctrlr_data Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<link href="https://fonts.googleapis.com/css?family=Roboto:400,900" rel="stylesheet" type="text/css">
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="http://www.spdk.io/css/bootstrap.min.css" rel="stylesheet">
<link href="http://www.spdk.io/css/spdk.css" rel="stylesheet" type="text/css">
<link href="stylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<section id="page">
  <div class="page-header">
    <div class="container">
      <div class="row">
        <div class="col-lg-12">
          <div class="page-title">
            <h1><a href="http://www.spdk.io">Storage Performance Development Kit</a></h1>
          </div>
        </div>
      </div>
    </div>
  </div>
</section>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">spdk_nvme_ctrlr_data Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for spdk_nvme_ctrlr_data:</div>
<div class="dyncontent">
<div class="center"><img src="structspdk__nvme__ctrlr__data__coll__graph.png" border="0" usemap="#spdk__nvme__ctrlr__data_coll__map" alt="Collaboration graph"/></div>
<map name="spdk__nvme__ctrlr__data_coll__map" id="spdk__nvme__ctrlr__data_coll__map">
<area shape="rect" id="node2" href="unionspdk__nvme__vs__register.html" title="spdk_nvme_vs_register" alt="" coords="5,5,165,32"/>
<area shape="rect" id="node3" href="structspdk__nvme__power__state.html" title="spdk_nvme_power_state" alt="" coords="190,5,357,32"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab3503f576c3c6d932918bfe7003f8a5f"><td class="memItemLeft" align="right" valign="top"><a id="ab3503f576c3c6d932918bfe7003f8a5f"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#ab3503f576c3c6d932918bfe7003f8a5f">vid</a></td></tr>
<tr class="memdesc:ab3503f576c3c6d932918bfe7003f8a5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">pci vendor id <br /></td></tr>
<tr class="separator:ab3503f576c3c6d932918bfe7003f8a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98bca935ffa3fbc83fd504055b8a228f"><td class="memItemLeft" align="right" valign="top"><a id="a98bca935ffa3fbc83fd504055b8a228f"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a98bca935ffa3fbc83fd504055b8a228f">ssvid</a></td></tr>
<tr class="memdesc:a98bca935ffa3fbc83fd504055b8a228f"><td class="mdescLeft">&#160;</td><td class="mdescRight">pci subsystem vendor id <br /></td></tr>
<tr class="separator:a98bca935ffa3fbc83fd504055b8a228f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4af8d2827bf96c0dda567a9181f962"><td class="memItemLeft" align="right" valign="top"><a id="a3e4af8d2827bf96c0dda567a9181f962"></a>
int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a3e4af8d2827bf96c0dda567a9181f962">sn</a> [20]</td></tr>
<tr class="memdesc:a3e4af8d2827bf96c0dda567a9181f962"><td class="mdescLeft">&#160;</td><td class="mdescRight">serial number <br /></td></tr>
<tr class="separator:a3e4af8d2827bf96c0dda567a9181f962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c7efdcb33ea0ea7325adca6d929e6c"><td class="memItemLeft" align="right" valign="top"><a id="ac4c7efdcb33ea0ea7325adca6d929e6c"></a>
int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#ac4c7efdcb33ea0ea7325adca6d929e6c">mn</a> [40]</td></tr>
<tr class="memdesc:ac4c7efdcb33ea0ea7325adca6d929e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">model number <br /></td></tr>
<tr class="separator:ac4c7efdcb33ea0ea7325adca6d929e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b81054d255a99353dcda8791a2af5e8"><td class="memItemLeft" align="right" valign="top"><a id="a0b81054d255a99353dcda8791a2af5e8"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a0b81054d255a99353dcda8791a2af5e8">fr</a> [8]</td></tr>
<tr class="memdesc:a0b81054d255a99353dcda8791a2af5e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">firmware revision <br /></td></tr>
<tr class="separator:a0b81054d255a99353dcda8791a2af5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb1c02f48a1407a4700432fe9f9d1a3"><td class="memItemLeft" align="right" valign="top"><a id="aafb1c02f48a1407a4700432fe9f9d1a3"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#aafb1c02f48a1407a4700432fe9f9d1a3">rab</a></td></tr>
<tr class="memdesc:aafb1c02f48a1407a4700432fe9f9d1a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">recommended arbitration burst <br /></td></tr>
<tr class="separator:aafb1c02f48a1407a4700432fe9f9d1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9650f02ffc24e94a6708b33272c415"><td class="memItemLeft" align="right" valign="top"><a id="a5b9650f02ffc24e94a6708b33272c415"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a5b9650f02ffc24e94a6708b33272c415">ieee</a> [3]</td></tr>
<tr class="memdesc:a5b9650f02ffc24e94a6708b33272c415"><td class="mdescLeft">&#160;</td><td class="mdescRight">ieee oui identifier <br /></td></tr>
<tr class="separator:a5b9650f02ffc24e94a6708b33272c415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01426f766d4b633cca6208c4bdaeed8"><td class="memItemLeft" ><a id="ac01426f766d4b633cca6208c4bdaeed8"></a>
struct {</td></tr>
<tr class="memitem:ac01426f766d4b633cca6208c4bdaeed8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#ac01426f766d4b633cca6208c4bdaeed8">cmic</a></td></tr>
<tr class="memdesc:ac01426f766d4b633cca6208c4bdaeed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">controller multi-path I/O and namespace sharing capabilities <br /></td></tr>
<tr class="separator:ac01426f766d4b633cca6208c4bdaeed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0681365b9524dc8a1dca2d48a6c046"><td class="memItemLeft" align="right" valign="top"><a id="aad0681365b9524dc8a1dca2d48a6c046"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#aad0681365b9524dc8a1dca2d48a6c046">mdts</a></td></tr>
<tr class="memdesc:aad0681365b9524dc8a1dca2d48a6c046"><td class="mdescLeft">&#160;</td><td class="mdescRight">maximum data transfer size <br /></td></tr>
<tr class="separator:aad0681365b9524dc8a1dca2d48a6c046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cbc55b8da6325356bea1a41b45ea76a"><td class="memItemLeft" align="right" valign="top"><a id="a2cbc55b8da6325356bea1a41b45ea76a"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a2cbc55b8da6325356bea1a41b45ea76a">cntlid</a></td></tr>
<tr class="memdesc:a2cbc55b8da6325356bea1a41b45ea76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">controller id <br /></td></tr>
<tr class="separator:a2cbc55b8da6325356bea1a41b45ea76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c56d5a31899269b4f615905f501b72"><td class="memItemLeft" align="right" valign="top"><a id="a72c56d5a31899269b4f615905f501b72"></a>
union <a class="el" href="unionspdk__nvme__vs__register.html">spdk_nvme_vs_register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a72c56d5a31899269b4f615905f501b72">ver</a></td></tr>
<tr class="memdesc:a72c56d5a31899269b4f615905f501b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">version <br /></td></tr>
<tr class="separator:a72c56d5a31899269b4f615905f501b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada8eb3b02e984f1ba4572378d1b1623f"><td class="memItemLeft" align="right" valign="top"><a id="ada8eb3b02e984f1ba4572378d1b1623f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#ada8eb3b02e984f1ba4572378d1b1623f">rtd3r</a></td></tr>
<tr class="memdesc:ada8eb3b02e984f1ba4572378d1b1623f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTD3 resume latency. <br /></td></tr>
<tr class="separator:ada8eb3b02e984f1ba4572378d1b1623f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9eba40118c1c94141534c7938a0f3a"><td class="memItemLeft" align="right" valign="top"><a id="a4a9eba40118c1c94141534c7938a0f3a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a4a9eba40118c1c94141534c7938a0f3a">rtd3e</a></td></tr>
<tr class="memdesc:a4a9eba40118c1c94141534c7938a0f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTD3 entry latency. <br /></td></tr>
<tr class="separator:a4a9eba40118c1c94141534c7938a0f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916f2b4396d6ee916ceb9a22993b976f"><td class="memItemLeft" align="right" valign="top"><a id="a916f2b4396d6ee916ceb9a22993b976f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a916f2b4396d6ee916ceb9a22993b976f">oaes</a></td></tr>
<tr class="memdesc:a916f2b4396d6ee916ceb9a22993b976f"><td class="mdescLeft">&#160;</td><td class="mdescRight">optional asynchronous events supported <br /></td></tr>
<tr class="separator:a916f2b4396d6ee916ceb9a22993b976f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f3dcb5cfd062dff1e65402c204bd1a"><td class="memItemLeft" ><a id="a25f3dcb5cfd062dff1e65402c204bd1a"></a>
struct {</td></tr>
<tr class="memitem:a25f3dcb5cfd062dff1e65402c204bd1a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a25f3dcb5cfd062dff1e65402c204bd1a">ctratt</a></td></tr>
<tr class="memdesc:a25f3dcb5cfd062dff1e65402c204bd1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">controller attributes <br /></td></tr>
<tr class="separator:a25f3dcb5cfd062dff1e65402c204bd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6116422c1913919edd789940037890"><td class="memItemLeft" ><a id="a2a6116422c1913919edd789940037890"></a>
struct {</td></tr>
<tr class="memitem:a2a6116422c1913919edd789940037890"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a2a6116422c1913919edd789940037890">oacs</a></td></tr>
<tr class="memdesc:a2a6116422c1913919edd789940037890"><td class="mdescLeft">&#160;</td><td class="mdescRight">optional admin command support <br /></td></tr>
<tr class="separator:a2a6116422c1913919edd789940037890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e68c27ce1964a7af30716a286d14a16"><td class="memItemLeft" align="right" valign="top"><a id="a9e68c27ce1964a7af30716a286d14a16"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a9e68c27ce1964a7af30716a286d14a16">acl</a></td></tr>
<tr class="memdesc:a9e68c27ce1964a7af30716a286d14a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">abort command limit <br /></td></tr>
<tr class="separator:a9e68c27ce1964a7af30716a286d14a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d47479941d4eb691e54d4ac207cb048"><td class="memItemLeft" align="right" valign="top"><a id="a3d47479941d4eb691e54d4ac207cb048"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a3d47479941d4eb691e54d4ac207cb048">aerl</a></td></tr>
<tr class="memdesc:a3d47479941d4eb691e54d4ac207cb048"><td class="mdescLeft">&#160;</td><td class="mdescRight">asynchronous event request limit <br /></td></tr>
<tr class="separator:a3d47479941d4eb691e54d4ac207cb048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c81ecb0614e85a4d39c01beb563e9c"><td class="memItemLeft" ><a id="ab9c81ecb0614e85a4d39c01beb563e9c"></a>
struct {</td></tr>
<tr class="memitem:ab9c81ecb0614e85a4d39c01beb563e9c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#ab9c81ecb0614e85a4d39c01beb563e9c">frmw</a></td></tr>
<tr class="memdesc:ab9c81ecb0614e85a4d39c01beb563e9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">firmware updates <br /></td></tr>
<tr class="separator:ab9c81ecb0614e85a4d39c01beb563e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad75c32b71cc58663c7ce07c87b07df9d"><td class="memItemLeft" ><a id="ad75c32b71cc58663c7ce07c87b07df9d"></a>
struct {</td></tr>
<tr class="memitem:ad75c32b71cc58663c7ce07c87b07df9d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#ad75c32b71cc58663c7ce07c87b07df9d">lpa</a></td></tr>
<tr class="memdesc:ad75c32b71cc58663c7ce07c87b07df9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">log page attributes <br /></td></tr>
<tr class="separator:ad75c32b71cc58663c7ce07c87b07df9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475891f13ac9855e055a6a14c536d1e0"><td class="memItemLeft" align="right" valign="top"><a id="a475891f13ac9855e055a6a14c536d1e0"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a475891f13ac9855e055a6a14c536d1e0">elpe</a></td></tr>
<tr class="memdesc:a475891f13ac9855e055a6a14c536d1e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">error log page entries <br /></td></tr>
<tr class="separator:a475891f13ac9855e055a6a14c536d1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c739ec5b01b092f9ef152ea594c4fda"><td class="memItemLeft" align="right" valign="top"><a id="a0c739ec5b01b092f9ef152ea594c4fda"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a0c739ec5b01b092f9ef152ea594c4fda">npss</a></td></tr>
<tr class="memdesc:a0c739ec5b01b092f9ef152ea594c4fda"><td class="mdescLeft">&#160;</td><td class="mdescRight">number of power states supported <br /></td></tr>
<tr class="separator:a0c739ec5b01b092f9ef152ea594c4fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b8415f399fd72fa3d110d46b08f04b"><td class="memItemLeft" ><a id="a41b8415f399fd72fa3d110d46b08f04b"></a>
struct {</td></tr>
<tr class="memitem:a41b8415f399fd72fa3d110d46b08f04b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a41b8415f399fd72fa3d110d46b08f04b">avscc</a></td></tr>
<tr class="memdesc:a41b8415f399fd72fa3d110d46b08f04b"><td class="mdescLeft">&#160;</td><td class="mdescRight">admin vendor specific command configuration <br /></td></tr>
<tr class="separator:a41b8415f399fd72fa3d110d46b08f04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa73af33e956b3ce5054cb384aaa340"><td class="memItemLeft" ><a id="a6fa73af33e956b3ce5054cb384aaa340"></a>
struct {</td></tr>
<tr class="memitem:af5c46bb05350c3aeec6a55493608eb66"><td class="memItemLeft" >
&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="structspdk__nvme__ctrlr__data.html#a67327a265027227d37f9b7e947c06cfc">supported</a>: 1</td></tr>
<tr class="memdesc:af5c46bb05350c3aeec6a55493608eb66"><td class="mdescLeft">&#160;</td><td class="mdescRight">controller supports autonomous power state transitions <br /></td></tr>
<tr class="separator:af5c46bb05350c3aeec6a55493608eb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa73af33e956b3ce5054cb384aaa340"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a6fa73af33e956b3ce5054cb384aaa340">apsta</a></td></tr>
<tr class="memdesc:a6fa73af33e956b3ce5054cb384aaa340"><td class="mdescLeft">&#160;</td><td class="mdescRight">autonomous power state transition attributes <br /></td></tr>
<tr class="separator:a6fa73af33e956b3ce5054cb384aaa340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bbdf8a81a2e7ad4c1969a24573a6649"><td class="memItemLeft" align="right" valign="top"><a id="a1bbdf8a81a2e7ad4c1969a24573a6649"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a1bbdf8a81a2e7ad4c1969a24573a6649">wctemp</a></td></tr>
<tr class="memdesc:a1bbdf8a81a2e7ad4c1969a24573a6649"><td class="mdescLeft">&#160;</td><td class="mdescRight">warning composite temperature threshold <br /></td></tr>
<tr class="separator:a1bbdf8a81a2e7ad4c1969a24573a6649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346ea97ceaffb3cbaad7b909eb250b14"><td class="memItemLeft" align="right" valign="top"><a id="a346ea97ceaffb3cbaad7b909eb250b14"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a346ea97ceaffb3cbaad7b909eb250b14">cctemp</a></td></tr>
<tr class="memdesc:a346ea97ceaffb3cbaad7b909eb250b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">critical composite temperature threshold <br /></td></tr>
<tr class="separator:a346ea97ceaffb3cbaad7b909eb250b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33d743e0631e477035fdaec206d2964b"><td class="memItemLeft" align="right" valign="top"><a id="a33d743e0631e477035fdaec206d2964b"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a33d743e0631e477035fdaec206d2964b">mtfa</a></td></tr>
<tr class="memdesc:a33d743e0631e477035fdaec206d2964b"><td class="mdescLeft">&#160;</td><td class="mdescRight">maximum time for firmware activation <br /></td></tr>
<tr class="separator:a33d743e0631e477035fdaec206d2964b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8704ba77e5799a23fea4ca52772ed2"><td class="memItemLeft" align="right" valign="top"><a id="aeb8704ba77e5799a23fea4ca52772ed2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#aeb8704ba77e5799a23fea4ca52772ed2">hmpre</a></td></tr>
<tr class="memdesc:aeb8704ba77e5799a23fea4ca52772ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">host memory buffer preferred size <br /></td></tr>
<tr class="separator:aeb8704ba77e5799a23fea4ca52772ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781742ff21dddc10ff11b1376863c2b4"><td class="memItemLeft" align="right" valign="top"><a id="a781742ff21dddc10ff11b1376863c2b4"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a781742ff21dddc10ff11b1376863c2b4">hmmin</a></td></tr>
<tr class="memdesc:a781742ff21dddc10ff11b1376863c2b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">host memory buffer minimum size <br /></td></tr>
<tr class="separator:a781742ff21dddc10ff11b1376863c2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98e9469a8c01c25805c423ef8366b2df"><td class="memItemLeft" align="right" valign="top"><a id="a98e9469a8c01c25805c423ef8366b2df"></a>
uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a98e9469a8c01c25805c423ef8366b2df">tnvmcap</a> [2]</td></tr>
<tr class="memdesc:a98e9469a8c01c25805c423ef8366b2df"><td class="mdescLeft">&#160;</td><td class="mdescRight">total NVM capacity <br /></td></tr>
<tr class="separator:a98e9469a8c01c25805c423ef8366b2df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef21c15160a4556da6b2c2dbfee5749f"><td class="memItemLeft" align="right" valign="top"><a id="aef21c15160a4556da6b2c2dbfee5749f"></a>
uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#aef21c15160a4556da6b2c2dbfee5749f">unvmcap</a> [2]</td></tr>
<tr class="memdesc:aef21c15160a4556da6b2c2dbfee5749f"><td class="mdescLeft">&#160;</td><td class="mdescRight">unallocated NVM capacity <br /></td></tr>
<tr class="separator:aef21c15160a4556da6b2c2dbfee5749f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d1b0e3955a8218e9cfd0e1801cc30b4"><td class="memItemLeft" ><a id="a4d1b0e3955a8218e9cfd0e1801cc30b4"></a>
struct {</td></tr>
<tr class="memitem:a4d1b0e3955a8218e9cfd0e1801cc30b4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a4d1b0e3955a8218e9cfd0e1801cc30b4">rpmbs</a></td></tr>
<tr class="memdesc:a4d1b0e3955a8218e9cfd0e1801cc30b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">replay protected memory block support <br /></td></tr>
<tr class="separator:a4d1b0e3955a8218e9cfd0e1801cc30b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ede465652b9e7105b7bfc7ea06eaa85"><td class="memItemLeft" ><a id="a0ede465652b9e7105b7bfc7ea06eaa85"></a>
struct {</td></tr>
<tr class="memitem:a0ede465652b9e7105b7bfc7ea06eaa85"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a0ede465652b9e7105b7bfc7ea06eaa85">sqes</a></td></tr>
<tr class="memdesc:a0ede465652b9e7105b7bfc7ea06eaa85"><td class="mdescLeft">&#160;</td><td class="mdescRight">submission queue entry size <br /></td></tr>
<tr class="separator:a0ede465652b9e7105b7bfc7ea06eaa85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fbe127baef13173b2557b8c4532add0"><td class="memItemLeft" ><a id="a0fbe127baef13173b2557b8c4532add0"></a>
struct {</td></tr>
<tr class="memitem:a0fbe127baef13173b2557b8c4532add0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a0fbe127baef13173b2557b8c4532add0">cqes</a></td></tr>
<tr class="memdesc:a0fbe127baef13173b2557b8c4532add0"><td class="mdescLeft">&#160;</td><td class="mdescRight">completion queue entry size <br /></td></tr>
<tr class="separator:a0fbe127baef13173b2557b8c4532add0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6150304b319f8313abbee9fe52b20d"><td class="memItemLeft" align="right" valign="top"><a id="a5e6150304b319f8313abbee9fe52b20d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a5e6150304b319f8313abbee9fe52b20d">nn</a></td></tr>
<tr class="memdesc:a5e6150304b319f8313abbee9fe52b20d"><td class="mdescLeft">&#160;</td><td class="mdescRight">number of namespaces <br /></td></tr>
<tr class="separator:a5e6150304b319f8313abbee9fe52b20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8019d254d517a2defdaaff2c6f1aaba"><td class="memItemLeft" ><a id="af8019d254d517a2defdaaff2c6f1aaba"></a>
struct {</td></tr>
<tr class="memitem:af8019d254d517a2defdaaff2c6f1aaba"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#af8019d254d517a2defdaaff2c6f1aaba">oncs</a></td></tr>
<tr class="memdesc:af8019d254d517a2defdaaff2c6f1aaba"><td class="mdescLeft">&#160;</td><td class="mdescRight">optional nvm command support <br /></td></tr>
<tr class="separator:af8019d254d517a2defdaaff2c6f1aaba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea890781a50aacef1e16ba24d1d3d1d"><td class="memItemLeft" align="right" valign="top"><a id="a8ea890781a50aacef1e16ba24d1d3d1d"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a8ea890781a50aacef1e16ba24d1d3d1d">fuses</a></td></tr>
<tr class="memdesc:a8ea890781a50aacef1e16ba24d1d3d1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">fused operation support <br /></td></tr>
<tr class="separator:a8ea890781a50aacef1e16ba24d1d3d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d9d884cf8a1608e9a5be4e73998be2"><td class="memItemLeft" ><a id="a83d9d884cf8a1608e9a5be4e73998be2"></a>
struct {</td></tr>
<tr class="memitem:a83d9d884cf8a1608e9a5be4e73998be2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a83d9d884cf8a1608e9a5be4e73998be2">fna</a></td></tr>
<tr class="memdesc:a83d9d884cf8a1608e9a5be4e73998be2"><td class="mdescLeft">&#160;</td><td class="mdescRight">format nvm attributes <br /></td></tr>
<tr class="separator:a83d9d884cf8a1608e9a5be4e73998be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0067d7027b3c67ba4a338142eb29e07a"><td class="memItemLeft" ><a id="a0067d7027b3c67ba4a338142eb29e07a"></a>
struct {</td></tr>
<tr class="memitem:a0067d7027b3c67ba4a338142eb29e07a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a0067d7027b3c67ba4a338142eb29e07a">vwc</a></td></tr>
<tr class="memdesc:a0067d7027b3c67ba4a338142eb29e07a"><td class="mdescLeft">&#160;</td><td class="mdescRight">volatile write cache <br /></td></tr>
<tr class="separator:a0067d7027b3c67ba4a338142eb29e07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a66788efbe912b16019c7b62b00a16"><td class="memItemLeft" align="right" valign="top"><a id="aa5a66788efbe912b16019c7b62b00a16"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#aa5a66788efbe912b16019c7b62b00a16">awun</a></td></tr>
<tr class="memdesc:aa5a66788efbe912b16019c7b62b00a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">atomic write unit normal <br /></td></tr>
<tr class="separator:aa5a66788efbe912b16019c7b62b00a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77160c6bcaa3ab4a312b42991603860e"><td class="memItemLeft" align="right" valign="top"><a id="a77160c6bcaa3ab4a312b42991603860e"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a77160c6bcaa3ab4a312b42991603860e">awupf</a></td></tr>
<tr class="memdesc:a77160c6bcaa3ab4a312b42991603860e"><td class="mdescLeft">&#160;</td><td class="mdescRight">atomic write unit power fail <br /></td></tr>
<tr class="separator:a77160c6bcaa3ab4a312b42991603860e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9923796b289062d3bc86509f4297c48a"><td class="memItemLeft" align="right" valign="top"><a id="a9923796b289062d3bc86509f4297c48a"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a9923796b289062d3bc86509f4297c48a">nvscc</a></td></tr>
<tr class="memdesc:a9923796b289062d3bc86509f4297c48a"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVM vendor specific command configuration. <br /></td></tr>
<tr class="separator:a9923796b289062d3bc86509f4297c48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a9189b9c5616ab345b02540277782c"><td class="memItemLeft" align="right" valign="top"><a id="aa4a9189b9c5616ab345b02540277782c"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#aa4a9189b9c5616ab345b02540277782c">acwu</a></td></tr>
<tr class="memdesc:aa4a9189b9c5616ab345b02540277782c"><td class="mdescLeft">&#160;</td><td class="mdescRight">atomic compare &amp; write unit <br /></td></tr>
<tr class="separator:aa4a9189b9c5616ab345b02540277782c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3834037df11810813de8d204eb618d89"><td class="memItemLeft" ><a id="a3834037df11810813de8d204eb618d89"></a>
struct {</td></tr>
<tr class="memitem:a3834037df11810813de8d204eb618d89"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#a3834037df11810813de8d204eb618d89">sgls</a></td></tr>
<tr class="memdesc:a3834037df11810813de8d204eb618d89"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGL support. <br /></td></tr>
<tr class="separator:a3834037df11810813de8d204eb618d89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb5bb7fc41c1ea519c180cad6039d1b"><td class="memItemLeft" ><a id="acbb5bb7fc41c1ea519c180cad6039d1b"></a>
struct {</td></tr>
<tr class="memitem:adfe0fd0641311dda8821ce4b62ba1d7b"><td class="memItemLeft" >
&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structspdk__nvme__ctrlr__data.html#ac6c0c28dbff6a34416a723cd77c4064a">ioccsz</a></td></tr>
<tr class="memdesc:adfe0fd0641311dda8821ce4b62ba1d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O queue command capsule supported size (16-byte units) <br /></td></tr>
<tr class="separator:adfe0fd0641311dda8821ce4b62ba1d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75272bf69510d077025c43256a1cde60"><td class="memItemLeft" >
&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="structspdk__nvme__ctrlr__data.html#a7234a2b9f5741883bba676b1036781e0">iorcsz</a></td></tr>
<tr class="memdesc:a75272bf69510d077025c43256a1cde60"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O queue response capsule supported size (16-byte units) <br /></td></tr>
<tr class="separator:a75272bf69510d077025c43256a1cde60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173f172fe1fd822ac6a4b2b49d424cc8"><td class="memItemLeft" >
&#160;&#160;&#160;uint16_t&#160;&#160;&#160;<a class="el" href="structspdk__nvme__ctrlr__data.html#a7f7c1a80ede2f22cf432bd2efada1a0f">icdoff</a></td></tr>
<tr class="memdesc:a173f172fe1fd822ac6a4b2b49d424cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">In-capsule data offset (16-byte units) <br /></td></tr>
<tr class="separator:a173f172fe1fd822ac6a4b2b49d424cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf53ebcc8a0e6d2633dcc82456cff12b"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad639f8a3545e230d1659f6a1b00de260"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="structspdk__nvme__ctrlr__data.html#a67e0d514a1a31a5a74b713e04336ed91">ctrlr_model</a>: 1</td></tr>
<tr class="memdesc:ad639f8a3545e230d1659f6a1b00de260"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller model: <a class="el" href="nvme__spec_8h.html#a2b71fb615deb505826eaeddd093e06bc">spdk_nvmf_ctrlr_model</a>. <br /></td></tr>
<tr class="separator:ad639f8a3545e230d1659f6a1b00de260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf53ebcc8a0e6d2633dcc82456cff12b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="structspdk__nvme__ctrlr__data.html#a0ed775bbc7ca8a827466b009e769e123">ctrattr</a></td></tr>
<tr class="memdesc:acf53ebcc8a0e6d2633dcc82456cff12b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller attributes. <br /></td></tr>
<tr class="separator:acf53ebcc8a0e6d2633dcc82456cff12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a0304ed10b9ab9e124b804f269b858"><td class="memItemLeft" >
&#160;&#160;&#160;uint8_t&#160;&#160;&#160;<a class="el" href="structspdk__nvme__ctrlr__data.html#a7619e3c0063002fc3820d537b932ec82">msdbd</a></td></tr>
<tr class="memdesc:a26a0304ed10b9ab9e124b804f269b858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SGL block descriptors (0 = no limit) <br /></td></tr>
<tr class="separator:a26a0304ed10b9ab9e124b804f269b858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbb5bb7fc41c1ea519c180cad6039d1b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspdk__nvme__ctrlr__data.html#acbb5bb7fc41c1ea519c180cad6039d1b">nvmf_specific</a></td></tr>
<tr class="memdesc:acbb5bb7fc41c1ea519c180cad6039d1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVMe over Fabrics-specific fields. <br /></td></tr>
<tr class="separator:acbb5bb7fc41c1ea519c180cad6039d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="nvme__spec_8h.html">nvme_spec.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<section id="community">
  <div class="community">
    <div class="container">
      <div class="row">
        <div class="col-lg-6">
          <h2>Join Our Community:</h2>
        </div>
        <div class="col-lg-6">
          <ul class="list-inline community-box-buttons">
            <li>
              <a href="https://github.com/spdk/spdk" class="btn btn-default btn-lg">
                <img class="box-ico" src="http://www.spdk.io/img/ico/github.png"></img>
                <span class="box-name">github</span>
              </a>
            </li>
            <li>
              <a href="https://lists.01.org/mailman/listinfo/spdk" class="btn btn-default btn-lg">
                <img class="box-ico" src="http://www.spdk.io/img/ico/125a-email-message-solid.svg"></img>
                <span class="box-name">mailing list</span>
              </a>
            </li>
            <li>
              <a href="http://spdk.io/spdk/doc/" class="btn btn-default btn-lg">
                <img class="box-ico" src="http://www.spdk.io/img/ico/003-instructions.svg"></img>
                <span class="box-name">documentation</span>
              </a>
            </li>
          </ul>
        </div>
      </div>
    </div>
  <!-- /.container -->
  </div>
</section>
<!-- /.banner -->
<!-- Footer -->
<footer>
  <div class="container text-center">
    <p class="copyright text-muted small">Copyright &copy; Intel Corporation. All Rights Reserved.</p>
  </div>
</footer>
</body>
</html>
