#!/usr/bin/env python3
# -*- coding: utf-8 -*-

from hwt.code import If, c, FsmBuilder, Or, log2ceil, connect
from hwt.hdlObjects.typeShortcuts import vec
from hwt.hdlObjects.types.enum import Enum
from hwt.hdlObjects.types.typeCast import toHVal
from hwt.interfaces.utils import addClkRstn
from hwt.synthesizer.param import evalParam
from hwtLib.abstract.busConverter import BusConverter
from hwtLib.amba.axiLite import AxiLite
from hwtLib.amba.constants import RESP_OKAY


class AxiLiteStructEndpoint(BusConverter):
    """
    Parse request from bus to fields of structure
    """
    def _config(self):
        AxiLite._config(self)

    def _declr(self):
        addClkRstn(self)

        with self._paramsShared():
            self.bus = AxiLite()

        self.decorateWithConvertedInterfaces()
        assert self._suggestedAddrWidth() <= evalParam(self.ADDR_WIDTH).val, (self._suggestedAddrWidth(), evalParam(self.ADDR_WIDTH).val)

    def readPart(self, awAddr, w_hs):
        DW_B = evalParam(self.DATA_WIDTH).val // 8
        # build read data output mux

        def isMyAddr(addrSig, addr, size):
            return (addrSig >= addr) & (addrSig < (toHVal(addr) + (size * DW_B)))

        r = self.bus.r
        ar = self.bus.ar
        rSt_t = Enum('rSt_t', ['rdIdle', 'bramRd', 'rdData'])
        isBramAddr = self._sig("isBramAddr")
        rdataReg = self._reg("rdataReg", r.data._dtype)

        rSt = FsmBuilder(self, rSt_t, stateRegName='rSt')\
        .Trans(rSt_t.rdIdle,
            (ar.valid & ~isBramAddr & ~w_hs, rSt_t.rdData),
            (ar.valid & isBramAddr & ~w_hs, rSt_t.bramRd)
        ).Trans(rSt_t.bramRd,
            (~w_hs, rSt_t.rdData)
        ).Default(# Trans(rSt_t.rdData,
            (r.ready, rSt_t.rdIdle)
        ).stateReg

        arRd = rSt._eq(rSt_t.rdIdle)
        ar.ready ** (arRd & ~w_hs)

        r.valid ** rSt._eq(rSt_t.rdData)
        r.resp ** RESP_OKAY

        # save ar addr
        arAddr = self._reg('arAddr', ar.addr._dtype) 
        If(ar.valid & arRd,
            arAddr ** ar.addr 
        )

        _isInBramFlags = []
        rAssigTop = c(rdataReg, r.data)
        rregAssigTop = rdataReg ** rdataReg
        # rAssigTopCases =[]
        for ai in reversed(self._directlyMapped):
            # we are directly sending data from register
            rAssigTop = If(arAddr._eq(ai.addr),
                           connect(ai.port.din, r.data, fit=True)
                        ).Else(
                           rAssigTop
                        )

        bitForAligig = log2ceil(self.DATA_WIDTH // 8 - 1).val
        for ai in reversed(self._bramPortMapped):
            size = ai.size
            addr = ai.addr
            port = ai.port

            # map addr for bram ports
            _isMyAddr = isMyAddr(ar.addr, addr, size)
            _isInBramFlags.append(_isMyAddr)

            prioritizeWrite = isMyAddr(awAddr, addr, size) & w_hs

            a = self._sig("addr_forBram_" + port._name, awAddr._dtype)
            If(prioritizeWrite,
                a ** (awAddr - addr)
            ).Elif(rSt._eq(rSt_t.rdIdle),
                a ** (ar.addr - addr)
            ).Else(
                a ** (arAddr - addr)
            )

            addrHBit = port.addr._dtype.bit_length() 
            assert addrHBit + bitForAligig <= evalParam(self.ADDR_WIDTH).val

            c(a[(addrHBit + bitForAligig):bitForAligig], port.addr, fit=True)
            port.en ** 1
            port.we ** prioritizeWrite

            rregAssigTop = If(_isMyAddr,
                rdataReg ** port.dout 
            ).Else(
                rregAssigTop
            )

        if _isInBramFlags:
            c(Or(*_isInBramFlags), isBramAddr)
        else:
            c(0, isBramAddr)

    def writePart(self):
        sig = self._sig
        reg = self._reg
        addrWidth = evalParam(self.ADDR_WIDTH).val

        wSt_t = Enum('wSt_t', ['wrIdle', 'wrData', 'wrResp'])
        aw = self.bus.aw
        w = self.bus.w
        b = self.bus.b

        # write fsm
        wSt = FsmBuilder(self, wSt_t, "wSt")\
        .Trans(wSt_t.wrIdle,
            (aw.valid, wSt_t.wrData)
        ).Trans(wSt_t.wrData,
            (w.valid, wSt_t.wrResp)
        ).Default(# Trans(wSt_t.wrResp,
            (b.ready, wSt_t.wrIdle)
        ).stateReg

        awAddr = reg('awAddr', aw.addr._dtype) 
        w_hs = sig('w_hs')

        b.valid ** wSt._eq(wSt_t.wrResp)

        awRd = wSt._eq(wSt_t.wrIdle)
        aw.ready ** awRd 
        wRd = wSt._eq(wSt_t.wrData)
        w.ready ** wRd 

        self.bus.b.resp ** RESP_OKAY 
        w_hs ** (w.valid & wRd) 

        # save aw addr
        If(awRd & aw.valid,
            awAddr ** aw.addr
        ).Else(
            awAddr ** awAddr 
        )

        # output vld
        for ai in self._directlyMapped:
            out = ai.port.dout
            connect(w.data, out.data, fit=True)  
            out.vld ** (w_hs & (awAddr._eq(vec(ai.addr, addrWidth))))

        for ai in self._bramPortMapped:
            connect(w.data, ai.port.din, fit=True)

        return awAddr, w_hs

    def _impl(self):
        awAddr, w_hs = self.writePart()
        self.readPart(awAddr, w_hs)


if __name__ == "__main__":
    from hwt.synthesizer.shortcuts import toRtl
    from hwt.hdlObjects.types.array import Array
    from hwt.hdlObjects.types.struct import HStruct
    from hwtLib.types.ctypes import uint32_t

    u = AxiLiteStructEndpoint(
            HStruct(
                (uint32_t, "data0"),
                (uint32_t, "data1"),
                (Array(uint32_t, 32), "bramMapped")
                )
            )
    u.ADDR_WIDTH.set(8)
    u.DATA_WIDTH.set(32)

    print(toRtl(u))
