m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rnjsa/OneDrive/Desktop/2024/semester 2/LogicCircuitDesignAndExperimentation/FourBitsRippleCarryAdder/simulation/qsim
vFourBitsRippleCarryAdder
Z1 !s110 1727385653
!i10b 1
!s100 oOG7eH5llM?J6nF=NCOC_2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I_IMUA0;T@jHQQjMZ1K=`71
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1727385652
8FourBitsRippleCarryAdder.vo
FFourBitsRippleCarryAdder.vo
!i122 2
L0 32 411
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1727385653.000000
!s107 FourBitsRippleCarryAdder.vo|
!s90 -work|work|FourBitsRippleCarryAdder.vo|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@four@bits@ripple@carry@adder
vFourBitsRippleCarryAdder_vlg_vec_tst
R1
!i10b 1
!s100 nfY@J@W;UZBjV_C=iM;O92
R2
InCXZQ;fa]lLKZ2CGlUe`G3
R3
R0
w1727385651
8Waveform.vwf.vt
FWaveform.vwf.vt
!i122 3
L0 30 114
R4
r1
!s85 0
31
R5
!s107 Waveform.vwf.vt|
!s90 -work|work|Waveform.vwf.vt|
!i113 1
R6
R7
n@four@bits@ripple@carry@adder_vlg_vec_tst
