
---------- Begin Simulation Statistics ----------
host_inst_rate                                 121626                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322700                       # Number of bytes of host memory used
host_seconds                                   164.44                       # Real time elapsed on the host
host_tick_rate                              574272320                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.094432                       # Number of seconds simulated
sim_ticks                                 94432372000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4715119                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 87484.720691                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 86208.783842                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1861554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   249643337000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.605195                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2853565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            273520                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 222422455500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547185                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580044                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 129717.440010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 132948.127849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   75794548785                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40030                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  72360342285                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23525.377115                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 48825.443566                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.295670                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            192212                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           13414                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4521859786                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    654944500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6282434                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 94662.650358                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 94351.056273                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2844564                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    325437885785                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.547219                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3437870                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             313550                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 294782797785                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497310                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999802                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000837                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.796761                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.857150                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6282434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 94662.650358                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 94351.056273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2844564                       # number of overall hits
system.cpu.dcache.overall_miss_latency   325437885785                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.547219                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3437870                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            313550                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 294782797785                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497310                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599044                       # number of replacements
system.cpu.dcache.sampled_refs                2600068                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.368187                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3368829                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500943521000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13655635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 74893.700787                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        72876                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13655508                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        9511500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  127                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      9109500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             125                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               108377.047619                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13655635                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 74893.700787                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        72876                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13655508                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         9511500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   127                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      9109500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              125                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.187539                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             96.019986                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13655635                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 74893.700787                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        72876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13655508                       # number of overall hits
system.cpu.icache.overall_miss_latency        9511500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  127                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      9109500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    126                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 96.019986                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13655508                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 86567.485974                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    123359533188                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1425010                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     82877.240989                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 112664.733179                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        14725                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            439166500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.264632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       5299                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2713                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       291351000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.129145                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  2586                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       171967.033939                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  168234.321073                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1393132                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           204131576000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.460062                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1187039                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    106590                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      181768267500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.418750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1080447                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    134738.983043                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 119522.717775                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         70637181338                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    62660023839                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   11447.368421                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.760906                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                        76                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs             870000                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600195                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        171571.100225                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   168101.635407                       # average overall mshr miss latency
system.l2.demand_hits                         1407857                       # number of demand (read+write) hits
system.l2.demand_miss_latency            204570742500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.458557                       # miss rate for demand accesses
system.l2.demand_misses                       1192338                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     109303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       182059618500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.416520                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1083033                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.566930                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.219902                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9288.587787                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3602.871681                       # Average occupied blocks per context
system.l2.overall_accesses                    2600195                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       171571.100225                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  121775.883303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1407857                       # number of overall hits
system.l2.overall_miss_latency           204570742500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.458557                       # miss rate for overall accesses
system.l2.overall_misses                      1192338                       # number of overall misses
system.l2.overall_mshr_hits                    109303                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      305419151688                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.964560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2508043                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.902008                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1285370                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      3873405                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted            8981                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      6712472                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1516898                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1313183                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2496561                       # number of replacements
system.l2.sampled_refs                        2507473                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12891.459468                       # Cycle average of tags in use
system.l2.total_refs                          1907951                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501367995000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           509240                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                110355415                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1458321                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1594222                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       156658                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1636113                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1704086                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25074                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       532988                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     61907598                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.164527                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.906491                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     58483922     94.47%     94.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1494828      2.41%     96.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       674131      1.09%     97.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       234718      0.38%     98.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       269633      0.44%     98.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        50983      0.08%     98.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       123862      0.20%     99.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        42533      0.07%     99.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       532988      0.86%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     61907598                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       156649                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7567840                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.850929                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.850929                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     49964781                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        42365                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     26406537                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7522669                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4334166                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1280467                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        85981                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4982282                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4866707                       # DTB hits
system.switch_cpus_1.dtb.data_misses           115575                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3986981                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3873558                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           113423                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        995301                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            993149                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2152                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1704086                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3637685                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8166667                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       156201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27082418                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        729764                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021706                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3637685                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1483395                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.344958                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     63188065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.428600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.668132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       58659095     92.83%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          70381      0.11%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         660745      1.05%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          88516      0.14%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         740503      1.17%     95.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         123181      0.19%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         325504      0.52%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         267062      0.42%     96.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2253078      3.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     63188065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              15321263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1205741                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              256334                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.174763                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6505092                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           995301                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8224099                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12133351                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.799527                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6575391                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.154547                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12250046                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       156851                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      40842107                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6236207                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2267301                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1727160                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17782776                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5509791                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1018408                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13720522                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        43325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       211355                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1280467                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       681904                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1419029                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        51681                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         5501                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3229659                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       933352                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         5501                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        20196                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       136655                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.127373                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.127373                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4957816     33.64%     33.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1422677      9.65%     43.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       179652      1.22%     44.51% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37540      0.25%     44.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1323933      8.98%     53.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5685723     38.58%     92.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1131568      7.68%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14738932                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       428603                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.029080                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           18      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1306      0.30%      0.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         2296      0.54%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       126920     29.61%     30.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     30.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       223973     52.26%     82.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        74090     17.29%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     63188065                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.233255                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.681158                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     53467670     84.62%     84.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7037046     11.14%     95.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1494035      2.36%     98.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       421145      0.67%     98.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       499644      0.79%     99.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       178407      0.28%     99.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        73874      0.12%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        13426      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         2818      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     63188065                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.187735                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17526442                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14738932                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7506900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       343943                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7067344                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3637697                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3637685                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       811887                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       260696                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6236207                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1727160                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               78509328                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     47071781                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       136786                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8129443                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2661973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        69362                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     36463643                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24251706                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16508553                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3864331                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1280467                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2842042                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9168550                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      4935707                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                366981                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
