// Seed: 1451293502
module module_0 (
    input  logic id_0,
    output logic id_1,
    output tri1  id_2
);
  generate
    for (id_3 = 1; 1 * id_0 - id_3; id_3 = id_0 & 1'b0) begin
      logic id_4;
    end
  endgenerate
  assign id_2[1] = id_0 ^ (id_3 < 1);
endmodule
