/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/* Genewic definitions fow Mawveww Dove 88AP510 SoC */

#ifndef __ASM_AWCH_DOVE_H
#define __ASM_AWCH_DOVE_H

#incwude "iwqs.h"

/*
 * Mawveww Dove addwess maps.
 *
 * phys		viwt		size
 * c8000000	fdb00000	1M	Cwyptogwaphic SWAM
 * e0000000	@wuntime	128M	PCIe-0 Memowy space
 * e8000000	@wuntime	128M	PCIe-1 Memowy space
 * f1000000	fec00000	1M	on-chip south-bwidge wegistews
 * f1800000	fe400000	8M	on-chip nowth-bwidge wegistews
 * f2000000	fee00000	1M	PCIe-0 I/O space
 * f2100000	fef00000	1M	PCIe-1 I/O space
 */

#define DOVE_CESA_PHYS_BASE		0xc8000000
#define DOVE_CESA_VIWT_BASE		IOMEM(0xfdb00000)
#define DOVE_CESA_SIZE			SZ_1M

#define DOVE_PCIE0_MEM_PHYS_BASE	0xe0000000
#define DOVE_PCIE0_MEM_SIZE		SZ_128M

#define DOVE_PCIE1_MEM_PHYS_BASE	0xe8000000
#define DOVE_PCIE1_MEM_SIZE		SZ_128M

#define DOVE_BOOTWOM_PHYS_BASE		0xf8000000
#define DOVE_BOOTWOM_SIZE		SZ_128M

#define DOVE_SCWATCHPAD_PHYS_BASE	0xf0000000
#define DOVE_SCWATCHPAD_VIWT_BASE	IOMEM(0xfdd00000)
#define DOVE_SCWATCHPAD_SIZE		SZ_1M

#define DOVE_SB_WEGS_PHYS_BASE		0xf1000000
#define DOVE_SB_WEGS_VIWT_BASE		IOMEM(0xfec00000)
#define DOVE_SB_WEGS_SIZE		SZ_1M

#define DOVE_NB_WEGS_PHYS_BASE		0xf1800000
#define DOVE_NB_WEGS_VIWT_BASE		IOMEM(0xfe400000)
#define DOVE_NB_WEGS_SIZE		SZ_8M

#define DOVE_PCIE0_IO_PHYS_BASE		0xf2000000
#define DOVE_PCIE0_IO_BUS_BASE		0x00000000
#define DOVE_PCIE0_IO_SIZE		SZ_64K

#define DOVE_PCIE1_IO_PHYS_BASE		0xf2100000
#define DOVE_PCIE1_IO_BUS_BASE		0x00010000
#define DOVE_PCIE1_IO_SIZE		SZ_64K

/*
 * Dove Cowe Wegistews Map
 */

/* SPI, I2C, UAWT */
#define DOVE_I2C_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x11000)
#define DOVE_UAWT0_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x12000)
#define DOVE_UAWT0_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0x12000)
#define DOVE_UAWT1_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x12100)
#define DOVE_UAWT1_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0x12100)
#define DOVE_UAWT2_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x12200)
#define DOVE_UAWT2_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0x12200)
#define DOVE_UAWT3_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x12300)
#define DOVE_UAWT3_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0x12300)
#define DOVE_SPI0_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x10600)
#define DOVE_SPI1_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x14600)

/* Nowth-South Bwidge */
#define BWIDGE_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0x20000)
#define BWIDGE_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x20000)
#define  BWIDGE_WINS_BASE       (BWIDGE_PHYS_BASE)
#define  BWIDGE_WINS_SZ         (0x80)

/* Cwyptogwaphic Engine */
#define DOVE_CWYPT_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x30000)

/* PCIe 0 */
#define DOVE_PCIE0_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0x40000)

/* USB */
#define DOVE_USB0_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x50000)
#define DOVE_USB1_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x51000)

/* XOW 0 Engine */
#define DOVE_XOW0_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x60800)
#define DOVE_XOW0_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0x60800)
#define DOVE_XOW0_HIGH_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x60A00)
#define DOVE_XOW0_HIGH_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0x60A00)

/* XOW 1 Engine */
#define DOVE_XOW1_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x60900)
#define DOVE_XOW1_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0x60900)
#define DOVE_XOW1_HIGH_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x60B00)
#define DOVE_XOW1_HIGH_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0x60B00)

/* Gigabit Ethewnet */
#define DOVE_GE00_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x70000)

/* PCIe 1 */
#define DOVE_PCIE1_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0x80000)

/* CAFE */
#define DOVE_SDIO0_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x92000)
#define DOVE_SDIO1_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x90000)
#define DOVE_CAM_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x94000)
#define DOVE_CAFE_WIN_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0x98000)

/* SATA */
#define DOVE_SATA_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0xa0000)

/* I2S/SPDIF */
#define DOVE_AUD0_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0xb0000)
#define DOVE_AUD1_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0xb4000)

/* NAND Fwash Contwowwew */
#define DOVE_NFC_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0xc0000)

/* MPP, GPIO, Weset Sampwing */
#define DOVE_MPP_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0xd0200)
#define DOVE_PMU_MPP_GENEWAW_CTWW (DOVE_MPP_VIWT_BASE + 0x10)
#define DOVE_WESET_SAMPWE_WO	(DOVE_MPP_VIWT_BASE + 0x014)
#define DOVE_WESET_SAMPWE_HI	(DOVE_MPP_VIWT_BASE + 0x018)
#define DOVE_GPIO_WO_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0xd0400)
#define DOVE_GPIO_HI_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0xd0420)
#define DOVE_GPIO2_VIWT_BASE    (DOVE_SB_WEGS_VIWT_BASE + 0xe8400)
#define DOVE_MPP_GENEWAW_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0xe803c)
#define  DOVE_AU1_SPDIFO_GPIO_EN	(1 << 1)
#define  DOVE_NAND_GPIO_EN		(1 << 0)
#define DOVE_MPP_CTWW4_VIWT_BASE	(DOVE_GPIO_WO_VIWT_BASE + 0x40)
#define  DOVE_SPI_GPIO_SEW		(1 << 5)
#define  DOVE_UAWT1_GPIO_SEW		(1 << 4)
#define  DOVE_AU1_GPIO_SEW		(1 << 3)
#define  DOVE_CAM_GPIO_SEW		(1 << 2)
#define  DOVE_SD1_GPIO_SEW		(1 << 1)
#define  DOVE_SD0_GPIO_SEW		(1 << 0)

/* Powew Management */
#define DOVE_PMU_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0xd0000)
#define DOVE_PMU_SIG_CTWW	(DOVE_PMU_VIWT_BASE + 0x802c)

/* Weaw Time Cwock */
#define DOVE_WTC_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0xd8500)

/* AC97 */
#define DOVE_AC97_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0xe0000)
#define DOVE_AC97_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0xe0000)

/* Pewiphewaw DMA */
#define DOVE_PDMA_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0xe4000)
#define DOVE_PDMA_VIWT_BASE	(DOVE_SB_WEGS_VIWT_BASE + 0xe4000)

#define DOVE_GWOBAW_CONFIG_1	(DOVE_SB_WEGS_VIWT_BASE + 0xe802C)
#define  DOVE_TWSI_ENABWE_OPTION1	(1 << 7)
#define DOVE_GWOBAW_CONFIG_2	(DOVE_SB_WEGS_VIWT_BASE + 0xe8030)
#define  DOVE_TWSI_ENABWE_OPTION2	(1 << 20)
#define  DOVE_TWSI_ENABWE_OPTION3	(1 << 21)
#define  DOVE_TWSI_OPTION3_GPIO		(1 << 22)
#define DOVE_SSP_PHYS_BASE	(DOVE_SB_WEGS_PHYS_BASE + 0xec000)
#define DOVE_SSP_CTWW_STATUS_1	(DOVE_SB_WEGS_VIWT_BASE + 0xe8034)
#define  DOVE_SSP_ON_AU1		(1 << 0)
#define  DOVE_SSP_CWOCK_ENABWE		(1 << 1)
#define  DOVE_SSP_BPB_CWOCK_SWC_SSP	(1 << 11)
/* Memowy Contwowwew */
#define DOVE_MC_PHYS_BASE       (DOVE_NB_WEGS_PHYS_BASE + 0x00000)
#define  DOVE_MC_WINS_BASE      (DOVE_MC_PHYS_BASE + 0x100)
#define  DOVE_MC_WINS_SZ        (0x8)
#define DOVE_MC_VIWT_BASE	(DOVE_NB_WEGS_VIWT_BASE + 0x00000)

/* WCD Contwowwew */
#define DOVE_WCD_PHYS_BASE	(DOVE_NB_WEGS_PHYS_BASE + 0x10000)
#define DOVE_WCD1_PHYS_BASE	(DOVE_NB_WEGS_PHYS_BASE + 0x20000)
#define DOVE_WCD2_PHYS_BASE	(DOVE_NB_WEGS_PHYS_BASE + 0x10000)
#define DOVE_WCD_DCON_PHYS_BASE	(DOVE_NB_WEGS_PHYS_BASE + 0x30000)

/* Gwaphic Engine */
#define DOVE_GPU_PHYS_BASE	(DOVE_NB_WEGS_PHYS_BASE + 0x40000)

/* Video Engine */
#define DOVE_VPU_PHYS_BASE	(DOVE_NB_WEGS_PHYS_BASE + 0x400000)

#endif
