
PowerDistribution.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000213e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000f6  00802000  0000213e  000021d2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000037  008020f6  008020f6  000022c8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000022c8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002324  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000168  00000000  00000000  00002364  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004c47  00000000  00000000  000024cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000091f  00000000  00000000  00007113  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000008c1  00000000  00000000  00007a32  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000054c  00000000  00000000  000082f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000024bd  00000000  00000000  00008840  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001203  00000000  00000000  0000acfd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000138  00000000  00000000  0000bf00  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 97 00 	jmp	0x12e	; 0x12e <__ctors_end>
       4:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
       8:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
       c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      10:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      14:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      18:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      1c:	0c 94 86 02 	jmp	0x50c	; 0x50c <__vector_7>
      20:	0c 94 90 02 	jmp	0x520	; 0x520 <__vector_8>
      24:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      28:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      2c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      30:	0c 94 15 02 	jmp	0x42a	; 0x42a <__vector_12>
      34:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      38:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      3c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      40:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      44:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      48:	0c 94 ca 01 	jmp	0x394	; 0x394 <__vector_18>
      4c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      50:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      54:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      58:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      5c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      60:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      64:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      68:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      6c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      70:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      74:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      78:	0c 94 62 01 	jmp	0x2c4	; 0x2c4 <__vector_30>
      7c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      80:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      84:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      88:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      8c:	0c 94 2e 01 	jmp	0x25c	; 0x25c <__vector_35>
      90:	0c 94 fb 01 	jmp	0x3f6	; 0x3f6 <__vector_36>
      94:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      98:	0c 94 ec 01 	jmp	0x3d8	; 0x3d8 <__vector_38>
      9c:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      a0:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      a4:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      a8:	0c 94 b4 00 	jmp	0x168	; 0x168 <__bad_interrupt>
      ac:	07 63       	ori	r16, 0x37	; 55
      ae:	42 36       	cpi	r20, 0x62	; 98
      b0:	b7 9b       	sbis	0x16, 7	; 22
      b2:	d8 a7       	std	Y+40, r29	; 0x28
      b4:	1a 39       	cpi	r17, 0x9A	; 154
      b6:	68 56       	subi	r22, 0x68	; 104
      b8:	18 ae       	std	Y+56, r1	; 0x38
      ba:	ba ab       	std	Y+50, r27	; 0x32
      bc:	55 8c       	ldd	r5, Z+29	; 0x1d
      be:	1d 3c       	cpi	r17, 0xCD	; 205
      c0:	b7 cc       	rjmp	.-1682   	; 0xfffffa30 <__eeprom_end+0xff7efa30>
      c2:	57 63       	ori	r21, 0x37	; 55
      c4:	bd 6d       	ori	r27, 0xDD	; 221
      c6:	ed fd       	.word	0xfded	; ????
      c8:	75 3e       	cpi	r23, 0xE5	; 229
      ca:	f6 17       	cp	r31, r22
      cc:	72 31       	cpi	r23, 0x12	; 18
      ce:	bf 00       	.word	0x00bf	; ????
      d0:	00 00       	nop
      d2:	80 3f       	cpi	r24, 0xF0	; 240
      d4:	08 00       	.word	0x0008	; ????
      d6:	00 00       	nop
      d8:	be 92       	st	-X, r11
      da:	24 49       	sbci	r18, 0x94	; 148
      dc:	12 3e       	cpi	r17, 0xE2	; 226
      de:	ab aa       	std	Y+51, r10	; 0x33
      e0:	aa 2a       	or	r10, r26
      e2:	be cd       	rjmp	.-1156   	; 0xfffffc60 <__eeprom_end+0xff7efc60>
      e4:	cc cc       	rjmp	.-1640   	; 0xfffffa7e <__eeprom_end+0xff7efa7e>
      e6:	4c 3e       	cpi	r20, 0xEC	; 236
      e8:	00 00       	nop
      ea:	00 80       	ld	r0, Z
      ec:	be ab       	std	Y+54, r27	; 0x36
      ee:	aa aa       	std	Y+50, r10	; 0x32
      f0:	aa 3e       	cpi	r26, 0xEA	; 234
      f2:	00 00       	nop
      f4:	00 00       	nop
      f6:	bf 00       	.word	0x00bf	; ????
      f8:	00 00       	nop
      fa:	80 3f       	cpi	r24, 0xF0	; 240
      fc:	00 00       	nop
      fe:	00 00       	nop
     100:	00 08       	sbc	r0, r0
     102:	41 78       	andi	r20, 0x81	; 129
     104:	d3 bb       	out	0x13, r29	; 19
     106:	43 87       	std	Z+11, r20	; 0x0b
     108:	d1 13       	cpse	r29, r17
     10a:	3d 19       	sub	r19, r13
     10c:	0e 3c       	cpi	r16, 0xCE	; 206
     10e:	c3 bd       	out	0x23, r28	; 35
     110:	42 82       	std	Z+2, r4	; 0x02
     112:	ad 2b       	or	r26, r29
     114:	3e 68       	ori	r19, 0x8E	; 142
     116:	ec 82       	std	Y+4, r14	; 0x04
     118:	76 be       	out	0x36, r7	; 54
     11a:	d9 8f       	std	Y+25, r29	; 0x19
     11c:	e1 a9       	ldd	r30, Z+49	; 0x31
     11e:	3e 4c       	sbci	r19, 0xCE	; 206
     120:	80 ef       	ldi	r24, 0xF0	; 240
     122:	ff be       	out	0x3f, r15	; 63
     124:	01 c4       	rjmp	.+2050   	; 0x928 <_Z18getEBoxTemperaturev+0x24>
     126:	ff 7f       	andi	r31, 0xFF	; 255
     128:	3f 00       	.word	0x003f	; ????
     12a:	00 00       	nop
	...

0000012e <__ctors_end>:
     12e:	11 24       	eor	r1, r1
     130:	1f be       	out	0x3f, r1	; 63
     132:	cf ef       	ldi	r28, 0xFF	; 255
     134:	cd bf       	out	0x3d, r28	; 61
     136:	df e2       	ldi	r29, 0x2F	; 47
     138:	de bf       	out	0x3e, r29	; 62

0000013a <__do_copy_data>:
     13a:	10 e2       	ldi	r17, 0x20	; 32
     13c:	a0 e0       	ldi	r26, 0x00	; 0
     13e:	b0 e2       	ldi	r27, 0x20	; 32
     140:	ee e3       	ldi	r30, 0x3E	; 62
     142:	f1 e2       	ldi	r31, 0x21	; 33
     144:	02 c0       	rjmp	.+4      	; 0x14a <__do_copy_data+0x10>
     146:	05 90       	lpm	r0, Z+
     148:	0d 92       	st	X+, r0
     14a:	a6 3f       	cpi	r26, 0xF6	; 246
     14c:	b1 07       	cpc	r27, r17
     14e:	d9 f7       	brne	.-10     	; 0x146 <__do_copy_data+0xc>

00000150 <__do_clear_bss>:
     150:	21 e2       	ldi	r18, 0x21	; 33
     152:	a6 ef       	ldi	r26, 0xF6	; 246
     154:	b0 e2       	ldi	r27, 0x20	; 32
     156:	01 c0       	rjmp	.+2      	; 0x15a <.do_clear_bss_start>

00000158 <.do_clear_bss_loop>:
     158:	1d 92       	st	X+, r1

0000015a <.do_clear_bss_start>:
     15a:	ad 32       	cpi	r26, 0x2D	; 45
     15c:	b2 07       	cpc	r27, r18
     15e:	e1 f7       	brne	.-8      	; 0x158 <.do_clear_bss_loop>
     160:	0e 94 d2 05 	call	0xba4	; 0xba4 <main>
     164:	0c 94 9d 10 	jmp	0x213a	; 0x213a <_exit>

00000168 <__bad_interrupt>:
     168:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000016c <_Z27configureExternalOscillatorv>:

void configureExternalOscillator(){
	int temp = 0;																			//Temporary variable for helping avoid 4 clock cycle limitation when updating secure registers
		
	//Enable external 4MHz oscillator
	OSC.XOSCCTRL = (OSC_FRQRANGE_2TO9_gc | OSC_XOSCSEL_XTAL_16KCLK_gc);						//Set external oscillator to be between 2 and 9 MHz and select it
     16c:	e0 e5       	ldi	r30, 0x50	; 80
     16e:	f0 e0       	ldi	r31, 0x00	; 0
     170:	8b e4       	ldi	r24, 0x4B	; 75
     172:	82 83       	std	Z+2, r24	; 0x02
	OSC.CTRL |= OSC_XOSCEN_bm;																//Enable the external oscillator
     174:	80 81       	ld	r24, Z
     176:	88 60       	ori	r24, 0x08	; 8
     178:	80 83       	st	Z, r24
	while(!(OSC.STATUS & OSC_XOSCRDY_bm)){ERROR_SET();};									//While the external oscillator is not ready, set the error led
     17a:	81 81       	ldd	r24, Z+1	; 0x01
     17c:	83 fd       	sbrc	r24, 3
     17e:	09 c0       	rjmp	.+18     	; 0x192 <_Z27configureExternalOscillatorv+0x26>
     180:	a0 e4       	ldi	r26, 0x40	; 64
     182:	b6 e0       	ldi	r27, 0x06	; 6
     184:	92 e0       	ldi	r25, 0x02	; 2
     186:	15 96       	adiw	r26, 0x05	; 5
     188:	9c 93       	st	X, r25
     18a:	15 97       	sbiw	r26, 0x05	; 5
     18c:	81 81       	ldd	r24, Z+1	; 0x01
     18e:	83 ff       	sbrs	r24, 3
     190:	fa cf       	rjmp	.-12     	; 0x186 <_Z27configureExternalOscillatorv+0x1a>
	ERROR_CLR();																			//Clear the error led if the external oscillator has stabilized
     192:	82 e0       	ldi	r24, 0x02	; 2
     194:	80 93 46 06 	sts	0x0646, r24
		
	//Enable phase locked loop to multiply external oscillator by 8 to get 32MHz
	temp = ((OSC_PLLSRC_XOSC_gc & OSC_PLLSRC_gm) | (OSC_PLLFAC_gm & 8));					//Set the external oscillator as the clock source for the pll and set to multiply by 8
	CCP = CCP_IOREG_gc;																		//Disable register security so we can update the pll control settings
     198:	88 ed       	ldi	r24, 0xD8	; 216
     19a:	84 bf       	out	0x34, r24	; 52
	OSC.PLLCTRL = temp;																		//Write pll control settings to register
     19c:	e0 e5       	ldi	r30, 0x50	; 80
     19e:	f0 e0       	ldi	r31, 0x00	; 0
     1a0:	88 ec       	ldi	r24, 0xC8	; 200
     1a2:	85 83       	std	Z+5, r24	; 0x05
	OSC.CTRL |= OSC_PLLEN_bm;																//Enable the pll
     1a4:	80 81       	ld	r24, Z
     1a6:	80 61       	ori	r24, 0x10	; 16
     1a8:	80 83       	st	Z, r24
	while(!(OSC.STATUS & OSC_PLLRDY_bm)){ERROR_SET();};										//While the pll is not ready, set the error led
     1aa:	81 81       	ldd	r24, Z+1	; 0x01
     1ac:	84 fd       	sbrc	r24, 4
     1ae:	09 c0       	rjmp	.+18     	; 0x1c2 <_Z27configureExternalOscillatorv+0x56>
     1b0:	a0 e4       	ldi	r26, 0x40	; 64
     1b2:	b6 e0       	ldi	r27, 0x06	; 6
     1b4:	92 e0       	ldi	r25, 0x02	; 2
     1b6:	15 96       	adiw	r26, 0x05	; 5
     1b8:	9c 93       	st	X, r25
     1ba:	15 97       	sbiw	r26, 0x05	; 5
     1bc:	81 81       	ldd	r24, Z+1	; 0x01
     1be:	84 ff       	sbrs	r24, 4
     1c0:	fa cf       	rjmp	.-12     	; 0x1b6 <_Z27configureExternalOscillatorv+0x4a>
	ERROR_CLR();																			//Disable the error led if successfully stabilized
     1c2:	82 e0       	ldi	r24, 0x02	; 2
     1c4:	80 93 46 06 	sts	0x0646, r24
		
	//Set system pll clock divisions and set up as source for all system clocks
	temp = ((CLK_PSADIV_gm & CLK_PSADIV_1_gc) | (CLK_PSBCDIV_gm & CLK_PSBCDIV_1_1_gc));		//Set system to use pll divided by 1 (no division)
	CCP = CCP_IOREG_gc;																		//Disable register security so we can update the clock source division setting
     1c8:	88 ed       	ldi	r24, 0xD8	; 216
     1ca:	84 bf       	out	0x34, r24	; 52
	CLK.CTRL = temp;																		//Write division settings to register
     1cc:	e0 e4       	ldi	r30, 0x40	; 64
     1ce:	f0 e0       	ldi	r31, 0x00	; 0
     1d0:	10 82       	st	Z, r1
		
	temp = CLK_SCLKSEL_PLL_gc;																//Set pll as system clock source
	CCP = CCP_IOREG_gc;																		//Disable register security so we can update the system clock
     1d2:	84 bf       	out	0x34, r24	; 52
	CLK.CTRL = temp;																		//Write clock source settings to register
     1d4:	84 e0       	ldi	r24, 0x04	; 4
     1d6:	80 83       	st	Z, r24
     1d8:	08 95       	ret

000001da <_Z11configureIOv>:
	
	
}

void configureIO(void){
     1da:	cf 93       	push	r28
     1dc:	df 93       	push	r29
	//Set STATUS and ERROR LEDs to be outputs
	PORTC.DIRSET = PIN1_bm;
     1de:	e0 e4       	ldi	r30, 0x40	; 64
     1e0:	f6 e0       	ldi	r31, 0x06	; 6
     1e2:	92 e0       	ldi	r25, 0x02	; 2
     1e4:	91 83       	std	Z+1, r25	; 0x01
	PORTC.DIRSET = PIN0_bm;
     1e6:	21 e0       	ldi	r18, 0x01	; 1
     1e8:	21 83       	std	Z+1, r18	; 0x01
	
	//Set the Relay Pin to be an output
	PORTC.DIRSET = PIN5_bm;
     1ea:	80 e2       	ldi	r24, 0x20	; 32
     1ec:	81 83       	std	Z+1, r24	; 0x01
	
	//Set the settings switches to be inputs
	PORTC.DIRCLR = PIN2_bm;
     1ee:	44 e0       	ldi	r20, 0x04	; 4
     1f0:	42 83       	std	Z+2, r20	; 0x02
	PORTC.DIRCLR = PIN3_bm;
     1f2:	38 e0       	ldi	r19, 0x08	; 8
     1f4:	32 83       	std	Z+2, r19	; 0x02
	
	//Set pullups on the setting switches
	PORTC.PIN2CTRL = PORT_OPC_PULLUP_gc;
     1f6:	58 e1       	ldi	r21, 0x18	; 24
     1f8:	52 8b       	std	Z+18, r21	; 0x12
	PORTC.PIN3CTRL = PORT_OPC_PULLUP_gc;
     1fa:	53 8b       	std	Z+19, r21	; 0x13
	
	//SET ADC Pints to be inputs
	PORTA.DIRCLR = PIN0_bm;  //2.5v ref (AFREF Pin)
     1fc:	c0 e0       	ldi	r28, 0x00	; 0
     1fe:	d6 e0       	ldi	r29, 0x06	; 6
     200:	2a 83       	std	Y+2, r18	; 0x02
	PORTA.DIRCLR = PIN1_bm;  //Ground reference
     202:	9a 83       	std	Y+2, r25	; 0x02
	PORTD.DIRCLR = PIN0_bm;  //Temp-Sensor Pin
     204:	a0 e6       	ldi	r26, 0x60	; 96
     206:	b6 e0       	ldi	r27, 0x06	; 6
     208:	12 96       	adiw	r26, 0x02	; 2
     20a:	2c 93       	st	X, r18
     20c:	12 97       	sbiw	r26, 0x02	; 2
	PORTD.DIRCLR = PIN1_bm;  //Voltage Sense - Electronics Battery
     20e:	12 96       	adiw	r26, 0x02	; 2
     210:	9c 93       	st	X, r25
     212:	12 97       	sbiw	r26, 0x02	; 2
	PORTD.DIRCLR = PIN2_bm;  //Voltage Sense - Rear Battery
     214:	12 96       	adiw	r26, 0x02	; 2
     216:	4c 93       	st	X, r20
     218:	12 97       	sbiw	r26, 0x02	; 2
	PORTA.DIRCLR = PIN3_bm;  //Current sense - XTend
     21a:	3a 83       	std	Y+2, r19	; 0x02
	PORTA.DIRCLR = PIN4_bm;  //Current sense - Computer
     21c:	30 e1       	ldi	r19, 0x10	; 16
     21e:	3a 83       	std	Y+2, r19	; 0x02
	PORTA.DIRCLR = PIN5_bm;  //Current sense - 5v_SYS
     220:	8a 83       	std	Y+2, r24	; 0x02
	PORTA.DIRCLR = PIN6_bm;  //Current sense - Throttle
     222:	50 e4       	ldi	r21, 0x40	; 64
     224:	5a 83       	std	Y+2, r21	; 0x02
	PORTA.DIRCLR = PIN7_bm;  //Current sense - Rear
     226:	50 e8       	ldi	r21, 0x80	; 128
     228:	5a 83       	std	Y+2, r21	; 0x02

	//Set the Current Sense Fault detect pin to be an input
	PORTC.DIRCLR = PIN4_bm;
     22a:	32 83       	std	Z+2, r19	; 0x02
	
	//Setup the RSSI input
	PORTA.DIRCLR = PIN2_bm;				//Set the RSSI pin to be an input
     22c:	4a 83       	std	Y+2, r20	; 0x02
	
	//Setup the steering signal I/O
	PORTD.DIRCLR = PIN4_bm;  //Set the STEER_SIG_3v3 pin as an input
     22e:	12 96       	adiw	r26, 0x02	; 2
     230:	3c 93       	st	X, r19
     232:	12 97       	sbiw	r26, 0x02	; 2
	PORTD.DIRSET = PIN5_bm;	 //Set the STEER_SIG_3v3_PROCESSED pin to be an output
     234:	11 96       	adiw	r26, 0x01	; 1
     236:	8c 93       	st	X, r24
     238:	11 97       	sbiw	r26, 0x01	; 1

	//Setup steering control PWM interrupts
	PORTD.INTCTRL  = PMIC_MEDLVLEN_bm;	//Set PORTC's interrupt to be medium level
     23a:	19 96       	adiw	r26, 0x09	; 9
     23c:	9c 93       	st	X, r25
     23e:	19 97       	sbiw	r26, 0x09	; 9
	PORTD.INTMASK  = PIN4_bm;			//Configure the PWM input pin as an interrupt
     240:	1a 96       	adiw	r26, 0x0a	; 10
     242:	3c 93       	st	X, r19
     244:	1a 97       	sbiw	r26, 0x0a	; 10
	PORTD.PIN4CTRL = PORT_ISC_RISING_gc;  //Init the pin as a rising edge interrupt only
     246:	54 96       	adiw	r26, 0x14	; 20
     248:	2c 93       	st	X, r18
     24a:	54 97       	sbiw	r26, 0x14	; 20
	
	//Initialize output values
	STATUS_CLR();
     24c:	26 83       	std	Z+6, r18	; 0x06
	ERROR_CLR();
     24e:	96 83       	std	Z+6, r25	; 0x06
	
	REAR_RELAY_CLR();
     250:	86 83       	std	Z+6, r24	; 0x06
	
	STEER_SIG_CLR();	
     252:	16 96       	adiw	r26, 0x06	; 6
     254:	8c 93       	st	X, r24
}
     256:	df 91       	pop	r29
     258:	cf 91       	pop	r28
     25a:	08 95       	ret

0000025c <__vector_35>:
if timer has overflown, then we missed the appropriate edge, throw out our data
If timer is good, calculate PWM high time
Store in global variable

*/
ISR(PORTD_INT_vect){
     25c:	1f 92       	push	r1
     25e:	0f 92       	push	r0
     260:	0f b6       	in	r0, 0x3f	; 63
     262:	0f 92       	push	r0
     264:	11 24       	eor	r1, r1
     266:	8f 93       	push	r24
     268:	9f 93       	push	r25
	PORTD.INTFLAGS = PIN4_bm;
     26a:	80 e1       	ldi	r24, 0x10	; 16
     26c:	80 93 6c 06 	sts	0x066C, r24

	
	if(PWMMeasuringStatus == NOT_MEASURING){  //We encountered the first part of the wave
     270:	80 91 00 20 	lds	r24, 0x2000
     274:	81 30       	cpi	r24, 0x01	; 1
     276:	81 f4       	brne	.+32     	; 0x298 <__vector_35+0x3c>
		TCC5.CNT = 0;	//Start counting
     278:	10 92 60 08 	sts	0x0860, r1
     27c:	10 92 61 08 	sts	0x0861, r1
		PWMMeasuringStatus = MEASURING;
     280:	10 92 00 20 	sts	0x2000, r1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     284:	87 ec       	ldi	r24, 0xC7	; 199
     286:	90 e0       	ldi	r25, 0x00	; 0
     288:	01 97       	sbiw	r24, 0x01	; 1
     28a:	f1 f7       	brne	.-4      	; 0x288 <__vector_35+0x2c>
     28c:	00 c0       	rjmp	.+0      	; 0x28e <__vector_35+0x32>
     28e:	00 00       	nop
		
		_delay_us(25);  //Delay ~6-7 clock cycles
		
		PORTD.PIN4CTRL = PORT_ISC_FALLING_gc; //Set the interrupt to wait for a falling wave (end of signal)
     290:	82 e0       	ldi	r24, 0x02	; 2
     292:	80 93 74 06 	sts	0x0674, r24
     296:	0f c0       	rjmp	.+30     	; 0x2b6 <__vector_35+0x5a>
	}
	else { //We finished encountering the wave (process the data)
		steeringPWMPeriod = TCC5.CNT * 2;
     298:	80 91 60 08 	lds	r24, 0x0860
     29c:	90 91 61 08 	lds	r25, 0x0861
     2a0:	88 0f       	add	r24, r24
     2a2:	99 1f       	adc	r25, r25
     2a4:	80 93 13 21 	sts	0x2113, r24
     2a8:	90 93 14 21 	sts	0x2114, r25
		PWMMeasuringStatus = NOT_MEASURING;
     2ac:	81 e0       	ldi	r24, 0x01	; 1
     2ae:	80 93 00 20 	sts	0x2000, r24
		
		PORTD.PIN4CTRL = PORT_ISC_RISING_gc; 
     2b2:	80 93 74 06 	sts	0x0674, r24
	}
	
}
     2b6:	9f 91       	pop	r25
     2b8:	8f 91       	pop	r24
     2ba:	0f 90       	pop	r0
     2bc:	0f be       	out	0x3f, r0	; 63
     2be:	0f 90       	pop	r0
     2c0:	1f 90       	pop	r1
     2c2:	18 95       	reti

000002c4 <__vector_30>:

//This function will be called on the edges of the RSSI signal 
//*CURRENTLY DISABLED*
ISR(PORTA_INT_vect){
     2c4:	1f 92       	push	r1
     2c6:	0f 92       	push	r0
     2c8:	0f b6       	in	r0, 0x3f	; 63
     2ca:	0f 92       	push	r0
     2cc:	11 24       	eor	r1, r1
     2ce:	8f 93       	push	r24
     2d0:	9f 93       	push	r25
     2d2:	ef 93       	push	r30
     2d4:	ff 93       	push	r31
	cli();
     2d6:	f8 94       	cli
	
	PORTA.INTFLAGS = PIN2_bm;  //Reset the interrupt flag for this pin
     2d8:	84 e0       	ldi	r24, 0x04	; 4
     2da:	80 93 0c 06 	sts	0x060C, r24
	
	if(RSSI.measuring == NOT_MEASURING && READ_RSSI_PIN()){   //We detected one of these ____/---
     2de:	80 91 24 21 	lds	r24, 0x2124
     2e2:	81 30       	cpi	r24, 0x01	; 1
     2e4:	61 f4       	brne	.+24     	; 0x2fe <__vector_30+0x3a>
     2e6:	80 91 08 06 	lds	r24, 0x0608
     2ea:	82 fd       	sbrc	r24, 2
     2ec:	0b c0       	rjmp	.+22     	; 0x304 <__vector_30+0x40>
     2ee:	1f c0       	rjmp	.+62     	; 0x32e <__vector_30+0x6a>
		RTC.CNT = 0;		//We want to start counting the counter now
		RSSI.measuring = MEASURING;
		

	}
	else if (RSSI.measuring == MEASURING && !READ_RSSI_PIN()){  //That means we are at this point ---\____
     2f0:	80 91 08 06 	lds	r24, 0x0608
     2f4:	82 ff       	sbrs	r24, 2
     2f6:	0d c0       	rjmp	.+26     	; 0x312 <__vector_30+0x4e>
     2f8:	1a c0       	rjmp	.+52     	; 0x32e <__vector_30+0x6a>
		ERROR_SET();
	}
	
	
	//_delay_us(200);
	sei();
     2fa:	78 94       	sei
     2fc:	1c c0       	rjmp	.+56     	; 0x336 <__vector_30+0x72>
		RTC.CNT = 0;		//We want to start counting the counter now
		RSSI.measuring = MEASURING;
		

	}
	else if (RSSI.measuring == MEASURING && !READ_RSSI_PIN()){  //That means we are at this point ---\____
     2fe:	88 23       	and	r24, r24
     300:	b9 f3       	breq	.-18     	; 0x2f0 <__vector_30+0x2c>
     302:	15 c0       	rjmp	.+42     	; 0x32e <__vector_30+0x6a>
	cli();
	
	PORTA.INTFLAGS = PIN2_bm;  //Reset the interrupt flag for this pin
	
	if(RSSI.measuring == NOT_MEASURING && READ_RSSI_PIN()){   //We detected one of these ____/---
		RTC.CNT = 0;		//We want to start counting the counter now
     304:	10 92 08 04 	sts	0x0408, r1
     308:	10 92 09 04 	sts	0x0409, r1
		RSSI.measuring = MEASURING;
     30c:	10 92 24 21 	sts	0x2124, r1
     310:	f4 cf       	rjmp	.-24     	; 0x2fa <__vector_30+0x36>
		

	}
	else if (RSSI.measuring == MEASURING && !READ_RSSI_PIN()){  //That means we are at this point ---\____
		RSSI.countDifference = RTC.CNT;
     312:	80 91 08 04 	lds	r24, 0x0408
     316:	90 91 09 04 	lds	r25, 0x0409
     31a:	e3 e2       	ldi	r30, 0x23	; 35
     31c:	f1 e2       	ldi	r31, 0x21	; 33
     31e:	84 83       	std	Z+4, r24	; 0x04
     320:	95 83       	std	Z+5, r25	; 0x05
		
		RSSI.sampleCount++;
     322:	86 81       	ldd	r24, Z+6	; 0x06
     324:	97 81       	ldd	r25, Z+7	; 0x07
     326:	01 96       	adiw	r24, 0x01	; 1
     328:	86 83       	std	Z+6, r24	; 0x06
     32a:	97 83       	std	Z+7, r25	; 0x07
     32c:	e6 cf       	rjmp	.-52     	; 0x2fa <__vector_30+0x36>
	}
	else {
		ERROR_SET();
     32e:	82 e0       	ldi	r24, 0x02	; 2
     330:	80 93 45 06 	sts	0x0645, r24
     334:	e2 cf       	rjmp	.-60     	; 0x2fa <__vector_30+0x36>
	}
	
	
	//_delay_us(200);
	sei();
}
     336:	ff 91       	pop	r31
     338:	ef 91       	pop	r30
     33a:	9f 91       	pop	r25
     33c:	8f 91       	pop	r24
     33e:	0f 90       	pop	r0
     340:	0f be       	out	0x3f, r0	; 63
     342:	0f 90       	pop	r0
     344:	1f 90       	pop	r1
     346:	18 95       	reti

00000348 <_Z21configureTimerCounterv>:
1S    = 0x7A12

*/
void configureTimerCounter(){
	//Configure the accurate reporting timer
	TCC4.CTRLA = TC45_CLKSEL_DIV1024_gc;	//Configure a 1024 prescaler (we want very broad timing here, exact precision isn't required)
     348:	e0 e0       	ldi	r30, 0x00	; 0
     34a:	f8 e0       	ldi	r31, 0x08	; 8
     34c:	87 e0       	ldi	r24, 0x07	; 7
     34e:	80 83       	st	Z, r24
	TCC4.PER = TC_1024_500MS;               //500mS delay
     350:	89 e0       	ldi	r24, 0x09	; 9
     352:	9d e3       	ldi	r25, 0x3D	; 61
     354:	86 a3       	std	Z+38, r24	; 0x26
     356:	97 a3       	std	Z+39, r25	; 0x27
											//Default delay value. Reference pre-calculated table up above for more information
	TCC4.CTRLB = TC45_WGMODE_NORMAL_gc;		//Configure the timer for Normal mode operation
     358:	11 82       	std	Z+1, r1	; 0x01
	TCC4.INTCTRLA = TC45_OVFINTLVL_LO_gc;	//Set a low priority overflow interrupt
     35a:	81 e0       	ldi	r24, 0x01	; 1
     35c:	86 83       	std	Z+6, r24	; 0x06

	//Configure the PWM sense module
	//Input capture described on (168)
	TCC5.CTRLA = TC45_CLKSEL_DIV64_gc;		//Configure a 64 prescaler (will count ~10,000 in 20mS)
     35e:	e0 e4       	ldi	r30, 0x40	; 64
     360:	f8 e0       	ldi	r31, 0x08	; 8
     362:	85 e0       	ldi	r24, 0x05	; 5
     364:	80 83       	st	Z, r24
	TCC5.CTRLB = TC45_WGMODE_NORMAL_gc;		//Normal operation
     366:	11 82       	std	Z+1, r1	; 0x01
	TCC5.PER   = 12000;						//This is set to be 20% longer than the 20mS cycle should be
     368:	20 ee       	ldi	r18, 0xE0	; 224
     36a:	3e e2       	ldi	r19, 0x2E	; 46
     36c:	26 a3       	std	Z+38, r18	; 0x26
     36e:	37 a3       	std	Z+39, r19	; 0x27
	
	//Is the following necessary?
	TCC5.INTCTRLA = TC45_OVFINTLVL_MED_gc;	//Set a medium priority overflow interrupt (we want the PWM generation to remain stable)
     370:	92 e0       	ldi	r25, 0x02	; 2
     372:	96 83       	std	Z+6, r25	; 0x06
											//as it will only take a few clock cycles compared to this interrupt
	
	//Configure the PWM generation module
	TCD5.CTRLA = TC45_CLKSEL_DIV64_gc;		//Configure a 64 prescaler (will count ~10,000 in 20mS)
     374:	e0 e4       	ldi	r30, 0x40	; 64
     376:	f9 e0       	ldi	r31, 0x09	; 9
     378:	80 83       	st	Z, r24
	TCD5.CTRLB = TC45_WGMODE_NORMAL_gc;		//Normal operation
     37a:	11 82       	std	Z+1, r1	; 0x01
	TCD5.PER   = 10000;						//We want to establish a 50Hz control loop here (20ms period)
     37c:	80 e1       	ldi	r24, 0x10	; 16
     37e:	97 e2       	ldi	r25, 0x27	; 39
     380:	86 a3       	std	Z+38, r24	; 0x26
     382:	97 a3       	std	Z+39, r25	; 0x27
	TCD5.INTCTRLA = TC45_OVFINTLVL_HI_gc;	//Set a high priority overflow interrupt
     384:	83 e0       	ldi	r24, 0x03	; 3
     386:	86 83       	std	Z+6, r24	; 0x06
	TCD5.INTCTRLB = TC45_CCAINTLVL_HI_gc;   
     388:	87 83       	std	Z+7, r24	; 0x07
	
	TCD5.CCA = 950;		//Initial value for compare
     38a:	86 eb       	ldi	r24, 0xB6	; 182
     38c:	93 e0       	ldi	r25, 0x03	; 3
     38e:	80 a7       	std	Z+40, r24	; 0x28
     390:	91 a7       	std	Z+41, r25	; 0x29
     392:	08 95       	ret

00000394 <__vector_18>:
}

//This triggers when a PWM signal hasn't been detected for the past ~24mS
ISR (TCC5_OVF_vect){
     394:	1f 92       	push	r1
     396:	0f 92       	push	r0
     398:	0f b6       	in	r0, 0x3f	; 63
     39a:	0f 92       	push	r0
     39c:	11 24       	eor	r1, r1
     39e:	8f 93       	push	r24
     3a0:	9f 93       	push	r25
     3a2:	ef 93       	push	r30
     3a4:	ff 93       	push	r31
	TCC5.INTFLAGS |= 0b1;  //Reset interrupt flag
     3a6:	e0 e4       	ldi	r30, 0x40	; 64
     3a8:	f8 e0       	ldi	r31, 0x08	; 8
     3aa:	84 85       	ldd	r24, Z+12	; 0x0c
     3ac:	81 60       	ori	r24, 0x01	; 1
     3ae:	84 87       	std	Z+12, r24	; 0x0c
	
	PWMMeasuringStatus = NOT_MEASURING;		//Reset the "NOT MEASURING" flag
     3b0:	81 e0       	ldi	r24, 0x01	; 1
     3b2:	80 93 00 20 	sts	0x2000, r24
	PORTD.PIN4CTRL = PORT_ISC_RISING_gc;	//Reconfigure the port to wait for a high pulse
     3b6:	80 93 74 06 	sts	0x0674, r24
	
	steeringPWMPeriod = 1500;				//Set the steering PWM period to a stable "standby position"
     3ba:	8c ed       	ldi	r24, 0xDC	; 220
     3bc:	95 e0       	ldi	r25, 0x05	; 5
     3be:	80 93 13 21 	sts	0x2113, r24
     3c2:	90 93 14 21 	sts	0x2114, r25
}
     3c6:	ff 91       	pop	r31
     3c8:	ef 91       	pop	r30
     3ca:	9f 91       	pop	r25
     3cc:	8f 91       	pop	r24
     3ce:	0f 90       	pop	r0
     3d0:	0f be       	out	0x3f, r0	; 63
     3d2:	0f 90       	pop	r0
     3d4:	1f 90       	pop	r1
     3d6:	18 95       	reti

000003d8 <__vector_38>:
/*
Compare vector A for the PWM generation module
This situation ------\______

*/
ISR (TCD5_CCA_vect){
     3d8:	1f 92       	push	r1
     3da:	0f 92       	push	r0
     3dc:	0f b6       	in	r0, 0x3f	; 63
     3de:	0f 92       	push	r0
     3e0:	11 24       	eor	r1, r1
     3e2:	8f 93       	push	r24
	STEER_SIG_CLR();
     3e4:	80 e2       	ldi	r24, 0x20	; 32
     3e6:	80 93 66 06 	sts	0x0666, r24
	//STATUS_SET();
}
     3ea:	8f 91       	pop	r24
     3ec:	0f 90       	pop	r0
     3ee:	0f be       	out	0x3f, r0	; 63
     3f0:	0f 90       	pop	r0
     3f2:	1f 90       	pop	r1
     3f4:	18 95       	reti

000003f6 <__vector_36>:
This situation: _____/-----

*/


ISR (TCD5_OVF_vect){
     3f6:	1f 92       	push	r1
     3f8:	0f 92       	push	r0
     3fa:	0f b6       	in	r0, 0x3f	; 63
     3fc:	0f 92       	push	r0
     3fe:	11 24       	eor	r1, r1
     400:	8f 93       	push	r24
     402:	ef 93       	push	r30
     404:	ff 93       	push	r31
	STEER_SIG_SET();
     406:	80 e2       	ldi	r24, 0x20	; 32
     408:	80 93 65 06 	sts	0x0665, r24
	
	TCD5.INTFLAGS |= 0b1;
     40c:	e0 e4       	ldi	r30, 0x40	; 64
     40e:	f9 e0       	ldi	r31, 0x09	; 9
     410:	84 85       	ldd	r24, Z+12	; 0x0c
     412:	81 60       	ori	r24, 0x01	; 1
     414:	84 87       	std	Z+12, r24	; 0x0c
	
	TCD5.CNT = 0;
     416:	10 a2       	std	Z+32, r1	; 0x20
     418:	11 a2       	std	Z+33, r1	; 0x21
}
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	8f 91       	pop	r24
     420:	0f 90       	pop	r0
     422:	0f be       	out	0x3f, r0	; 63
     424:	0f 90       	pop	r0
     426:	1f 90       	pop	r1
     428:	18 95       	reti

0000042a <__vector_12>:

//Handles compare vector for T/C 4
ISR (TCC4_OVF_vect){
     42a:	1f 92       	push	r1
     42c:	0f 92       	push	r0
     42e:	0f b6       	in	r0, 0x3f	; 63
     430:	0f 92       	push	r0
     432:	11 24       	eor	r1, r1
     434:	2f 93       	push	r18
     436:	3f 93       	push	r19
     438:	4f 93       	push	r20
     43a:	5f 93       	push	r21
     43c:	6f 93       	push	r22
     43e:	7f 93       	push	r23
     440:	8f 93       	push	r24
     442:	9f 93       	push	r25
     444:	af 93       	push	r26
     446:	ef 93       	push	r30
     448:	ff 93       	push	r31
	++longCounter;
     44a:	20 91 15 21 	lds	r18, 0x2115
     44e:	30 91 16 21 	lds	r19, 0x2116
     452:	40 91 17 21 	lds	r20, 0x2117
     456:	50 91 18 21 	lds	r21, 0x2118
     45a:	60 91 19 21 	lds	r22, 0x2119
     45e:	70 91 1a 21 	lds	r23, 0x211A
     462:	80 91 1b 21 	lds	r24, 0x211B
     466:	90 91 1c 21 	lds	r25, 0x211C
     46a:	a1 e0       	ldi	r26, 0x01	; 1
     46c:	0e 94 8a 0d 	call	0x1b14	; 0x1b14 <__adddi3_s8>
     470:	20 93 15 21 	sts	0x2115, r18
     474:	30 93 16 21 	sts	0x2116, r19
     478:	40 93 17 21 	sts	0x2117, r20
     47c:	50 93 18 21 	sts	0x2118, r21
     480:	60 93 19 21 	sts	0x2119, r22
     484:	70 93 1a 21 	sts	0x211A, r23
     488:	80 93 1b 21 	sts	0x211B, r24
     48c:	90 93 1c 21 	sts	0x211C, r25
	
	TCC4.INTFLAGS |= 0b1;  //Reset overflow interrupt
     490:	e0 e0       	ldi	r30, 0x00	; 0
     492:	f8 e0       	ldi	r31, 0x08	; 8
     494:	84 85       	ldd	r24, Z+12	; 0x0c
     496:	81 60       	ori	r24, 0x01	; 1
     498:	84 87       	std	Z+12, r24	; 0x0c
	
	broadcastStatus = 1;
     49a:	81 e0       	ldi	r24, 0x01	; 1
     49c:	80 93 1d 21 	sts	0x211D, r24
}
     4a0:	ff 91       	pop	r31
     4a2:	ef 91       	pop	r30
     4a4:	af 91       	pop	r26
     4a6:	9f 91       	pop	r25
     4a8:	8f 91       	pop	r24
     4aa:	7f 91       	pop	r23
     4ac:	6f 91       	pop	r22
     4ae:	5f 91       	pop	r21
     4b0:	4f 91       	pop	r20
     4b2:	3f 91       	pop	r19
     4b4:	2f 91       	pop	r18
     4b6:	0f 90       	pop	r0
     4b8:	0f be       	out	0x3f, r0	; 63
     4ba:	0f 90       	pop	r0
     4bc:	1f 90       	pop	r1
     4be:	18 95       	reti

000004c0 <_Z12configureRTCv>:

/*
The real time clock is configured to handle XTend RSSI Interpret
*/
void configureRTC(){
	RTC.CTRL = RTC_CORREN_bm | RTC_PRESCALER_DIV1_gc;		//Enable the RTC correction process, and the RTC itself with no prescaler
     4c0:	e0 e0       	ldi	r30, 0x00	; 0
     4c2:	f4 e0       	ldi	r31, 0x04	; 4
     4c4:	89 e0       	ldi	r24, 0x09	; 9
     4c6:	80 83       	st	Z, r24
	RTC.INTCTRL = RTC_COMPINTLVL_LO_gc | RTC_OVFINTLVL_LO_gc; //Enable the overflow and 
     4c8:	85 e0       	ldi	r24, 0x05	; 5
     4ca:	82 83       	std	Z+2, r24	; 0x02
	
    OSC.CTRL |= OSC_RC32KEN_bm;								//Enable the 32.768kHz internal oscillator
     4cc:	a0 e5       	ldi	r26, 0x50	; 80
     4ce:	b0 e0       	ldi	r27, 0x00	; 0
     4d0:	8c 91       	ld	r24, X
     4d2:	84 60       	ori	r24, 0x04	; 4
     4d4:	8c 93       	st	X, r24
     4d6:	8f e7       	ldi	r24, 0x7F	; 127
     4d8:	9c e0       	ldi	r25, 0x0C	; 12
     4da:	01 97       	sbiw	r24, 0x01	; 1
     4dc:	f1 f7       	brne	.-4      	; 0x4da <_Z12configureRTCv+0x1a>
     4de:	00 c0       	rjmp	.+0      	; 0x4e0 <_Z12configureRTCv+0x20>
     4e0:	00 00       	nop
	
	_delay_us(400);											//Wait for the oscillator to stabalize.
	
	CLK.RTCCTRL = CLK_RTCSRC_RCOSC32_gc;					//Set the RTC input as the 32.768kHz internal oscillator
     4e2:	a0 e4       	ldi	r26, 0x40	; 64
     4e4:	b0 e0       	ldi	r27, 0x00	; 0
     4e6:	8c e0       	ldi	r24, 0x0C	; 12
     4e8:	13 96       	adiw	r26, 0x03	; 3
     4ea:	8c 93       	st	X, r24
     4ec:	13 97       	sbiw	r26, 0x03	; 3
	CLK.RTCCTRL |= CLK_RTCEN_bm;							//Enable the clock input
     4ee:	13 96       	adiw	r26, 0x03	; 3
     4f0:	8c 91       	ld	r24, X
     4f2:	13 97       	sbiw	r26, 0x03	; 3
     4f4:	81 60       	ori	r24, 0x01	; 1
     4f6:	13 96       	adiw	r26, 0x03	; 3
     4f8:	8c 93       	st	X, r24
	
	//Testing setup code
	RTC.COMP = 16384; //~1 second? Assuming 32.768 KHz
     4fa:	80 e0       	ldi	r24, 0x00	; 0
     4fc:	90 e4       	ldi	r25, 0x40	; 64
     4fe:	84 87       	std	Z+12, r24	; 0x0c
     500:	95 87       	std	Z+13, r25	; 0x0d
	RTC.PER = 0xFF00;  //No tengo nuguien idea
     502:	80 e0       	ldi	r24, 0x00	; 0
     504:	9f ef       	ldi	r25, 0xFF	; 255
     506:	82 87       	std	Z+10, r24	; 0x0a
     508:	93 87       	std	Z+11, r25	; 0x0b
     50a:	08 95       	ret

0000050c <__vector_7>:

}

ISR(RTC_OVF_vect){
     50c:	1f 92       	push	r1
     50e:	0f 92       	push	r0
     510:	0f b6       	in	r0, 0x3f	; 63
     512:	0f 92       	push	r0
     514:	11 24       	eor	r1, r1
	
}
     516:	0f 90       	pop	r0
     518:	0f be       	out	0x3f, r0	; 63
     51a:	0f 90       	pop	r0
     51c:	1f 90       	pop	r1
     51e:	18 95       	reti

00000520 <__vector_8>:

ISR(RTC_COMP_vect){
     520:	1f 92       	push	r1
     522:	0f 92       	push	r0
     524:	0f b6       	in	r0, 0x3f	; 63
     526:	0f 92       	push	r0
     528:	11 24       	eor	r1, r1
     52a:	8f 93       	push	r24
     52c:	ef 93       	push	r30
     52e:	ff 93       	push	r31
	
	RTC.CNT = 0;
     530:	e0 e0       	ldi	r30, 0x00	; 0
     532:	f4 e0       	ldi	r31, 0x04	; 4
     534:	10 86       	std	Z+8, r1	; 0x08
     536:	11 86       	std	Z+9, r1	; 0x09
	RTC.INTFLAGS = 0x02;
     538:	82 e0       	ldi	r24, 0x02	; 2
     53a:	83 83       	std	Z+3, r24	; 0x03
	
	RSSI.countDifference = 0;
     53c:	10 92 27 21 	sts	0x2127, r1
     540:	10 92 28 21 	sts	0x2128, r1
}
     544:	ff 91       	pop	r31
     546:	ef 91       	pop	r30
     548:	8f 91       	pop	r24
     54a:	0f 90       	pop	r0
     54c:	0f be       	out	0x3f, r0	; 63
     54e:	0f 90       	pop	r0
     550:	1f 90       	pop	r1
     552:	18 95       	reti

00000554 <_Z12configureXCLv>:

void configureXCL(){
     554:	08 95       	ret

00000556 <_Z19ReadCalibrationByteh>:
/* Read NVM signature. From http://www.avrfreaks.net/forum/xmega-production-signature-row */
uint8_t ReadCalibrationByte( uint8_t index ){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     556:	aa ec       	ldi	r26, 0xCA	; 202
     558:	b1 e0       	ldi	r27, 0x01	; 1
     55a:	92 e0       	ldi	r25, 0x02	; 2
     55c:	9c 93       	st	X, r25
	result = pgm_read_byte(index);
     55e:	e8 2f       	mov	r30, r24
     560:	f0 e0       	ldi	r31, 0x00	; 0
     562:	84 91       	lpm	r24, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     564:	1c 92       	st	X, r1

	return( result );
}
     566:	08 95       	ret

00000568 <_Z13configureADCsv>:

#include "config.h"

extern RSSI_type RSSI;

void configureADCs(){
     568:	cf 93       	push	r28
     56a:	df 93       	push	r29
	// Batt Input Voltage
	// Halve Input
	//Set to single ended input
	//Set to 12-bit mode
		
	ADCA.CTRLB = (ADC_RESOLUTION_MT12BIT_gc | ADC_CONMODE_bm);	//Sets resolution to 12 bit and sets conversion mode to signed
     56c:	c0 e0       	ldi	r28, 0x00	; 0
     56e:	d2 e0       	ldi	r29, 0x02	; 2
     570:	82 e1       	ldi	r24, 0x12	; 18
     572:	89 83       	std	Y+1, r24	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_AREFA_gc;                              //Reference the "rail splitter" 2.5v reference
     574:	80 e2       	ldi	r24, 0x20	; 32
     576:	8a 83       	std	Y+2, r24	; 0x02
	ADCA.EVCTRL = 0; //Disable events
     578:	1b 82       	std	Y+3, r1	; 0x03
	ADCA.PRESCALER = ADC_PRESCALER_DIV512_gc;
     57a:	87 e0       	ldi	r24, 0x07	; 7
     57c:	8c 83       	std	Y+4, r24	; 0x04
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));
     57e:	80 e2       	ldi	r24, 0x20	; 32
     580:	0e 94 ab 02 	call	0x556	; 0x556 <_Z19ReadCalibrationByteh>
     584:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));
     586:	81 e2       	ldi	r24, 0x21	; 33
     588:	0e 94 ab 02 	call	0x556	; 0x556 <_Z19ReadCalibrationByteh>
     58c:	8d 87       	std	Y+13, r24	; 0x0d
     58e:	8f e7       	ldi	r24, 0x7F	; 127
     590:	9c e0       	ldi	r25, 0x0C	; 12
     592:	01 97       	sbiw	r24, 0x01	; 1
     594:	f1 f7       	brne	.-4      	; 0x592 <_Z13configureADCsv+0x2a>
     596:	00 c0       	rjmp	.+0      	; 0x598 <_Z13configureADCsv+0x30>
     598:	00 00       	nop
	_delay_us(400);
	//ADCA.CH0.AVGCTRL = ADC_SAMPNUM_256X_gc;
	ADCA.CH0.CTRL = (ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAINL_gc);
     59a:	82 e0       	ldi	r24, 0x02	; 2
     59c:	88 a3       	std	Y+32, r24	; 0x20
	ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN8_gc | ADC_CH_MUXNEGL_PIN1_gc);  //Init the ADC MUX to use the PIN8 input
     59e:	81 e4       	ldi	r24, 0x41	; 65
     5a0:	89 a3       	std	Y+33, r24	; 0x21
																	 //and set the negative input to the GND
																     //reference on PORTA PIN1
	ADCA.CH0.INTCTRL = 0; // Set COMPLETE interrupts
     5a2:	1a a2       	std	Y+34, r1	; 0x22
	ADCA.CTRLA = ADC_ENABLE_bm;
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	88 83       	st	Y, r24
	//_delay_ms(1);
	//ADCA.CH0.CTRL = ADC_CH_START_bm;
	//
	//ADCA.CTRLA |= ADC_CH8START_bm;
	*/	
}	
     5a8:	df 91       	pop	r29
     5aa:	cf 91       	pop	r28
     5ac:	08 95       	ret

000005ae <_Z17ReadSignatureBytej>:
	return( result );
}

uint8_t ReadSignatureByte(uint16_t Address)
{
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     5ae:	aa ec       	ldi	r26, 0xCA	; 202
     5b0:	b1 e0       	ldi	r27, 0x01	; 1
     5b2:	22 e0       	ldi	r18, 0x02	; 2
     5b4:	2c 93       	st	X, r18
	uint8_t Result;
	__asm__ ("lpm %0, Z\n" : "=r" (Result) : "z" (Address));
     5b6:	fc 01       	movw	r30, r24
     5b8:	84 91       	lpm	r24, Z
	//  __asm__ ("lpm \n  mov %0, r0 \n" : "=r" (Result) : "z" (Address) : "r0");
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     5ba:	1c 92       	st	X, r1
	return Result;
}
     5bc:	08 95       	ret

000005be <_Z21configureSerialNumberv>:
/*

Note: This function requires serial and should be called after configureUSART()

*/
void configureSerialNumber(){
     5be:	2f 92       	push	r2
     5c0:	3f 92       	push	r3
     5c2:	4f 92       	push	r4
     5c4:	5f 92       	push	r5
     5c6:	6f 92       	push	r6
     5c8:	7f 92       	push	r7
     5ca:	8f 92       	push	r8
     5cc:	9f 92       	push	r9
     5ce:	af 92       	push	r10
     5d0:	bf 92       	push	r11
     5d2:	cf 92       	push	r12
     5d4:	df 92       	push	r13
     5d6:	ef 92       	push	r14
     5d8:	ff 92       	push	r15
     5da:	0f 93       	push	r16
     5dc:	1f 93       	push	r17
     5de:	cf 93       	push	r28
     5e0:	df 93       	push	r29
	DeviceSignature[ 0] = ReadSignatureByte(LOTNUM0);
     5e2:	88 e0       	ldi	r24, 0x08	; 8
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     5ea:	c8 e0       	ldi	r28, 0x08	; 8
     5ec:	d1 e2       	ldi	r29, 0x21	; 33
     5ee:	88 83       	st	Y, r24
	DeviceSignature[ 1] = ReadSignatureByte(LOTNUM1);
     5f0:	89 e0       	ldi	r24, 0x09	; 9
     5f2:	90 e0       	ldi	r25, 0x00	; 0
     5f4:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     5f8:	89 83       	std	Y+1, r24	; 0x01
	DeviceSignature[ 2] = ReadSignatureByte(LOTNUM2);
     5fa:	8a e0       	ldi	r24, 0x0A	; 10
     5fc:	90 e0       	ldi	r25, 0x00	; 0
     5fe:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     602:	8a 83       	std	Y+2, r24	; 0x02
	DeviceSignature[ 3] = ReadSignatureByte(LOTNUM3);
     604:	8b e0       	ldi	r24, 0x0B	; 11
     606:	90 e0       	ldi	r25, 0x00	; 0
     608:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     60c:	8b 83       	std	Y+3, r24	; 0x03
	DeviceSignature[ 4] = ReadSignatureByte(LOTNUM4);
     60e:	8c e0       	ldi	r24, 0x0C	; 12
     610:	90 e0       	ldi	r25, 0x00	; 0
     612:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     616:	8c 83       	std	Y+4, r24	; 0x04
	DeviceSignature[ 5] = ReadSignatureByte(LOTNUM5);
     618:	8d e0       	ldi	r24, 0x0D	; 13
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     620:	8d 83       	std	Y+5, r24	; 0x05
	DeviceSignature[ 6] = ReadSignatureByte(WAFNUM );
     622:	80 e1       	ldi	r24, 0x10	; 16
     624:	90 e0       	ldi	r25, 0x00	; 0
     626:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     62a:	8e 83       	std	Y+6, r24	; 0x06
	DeviceSignature[ 7] = ReadSignatureByte(COORDX0);
     62c:	82 e1       	ldi	r24, 0x12	; 18
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     634:	8f 83       	std	Y+7, r24	; 0x07
	DeviceSignature[ 8] = ReadSignatureByte(COORDX1);
     636:	83 e1       	ldi	r24, 0x13	; 19
     638:	90 e0       	ldi	r25, 0x00	; 0
     63a:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     63e:	88 87       	std	Y+8, r24	; 0x08
	DeviceSignature[ 9] = ReadSignatureByte(COORDY0);
     640:	84 e1       	ldi	r24, 0x14	; 20
     642:	90 e0       	ldi	r25, 0x00	; 0
     644:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     648:	89 87       	std	Y+9, r24	; 0x09
	DeviceSignature[10] = ReadSignatureByte(COORDY1);
     64a:	85 e1       	ldi	r24, 0x15	; 21
     64c:	90 e0       	ldi	r25, 0x00	; 0
     64e:	0e 94 d7 02 	call	0x5ae	; 0x5ae <_Z17ReadSignatureBytej>
     652:	8a 87       	std	Y+10, r24	; 0x0a
	
	UC_LOT_NUMBER = DeviceSignature[0];
     654:	28 80       	ld	r2, Y
     656:	31 2c       	mov	r3, r1
     658:	41 2c       	mov	r4, r1
     65a:	51 2c       	mov	r5, r1
     65c:	61 2c       	mov	r6, r1
     65e:	71 2c       	mov	r7, r1
     660:	43 01       	movw	r8, r6
     662:	a9 e0       	ldi	r26, 0x09	; 9
     664:	b1 e2       	ldi	r27, 0x21	; 33
     666:	e4 e6       	ldi	r30, 0x64	; 100
     668:	f0 e0       	ldi	r31, 0x00	; 0
	
	for(int i = 1; i < 6; ++i){
		UC_LOT_NUMBER += DeviceSignature[i] * (100*i);//(DeviceSignature[i] << i*8);
     66a:	8d 91       	ld	r24, X+
     66c:	8e 9f       	mul	r24, r30
     66e:	e0 01       	movw	r28, r0
     670:	8f 9f       	mul	r24, r31
     672:	d0 0d       	add	r29, r0
     674:	11 24       	eor	r1, r1
     676:	1d 2f       	mov	r17, r29
     678:	11 0f       	add	r17, r17
     67a:	11 0b       	sbc	r17, r17
     67c:	22 2d       	mov	r18, r2
     67e:	33 2d       	mov	r19, r3
     680:	44 2d       	mov	r20, r4
     682:	55 2d       	mov	r21, r5
     684:	66 2d       	mov	r22, r6
     686:	77 2d       	mov	r23, r7
     688:	88 2d       	mov	r24, r8
     68a:	99 2d       	mov	r25, r9
     68c:	ac 2e       	mov	r10, r28
     68e:	bd 2e       	mov	r11, r29
     690:	c1 2e       	mov	r12, r17
     692:	d1 2e       	mov	r13, r17
     694:	e1 2e       	mov	r14, r17
     696:	f1 2e       	mov	r15, r17
     698:	01 2f       	mov	r16, r17
     69a:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <__adddi3>
     69e:	22 2e       	mov	r2, r18
     6a0:	33 2e       	mov	r3, r19
     6a2:	44 2e       	mov	r4, r20
     6a4:	55 2e       	mov	r5, r21
     6a6:	66 2e       	mov	r6, r22
     6a8:	77 2e       	mov	r7, r23
     6aa:	88 2e       	mov	r8, r24
     6ac:	99 2e       	mov	r9, r25
     6ae:	ec 59       	subi	r30, 0x9C	; 156
     6b0:	ff 4f       	sbci	r31, 0xFF	; 255
	DeviceSignature[ 9] = ReadSignatureByte(COORDY0);
	DeviceSignature[10] = ReadSignatureByte(COORDY1);
	
	UC_LOT_NUMBER = DeviceSignature[0];
	
	for(int i = 1; i < 6; ++i){
     6b2:	e8 35       	cpi	r30, 0x58	; 88
     6b4:	82 e0       	ldi	r24, 0x02	; 2
     6b6:	f8 07       	cpc	r31, r24
     6b8:	c1 f6       	brne	.-80     	; 0x66a <_Z21configureSerialNumberv+0xac>
     6ba:	20 92 00 21 	sts	0x2100, r2
     6be:	30 92 01 21 	sts	0x2101, r3
     6c2:	40 92 02 21 	sts	0x2102, r4
     6c6:	50 92 03 21 	sts	0x2103, r5
     6ca:	60 92 04 21 	sts	0x2104, r6
     6ce:	70 92 05 21 	sts	0x2105, r7
     6d2:	80 92 06 21 	sts	0x2106, r8
     6d6:	90 92 07 21 	sts	0x2107, r9
		UC_LOT_NUMBER += DeviceSignature[i] * (100*i);//(DeviceSignature[i] << i*8);
	}
	
	UC_WAFER_ID = DeviceSignature[6];
     6da:	e8 e0       	ldi	r30, 0x08	; 8
     6dc:	f1 e2       	ldi	r31, 0x21	; 33
     6de:	26 81       	ldd	r18, Z+6	; 0x06
	
	for(int i = 1; i < 4; ++i){  //Original stops at 5
		UC_WAFER_ID += DeviceSignature[i+6] * (100*i);
     6e0:	a7 81       	ldd	r26, Z+7	; 0x07
     6e2:	c4 e6       	ldi	r28, 0x64	; 100
     6e4:	ac 9f       	mul	r26, r28
     6e6:	d0 01       	movw	r26, r0
     6e8:	11 24       	eor	r1, r1
     6ea:	1b 2f       	mov	r17, r27
     6ec:	11 0f       	add	r17, r17
     6ee:	11 0b       	sbc	r17, r17
     6f0:	30 e0       	ldi	r19, 0x00	; 0
     6f2:	40 e0       	ldi	r20, 0x00	; 0
     6f4:	50 e0       	ldi	r21, 0x00	; 0
     6f6:	60 e0       	ldi	r22, 0x00	; 0
     6f8:	70 e0       	ldi	r23, 0x00	; 0
     6fa:	80 e0       	ldi	r24, 0x00	; 0
     6fc:	90 e0       	ldi	r25, 0x00	; 0
     6fe:	aa 2e       	mov	r10, r26
     700:	bb 2e       	mov	r11, r27
     702:	c1 2e       	mov	r12, r17
     704:	d1 2e       	mov	r13, r17
     706:	e1 2e       	mov	r14, r17
     708:	f1 2e       	mov	r15, r17
     70a:	01 2f       	mov	r16, r17
     70c:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <__adddi3>
     710:	a0 85       	ldd	r26, Z+8	; 0x08
     712:	c8 ec       	ldi	r28, 0xC8	; 200
     714:	ac 9f       	mul	r26, r28
     716:	d0 01       	movw	r26, r0
     718:	11 24       	eor	r1, r1
     71a:	1b 2f       	mov	r17, r27
     71c:	11 0f       	add	r17, r17
     71e:	11 0b       	sbc	r17, r17
     720:	aa 2e       	mov	r10, r26
     722:	bb 2e       	mov	r11, r27
     724:	c1 2e       	mov	r12, r17
     726:	d1 2e       	mov	r13, r17
     728:	e1 2e       	mov	r14, r17
     72a:	f1 2e       	mov	r15, r17
     72c:	01 2f       	mov	r16, r17
     72e:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <__adddi3>
     732:	c1 85       	ldd	r28, Z+9	; 0x09
     734:	ac e2       	ldi	r26, 0x2C	; 44
     736:	b1 e0       	ldi	r27, 0x01	; 1
     738:	ca 9f       	mul	r28, r26
     73a:	f0 01       	movw	r30, r0
     73c:	cb 9f       	mul	r28, r27
     73e:	f0 0d       	add	r31, r0
     740:	11 24       	eor	r1, r1
     742:	1f 2f       	mov	r17, r31
     744:	11 0f       	add	r17, r17
     746:	11 0b       	sbc	r17, r17
     748:	ae 2e       	mov	r10, r30
     74a:	bf 2e       	mov	r11, r31
     74c:	c1 2e       	mov	r12, r17
     74e:	d1 2e       	mov	r13, r17
     750:	e1 2e       	mov	r14, r17
     752:	f1 2e       	mov	r15, r17
     754:	01 2f       	mov	r16, r17
     756:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <__adddi3>
     75a:	20 93 f8 20 	sts	0x20F8, r18
     75e:	30 93 f9 20 	sts	0x20F9, r19
     762:	40 93 fa 20 	sts	0x20FA, r20
     766:	50 93 fb 20 	sts	0x20FB, r21
     76a:	60 93 fc 20 	sts	0x20FC, r22
     76e:	70 93 fd 20 	sts	0x20FD, r23
     772:	80 93 fe 20 	sts	0x20FE, r24
     776:	90 93 ff 20 	sts	0x20FF, r25
	}
	
	serialNumber = -1; //Set the default serial number to -1 ("Not assigned yet")
     77a:	8f ef       	ldi	r24, 0xFF	; 255
     77c:	9f ef       	ldi	r25, 0xFF	; 255
     77e:	80 93 f6 20 	sts	0x20F6, r24
     782:	90 93 f7 20 	sts	0x20F7, r25
	
	//Hardcoded serial number lookups (don't judge)
	if(UC_LOT_NUMBER == 0x13E91 && UC_WAFER_ID == 0x3913)
     786:	22 2d       	mov	r18, r2
     788:	33 2d       	mov	r19, r3
     78a:	44 2d       	mov	r20, r4
     78c:	55 2d       	mov	r21, r5
     78e:	66 2d       	mov	r22, r6
     790:	77 2d       	mov	r23, r7
     792:	88 2d       	mov	r24, r8
     794:	99 2d       	mov	r25, r9
     796:	21 39       	cpi	r18, 0x91	; 145
     798:	3e 43       	sbci	r19, 0x3E	; 62
     79a:	41 40       	sbci	r20, 0x01	; 1
     79c:	51 05       	cpc	r21, r1
     79e:	61 05       	cpc	r22, r1
     7a0:	71 05       	cpc	r23, r1
     7a2:	81 05       	cpc	r24, r1
     7a4:	91 05       	cpc	r25, r1
     7a6:	f9 f4       	brne	.+62     	; 0x7e6 <_Z21configureSerialNumberv+0x228>
     7a8:	20 91 f8 20 	lds	r18, 0x20F8
     7ac:	30 91 f9 20 	lds	r19, 0x20F9
     7b0:	40 91 fa 20 	lds	r20, 0x20FA
     7b4:	50 91 fb 20 	lds	r21, 0x20FB
     7b8:	60 91 fc 20 	lds	r22, 0x20FC
     7bc:	70 91 fd 20 	lds	r23, 0x20FD
     7c0:	80 91 fe 20 	lds	r24, 0x20FE
     7c4:	90 91 ff 20 	lds	r25, 0x20FF
     7c8:	23 31       	cpi	r18, 0x13	; 19
     7ca:	39 43       	sbci	r19, 0x39	; 57
     7cc:	41 05       	cpc	r20, r1
     7ce:	51 05       	cpc	r21, r1
     7d0:	61 05       	cpc	r22, r1
     7d2:	71 05       	cpc	r23, r1
     7d4:	81 05       	cpc	r24, r1
     7d6:	91 05       	cpc	r25, r1
     7d8:	31 f4       	brne	.+12     	; 0x7e6 <_Z21configureSerialNumberv+0x228>
		serialNumber = 1;
     7da:	81 e0       	ldi	r24, 0x01	; 1
     7dc:	90 e0       	ldi	r25, 0x00	; 0
     7de:	80 93 f6 20 	sts	0x20F6, r24
     7e2:	90 93 f7 20 	sts	0x20F7, r25
	
		SendStringPC((char *)"[Wafer ID Number: ");
		SendNumPC(UC_WAFER_ID);
		SendStringPC((char *)"]");
	#endif
}
     7e6:	df 91       	pop	r29
     7e8:	cf 91       	pop	r28
     7ea:	1f 91       	pop	r17
     7ec:	0f 91       	pop	r16
     7ee:	ff 90       	pop	r15
     7f0:	ef 90       	pop	r14
     7f2:	df 90       	pop	r13
     7f4:	cf 90       	pop	r12
     7f6:	bf 90       	pop	r11
     7f8:	af 90       	pop	r10
     7fa:	9f 90       	pop	r9
     7fc:	8f 90       	pop	r8
     7fe:	7f 90       	pop	r7
     800:	6f 90       	pop	r6
     802:	5f 90       	pop	r5
     804:	4f 90       	pop	r4
     806:	3f 90       	pop	r3
     808:	2f 90       	pop	r2
     80a:	08 95       	ret

0000080c <_Z17ADCCountToVoltagej>:

//Secret sauce
double ADCCountToVoltage(uint16_t adcCount){
  
  //Testing and comparing voltages to corresponding count values resulted in this fun function:
  switch(serialNumber){
     80c:	20 91 f6 20 	lds	r18, 0x20F6
     810:	30 91 f7 20 	lds	r19, 0x20F7
     814:	21 30       	cpi	r18, 0x01	; 1
     816:	31 05       	cpc	r19, r1
     818:	91 f4       	brne	.+36     	; 0x83e <_Z17ADCCountToVoltagej+0x32>
	  case 1:
		return adcCount * 0.0011982182628062362 + 0.0023407572383072894; //I figure the compiler will trim off what it can't actually use...
     81a:	bc 01       	movw	r22, r24
     81c:	80 e0       	ldi	r24, 0x00	; 0
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	0e 94 0a 0a 	call	0x1414	; 0x1414 <__floatunsisf>
     824:	29 e8       	ldi	r18, 0x89	; 137
     826:	3d e0       	ldi	r19, 0x0D	; 13
     828:	4d e9       	ldi	r20, 0x9D	; 157
     82a:	5a e3       	ldi	r21, 0x3A	; 58
     82c:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__mulsf3>
     830:	24 e6       	ldi	r18, 0x64	; 100
     832:	37 e6       	ldi	r19, 0x67	; 103
     834:	49 e1       	ldi	r20, 0x19	; 25
     836:	5b e3       	ldi	r21, 0x3B	; 59
     838:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <__addsf3>
     83c:	08 95       	ret
	  default:
		return 1;
     83e:	60 e0       	ldi	r22, 0x00	; 0
     840:	70 e0       	ldi	r23, 0x00	; 0
     842:	80 e8       	ldi	r24, 0x80	; 128
     844:	9f e3       	ldi	r25, 0x3F	; 63
  }
  return adcCount * 0.0011982182628062362 + 0.0023407572383072894; //I figure the compiler will trim off what it can't actually use...

	
}
     846:	08 95       	ret

00000848 <_Z23sampleTempSensorVoltagev>:

int16_t sampleTempSensorVoltage(void){
	ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN8_gc | ADC_CH_MUXNEGL_PIN1_gc);//ADC_CH_MUXNEG0_bm);
     848:	e0 e0       	ldi	r30, 0x00	; 0
     84a:	f2 e0       	ldi	r31, 0x02	; 2
     84c:	81 e4       	ldi	r24, 0x41	; 65
     84e:	81 a3       	std	Z+33, r24	; 0x21
	ADCA.CH0.CTRL |= ADC_CH_START_bm;
     850:	80 a1       	ldd	r24, Z+32	; 0x20
     852:	80 68       	ori	r24, 0x80	; 128
     854:	80 a3       	std	Z+32, r24	; 0x20
     856:	8f e7       	ldi	r24, 0x7F	; 127
     858:	9c e0       	ldi	r25, 0x0C	; 12
     85a:	01 97       	sbiw	r24, 0x01	; 1
     85c:	f1 f7       	brne	.-4      	; 0x85a <_Z23sampleTempSensorVoltagev+0x12>
     85e:	00 c0       	rjmp	.+0      	; 0x860 <_Z23sampleTempSensorVoltagev+0x18>
     860:	00 00       	nop
	
	_delay_us(400);
	
	//while(((ADCA.INTFLAGS >> ADC_CH0IF_bp) & (1U << 8)) != (1U << 8)); // (1U << n) where n is the adc channel, so zero for this one
	
	while(!(ADCA.INTFLAGS & (1 << 0)));
     862:	86 81       	ldd	r24, Z+6	; 0x06
     864:	80 ff       	sbrs	r24, 0
     866:	fd cf       	rjmp	.-6      	; 0x862 <_Z23sampleTempSensorVoltagev+0x1a>
	ADCA.INTFLAGS = (1 << 0);
     868:	e0 e0       	ldi	r30, 0x00	; 0
     86a:	f2 e0       	ldi	r31, 0x02	; 2
     86c:	81 e0       	ldi	r24, 0x01	; 1
     86e:	86 83       	std	Z+6, r24	; 0x06
	
	return 	ADCA.CH0.RES;
     870:	84 a1       	ldd	r24, Z+36	; 0x24
     872:	95 a1       	ldd	r25, Z+37	; 0x25
}
     874:	08 95       	ret

00000876 <_Z20sampleBatteryVoltageh>:

int16_t sampleBatteryVoltage(uint8_t batterySelect){
	if(batterySelect == ELECTRONICS)
     876:	81 30       	cpi	r24, 0x01	; 1
     878:	21 f4       	brne	.+8      	; 0x882 <_Z20sampleBatteryVoltageh+0xc>
		ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN9_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for batt voltage sense
     87a:	89 e4       	ldi	r24, 0x49	; 73
     87c:	80 93 21 02 	sts	0x0221, r24
     880:	03 c0       	rjmp	.+6      	; 0x888 <_Z20sampleBatteryVoltageh+0x12>
	else //if (batterySelect == REAR_BATT)
		ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN10_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for rear batt voltage sense
     882:	81 e5       	ldi	r24, 0x51	; 81
     884:	80 93 21 02 	sts	0x0221, r24
		
	ADCA.CH0.CTRL |= ADC_CH_START_bm;
     888:	e0 e0       	ldi	r30, 0x00	; 0
     88a:	f2 e0       	ldi	r31, 0x02	; 2
     88c:	80 a1       	ldd	r24, Z+32	; 0x20
     88e:	80 68       	ori	r24, 0x80	; 128
     890:	80 a3       	std	Z+32, r24	; 0x20
	
	//while(((ADCA.INTFLAGS >> ADC_CH0IF_bp) & (1U << 0)) != (1U << 0)); // (1U << n) where n is the adc channel, so zero for this one
	//ADCA.INTFLAGS = ((1U << 0) << ADC_CH0IF_bp);
	while(!(ADCA.INTFLAGS & (1 << 0)));
     892:	86 81       	ldd	r24, Z+6	; 0x06
     894:	80 ff       	sbrs	r24, 0
     896:	fd cf       	rjmp	.-6      	; 0x892 <_Z20sampleBatteryVoltageh+0x1c>
	ADCA.INTFLAGS = (1 << 0);
     898:	e0 e0       	ldi	r30, 0x00	; 0
     89a:	f2 e0       	ldi	r31, 0x02	; 2
     89c:	81 e0       	ldi	r24, 0x01	; 1
     89e:	86 83       	std	Z+6, r24	; 0x06
	
	return 	ADCA.CH0.RES;
     8a0:	84 a1       	ldd	r24, Z+36	; 0x24
     8a2:	95 a1       	ldd	r25, Z+37	; 0x25
}
     8a4:	08 95       	ret

000008a6 <_Z19sampleCurrentSensorh>:

uint16_t sampleCurrentSensor(uint8_t currentSelect){
	switch(currentSelect){
     8a6:	82 30       	cpi	r24, 0x02	; 2
     8a8:	99 f0       	breq	.+38     	; 0x8d0 <_Z19sampleCurrentSensorh+0x2a>
     8aa:	28 f4       	brcc	.+10     	; 0x8b6 <_Z19sampleCurrentSensorh+0x10>
     8ac:	88 23       	and	r24, r24
     8ae:	41 f0       	breq	.+16     	; 0x8c0 <_Z19sampleCurrentSensorh+0x1a>
     8b0:	81 30       	cpi	r24, 0x01	; 1
     8b2:	51 f0       	breq	.+20     	; 0x8c8 <_Z19sampleCurrentSensorh+0x22>
     8b4:	18 c0       	rjmp	.+48     	; 0x8e6 <_Z19sampleCurrentSensorh+0x40>
     8b6:	83 30       	cpi	r24, 0x03	; 3
     8b8:	79 f0       	breq	.+30     	; 0x8d8 <_Z19sampleCurrentSensorh+0x32>
     8ba:	84 30       	cpi	r24, 0x04	; 4
     8bc:	89 f0       	breq	.+34     	; 0x8e0 <_Z19sampleCurrentSensorh+0x3a>
     8be:	13 c0       	rjmp	.+38     	; 0x8e6 <_Z19sampleCurrentSensorh+0x40>
		case XTEND:
			ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN3_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for xtend current sense
     8c0:	89 e1       	ldi	r24, 0x19	; 25
     8c2:	80 93 21 02 	sts	0x0221, r24
			break;
     8c6:	0f c0       	rjmp	.+30     	; 0x8e6 <_Z19sampleCurrentSensorh+0x40>
		case COMP:
			ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN4_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for RPi current sense
     8c8:	81 e2       	ldi	r24, 0x21	; 33
     8ca:	80 93 21 02 	sts	0x0221, r24
			break;
     8ce:	0b c0       	rjmp	.+22     	; 0x8e6 <_Z19sampleCurrentSensorh+0x40>
		case SYS_5V:
			ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN5_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for 5v_SYS current sense
     8d0:	89 e2       	ldi	r24, 0x29	; 41
     8d2:	80 93 21 02 	sts	0x0221, r24
			break;
     8d6:	07 c0       	rjmp	.+14     	; 0x8e6 <_Z19sampleCurrentSensorh+0x40>
		case THROTTLE:
			ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN6_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for Throttle servo current sense
     8d8:	81 e3       	ldi	r24, 0x31	; 49
     8da:	80 93 21 02 	sts	0x0221, r24
			break;
     8de:	03 c0       	rjmp	.+6      	; 0x8e6 <_Z19sampleCurrentSensorh+0x40>
		case REAR:
			ADCA.CH0.MUXCTRL = (ADC_CH_MUXPOS_PIN7_gc | ADC_CH_MUXNEGL_PIN1_gc); //PIN for Rear Battery current sense
     8e0:	89 e3       	ldi	r24, 0x39	; 57
     8e2:	80 93 21 02 	sts	0x0221, r24
			break;
	}
		
	ADCA.CH0.CTRL |= ADC_CH_START_bm;		//Start the ADC
     8e6:	e0 e0       	ldi	r30, 0x00	; 0
     8e8:	f2 e0       	ldi	r31, 0x02	; 2
     8ea:	80 a1       	ldd	r24, Z+32	; 0x20
     8ec:	80 68       	ori	r24, 0x80	; 128
     8ee:	80 a3       	std	Z+32, r24	; 0x20
	
	while(!(ADCA.INTFLAGS & (1 << 0)));		//Wait until the ADC has finished processing
     8f0:	86 81       	ldd	r24, Z+6	; 0x06
     8f2:	80 ff       	sbrs	r24, 0
     8f4:	fd cf       	rjmp	.-6      	; 0x8f0 <_Z19sampleCurrentSensorh+0x4a>
	ADCA.INTFLAGS = (1 << 0);				//Reset the interrupt flag
     8f6:	e0 e0       	ldi	r30, 0x00	; 0
     8f8:	f2 e0       	ldi	r31, 0x02	; 2
     8fa:	81 e0       	ldi	r24, 0x01	; 1
     8fc:	86 83       	std	Z+6, r24	; 0x06
	
	return 	ADCA.CH0.RES;					//Return the result of the ADC calculation
     8fe:	84 a1       	ldd	r24, Z+36	; 0x24
     900:	95 a1       	ldd	r25, Z+37	; 0x25
	
	
	return 7;
}
     902:	08 95       	ret

00000904 <_Z18getEBoxTemperaturev>:


double getEBoxTemperature(){
     904:	2f 92       	push	r2
     906:	3f 92       	push	r3
     908:	4f 92       	push	r4
     90a:	5f 92       	push	r5
     90c:	6f 92       	push	r6
     90e:	7f 92       	push	r7
     910:	8f 92       	push	r8
     912:	9f 92       	push	r9
     914:	af 92       	push	r10
     916:	bf 92       	push	r11
     918:	cf 92       	push	r12
     91a:	df 92       	push	r13
     91c:	ef 92       	push	r14
     91e:	ff 92       	push	r15
     920:	0f 93       	push	r16
     922:	1f 93       	push	r17
     924:	cf 93       	push	r28
     926:	df 93       	push	r29
     928:	0f 2e       	mov	r0, r31
     92a:	f4 e6       	ldi	r31, 0x64	; 100
     92c:	6f 2e       	mov	r6, r31
     92e:	71 2c       	mov	r7, r1
     930:	f0 2d       	mov	r31, r0
	
	int avgVal = 100;
	uint16_t temperature = 0;
	uint64_t sum = 0;
     932:	41 2c       	mov	r4, r1
     934:	51 2c       	mov	r5, r1
     936:	81 2c       	mov	r8, r1
     938:	91 2c       	mov	r9, r1
     93a:	d0 e0       	ldi	r29, 0x00	; 0
     93c:	c0 e0       	ldi	r28, 0x00	; 0
     93e:	21 2c       	mov	r2, r1
     940:	31 2c       	mov	r3, r1
	for(int i = 0; i < avgVal; ++i){
		sum += sampleTempSensorVoltage();
     942:	0e 94 24 04 	call	0x848	; 0x848 <_Z23sampleTempSensorVoltagev>
     946:	b9 2e       	mov	r11, r25
     948:	a8 2e       	mov	r10, r24
     94a:	19 2f       	mov	r17, r25
     94c:	11 0f       	add	r17, r17
     94e:	11 0b       	sbc	r17, r17
     950:	24 2d       	mov	r18, r4
     952:	35 2d       	mov	r19, r5
     954:	48 2d       	mov	r20, r8
     956:	59 2d       	mov	r21, r9
     958:	6d 2f       	mov	r22, r29
     95a:	7c 2f       	mov	r23, r28
     95c:	82 2d       	mov	r24, r2
     95e:	93 2d       	mov	r25, r3
     960:	c1 2e       	mov	r12, r17
     962:	d1 2e       	mov	r13, r17
     964:	e1 2e       	mov	r14, r17
     966:	f1 2e       	mov	r15, r17
     968:	01 2f       	mov	r16, r17
     96a:	0e 94 81 0d 	call	0x1b02	; 0x1b02 <__adddi3>
     96e:	42 2e       	mov	r4, r18
     970:	53 2e       	mov	r5, r19
     972:	84 2e       	mov	r8, r20
     974:	95 2e       	mov	r9, r21
     976:	d6 2f       	mov	r29, r22
     978:	c7 2f       	mov	r28, r23
     97a:	28 2e       	mov	r2, r24
     97c:	39 2e       	mov	r3, r25
     97e:	81 e0       	ldi	r24, 0x01	; 1
     980:	68 1a       	sub	r6, r24
     982:	71 08       	sbc	r7, r1
double getEBoxTemperature(){
	
	int avgVal = 100;
	uint16_t temperature = 0;
	uint64_t sum = 0;
	for(int i = 0; i < avgVal; ++i){
     984:	f1 f6       	brne	.-68     	; 0x942 <_Z18getEBoxTemperaturev+0x3e>
		sum += sampleTempSensorVoltage();
	}
	temperature = sum / avgVal;
     986:	0f 2e       	mov	r0, r31
     988:	f4 e6       	ldi	r31, 0x64	; 100
     98a:	af 2e       	mov	r10, r31
     98c:	f0 2d       	mov	r31, r0
     98e:	b1 2c       	mov	r11, r1
     990:	c1 2c       	mov	r12, r1
     992:	d1 2c       	mov	r13, r1
     994:	e1 2c       	mov	r14, r1
     996:	f1 2c       	mov	r15, r1
     998:	00 e0       	ldi	r16, 0x00	; 0
     99a:	10 e0       	ldi	r17, 0x00	; 0
     99c:	24 2d       	mov	r18, r4
     99e:	35 2d       	mov	r19, r5
     9a0:	48 2d       	mov	r20, r8
     9a2:	59 2d       	mov	r21, r9
     9a4:	6d 2f       	mov	r22, r29
     9a6:	7c 2f       	mov	r23, r28
     9a8:	82 2d       	mov	r24, r2
     9aa:	93 2d       	mov	r25, r3
     9ac:	0e 94 24 0d 	call	0x1a48	; 0x1a48 <__udivdi3>
	
	double temperatureVoltage = ADCCountToVoltage(temperature);  //((float) temperature/ 4096) * 2.5;
     9b0:	82 2f       	mov	r24, r18
     9b2:	93 2f       	mov	r25, r19
     9b4:	0e 94 06 04 	call	0x80c	; 0x80c <_Z17ADCCountToVoltagej>
	
	#ifdef TMP36
		temperatureFloat = 100.0 * temperatureVoltage - 50.0;
	#endif
	#ifdef TMP37
		temperatureFloat = 50.0 * temperatureVoltage;
     9b8:	20 e0       	ldi	r18, 0x00	; 0
     9ba:	30 e0       	ldi	r19, 0x00	; 0
     9bc:	48 e4       	ldi	r20, 0x48	; 72
     9be:	52 e4       	ldi	r21, 0x42	; 66
     9c0:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__mulsf3>
	#endif
	
	return temperatureFloat;
}
     9c4:	df 91       	pop	r29
     9c6:	cf 91       	pop	r28
     9c8:	1f 91       	pop	r17
     9ca:	0f 91       	pop	r16
     9cc:	ff 90       	pop	r15
     9ce:	ef 90       	pop	r14
     9d0:	df 90       	pop	r13
     9d2:	cf 90       	pop	r12
     9d4:	bf 90       	pop	r11
     9d6:	af 90       	pop	r10
     9d8:	9f 90       	pop	r9
     9da:	8f 90       	pop	r8
     9dc:	7f 90       	pop	r7
     9de:	6f 90       	pop	r6
     9e0:	5f 90       	pop	r5
     9e2:	4f 90       	pop	r4
     9e4:	3f 90       	pop	r3
     9e6:	2f 90       	pop	r2
     9e8:	08 95       	ret

000009ea <_Z17getBatteryVoltageh>:

double getBatteryVoltage(uint8_t batterySelect){
     9ea:	4f 92       	push	r4
     9ec:	5f 92       	push	r5
     9ee:	6f 92       	push	r6
     9f0:	7f 92       	push	r7
     9f2:	8f 92       	push	r8
     9f4:	9f 92       	push	r9
     9f6:	af 92       	push	r10
     9f8:	bf 92       	push	r11
     9fa:	cf 92       	push	r12
     9fc:	df 92       	push	r13
     9fe:	ef 92       	push	r14
     a00:	ff 92       	push	r15
     a02:	1f 93       	push	r17
     a04:	cf 93       	push	r28
     a06:	df 93       	push	r29
     a08:	18 2f       	mov	r17, r24
     a0a:	c4 e6       	ldi	r28, 0x64	; 100
     a0c:	d0 e0       	ldi	r29, 0x00	; 0

	int avgVal = 100;
	uint32_t sum = 0;
     a0e:	c1 2c       	mov	r12, r1
     a10:	d1 2c       	mov	r13, r1
     a12:	76 01       	movw	r14, r12
	
	for(int i = 0; i < avgVal; ++i){
		sum += sampleBatteryVoltage(batterySelect);
     a14:	81 2f       	mov	r24, r17
     a16:	0e 94 3b 04 	call	0x876	; 0x876 <_Z20sampleBatteryVoltageh>
     a1a:	ac 01       	movw	r20, r24
     a1c:	99 0f       	add	r25, r25
     a1e:	66 0b       	sbc	r22, r22
     a20:	77 0b       	sbc	r23, r23
     a22:	c4 0e       	add	r12, r20
     a24:	d5 1e       	adc	r13, r21
     a26:	e6 1e       	adc	r14, r22
     a28:	f7 1e       	adc	r15, r23
     a2a:	21 97       	sbiw	r28, 0x01	; 1
double getBatteryVoltage(uint8_t batterySelect){

	int avgVal = 100;
	uint32_t sum = 0;
	
	for(int i = 0; i < avgVal; ++i){
     a2c:	99 f7       	brne	.-26     	; 0xa14 <_Z17getBatteryVoltageh+0x2a>
		sum += sampleBatteryVoltage(batterySelect);
	}
	uint16_t electronicsVoltageCount = sum / avgVal;
     a2e:	c7 01       	movw	r24, r14
     a30:	b6 01       	movw	r22, r12
     a32:	24 e6       	ldi	r18, 0x64	; 100
     a34:	30 e0       	ldi	r19, 0x00	; 0
     a36:	40 e0       	ldi	r20, 0x00	; 0
     a38:	50 e0       	ldi	r21, 0x00	; 0
     a3a:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <__udivmodsi4>
		SendStringPC((char *)"[Raw Volt Count: ");
		SendNumPC(electronicsVoltageCount);
		SendStringPC((char *)"] ");
	#endif
	
	double electronicsVoltage = ADCCountToVoltage(electronicsVoltageCount);
     a3e:	c9 01       	movw	r24, r18
     a40:	0e 94 06 04 	call	0x80c	; 0x80c <_Z17ADCCountToVoltagej>
     a44:	6b 01       	movw	r12, r22
     a46:	7c 01       	movw	r14, r24
	double calculatedElectronicsVoltage =  -4.1274 * pow(electronicsVoltage, 4) + 29.1147 * pow(electronicsVoltage, 3) - 75.1330 * pow(electronicsVoltage, 2) + 85.6459 * electronicsVoltage - 24.1509;
     a48:	20 e0       	ldi	r18, 0x00	; 0
     a4a:	30 e0       	ldi	r19, 0x00	; 0
     a4c:	40 e8       	ldi	r20, 0x80	; 128
     a4e:	50 e4       	ldi	r21, 0x40	; 64
     a50:	0e 94 29 0b 	call	0x1652	; 0x1652 <pow>
     a54:	4b 01       	movw	r8, r22
     a56:	5c 01       	movw	r10, r24
     a58:	20 e0       	ldi	r18, 0x00	; 0
     a5a:	30 e0       	ldi	r19, 0x00	; 0
     a5c:	40 e4       	ldi	r20, 0x40	; 64
     a5e:	50 e4       	ldi	r21, 0x40	; 64
     a60:	c7 01       	movw	r24, r14
     a62:	b6 01       	movw	r22, r12
     a64:	0e 94 29 0b 	call	0x1652	; 0x1652 <pow>
     a68:	2b 01       	movw	r4, r22
     a6a:	3c 01       	movw	r6, r24
     a6c:	29 ea       	ldi	r18, 0xA9	; 169
     a6e:	33 e1       	ldi	r19, 0x13	; 19
     a70:	44 e8       	ldi	r20, 0x84	; 132
     a72:	50 ec       	ldi	r21, 0xC0	; 192
     a74:	c5 01       	movw	r24, r10
     a76:	b4 01       	movw	r22, r8
     a78:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__mulsf3>
     a7c:	4b 01       	movw	r8, r22
     a7e:	5c 01       	movw	r10, r24
     a80:	28 ee       	ldi	r18, 0xE8	; 232
     a82:	3a ee       	ldi	r19, 0xEA	; 234
     a84:	48 ee       	ldi	r20, 0xE8	; 232
     a86:	51 e4       	ldi	r21, 0x41	; 65
     a88:	c3 01       	movw	r24, r6
     a8a:	b2 01       	movw	r22, r4
     a8c:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__mulsf3>
     a90:	9b 01       	movw	r18, r22
     a92:	ac 01       	movw	r20, r24
     a94:	c5 01       	movw	r24, r10
     a96:	b4 01       	movw	r22, r8
     a98:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <__addsf3>
     a9c:	4b 01       	movw	r8, r22
     a9e:	5c 01       	movw	r10, r24
     aa0:	a7 01       	movw	r20, r14
     aa2:	96 01       	movw	r18, r12
     aa4:	c7 01       	movw	r24, r14
     aa6:	b6 01       	movw	r22, r12
     aa8:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__mulsf3>
     aac:	29 e1       	ldi	r18, 0x19	; 25
     aae:	34 e4       	ldi	r19, 0x44	; 68
     ab0:	46 e9       	ldi	r20, 0x96	; 150
     ab2:	52 e4       	ldi	r21, 0x42	; 66
     ab4:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__mulsf3>
     ab8:	9b 01       	movw	r18, r22
     aba:	ac 01       	movw	r20, r24
     abc:	c5 01       	movw	r24, r10
     abe:	b4 01       	movw	r22, r8
     ac0:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__subsf3>
     ac4:	4b 01       	movw	r8, r22
     ac6:	5c 01       	movw	r10, r24
     ac8:	23 eb       	ldi	r18, 0xB3	; 179
     aca:	3a e4       	ldi	r19, 0x4A	; 74
     acc:	4b ea       	ldi	r20, 0xAB	; 171
     ace:	52 e4       	ldi	r21, 0x42	; 66
     ad0:	c7 01       	movw	r24, r14
     ad2:	b6 01       	movw	r22, r12
     ad4:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__mulsf3>
     ad8:	9b 01       	movw	r18, r22
     ada:	ac 01       	movw	r20, r24
     adc:	c5 01       	movw	r24, r10
     ade:	b4 01       	movw	r22, r8
     ae0:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <__addsf3>
     ae4:	2b e0       	ldi	r18, 0x0B	; 11
     ae6:	35 e3       	ldi	r19, 0x35	; 53
     ae8:	41 ec       	ldi	r20, 0xC1	; 193
     aea:	51 e4       	ldi	r21, 0x41	; 65
     aec:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__subsf3>
	SendFloatPC(electronicsVoltage);
	SendStringPC((char *)"] ");
	#endif

	return calculatedElectronicsVoltage;
}
     af0:	df 91       	pop	r29
     af2:	cf 91       	pop	r28
     af4:	1f 91       	pop	r17
     af6:	ff 90       	pop	r15
     af8:	ef 90       	pop	r14
     afa:	df 90       	pop	r13
     afc:	cf 90       	pop	r12
     afe:	bf 90       	pop	r11
     b00:	af 90       	pop	r10
     b02:	9f 90       	pop	r9
     b04:	8f 90       	pop	r8
     b06:	7f 90       	pop	r7
     b08:	6f 90       	pop	r6
     b0a:	5f 90       	pop	r5
     b0c:	4f 90       	pop	r4
     b0e:	08 95       	ret

00000b10 <_Z16getSystemCurrenth>:


double getSystemCurrent(uint8_t currentSelect){
     b10:	cf 92       	push	r12
     b12:	df 92       	push	r13
     b14:	ef 92       	push	r14
     b16:	ff 92       	push	r15
     b18:	1f 93       	push	r17
     b1a:	cf 93       	push	r28
     b1c:	df 93       	push	r29
     b1e:	18 2f       	mov	r17, r24
     b20:	c4 e6       	ldi	r28, 0x64	; 100
     b22:	d0 e0       	ldi	r29, 0x00	; 0
	
	int avgVal = 100;
	uint32_t sum = 0;
     b24:	c1 2c       	mov	r12, r1
     b26:	d1 2c       	mov	r13, r1
     b28:	76 01       	movw	r14, r12
	
	for(int i = 0; i < avgVal; ++i){
		sum += sampleCurrentSensor(currentSelect);
     b2a:	81 2f       	mov	r24, r17
     b2c:	0e 94 53 04 	call	0x8a6	; 0x8a6 <_Z19sampleCurrentSensorh>
     b30:	c8 0e       	add	r12, r24
     b32:	d9 1e       	adc	r13, r25
     b34:	e1 1c       	adc	r14, r1
     b36:	f1 1c       	adc	r15, r1
     b38:	21 97       	sbiw	r28, 0x01	; 1
double getSystemCurrent(uint8_t currentSelect){
	
	int avgVal = 100;
	uint32_t sum = 0;
	
	for(int i = 0; i < avgVal; ++i){
     b3a:	b9 f7       	brne	.-18     	; 0xb2a <_Z16getSystemCurrenth+0x1a>
		sum += sampleCurrentSensor(currentSelect);
	}
	uint16_t currentVoltageCount = sum / avgVal;
     b3c:	c7 01       	movw	r24, r14
     b3e:	b6 01       	movw	r22, r12
     b40:	24 e6       	ldi	r18, 0x64	; 100
     b42:	30 e0       	ldi	r19, 0x00	; 0
     b44:	40 e0       	ldi	r20, 0x00	; 0
     b46:	50 e0       	ldi	r21, 0x00	; 0
     b48:	0e 94 00 0d 	call	0x1a00	; 0x1a00 <__udivmodsi4>
	SendStringPC((char *)"[Raw Volt Count: ");
	SendNumPC(currentVoltageCount);
	SendStringPC((char *)"] ");
	#endif
	
	double currentSenseVoltage = ADCCountToVoltage(currentVoltageCount);
     b4c:	c9 01       	movw	r24, r18
     b4e:	0e 94 06 04 	call	0x80c	; 0x80c <_Z17ADCCountToVoltagej>
	double calculatedCurrent;
	
	double preampCurrentSenseVoltage;
	if(currentSelect == XTEND){  //The XTend current is based on 5v supply, and doesn't go through an OpAmp
     b52:	11 23       	and	r17, r17
     b54:	d9 f0       	breq	.+54     	; 0xb8c <_Z16getSystemCurrenth+0x7c>
		preampCurrentSenseVoltage = 7.7; //This measurement is actually impossible... whoops
		calculatedCurrent = 7.7;
	}
	else{  //Anyother case besides XTend (e.g. ACS powered with 3v3
		preampCurrentSenseVoltage = -(currentSenseVoltage/1.5) + 3.3;
     b56:	20 e0       	ldi	r18, 0x00	; 0
     b58:	30 e0       	ldi	r19, 0x00	; 0
     b5a:	40 ec       	ldi	r20, 0xC0	; 192
     b5c:	5f e3       	ldi	r21, 0x3F	; 63
     b5e:	0e 94 62 09 	call	0x12c4	; 0x12c4 <__divsf3>
     b62:	9b 01       	movw	r18, r22
     b64:	ac 01       	movw	r20, r24
     b66:	63 e3       	ldi	r22, 0x33	; 51
     b68:	73 e3       	ldi	r23, 0x33	; 51
     b6a:	83 e5       	ldi	r24, 0x53	; 83
     b6c:	90 e4       	ldi	r25, 0x40	; 64
     b6e:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__subsf3>
		calculatedCurrent = (preampCurrentSenseVoltage - 1.65) / 0.055;
     b72:	23 e3       	ldi	r18, 0x33	; 51
     b74:	33 e3       	ldi	r19, 0x33	; 51
     b76:	43 ed       	ldi	r20, 0xD3	; 211
     b78:	5f e3       	ldi	r21, 0x3F	; 63
     b7a:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__subsf3>
     b7e:	2e ea       	ldi	r18, 0xAE	; 174
     b80:	37 e4       	ldi	r19, 0x47	; 71
     b82:	41 e6       	ldi	r20, 0x61	; 97
     b84:	5d e3       	ldi	r21, 0x3D	; 61
     b86:	0e 94 62 09 	call	0x12c4	; 0x12c4 <__divsf3>
     b8a:	04 c0       	rjmp	.+8      	; 0xb94 <_Z16getSystemCurrenth+0x84>
	double calculatedCurrent;
	
	double preampCurrentSenseVoltage;
	if(currentSelect == XTEND){  //The XTend current is based on 5v supply, and doesn't go through an OpAmp
		preampCurrentSenseVoltage = 7.7; //This measurement is actually impossible... whoops
		calculatedCurrent = 7.7;
     b8c:	66 e6       	ldi	r22, 0x66	; 102
     b8e:	76 e6       	ldi	r23, 0x66	; 102
     b90:	86 ef       	ldi	r24, 0xF6	; 246
     b92:	90 e4       	ldi	r25, 0x40	; 64
	SendFloatPC(preampCurrentSenseVoltage);
	SendStringPC((char *)"] ");
	#endif

	return calculatedCurrent;
}
     b94:	df 91       	pop	r29
     b96:	cf 91       	pop	r28
     b98:	1f 91       	pop	r17
     b9a:	ff 90       	pop	r15
     b9c:	ef 90       	pop	r14
     b9e:	df 90       	pop	r13
     ba0:	cf 90       	pop	r12
     ba2:	08 95       	ret

00000ba4 <main>:

#define REMOTE_START_CHECK 0x1
#define REMOTE_STOP_CHECK  0x2

int main(void)
{
     ba4:	cf 93       	push	r28
     ba6:	df 93       	push	r29
     ba8:	cd b7       	in	r28, 0x3d	; 61
     baa:	de b7       	in	r29, 0x3e	; 62
     bac:	60 97       	sbiw	r28, 0x10	; 16
     bae:	cd bf       	out	0x3d, r28	; 61
     bb0:	de bf       	out	0x3e, r29	; 62
	configureIO();
     bb2:	0e 94 ed 00 	call	0x1da	; 0x1da <_Z11configureIOv>
	configureExternalOscillator();
     bb6:	0e 94 b6 00 	call	0x16c	; 0x16c <_Z27configureExternalOscillatorv>
	configureUSART();					//Set up for 57600 Baud
     bba:	0e 94 c7 08 	call	0x118e	; 0x118e <_Z14configureUSARTv>
	configureTimerCounter();
     bbe:	0e 94 a4 01 	call	0x348	; 0x348 <_Z21configureTimerCounterv>
	configureADCs();
     bc2:	0e 94 b4 02 	call	0x568	; 0x568 <_Z13configureADCsv>
	configureRTC();
     bc6:	0e 94 60 02 	call	0x4c0	; 0x4c0 <_Z12configureRTCv>
	configureXCL();
     bca:	0e 94 aa 02 	call	0x554	; 0x554 <_Z12configureXCLv>
	configureSerialNumber();
     bce:	0e 94 df 02 	call	0x5be	; 0x5be <_Z21configureSerialNumberv>
		
	LOW_LEVEL_INTERRUPTS_ENABLE();
     bd2:	e0 ea       	ldi	r30, 0xA0	; 160
     bd4:	f0 e0       	ldi	r31, 0x00	; 0
     bd6:	82 81       	ldd	r24, Z+2	; 0x02
     bd8:	81 60       	ori	r24, 0x01	; 1
     bda:	82 83       	std	Z+2, r24	; 0x02
	MED_LEVEL_INTERRUPTS_ENABLE();
     bdc:	82 81       	ldd	r24, Z+2	; 0x02
     bde:	82 60       	ori	r24, 0x02	; 2
     be0:	82 83       	std	Z+2, r24	; 0x02
	HIGH_LEVEL_INTERRUPTS_ENABLE();
     be2:	82 81       	ldd	r24, Z+2	; 0x02
     be4:	84 60       	ori	r24, 0x04	; 4
     be6:	82 83       	std	Z+2, r24	; 0x02
	sei();								//Enable global interrupts
     be8:	78 94       	sei
	
	uint8_t receivedUSARTData;
	
	RSSI.measuring = NOT_MEASURING;
     bea:	e3 e2       	ldi	r30, 0x23	; 35
     bec:	f1 e2       	ldi	r31, 0x21	; 33
     bee:	81 e0       	ldi	r24, 0x01	; 1
     bf0:	81 83       	std	Z+1, r24	; 0x01
	RSSI.timeDifference = 0;
     bf2:	12 82       	std	Z+2, r1	; 0x02
     bf4:	13 82       	std	Z+3, r1	; 0x03
	RSSI.sampleCount = 0;
     bf6:	16 82       	std	Z+6, r1	; 0x06
     bf8:	17 82       	std	Z+7, r1	; 0x07

	//Init string with basic documentation
	SendStringPC("\n\r#[INIT ROSS PDB]\n\r");
     bfa:	83 e0       	ldi	r24, 0x03	; 3
     bfc:	90 e2       	ldi	r25, 0x20	; 32
     bfe:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
	SendStringPC("#Firmware version ");
     c02:	88 e1       	ldi	r24, 0x18	; 24
     c04:	90 e2       	ldi	r25, 0x20	; 32
     c06:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
	SendStringPC(FIRMWARE_VERSION_STR);
     c0a:	8b e2       	ldi	r24, 0x2B	; 43
     c0c:	90 e2       	ldi	r25, 0x20	; 32
     c0e:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
	SendStringPC("\n\r#Serial Number: ");
     c12:	8e e2       	ldi	r24, 0x2E	; 46
     c14:	90 e2       	ldi	r25, 0x20	; 32
     c16:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
	if(serialNumber == -1)
     c1a:	80 91 f6 20 	lds	r24, 0x20F6
     c1e:	90 91 f7 20 	lds	r25, 0x20F7
     c22:	8f 3f       	cpi	r24, 0xFF	; 255
     c24:	2f ef       	ldi	r18, 0xFF	; 255
     c26:	92 07       	cpc	r25, r18
     c28:	29 f4       	brne	.+10     	; 0xc34 <main+0x90>
		SendStringPC("NOT SET");
     c2a:	81 e4       	ldi	r24, 0x41	; 65
     c2c:	90 e2       	ldi	r25, 0x20	; 32
     c2e:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
     c32:	02 c0       	rjmp	.+4      	; 0xc38 <main+0x94>
	else
		SendNumPC(serialNumber);
     c34:	0e 94 56 08 	call	0x10ac	; 0x10ac <_Z9SendNumPCi>
	SendStringPC("\n\r#Msg format: Electronics Batt Volt | Rear Batt Volt | Ebox Temperature | 5v_SYS Curr | 5v_Comp Curr | Throttle Current | XTend RSSI | \"Remote Input\" \n\r");
     c38:	89 e4       	ldi	r24, 0x49	; 73
     c3a:	90 e2       	ldi	r25, 0x20	; 32
     c3c:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
			
			//Steering Override processing
			if(receivedUSARTData >= 71 && receivedUSARTData <= 87){		//Then we need to process a PWM override
				pixhawkOverride = 1;
				manualPWMOutput = receivedUSARTData * 50 - 2450;  //This will generate the correct output per https://goo.gl/7wYL6b
				if(CHECK_DIP_SW_2()){	//5 second update time
     c40:	0f 2e       	mov	r0, r31
     c42:	f0 e4       	ldi	r31, 0x40	; 64
     c44:	6f 2e       	mov	r6, r31
     c46:	f6 e0       	ldi	r31, 0x06	; 6
     c48:	7f 2e       	mov	r7, r31
     c4a:	f0 2d       	mov	r31, r0
						pixhawkOverrideCountdown = 10;
					else
						pixhawkOverrideCountdown = 50;
				}
				else {	//1 second update time
					if(TCC4.PER == TC_1024_100MS)
     c4c:	21 2c       	mov	r2, r1
     c4e:	68 94       	set
     c50:	33 24       	eor	r3, r3
     c52:	33 f8       	bld	r3, 3
				}
			}
		}		
		
		//Check for commands from the ON/OFF Switch
		if(USART_IsRXComplete(&ONOFF_USART)){
     c54:	00 ec       	ldi	r16, 0xC0	; 192
     c56:	19 e0       	ldi	r17, 0x09	; 9
					if(TCC4.PER == TC_1024_100MS)
						pixhawkOverrideCountdown = 10;
					else if(TCC4.PER == TC_1024_500MS)
						pixhawkOverrideCountdown = 2;
					else
						pixhawkOverrideCountdown = 10;
     c58:	0f 2e       	mov	r0, r31
     c5a:	fa e0       	ldi	r31, 0x0A	; 10
     c5c:	4f 2e       	mov	r4, r31
     c5e:	51 2c       	mov	r5, r1
     c60:	f0 2d       	mov	r31, r0
				pixhawkOverrideCountdown = 0;
			}
			
			//Steering Override processing
			if(receivedUSARTData >= 71 && receivedUSARTData <= 87){		//Then we need to process a PWM override
				pixhawkOverride = 1;
     c62:	cc 24       	eor	r12, r12
     c64:	c3 94       	inc	r12
				manualPWMOutput = receivedUSARTData * 50 - 2450;  //This will generate the correct output per https://goo.gl/7wYL6b
     c66:	0f 2e       	mov	r0, r31
     c68:	f2 e3       	ldi	r31, 0x32	; 50
     c6a:	bf 2e       	mov	r11, r31
     c6c:	f0 2d       	mov	r31, r0
			
			//Rear relay processing
			if(receivedUSARTData == 'y')
				REAR_RELAY_SET();
			else if(receivedUSARTData == 'n')
				REAR_RELAY_CLR();
     c6e:	68 94       	set
     c70:	99 24       	eor	r9, r9
     c72:	95 f8       	bld	r9, 5
			if(receivedUSARTData == 10){	//Remote start requested
				remoteInput = REMOTE_START_CHECK;
				remoteOutputCountdown = STATIC_STATUS_OUTPUT_COUNT;
			}	
			else if(receivedUSARTData == 20){	//Remote stop requested
				remoteInput = REMOTE_STOP_CHECK;
     c74:	68 94       	set
     c76:	88 24       	eor	r8, r8
     c78:	81 f8       	bld	r8, 1
				remoteOutputCountdown = STATIC_STATUS_OUTPUT_COUNT;
     c7a:	0f 2e       	mov	r0, r31
     c7c:	f5 e0       	ldi	r31, 0x05	; 5
     c7e:	af 2e       	mov	r10, r31
     c80:	f0 2d       	mov	r31, r0
		
		if(pixhawkOverride){	//If we do want to override the signal
			TC_PWM_SET(manualPWMOutput);	//Output the desired override PWM output
		}
		else {  //We don't want to overrride the signal
			TC_PWM_SET(steeringPWMPeriod);	//Output the Pixhawk PWM signal
     c82:	0f 2e       	mov	r0, r31
     c84:	f0 e4       	ldi	r31, 0x40	; 64
     c86:	ef 2e       	mov	r14, r31
     c88:	f9 e0       	ldi	r31, 0x09	; 9
     c8a:	ff 2e       	mov	r15, r31
     c8c:	f0 2d       	mov	r31, r0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c8e:	8f e3       	ldi	r24, 0x3F	; 63
     c90:	9f e1       	ldi	r25, 0x1F	; 31
     c92:	01 97       	sbiw	r24, 0x01	; 1
     c94:	f1 f7       	brne	.-4      	; 0xc92 <main+0xee>
     c96:	00 c0       	rjmp	.+0      	; 0xc98 <main+0xf4>
     c98:	00 00       	nop
    {

		_delay_ms(1);

		//Check for commands from the computer
		if(USART_IsRXComplete(&COMP_USART)){
     c9a:	80 91 c1 08 	lds	r24, 0x08C1
     c9e:	88 23       	and	r24, r24
     ca0:	0c f0       	brlt	.+2      	; 0xca4 <main+0x100>
     ca2:	6f c0       	rjmp	.+222    	; 0xd82 <main+0x1de>
			receivedUSARTData = USART_GetChar(&COMP_USART);
     ca4:	e0 ec       	ldi	r30, 0xC0	; 192
     ca6:	f8 e0       	ldi	r31, 0x08	; 8
     ca8:	d0 80       	ld	r13, Z
			
			//Check if the inputted command is within the range to be
			//forwarded to the ON/OFF switch
			if(receivedUSARTData >= 30 && receivedUSARTData <= 65){
     caa:	82 ee       	ldi	r24, 0xE2	; 226
     cac:	8d 0d       	add	r24, r13
     cae:	84 32       	cpi	r24, 0x24	; 36
     cb0:	18 f4       	brcc	.+6      	; 0xcb8 <main+0x114>
				SendCharONOFF(receivedUSARTData);
     cb2:	8d 2d       	mov	r24, r13
     cb4:	0e 94 3b 08 	call	0x1076	; 0x1076 <_Z13SendCharONOFFc>
			}
			
			//Rear relay processing
			if(receivedUSARTData == 'y')
     cb8:	f9 e7       	ldi	r31, 0x79	; 121
     cba:	df 12       	cpse	r13, r31
     cbc:	03 c0       	rjmp	.+6      	; 0xcc4 <main+0x120>
				REAR_RELAY_SET();
     cbe:	f3 01       	movw	r30, r6
     cc0:	95 82       	std	Z+5, r9	; 0x05
     cc2:	10 c0       	rjmp	.+32     	; 0xce4 <main+0x140>
			else if(receivedUSARTData == 'n')
     cc4:	fe e6       	ldi	r31, 0x6E	; 110
     cc6:	df 12       	cpse	r13, r31
     cc8:	03 c0       	rjmp	.+6      	; 0xcd0 <main+0x12c>
				REAR_RELAY_CLR();
     cca:	f3 01       	movw	r30, r6
     ccc:	96 82       	std	Z+6, r9	; 0x06
     cce:	0a c0       	rjmp	.+20     	; 0xce4 <main+0x140>
			
			//Override canceling
			if(receivedUSARTData == 70){  //Then we need to cancel our override (if it exists)
     cd0:	f6 e4       	ldi	r31, 0x46	; 70
     cd2:	df 12       	cpse	r13, r31
     cd4:	07 c0       	rjmp	.+14     	; 0xce4 <main+0x140>
				pixhawkOverride = 0;
     cd6:	10 92 20 21 	sts	0x2120, r1
				pixhawkOverrideCountdown = 0;
     cda:	10 92 1e 21 	sts	0x211E, r1
     cde:	10 92 1f 21 	sts	0x211F, r1
     ce2:	4f c0       	rjmp	.+158    	; 0xd82 <main+0x1de>
			}
			
			//Steering Override processing
			if(receivedUSARTData >= 71 && receivedUSARTData <= 87){		//Then we need to process a PWM override
     ce4:	89 eb       	ldi	r24, 0xB9	; 185
     ce6:	8d 0d       	add	r24, r13
     ce8:	81 31       	cpi	r24, 0x11	; 17
     cea:	08 f0       	brcs	.+2      	; 0xcee <main+0x14a>
     cec:	4a c0       	rjmp	.+148    	; 0xd82 <main+0x1de>
				pixhawkOverride = 1;
     cee:	c0 92 20 21 	sts	0x2120, r12
				manualPWMOutput = receivedUSARTData * 50 - 2450;  //This will generate the correct output per https://goo.gl/7wYL6b
     cf2:	bd 9c       	mul	r11, r13
     cf4:	c0 01       	movw	r24, r0
     cf6:	11 24       	eor	r1, r1
     cf8:	82 59       	subi	r24, 0x92	; 146
     cfa:	99 40       	sbci	r25, 0x09	; 9
     cfc:	80 93 01 20 	sts	0x2001, r24
     d00:	90 93 02 20 	sts	0x2002, r25
				if(CHECK_DIP_SW_2()){	//5 second update time
     d04:	f3 01       	movw	r30, r6
     d06:	80 85       	ldd	r24, Z+8	; 0x08
     d08:	82 fd       	sbrc	r24, 2
     d0a:	1f c0       	rjmp	.+62     	; 0xd4a <main+0x1a6>
					if(TCC4.PER == TC_1024_100MS)
     d0c:	f1 01       	movw	r30, r2
     d0e:	86 a1       	ldd	r24, Z+38	; 0x26
     d10:	97 a1       	ldd	r25, Z+39	; 0x27
     d12:	85 33       	cpi	r24, 0x35	; 53
     d14:	9c 40       	sbci	r25, 0x0C	; 12
     d16:	39 f4       	brne	.+14     	; 0xd26 <main+0x182>
						pixhawkOverrideCountdown = 50;
     d18:	82 e3       	ldi	r24, 0x32	; 50
     d1a:	90 e0       	ldi	r25, 0x00	; 0
     d1c:	80 93 1e 21 	sts	0x211E, r24
     d20:	90 93 1f 21 	sts	0x211F, r25
     d24:	2e c0       	rjmp	.+92     	; 0xd82 <main+0x1de>
					else if(TCC4.PER == TC_1024_500MS)
     d26:	f1 01       	movw	r30, r2
     d28:	86 a1       	ldd	r24, Z+38	; 0x26
     d2a:	97 a1       	ldd	r25, Z+39	; 0x27
     d2c:	89 30       	cpi	r24, 0x09	; 9
     d2e:	9d 43       	sbci	r25, 0x3D	; 61
     d30:	29 f4       	brne	.+10     	; 0xd3c <main+0x198>
						pixhawkOverrideCountdown = 10;
     d32:	40 92 1e 21 	sts	0x211E, r4
     d36:	50 92 1f 21 	sts	0x211F, r5
     d3a:	23 c0       	rjmp	.+70     	; 0xd82 <main+0x1de>
					else
						pixhawkOverrideCountdown = 50;
     d3c:	82 e3       	ldi	r24, 0x32	; 50
     d3e:	90 e0       	ldi	r25, 0x00	; 0
     d40:	80 93 1e 21 	sts	0x211E, r24
     d44:	90 93 1f 21 	sts	0x211F, r25
     d48:	1c c0       	rjmp	.+56     	; 0xd82 <main+0x1de>
				}
				else {	//1 second update time
					if(TCC4.PER == TC_1024_100MS)
     d4a:	f1 01       	movw	r30, r2
     d4c:	86 a1       	ldd	r24, Z+38	; 0x26
     d4e:	97 a1       	ldd	r25, Z+39	; 0x27
     d50:	85 33       	cpi	r24, 0x35	; 53
     d52:	9c 40       	sbci	r25, 0x0C	; 12
     d54:	29 f4       	brne	.+10     	; 0xd60 <main+0x1bc>
						pixhawkOverrideCountdown = 10;
     d56:	40 92 1e 21 	sts	0x211E, r4
     d5a:	50 92 1f 21 	sts	0x211F, r5
     d5e:	11 c0       	rjmp	.+34     	; 0xd82 <main+0x1de>
					else if(TCC4.PER == TC_1024_500MS)
     d60:	f1 01       	movw	r30, r2
     d62:	86 a1       	ldd	r24, Z+38	; 0x26
     d64:	97 a1       	ldd	r25, Z+39	; 0x27
     d66:	89 30       	cpi	r24, 0x09	; 9
     d68:	9d 43       	sbci	r25, 0x3D	; 61
     d6a:	39 f4       	brne	.+14     	; 0xd7a <main+0x1d6>
						pixhawkOverrideCountdown = 2;
     d6c:	82 e0       	ldi	r24, 0x02	; 2
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	80 93 1e 21 	sts	0x211E, r24
     d74:	90 93 1f 21 	sts	0x211F, r25
     d78:	04 c0       	rjmp	.+8      	; 0xd82 <main+0x1de>
					else
						pixhawkOverrideCountdown = 10;
     d7a:	40 92 1e 21 	sts	0x211E, r4
     d7e:	50 92 1f 21 	sts	0x211F, r5
				}
			}
		}		
		
		//Check for commands from the ON/OFF Switch
		if(USART_IsRXComplete(&ONOFF_USART)){
     d82:	f8 01       	movw	r30, r16
     d84:	81 81       	ldd	r24, Z+1	; 0x01
     d86:	88 23       	and	r24, r24
     d88:	74 f4       	brge	.+28     	; 0xda6 <main+0x202>
			receivedUSARTData = USART_GetChar(&ONOFF_USART);
     d8a:	80 81       	ld	r24, Z
			//CHECK FOR IF START OR STOP COMMAND
			if(receivedUSARTData == 10){	//Remote start requested
     d8c:	8a 30       	cpi	r24, 0x0A	; 10
     d8e:	29 f4       	brne	.+10     	; 0xd9a <main+0x1f6>
				remoteInput = REMOTE_START_CHECK;
     d90:	c0 92 22 21 	sts	0x2122, r12
				remoteOutputCountdown = STATIC_STATUS_OUTPUT_COUNT;
     d94:	a0 92 21 21 	sts	0x2121, r10
     d98:	06 c0       	rjmp	.+12     	; 0xda6 <main+0x202>
			}	
			else if(receivedUSARTData == 20){	//Remote stop requested
     d9a:	84 31       	cpi	r24, 0x14	; 20
     d9c:	21 f4       	brne	.+8      	; 0xda6 <main+0x202>
				remoteInput = REMOTE_STOP_CHECK;
     d9e:	80 92 22 21 	sts	0x2122, r8
				remoteOutputCountdown = STATIC_STATUS_OUTPUT_COUNT;
     da2:	a0 92 21 21 	sts	0x2121, r10
			}
		}
		
		if(pixhawkOverride){	//If we do want to override the signal
     da6:	80 91 20 21 	lds	r24, 0x2120
     daa:	88 23       	and	r24, r24
     dac:	a1 f0       	breq	.+40     	; 0xdd6 <main+0x232>
			TC_PWM_SET(manualPWMOutput);	//Output the desired override PWM output
     dae:	60 91 01 20 	lds	r22, 0x2001
     db2:	70 91 02 20 	lds	r23, 0x2002
     db6:	80 e0       	ldi	r24, 0x00	; 0
     db8:	90 e0       	ldi	r25, 0x00	; 0
     dba:	0e 94 0a 0a 	call	0x1414	; 0x1414 <__floatunsisf>
     dbe:	20 e0       	ldi	r18, 0x00	; 0
     dc0:	30 e0       	ldi	r19, 0x00	; 0
     dc2:	40 e0       	ldi	r20, 0x00	; 0
     dc4:	5f e3       	ldi	r21, 0x3F	; 63
     dc6:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__mulsf3>
     dca:	0e 94 db 09 	call	0x13b6	; 0x13b6 <__fixunssfsi>
     dce:	f7 01       	movw	r30, r14
     dd0:	60 a7       	std	Z+40, r22	; 0x28
     dd2:	71 a7       	std	Z+41, r23	; 0x29
     dd4:	13 c0       	rjmp	.+38     	; 0xdfc <main+0x258>
		}
		else {  //We don't want to overrride the signal
			TC_PWM_SET(steeringPWMPeriod);	//Output the Pixhawk PWM signal
     dd6:	60 91 13 21 	lds	r22, 0x2113
     dda:	70 91 14 21 	lds	r23, 0x2114
     dde:	80 e0       	ldi	r24, 0x00	; 0
     de0:	90 e0       	ldi	r25, 0x00	; 0
     de2:	0e 94 0a 0a 	call	0x1414	; 0x1414 <__floatunsisf>
     de6:	20 e0       	ldi	r18, 0x00	; 0
     de8:	30 e0       	ldi	r19, 0x00	; 0
     dea:	40 e0       	ldi	r20, 0x00	; 0
     dec:	5f e3       	ldi	r21, 0x3F	; 63
     dee:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__mulsf3>
     df2:	0e 94 db 09 	call	0x13b6	; 0x13b6 <__fixunssfsi>
     df6:	f7 01       	movw	r30, r14
     df8:	60 a7       	std	Z+40, r22	; 0x28
     dfa:	71 a7       	std	Z+41, r23	; 0x29
		}
		
		if(broadcastStatus){  //This variable becomes true every interval that the user wants info reported
     dfc:	80 91 1d 21 	lds	r24, 0x211D
     e00:	88 23       	and	r24, r24
     e02:	09 f4       	brne	.+2      	; 0xe06 <main+0x262>
     e04:	44 cf       	rjmp	.-376    	; 0xc8e <main+0xea>
			broadcastStatus = 0;
     e06:	10 92 1d 21 	sts	0x211D, r1
			
			TCC4.CNT = 0;	//We want to ensure the counter is 0 so that we can 
     e0a:	f1 01       	movw	r30, r2
     e0c:	10 a2       	std	Z+32, r1	; 0x20
     e0e:	11 a2       	std	Z+33, r1	; 0x21
							//have a consistent report time. (We don't want to throw
							//out the accuracy of the TC)
			
			//Calculated desired output values
			double EBoxTemp = getEBoxTemperature();
     e10:	0e 94 82 04 	call	0x904	; 0x904 <_Z18getEBoxTemperaturev>
     e14:	69 83       	std	Y+1, r22	; 0x01
     e16:	7a 83       	std	Y+2, r23	; 0x02
     e18:	8b 83       	std	Y+3, r24	; 0x03
     e1a:	9c 83       	std	Y+4, r25	; 0x04
			double electronicsBatteryVoltage = getBatteryVoltage(ELECTRONICS);
     e1c:	81 e0       	ldi	r24, 0x01	; 1
     e1e:	0e 94 f5 04 	call	0x9ea	; 0x9ea <_Z17getBatteryVoltageh>
     e22:	6b 01       	movw	r12, r22
     e24:	7c 01       	movw	r14, r24
			double rearBatteryVoltage = getBatteryVoltage(REAR_BATT);
     e26:	80 e0       	ldi	r24, 0x00	; 0
     e28:	0e 94 f5 04 	call	0x9ea	; 0x9ea <_Z17getBatteryVoltageh>
     e2c:	4b 01       	movw	r8, r22
     e2e:	5c 01       	movw	r10, r24
			//double XTendCurrent = getSystemCurrent(THROTTLE);
			double sysCurrent = getSystemCurrent(SYS_5V);
     e30:	82 e0       	ldi	r24, 0x02	; 2
     e32:	0e 94 88 05 	call	0xb10	; 0xb10 <_Z16getSystemCurrenth>
     e36:	6d 83       	std	Y+5, r22	; 0x05
     e38:	7e 83       	std	Y+6, r23	; 0x06
     e3a:	8f 83       	std	Y+7, r24	; 0x07
     e3c:	98 87       	std	Y+8, r25	; 0x08
			double compCurrent = getSystemCurrent(COMP);
     e3e:	81 e0       	ldi	r24, 0x01	; 1
     e40:	0e 94 88 05 	call	0xb10	; 0xb10 <_Z16getSystemCurrenth>
     e44:	69 87       	std	Y+9, r22	; 0x09
     e46:	7a 87       	std	Y+10, r23	; 0x0a
     e48:	8b 87       	std	Y+11, r24	; 0x0b
     e4a:	9c 87       	std	Y+12, r25	; 0x0c
			double throttleCurrent = getSystemCurrent(THROTTLE);
     e4c:	83 e0       	ldi	r24, 0x03	; 3
     e4e:	0e 94 88 05 	call	0xb10	; 0xb10 <_Z16getSystemCurrenth>
     e52:	6d 87       	std	Y+13, r22	; 0x0d
     e54:	7e 87       	std	Y+14, r23	; 0x0e
     e56:	8f 87       	std	Y+15, r24	; 0x0f
     e58:	98 8b       	std	Y+16, r25	; 0x10
		}
    }
}

uint16_t inline getXTendRSSI(){
	RTC.CNT = 0;
     e5a:	10 92 08 04 	sts	0x0408, r1
     e5e:	10 92 09 04 	sts	0x0409, r1
				
	//Get RSSI from XTend
	RSSI.measuring = 0;
     e62:	10 92 24 21 	sts	0x2124, r1
	do{   //Wait until we have a "Low" signal on the RSSI (wait for this ----\_____)
		_delay_us(50);
					
		if(RTC.CNT > RSSI_MAX_COUNT)
     e66:	e0 e0       	ldi	r30, 0x00	; 0
     e68:	f4 e0       	ldi	r31, 0x04	; 4
		break;
					
	}while(READ_RSSI_PIN());
     e6a:	a0 e0       	ldi	r26, 0x00	; 0
     e6c:	b6 e0       	ldi	r27, 0x06	; 6
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e6e:	8f e8       	ldi	r24, 0x8F	; 143
     e70:	91 e0       	ldi	r25, 0x01	; 1
     e72:	01 97       	sbiw	r24, 0x01	; 1
     e74:	f1 f7       	brne	.-4      	; 0xe72 <main+0x2ce>
     e76:	00 c0       	rjmp	.+0      	; 0xe78 <main+0x2d4>
     e78:	00 00       	nop
	//Get RSSI from XTend
	RSSI.measuring = 0;
	do{   //Wait until we have a "Low" signal on the RSSI (wait for this ----\_____)
		_delay_us(50);
					
		if(RTC.CNT > RSSI_MAX_COUNT)
     e7a:	80 85       	ldd	r24, Z+8	; 0x08
     e7c:	91 85       	ldd	r25, Z+9	; 0x09
     e7e:	82 31       	cpi	r24, 0x12	; 18
     e80:	91 40       	sbci	r25, 0x01	; 1
     e82:	28 f4       	brcc	.+10     	; 0xe8e <main+0x2ea>
		break;
					
	}while(READ_RSSI_PIN());
     e84:	18 96       	adiw	r26, 0x08	; 8
     e86:	8c 91       	ld	r24, X
     e88:	18 97       	sbiw	r26, 0x08	; 8
uint16_t inline getXTendRSSI(){
	RTC.CNT = 0;
				
	//Get RSSI from XTend
	RSSI.measuring = 0;
	do{   //Wait until we have a "Low" signal on the RSSI (wait for this ----\_____)
     e8a:	82 fd       	sbrc	r24, 2
     e8c:	f0 cf       	rjmp	.-32     	; 0xe6e <main+0x2ca>
	}while(READ_RSSI_PIN());
				
	do{  //Wait until we have a "High" signal on the RSSI (wait for this ____/----)
		_delay_us(50);
					
		if(RTC.CNT > RSSI_MAX_COUNT)
     e8e:	e0 e0       	ldi	r30, 0x00	; 0
     e90:	f4 e0       	ldi	r31, 0x04	; 4
		break;
	}while(!READ_RSSI_PIN());
     e92:	a0 e0       	ldi	r26, 0x00	; 0
     e94:	b6 e0       	ldi	r27, 0x06	; 6
     e96:	8f e8       	ldi	r24, 0x8F	; 143
     e98:	91 e0       	ldi	r25, 0x01	; 1
     e9a:	01 97       	sbiw	r24, 0x01	; 1
     e9c:	f1 f7       	brne	.-4      	; 0xe9a <main+0x2f6>
     e9e:	00 c0       	rjmp	.+0      	; 0xea0 <main+0x2fc>
     ea0:	00 00       	nop
	}while(READ_RSSI_PIN());
				
	do{  //Wait until we have a "High" signal on the RSSI (wait for this ____/----)
		_delay_us(50);
					
		if(RTC.CNT > RSSI_MAX_COUNT)
     ea2:	80 85       	ldd	r24, Z+8	; 0x08
     ea4:	91 85       	ldd	r25, Z+9	; 0x09
     ea6:	82 31       	cpi	r24, 0x12	; 18
     ea8:	91 40       	sbci	r25, 0x01	; 1
     eaa:	28 f4       	brcc	.+10     	; 0xeb6 <main+0x312>
		break;
	}while(!READ_RSSI_PIN());
     eac:	18 96       	adiw	r26, 0x08	; 8
     eae:	8c 91       	ld	r24, X
     eb0:	18 97       	sbiw	r26, 0x08	; 8
		if(RTC.CNT > RSSI_MAX_COUNT)
		break;
					
	}while(READ_RSSI_PIN());
				
	do{  //Wait until we have a "High" signal on the RSSI (wait for this ____/----)
     eb2:	82 ff       	sbrs	r24, 2
     eb4:	f0 cf       	rjmp	.-32     	; 0xe96 <main+0x2f2>
					
		if(RTC.CNT > RSSI_MAX_COUNT)
		break;
	}while(!READ_RSSI_PIN());
				
	RTC.CNT = 0;  //Start counting
     eb6:	10 92 08 04 	sts	0x0408, r1
     eba:	10 92 09 04 	sts	0x0409, r1
				
	do{   //Wait until we have a "Low" signal on the RSSI (wait for this ----\_____)
		_delay_us(50);
					
		if(RTC.CNT > RSSI_MAX_COUNT)
     ebe:	e0 e0       	ldi	r30, 0x00	; 0
     ec0:	f4 e0       	ldi	r31, 0x04	; 4
		break;
	}while(READ_RSSI_PIN());
     ec2:	a0 e0       	ldi	r26, 0x00	; 0
     ec4:	b6 e0       	ldi	r27, 0x06	; 6
     ec6:	8f e8       	ldi	r24, 0x8F	; 143
     ec8:	91 e0       	ldi	r25, 0x01	; 1
     eca:	01 97       	sbiw	r24, 0x01	; 1
     ecc:	f1 f7       	brne	.-4      	; 0xeca <main+0x326>
     ece:	00 c0       	rjmp	.+0      	; 0xed0 <main+0x32c>
     ed0:	00 00       	nop
	RTC.CNT = 0;  //Start counting
				
	do{   //Wait until we have a "Low" signal on the RSSI (wait for this ----\_____)
		_delay_us(50);
					
		if(RTC.CNT > RSSI_MAX_COUNT)
     ed2:	80 85       	ldd	r24, Z+8	; 0x08
     ed4:	91 85       	ldd	r25, Z+9	; 0x09
     ed6:	82 31       	cpi	r24, 0x12	; 18
     ed8:	91 40       	sbci	r25, 0x01	; 1
     eda:	28 f4       	brcc	.+10     	; 0xee6 <main+0x342>
		break;
	}while(READ_RSSI_PIN());
     edc:	18 96       	adiw	r26, 0x08	; 8
     ede:	8c 91       	ld	r24, X
     ee0:	18 97       	sbiw	r26, 0x08	; 8
		break;
	}while(!READ_RSSI_PIN());
				
	RTC.CNT = 0;  //Start counting
				
	do{   //Wait until we have a "Low" signal on the RSSI (wait for this ----\_____)
     ee2:	82 fd       	sbrc	r24, 2
     ee4:	f0 cf       	rjmp	.-32     	; 0xec6 <main+0x322>
					
		if(RTC.CNT > RSSI_MAX_COUNT)
		break;
	}while(READ_RSSI_PIN());
				
	RSSI.countDifference = RTC.CNT;
     ee6:	80 91 08 04 	lds	r24, 0x0408
     eea:	90 91 09 04 	lds	r25, 0x0409
     eee:	e3 e2       	ldi	r30, 0x23	; 35
     ef0:	f1 e2       	ldi	r31, 0x21	; 33
     ef2:	84 83       	std	Z+4, r24	; 0x04
     ef4:	95 83       	std	Z+5, r25	; 0x05
	
	RSSI.value = (100 * RSSI.countDifference) / RSSI_MAX_COUNT;
     ef6:	24 81       	ldd	r18, Z+4	; 0x04
     ef8:	35 81       	ldd	r19, Z+5	; 0x05
     efa:	44 e6       	ldi	r20, 0x64	; 100
     efc:	42 9f       	mul	r20, r18
     efe:	c0 01       	movw	r24, r0
     f00:	43 9f       	mul	r20, r19
     f02:	90 0d       	add	r25, r0
     f04:	11 24       	eor	r1, r1
     f06:	61 e1       	ldi	r22, 0x11	; 17
     f08:	71 e0       	ldi	r23, 0x01	; 1
     f0a:	0e 94 ec 0c 	call	0x19d8	; 0x19d8 <__udivmodhi4>
     f0e:	60 83       	st	Z, r22
				
	RSSI.sampleCount++;
     f10:	86 81       	ldd	r24, Z+6	; 0x06
     f12:	97 81       	ldd	r25, Z+7	; 0x07
     f14:	01 96       	adiw	r24, 0x01	; 1
     f16:	86 83       	std	Z+6, r24	; 0x06
     f18:	97 83       	std	Z+7, r25	; 0x07
	
	return RSSI.countDifference;
     f1a:	84 81       	ldd	r24, Z+4	; 0x04
     f1c:	95 81       	ldd	r25, Z+5	; 0x05
			
			
			//Actually output the desired values
			//Not the most elegant code in the world, but it works...
			
			SendFloatPC(electronicsBatteryVoltage);	//Send the battery voltage
     f1e:	c7 01       	movw	r24, r14
     f20:	b6 01       	movw	r22, r12
     f22:	0e 94 6d 08 	call	0x10da	; 0x10da <_Z11SendFloatPCd>
			SendStringPC("|");
     f26:	83 ee       	ldi	r24, 0xE3	; 227
     f28:	90 e2       	ldi	r25, 0x20	; 32
     f2a:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
			if(rearBatteryVoltage < 0)
     f2e:	20 e0       	ldi	r18, 0x00	; 0
     f30:	30 e0       	ldi	r19, 0x00	; 0
     f32:	a9 01       	movw	r20, r18
     f34:	c5 01       	movw	r24, r10
     f36:	b4 01       	movw	r22, r8
     f38:	0e 94 5d 09 	call	0x12ba	; 0x12ba <__cmpsf2>
     f3c:	88 23       	and	r24, r24
     f3e:	34 f4       	brge	.+12     	; 0xf4c <main+0x3a8>
				SendFloatPC((double) 0);
     f40:	60 e0       	ldi	r22, 0x00	; 0
     f42:	70 e0       	ldi	r23, 0x00	; 0
     f44:	cb 01       	movw	r24, r22
     f46:	0e 94 6d 08 	call	0x10da	; 0x10da <_Z11SendFloatPCd>
     f4a:	04 c0       	rjmp	.+8      	; 0xf54 <main+0x3b0>
			else
				SendFloatPC(rearBatteryVoltage);		//Send the rear battery voltage
     f4c:	c5 01       	movw	r24, r10
     f4e:	b4 01       	movw	r22, r8
     f50:	0e 94 6d 08 	call	0x10da	; 0x10da <_Z11SendFloatPCd>
			SendStringPC("|");
     f54:	83 ee       	ldi	r24, 0xE3	; 227
     f56:	90 e2       	ldi	r25, 0x20	; 32
     f58:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
			SendFloatPC(EBoxTemp);	//Send the EBox Temperature
     f5c:	69 81       	ldd	r22, Y+1	; 0x01
     f5e:	7a 81       	ldd	r23, Y+2	; 0x02
     f60:	8b 81       	ldd	r24, Y+3	; 0x03
     f62:	9c 81       	ldd	r25, Y+4	; 0x04
     f64:	0e 94 6d 08 	call	0x10da	; 0x10da <_Z11SendFloatPCd>
			SendStringPC("|");
     f68:	83 ee       	ldi	r24, 0xE3	; 227
     f6a:	90 e2       	ldi	r25, 0x20	; 32
     f6c:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
			SendFloatPC(sysCurrent);		//Send 5v_SYS Curr
     f70:	6d 81       	ldd	r22, Y+5	; 0x05
     f72:	7e 81       	ldd	r23, Y+6	; 0x06
     f74:	8f 81       	ldd	r24, Y+7	; 0x07
     f76:	98 85       	ldd	r25, Y+8	; 0x08
     f78:	0e 94 6d 08 	call	0x10da	; 0x10da <_Z11SendFloatPCd>
			SendStringPC("|");
     f7c:	83 ee       	ldi	r24, 0xE3	; 227
     f7e:	90 e2       	ldi	r25, 0x20	; 32
     f80:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
			SendFloatPC(compCurrent);		//Send computer Curr (RPi)
     f84:	69 85       	ldd	r22, Y+9	; 0x09
     f86:	7a 85       	ldd	r23, Y+10	; 0x0a
     f88:	8b 85       	ldd	r24, Y+11	; 0x0b
     f8a:	9c 85       	ldd	r25, Y+12	; 0x0c
     f8c:	0e 94 6d 08 	call	0x10da	; 0x10da <_Z11SendFloatPCd>
			SendStringPC("|");
     f90:	83 ee       	ldi	r24, 0xE3	; 227
     f92:	90 e2       	ldi	r25, 0x20	; 32
     f94:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
			SendFloatPC(throttleCurrent);
     f98:	6d 85       	ldd	r22, Y+13	; 0x0d
     f9a:	7e 85       	ldd	r23, Y+14	; 0x0e
     f9c:	8f 85       	ldd	r24, Y+15	; 0x0f
     f9e:	98 89       	ldd	r25, Y+16	; 0x10
     fa0:	0e 94 6d 08 	call	0x10da	; 0x10da <_Z11SendFloatPCd>
			SendStringPC("|");
     fa4:	83 ee       	ldi	r24, 0xE3	; 227
     fa6:	90 e2       	ldi	r25, 0x20	; 32
     fa8:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
			SendNumPC(RSSI.value);
     fac:	0f 2e       	mov	r0, r31
     fae:	f3 e2       	ldi	r31, 0x23	; 35
     fb0:	ef 2e       	mov	r14, r31
     fb2:	f1 e2       	ldi	r31, 0x21	; 33
     fb4:	ff 2e       	mov	r15, r31
     fb6:	f0 2d       	mov	r31, r0
     fb8:	f7 01       	movw	r30, r14
     fba:	80 81       	ld	r24, Z
     fbc:	0e 94 3e 08 	call	0x107c	; 0x107c <_Z9SendNumPCh>
			if(RSSI.value == 0)
     fc0:	f7 01       	movw	r30, r14
     fc2:	80 81       	ld	r24, Z
     fc4:	81 11       	cpse	r24, r1
     fc6:	04 c0       	rjmp	.+8      	; 0xfd0 <main+0x42c>
				SendStringPC("0");
     fc8:	85 ee       	ldi	r24, 0xE5	; 229
     fca:	90 e2       	ldi	r25, 0x20	; 32
     fcc:	0e 94 2b 08 	call	0x1056	; 0x1056 <_Z12SendStringPCPKc>
			SendStringPC((char *)"|");
     fd0:	83 ee       	ldi	r24, 0xE3	; 227
     fd2:	90 e2       	ldi	r25, 0x20	; 32
     fd4:	0e 94 1b 08 	call	0x1036	; 0x1036 <_Z12SendStringPCPc>
			SendNumPC(remoteInput);
     fd8:	80 91 22 21 	lds	r24, 0x2122
     fdc:	0e 94 3e 08 	call	0x107c	; 0x107c <_Z9SendNumPCh>
			//SendStringPC((char *)"|");
			
			debuggingOutput();
			
			//Newline
			SendStringPC((char *)"\n\r");
     fe0:	80 ee       	ldi	r24, 0xE0	; 224
     fe2:	90 e2       	ldi	r25, 0x20	; 32
     fe4:	0e 94 1b 08 	call	0x1036	; 0x1036 <_Z12SendStringPCPc>
	
			//Check if we have outputs that need to "expire"
			if(--remoteOutputCountdown == 0){
     fe8:	80 91 21 21 	lds	r24, 0x2121
     fec:	81 50       	subi	r24, 0x01	; 1
     fee:	80 93 21 21 	sts	0x2121, r24
     ff2:	81 11       	cpse	r24, r1
     ff4:	02 c0       	rjmp	.+4      	; 0xffa <main+0x456>
				remoteInput = 0;
     ff6:	10 92 22 21 	sts	0x2122, r1
			}
			
			//Check on the output overriding
			if(pixhawkOverrideCountdown){	//If we are still counting down, this also means that
     ffa:	80 91 1e 21 	lds	r24, 0x211E
     ffe:	90 91 1f 21 	lds	r25, 0x211F
    1002:	00 97       	sbiw	r24, 0x00	; 0
    1004:	31 f0       	breq	.+12     	; 0x1012 <main+0x46e>
											//we are currently overriding our output
				--pixhawkOverrideCountdown;	//Decrement our counter
    1006:	01 97       	sbiw	r24, 0x01	; 1
    1008:	80 93 1e 21 	sts	0x211E, r24
    100c:	90 93 1f 21 	sts	0x211F, r25
    1010:	02 c0       	rjmp	.+4      	; 0x1016 <main+0x472>
			}
			else {	//If we are not counting down, then we want to ensure we are outputting the Pixhawk PWM
				pixhawkOverride = 0;
    1012:	10 92 20 21 	sts	0x2120, r1
			}
	
			//Check the updating speed setting
			//The speed shouldn't be set lower than maybe 75mS due to RSSI processing time
			//Be careful if you change these, as they are referenced elsewhere (e.g. Override controls)
			if(CHECK_DIP_SW_1()){
    1016:	f3 01       	movw	r30, r6
    1018:	80 85       	ldd	r24, Z+8	; 0x08
    101a:	83 fd       	sbrc	r24, 3
    101c:	06 c0       	rjmp	.+12     	; 0x102a <main+0x486>
				TCC4.PER = TC_1024_100MS;  //100mS delay
    101e:	85 e3       	ldi	r24, 0x35	; 53
    1020:	9c e0       	ldi	r25, 0x0C	; 12
    1022:	f1 01       	movw	r30, r2
    1024:	86 a3       	std	Z+38, r24	; 0x26
    1026:	97 a3       	std	Z+39, r25	; 0x27
    1028:	1c ce       	rjmp	.-968    	; 0xc62 <main+0xbe>
			}
			else{
				TCC4.PER = TC_1024_500MS;  //500mS delay
    102a:	89 e0       	ldi	r24, 0x09	; 9
    102c:	9d e3       	ldi	r25, 0x3D	; 61
    102e:	f1 01       	movw	r30, r2
    1030:	86 a3       	std	Z+38, r24	; 0x26
    1032:	97 a3       	std	Z+39, r25	; 0x27
    1034:	16 ce       	rjmp	.-980    	; 0xc62 <main+0xbe>

00001036 <_Z12SendStringPCPc>:
#include "usart_helper.h"
#include <stdio.h>

//Sends a string to the computer
void SendStringPC(char *stufftosend){
	for(int i = 0 ; stufftosend[i] != '\0' ; i++){
    1036:	fc 01       	movw	r30, r24
    1038:	20 81       	ld	r18, Z
    103a:	22 23       	and	r18, r18
    103c:	59 f0       	breq	.+22     	; 0x1054 <_Z12SendStringPCPc+0x1e>
    103e:	dc 01       	movw	r26, r24
    1040:	11 96       	adiw	r26, 0x01	; 1
		while(!USART_IsTXDataRegisterEmpty(&COMP_USART));
    1042:	e0 ec       	ldi	r30, 0xC0	; 192
    1044:	f8 e0       	ldi	r31, 0x08	; 8
    1046:	91 81       	ldd	r25, Z+1	; 0x01
    1048:	95 ff       	sbrs	r25, 5
    104a:	fd cf       	rjmp	.-6      	; 0x1046 <_Z12SendStringPCPc+0x10>
		USART_PutChar(&COMP_USART, stufftosend[i]);
    104c:	20 83       	st	Z, r18
#include "usart_helper.h"
#include <stdio.h>

//Sends a string to the computer
void SendStringPC(char *stufftosend){
	for(int i = 0 ; stufftosend[i] != '\0' ; i++){
    104e:	2d 91       	ld	r18, X+
    1050:	21 11       	cpse	r18, r1
    1052:	f9 cf       	rjmp	.-14     	; 0x1046 <_Z12SendStringPCPc+0x10>
    1054:	08 95       	ret

00001056 <_Z12SendStringPCPKc>:
	}
}

//Sends a string to the computer
void SendStringPC(const char stufftosend[]){
	for(int i = 0 ; stufftosend[i] != '\0' ; i++){
    1056:	fc 01       	movw	r30, r24
    1058:	20 81       	ld	r18, Z
    105a:	22 23       	and	r18, r18
    105c:	59 f0       	breq	.+22     	; 0x1074 <_Z12SendStringPCPKc+0x1e>
    105e:	dc 01       	movw	r26, r24
    1060:	11 96       	adiw	r26, 0x01	; 1
		while(!USART_IsTXDataRegisterEmpty(&COMP_USART));
    1062:	e0 ec       	ldi	r30, 0xC0	; 192
    1064:	f8 e0       	ldi	r31, 0x08	; 8
    1066:	91 81       	ldd	r25, Z+1	; 0x01
    1068:	95 ff       	sbrs	r25, 5
    106a:	fd cf       	rjmp	.-6      	; 0x1066 <_Z12SendStringPCPKc+0x10>
		USART_PutChar(&COMP_USART, stufftosend[i]);
    106c:	20 83       	st	Z, r18
	}
}

//Sends a string to the computer
void SendStringPC(const char stufftosend[]){
	for(int i = 0 ; stufftosend[i] != '\0' ; i++){
    106e:	2d 91       	ld	r18, X+
    1070:	21 11       	cpse	r18, r1
    1072:	f9 cf       	rjmp	.-14     	; 0x1066 <_Z12SendStringPCPKc+0x10>
    1074:	08 95       	ret

00001076 <_Z13SendCharONOFFc>:
void SendCharPC(char charToSend){
	USART_PutChar(&COMP_USART, charToSend);
}

void SendCharONOFF(char charToSend){
	USART_PutChar(&ONOFF_USART, charToSend);	
    1076:	80 93 c0 09 	sts	0x09C0, r24
    107a:	08 95       	ret

0000107c <_Z9SendNumPCh>:
}

void SendNumPC(uint8_t numToSend){
    107c:	cf 93       	push	r28
    107e:	df 93       	push	r29
    1080:	cd b7       	in	r28, 0x3d	; 61
    1082:	de b7       	in	r29, 0x3e	; 62
    1084:	2a 97       	sbiw	r28, 0x0a	; 10
    1086:	cd bf       	out	0x3d, r28	; 61
    1088:	de bf       	out	0x3e, r29	; 62
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
    108a:	4a e0       	ldi	r20, 0x0A	; 10
    108c:	be 01       	movw	r22, r28
    108e:	6f 5f       	subi	r22, 0xFF	; 255
    1090:	7f 4f       	sbci	r23, 0xFF	; 255
    1092:	90 e0       	ldi	r25, 0x00	; 0
    1094:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <__itoa_ncheck>
	char buffer[10];
	itoa(numToSend, buffer, 10);
	SendStringPC(buffer);
    1098:	ce 01       	movw	r24, r28
    109a:	01 96       	adiw	r24, 0x01	; 1
    109c:	0e 94 1b 08 	call	0x1036	; 0x1036 <_Z12SendStringPCPc>
}
    10a0:	2a 96       	adiw	r28, 0x0a	; 10
    10a2:	cd bf       	out	0x3d, r28	; 61
    10a4:	de bf       	out	0x3e, r29	; 62
    10a6:	df 91       	pop	r29
    10a8:	cf 91       	pop	r28
    10aa:	08 95       	ret

000010ac <_Z9SendNumPCi>:
	char buffer[20];
	itoa(numToSend, buffer, 10);
	SendStringPC(buffer);
}

void SendNumPC(int16_t numToSend){
    10ac:	cf 93       	push	r28
    10ae:	df 93       	push	r29
    10b0:	cd b7       	in	r28, 0x3d	; 61
    10b2:	de b7       	in	r29, 0x3e	; 62
    10b4:	64 97       	sbiw	r28, 0x14	; 20
    10b6:	cd bf       	out	0x3d, r28	; 61
    10b8:	de bf       	out	0x3e, r29	; 62
    10ba:	4a e0       	ldi	r20, 0x0A	; 10
    10bc:	be 01       	movw	r22, r28
    10be:	6f 5f       	subi	r22, 0xFF	; 255
    10c0:	7f 4f       	sbci	r23, 0xFF	; 255
    10c2:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <__itoa_ncheck>
	char buffer[20];
	itoa(numToSend, buffer, 10);
	SendStringPC(buffer);
    10c6:	ce 01       	movw	r24, r28
    10c8:	01 96       	adiw	r24, 0x01	; 1
    10ca:	0e 94 1b 08 	call	0x1036	; 0x1036 <_Z12SendStringPCPc>
}
    10ce:	64 96       	adiw	r28, 0x14	; 20
    10d0:	cd bf       	out	0x3d, r28	; 61
    10d2:	de bf       	out	0x3e, r29	; 62
    10d4:	df 91       	pop	r29
    10d6:	cf 91       	pop	r28
    10d8:	08 95       	ret

000010da <_Z11SendFloatPCd>:
		sprintf(buffer,"%lx", tempLSB);		
	
	SendStringPC(buffer);
}

void SendFloatPC(double numToSend){
    10da:	8f 92       	push	r8
    10dc:	9f 92       	push	r9
    10de:	af 92       	push	r10
    10e0:	bf 92       	push	r11
    10e2:	cf 92       	push	r12
    10e4:	df 92       	push	r13
    10e6:	ef 92       	push	r14
    10e8:	ff 92       	push	r15
    10ea:	0f 93       	push	r16
    10ec:	1f 93       	push	r17
    10ee:	cf 93       	push	r28
    10f0:	df 93       	push	r29
    10f2:	cd b7       	in	r28, 0x3d	; 61
    10f4:	de b7       	in	r29, 0x3e	; 62
    10f6:	c4 56       	subi	r28, 0x64	; 100
    10f8:	d1 09       	sbc	r29, r1
    10fa:	cd bf       	out	0x3d, r28	; 61
    10fc:	de bf       	out	0x3e, r29	; 62
    10fe:	4b 01       	movw	r8, r22
    1100:	5c 01       	movw	r10, r24
	char buffer[100];
	
	int d1 = numToSend;
    1102:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <__fixsfsi>
    1106:	6b 01       	movw	r12, r22
    1108:	7c 01       	movw	r14, r24
	float f2 = numToSend - d1;
    110a:	07 2e       	mov	r0, r23
    110c:	00 0c       	add	r0, r0
    110e:	88 0b       	sbc	r24, r24
    1110:	99 0b       	sbc	r25, r25
    1112:	0e 94 0c 0a 	call	0x1418	; 0x1418 <__floatsisf>
    1116:	9b 01       	movw	r18, r22
    1118:	ac 01       	movw	r20, r24
    111a:	c5 01       	movw	r24, r10
    111c:	b4 01       	movw	r22, r8
    111e:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <__subsf3>
	int d2 = trunc(f2 * 10000);
    1122:	20 e0       	ldi	r18, 0x00	; 0
    1124:	30 e4       	ldi	r19, 0x40	; 64
    1126:	4c e1       	ldi	r20, 0x1C	; 28
    1128:	56 e4       	ldi	r21, 0x46	; 70
    112a:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__mulsf3>
    112e:	0e 94 79 0b 	call	0x16f2	; 0x16f2 <trunc>
    1132:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <__fixsfsi>
	
	sprintf(buffer, "%d.%04d", d1, abs(d2));
    1136:	9b 01       	movw	r18, r22
    1138:	77 23       	and	r23, r23
    113a:	24 f4       	brge	.+8      	; 0x1144 <_Z11SendFloatPCd+0x6a>
    113c:	22 27       	eor	r18, r18
    113e:	33 27       	eor	r19, r19
    1140:	26 1b       	sub	r18, r22
    1142:	37 0b       	sbc	r19, r23
    1144:	3f 93       	push	r19
    1146:	2f 93       	push	r18
    1148:	df 92       	push	r13
    114a:	cf 92       	push	r12
    114c:	8e ee       	ldi	r24, 0xEE	; 238
    114e:	90 e2       	ldi	r25, 0x20	; 32
    1150:	9f 93       	push	r25
    1152:	8f 93       	push	r24
    1154:	8e 01       	movw	r16, r28
    1156:	0f 5f       	subi	r16, 0xFF	; 255
    1158:	1f 4f       	sbci	r17, 0xFF	; 255
    115a:	1f 93       	push	r17
    115c:	0f 93       	push	r16
    115e:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <sprintf>
	
	//sprintf(buffer, "%f", numToSend);
	SendStringPC(buffer);
    1162:	c8 01       	movw	r24, r16
    1164:	0e 94 1b 08 	call	0x1036	; 0x1036 <_Z12SendStringPCPc>
    1168:	cd bf       	out	0x3d, r28	; 61
    116a:	de bf       	out	0x3e, r29	; 62
}
    116c:	cc 59       	subi	r28, 0x9C	; 156
    116e:	df 4f       	sbci	r29, 0xFF	; 255
    1170:	cd bf       	out	0x3d, r28	; 61
    1172:	de bf       	out	0x3e, r29	; 62
    1174:	df 91       	pop	r29
    1176:	cf 91       	pop	r28
    1178:	1f 91       	pop	r17
    117a:	0f 91       	pop	r16
    117c:	ff 90       	pop	r15
    117e:	ef 90       	pop	r14
    1180:	df 90       	pop	r13
    1182:	cf 90       	pop	r12
    1184:	bf 90       	pop	r11
    1186:	af 90       	pop	r10
    1188:	9f 90       	pop	r9
    118a:	8f 90       	pop	r8
    118c:	08 95       	ret

0000118e <_Z14configureUSARTv>:

void configureUSART(void){
	/**** ENABLE COMUPTER USART ****/
	
	//Set TX (pin7) to be output
	PORTC.DIRSET = PIN7_bm;
    118e:	e0 e4       	ldi	r30, 0x40	; 64
    1190:	f6 e0       	ldi	r31, 0x06	; 6
    1192:	40 e8       	ldi	r20, 0x80	; 128
    1194:	41 83       	std	Z+1, r20	; 0x01
	//Set RX (pin6) to be input
	PORTC.DIRCLR = PIN6_bm;
    1196:	30 e4       	ldi	r19, 0x40	; 64
    1198:	32 83       	std	Z+2, r19	; 0x02
	
	//Enable alternate pin location for USART0 in PORTC
	PORTC.REMAP |= (1 << 4);
    119a:	86 85       	ldd	r24, Z+14	; 0x0e
    119c:	80 61       	ori	r24, 0x10	; 16
    119e:	86 87       	std	Z+14, r24	; 0x0e
	
	USART_Format_Set(&COMP_USART, USART_CHSIZE_8BIT_gc, USART_PMODE_DISABLED_gc, false);
    11a0:	e0 ec       	ldi	r30, 0xC0	; 192
    11a2:	f8 e0       	ldi	r31, 0x08	; 8
    11a4:	23 e0       	ldi	r18, 0x03	; 3
    11a6:	24 83       	std	Z+4, r18	; 0x04
	
	//Enable a 57600 baudrate
	USART_Baudrate_Set(&COMP_USART, 34, 0);
    11a8:	92 e2       	ldi	r25, 0x22	; 34
    11aa:	96 83       	std	Z+6, r25	; 0x06
    11ac:	17 82       	std	Z+7, r1	; 0x07
	
	// Enable both RX and TX.
	USART_Rx_Enable(&COMP_USART);
    11ae:	83 81       	ldd	r24, Z+3	; 0x03
    11b0:	80 61       	ori	r24, 0x10	; 16
    11b2:	83 83       	std	Z+3, r24	; 0x03
	USART_Tx_Enable(&COMP_USART);
    11b4:	83 81       	ldd	r24, Z+3	; 0x03
    11b6:	88 60       	ori	r24, 0x08	; 8
    11b8:	83 83       	std	Z+3, r24	; 0x03
	
	/**** ENABLE ON/OFF SWITCH USART ****/
	
	//Set TX (pin7) to be output
	PORTD.DIRSET = PIN7_bm;
    11ba:	e0 e6       	ldi	r30, 0x60	; 96
    11bc:	f6 e0       	ldi	r31, 0x06	; 6
    11be:	41 83       	std	Z+1, r20	; 0x01
	//Set RX (pin6) to be input
	PORTD.DIRCLR = PIN6_bm;
    11c0:	32 83       	std	Z+2, r19	; 0x02
	
	//Enable alternate pin location for USART0 in PORTC
	PORTD.REMAP |= (1 << 4);
    11c2:	86 85       	ldd	r24, Z+14	; 0x0e
    11c4:	80 61       	ori	r24, 0x10	; 16
    11c6:	86 87       	std	Z+14, r24	; 0x0e
	
	USART_Format_Set(&ONOFF_USART, USART_CHSIZE_8BIT_gc, USART_PMODE_DISABLED_gc, false);
    11c8:	e0 ec       	ldi	r30, 0xC0	; 192
    11ca:	f9 e0       	ldi	r31, 0x09	; 9
    11cc:	24 83       	std	Z+4, r18	; 0x04
	
	//Enable a 57600 baudrate
	USART_Baudrate_Set(&ONOFF_USART, 34, 0);
    11ce:	96 83       	std	Z+6, r25	; 0x06
    11d0:	17 82       	std	Z+7, r1	; 0x07
	
	// Enable both RX and TX.
	USART_Rx_Enable(&ONOFF_USART);
    11d2:	83 81       	ldd	r24, Z+3	; 0x03
    11d4:	80 61       	ori	r24, 0x10	; 16
    11d6:	83 83       	std	Z+3, r24	; 0x03
	USART_Tx_Enable(&ONOFF_USART);
    11d8:	83 81       	ldd	r24, Z+3	; 0x03
    11da:	88 60       	ori	r24, 0x08	; 8
    11dc:	83 83       	std	Z+3, r24	; 0x03
    11de:	08 95       	ret

000011e0 <__subsf3>:
    11e0:	50 58       	subi	r21, 0x80	; 128

000011e2 <__addsf3>:
    11e2:	bb 27       	eor	r27, r27
    11e4:	aa 27       	eor	r26, r26
    11e6:	0e 94 08 09 	call	0x1210	; 0x1210 <__addsf3x>
    11ea:	0c 94 82 0a 	jmp	0x1504	; 0x1504 <__fp_round>
    11ee:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <__fp_pscA>
    11f2:	38 f0       	brcs	.+14     	; 0x1202 <__addsf3+0x20>
    11f4:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <__fp_pscB>
    11f8:	20 f0       	brcs	.+8      	; 0x1202 <__addsf3+0x20>
    11fa:	39 f4       	brne	.+14     	; 0x120a <__addsf3+0x28>
    11fc:	9f 3f       	cpi	r25, 0xFF	; 255
    11fe:	19 f4       	brne	.+6      	; 0x1206 <__addsf3+0x24>
    1200:	26 f4       	brtc	.+8      	; 0x120a <__addsf3+0x28>
    1202:	0c 94 71 0a 	jmp	0x14e2	; 0x14e2 <__fp_nan>
    1206:	0e f4       	brtc	.+2      	; 0x120a <__addsf3+0x28>
    1208:	e0 95       	com	r30
    120a:	e7 fb       	bst	r30, 7
    120c:	0c 94 6b 0a 	jmp	0x14d6	; 0x14d6 <__fp_inf>

00001210 <__addsf3x>:
    1210:	e9 2f       	mov	r30, r25
    1212:	0e 94 93 0a 	call	0x1526	; 0x1526 <__fp_split3>
    1216:	58 f3       	brcs	.-42     	; 0x11ee <__addsf3+0xc>
    1218:	ba 17       	cp	r27, r26
    121a:	62 07       	cpc	r22, r18
    121c:	73 07       	cpc	r23, r19
    121e:	84 07       	cpc	r24, r20
    1220:	95 07       	cpc	r25, r21
    1222:	20 f0       	brcs	.+8      	; 0x122c <__addsf3x+0x1c>
    1224:	79 f4       	brne	.+30     	; 0x1244 <__addsf3x+0x34>
    1226:	a6 f5       	brtc	.+104    	; 0x1290 <__addsf3x+0x80>
    1228:	0c 94 b5 0a 	jmp	0x156a	; 0x156a <__fp_zero>
    122c:	0e f4       	brtc	.+2      	; 0x1230 <__addsf3x+0x20>
    122e:	e0 95       	com	r30
    1230:	0b 2e       	mov	r0, r27
    1232:	ba 2f       	mov	r27, r26
    1234:	a0 2d       	mov	r26, r0
    1236:	0b 01       	movw	r0, r22
    1238:	b9 01       	movw	r22, r18
    123a:	90 01       	movw	r18, r0
    123c:	0c 01       	movw	r0, r24
    123e:	ca 01       	movw	r24, r20
    1240:	a0 01       	movw	r20, r0
    1242:	11 24       	eor	r1, r1
    1244:	ff 27       	eor	r31, r31
    1246:	59 1b       	sub	r21, r25
    1248:	99 f0       	breq	.+38     	; 0x1270 <__addsf3x+0x60>
    124a:	59 3f       	cpi	r21, 0xF9	; 249
    124c:	50 f4       	brcc	.+20     	; 0x1262 <__addsf3x+0x52>
    124e:	50 3e       	cpi	r21, 0xE0	; 224
    1250:	68 f1       	brcs	.+90     	; 0x12ac <__addsf3x+0x9c>
    1252:	1a 16       	cp	r1, r26
    1254:	f0 40       	sbci	r31, 0x00	; 0
    1256:	a2 2f       	mov	r26, r18
    1258:	23 2f       	mov	r18, r19
    125a:	34 2f       	mov	r19, r20
    125c:	44 27       	eor	r20, r20
    125e:	58 5f       	subi	r21, 0xF8	; 248
    1260:	f3 cf       	rjmp	.-26     	; 0x1248 <__addsf3x+0x38>
    1262:	46 95       	lsr	r20
    1264:	37 95       	ror	r19
    1266:	27 95       	ror	r18
    1268:	a7 95       	ror	r26
    126a:	f0 40       	sbci	r31, 0x00	; 0
    126c:	53 95       	inc	r21
    126e:	c9 f7       	brne	.-14     	; 0x1262 <__addsf3x+0x52>
    1270:	7e f4       	brtc	.+30     	; 0x1290 <__addsf3x+0x80>
    1272:	1f 16       	cp	r1, r31
    1274:	ba 0b       	sbc	r27, r26
    1276:	62 0b       	sbc	r22, r18
    1278:	73 0b       	sbc	r23, r19
    127a:	84 0b       	sbc	r24, r20
    127c:	ba f0       	brmi	.+46     	; 0x12ac <__addsf3x+0x9c>
    127e:	91 50       	subi	r25, 0x01	; 1
    1280:	a1 f0       	breq	.+40     	; 0x12aa <__addsf3x+0x9a>
    1282:	ff 0f       	add	r31, r31
    1284:	bb 1f       	adc	r27, r27
    1286:	66 1f       	adc	r22, r22
    1288:	77 1f       	adc	r23, r23
    128a:	88 1f       	adc	r24, r24
    128c:	c2 f7       	brpl	.-16     	; 0x127e <__addsf3x+0x6e>
    128e:	0e c0       	rjmp	.+28     	; 0x12ac <__addsf3x+0x9c>
    1290:	ba 0f       	add	r27, r26
    1292:	62 1f       	adc	r22, r18
    1294:	73 1f       	adc	r23, r19
    1296:	84 1f       	adc	r24, r20
    1298:	48 f4       	brcc	.+18     	; 0x12ac <__addsf3x+0x9c>
    129a:	87 95       	ror	r24
    129c:	77 95       	ror	r23
    129e:	67 95       	ror	r22
    12a0:	b7 95       	ror	r27
    12a2:	f7 95       	ror	r31
    12a4:	9e 3f       	cpi	r25, 0xFE	; 254
    12a6:	08 f0       	brcs	.+2      	; 0x12aa <__addsf3x+0x9a>
    12a8:	b0 cf       	rjmp	.-160    	; 0x120a <__addsf3+0x28>
    12aa:	93 95       	inc	r25
    12ac:	88 0f       	add	r24, r24
    12ae:	08 f0       	brcs	.+2      	; 0x12b2 <__addsf3x+0xa2>
    12b0:	99 27       	eor	r25, r25
    12b2:	ee 0f       	add	r30, r30
    12b4:	97 95       	ror	r25
    12b6:	87 95       	ror	r24
    12b8:	08 95       	ret

000012ba <__cmpsf2>:
    12ba:	0e 94 47 0a 	call	0x148e	; 0x148e <__fp_cmp>
    12be:	08 f4       	brcc	.+2      	; 0x12c2 <__cmpsf2+0x8>
    12c0:	81 e0       	ldi	r24, 0x01	; 1
    12c2:	08 95       	ret

000012c4 <__divsf3>:
    12c4:	0e 94 76 09 	call	0x12ec	; 0x12ec <__divsf3x>
    12c8:	0c 94 82 0a 	jmp	0x1504	; 0x1504 <__fp_round>
    12cc:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <__fp_pscB>
    12d0:	58 f0       	brcs	.+22     	; 0x12e8 <__divsf3+0x24>
    12d2:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <__fp_pscA>
    12d6:	40 f0       	brcs	.+16     	; 0x12e8 <__divsf3+0x24>
    12d8:	29 f4       	brne	.+10     	; 0x12e4 <__divsf3+0x20>
    12da:	5f 3f       	cpi	r21, 0xFF	; 255
    12dc:	29 f0       	breq	.+10     	; 0x12e8 <__divsf3+0x24>
    12de:	0c 94 6b 0a 	jmp	0x14d6	; 0x14d6 <__fp_inf>
    12e2:	51 11       	cpse	r21, r1
    12e4:	0c 94 b6 0a 	jmp	0x156c	; 0x156c <__fp_szero>
    12e8:	0c 94 71 0a 	jmp	0x14e2	; 0x14e2 <__fp_nan>

000012ec <__divsf3x>:
    12ec:	0e 94 93 0a 	call	0x1526	; 0x1526 <__fp_split3>
    12f0:	68 f3       	brcs	.-38     	; 0x12cc <__divsf3+0x8>

000012f2 <__divsf3_pse>:
    12f2:	99 23       	and	r25, r25
    12f4:	b1 f3       	breq	.-20     	; 0x12e2 <__divsf3+0x1e>
    12f6:	55 23       	and	r21, r21
    12f8:	91 f3       	breq	.-28     	; 0x12de <__divsf3+0x1a>
    12fa:	95 1b       	sub	r25, r21
    12fc:	55 0b       	sbc	r21, r21
    12fe:	bb 27       	eor	r27, r27
    1300:	aa 27       	eor	r26, r26
    1302:	62 17       	cp	r22, r18
    1304:	73 07       	cpc	r23, r19
    1306:	84 07       	cpc	r24, r20
    1308:	38 f0       	brcs	.+14     	; 0x1318 <__divsf3_pse+0x26>
    130a:	9f 5f       	subi	r25, 0xFF	; 255
    130c:	5f 4f       	sbci	r21, 0xFF	; 255
    130e:	22 0f       	add	r18, r18
    1310:	33 1f       	adc	r19, r19
    1312:	44 1f       	adc	r20, r20
    1314:	aa 1f       	adc	r26, r26
    1316:	a9 f3       	breq	.-22     	; 0x1302 <__divsf3_pse+0x10>
    1318:	35 d0       	rcall	.+106    	; 0x1384 <__divsf3_pse+0x92>
    131a:	0e 2e       	mov	r0, r30
    131c:	3a f0       	brmi	.+14     	; 0x132c <__divsf3_pse+0x3a>
    131e:	e0 e8       	ldi	r30, 0x80	; 128
    1320:	32 d0       	rcall	.+100    	; 0x1386 <__divsf3_pse+0x94>
    1322:	91 50       	subi	r25, 0x01	; 1
    1324:	50 40       	sbci	r21, 0x00	; 0
    1326:	e6 95       	lsr	r30
    1328:	00 1c       	adc	r0, r0
    132a:	ca f7       	brpl	.-14     	; 0x131e <__divsf3_pse+0x2c>
    132c:	2b d0       	rcall	.+86     	; 0x1384 <__divsf3_pse+0x92>
    132e:	fe 2f       	mov	r31, r30
    1330:	29 d0       	rcall	.+82     	; 0x1384 <__divsf3_pse+0x92>
    1332:	66 0f       	add	r22, r22
    1334:	77 1f       	adc	r23, r23
    1336:	88 1f       	adc	r24, r24
    1338:	bb 1f       	adc	r27, r27
    133a:	26 17       	cp	r18, r22
    133c:	37 07       	cpc	r19, r23
    133e:	48 07       	cpc	r20, r24
    1340:	ab 07       	cpc	r26, r27
    1342:	b0 e8       	ldi	r27, 0x80	; 128
    1344:	09 f0       	breq	.+2      	; 0x1348 <__divsf3_pse+0x56>
    1346:	bb 0b       	sbc	r27, r27
    1348:	80 2d       	mov	r24, r0
    134a:	bf 01       	movw	r22, r30
    134c:	ff 27       	eor	r31, r31
    134e:	93 58       	subi	r25, 0x83	; 131
    1350:	5f 4f       	sbci	r21, 0xFF	; 255
    1352:	3a f0       	brmi	.+14     	; 0x1362 <__divsf3_pse+0x70>
    1354:	9e 3f       	cpi	r25, 0xFE	; 254
    1356:	51 05       	cpc	r21, r1
    1358:	78 f0       	brcs	.+30     	; 0x1378 <__divsf3_pse+0x86>
    135a:	0c 94 6b 0a 	jmp	0x14d6	; 0x14d6 <__fp_inf>
    135e:	0c 94 b6 0a 	jmp	0x156c	; 0x156c <__fp_szero>
    1362:	5f 3f       	cpi	r21, 0xFF	; 255
    1364:	e4 f3       	brlt	.-8      	; 0x135e <__divsf3_pse+0x6c>
    1366:	98 3e       	cpi	r25, 0xE8	; 232
    1368:	d4 f3       	brlt	.-12     	; 0x135e <__divsf3_pse+0x6c>
    136a:	86 95       	lsr	r24
    136c:	77 95       	ror	r23
    136e:	67 95       	ror	r22
    1370:	b7 95       	ror	r27
    1372:	f7 95       	ror	r31
    1374:	9f 5f       	subi	r25, 0xFF	; 255
    1376:	c9 f7       	brne	.-14     	; 0x136a <__divsf3_pse+0x78>
    1378:	88 0f       	add	r24, r24
    137a:	91 1d       	adc	r25, r1
    137c:	96 95       	lsr	r25
    137e:	87 95       	ror	r24
    1380:	97 f9       	bld	r25, 7
    1382:	08 95       	ret
    1384:	e1 e0       	ldi	r30, 0x01	; 1
    1386:	66 0f       	add	r22, r22
    1388:	77 1f       	adc	r23, r23
    138a:	88 1f       	adc	r24, r24
    138c:	bb 1f       	adc	r27, r27
    138e:	62 17       	cp	r22, r18
    1390:	73 07       	cpc	r23, r19
    1392:	84 07       	cpc	r24, r20
    1394:	ba 07       	cpc	r27, r26
    1396:	20 f0       	brcs	.+8      	; 0x13a0 <__divsf3_pse+0xae>
    1398:	62 1b       	sub	r22, r18
    139a:	73 0b       	sbc	r23, r19
    139c:	84 0b       	sbc	r24, r20
    139e:	ba 0b       	sbc	r27, r26
    13a0:	ee 1f       	adc	r30, r30
    13a2:	88 f7       	brcc	.-30     	; 0x1386 <__divsf3_pse+0x94>
    13a4:	e0 95       	com	r30
    13a6:	08 95       	ret

000013a8 <__fixsfsi>:
    13a8:	0e 94 db 09 	call	0x13b6	; 0x13b6 <__fixunssfsi>
    13ac:	68 94       	set
    13ae:	b1 11       	cpse	r27, r1
    13b0:	0c 94 b6 0a 	jmp	0x156c	; 0x156c <__fp_szero>
    13b4:	08 95       	ret

000013b6 <__fixunssfsi>:
    13b6:	0e 94 9b 0a 	call	0x1536	; 0x1536 <__fp_splitA>
    13ba:	88 f0       	brcs	.+34     	; 0x13de <__fixunssfsi+0x28>
    13bc:	9f 57       	subi	r25, 0x7F	; 127
    13be:	98 f0       	brcs	.+38     	; 0x13e6 <__fixunssfsi+0x30>
    13c0:	b9 2f       	mov	r27, r25
    13c2:	99 27       	eor	r25, r25
    13c4:	b7 51       	subi	r27, 0x17	; 23
    13c6:	b0 f0       	brcs	.+44     	; 0x13f4 <__fixunssfsi+0x3e>
    13c8:	e1 f0       	breq	.+56     	; 0x1402 <__fixunssfsi+0x4c>
    13ca:	66 0f       	add	r22, r22
    13cc:	77 1f       	adc	r23, r23
    13ce:	88 1f       	adc	r24, r24
    13d0:	99 1f       	adc	r25, r25
    13d2:	1a f0       	brmi	.+6      	; 0x13da <__fixunssfsi+0x24>
    13d4:	ba 95       	dec	r27
    13d6:	c9 f7       	brne	.-14     	; 0x13ca <__fixunssfsi+0x14>
    13d8:	14 c0       	rjmp	.+40     	; 0x1402 <__fixunssfsi+0x4c>
    13da:	b1 30       	cpi	r27, 0x01	; 1
    13dc:	91 f0       	breq	.+36     	; 0x1402 <__fixunssfsi+0x4c>
    13de:	0e 94 b5 0a 	call	0x156a	; 0x156a <__fp_zero>
    13e2:	b1 e0       	ldi	r27, 0x01	; 1
    13e4:	08 95       	ret
    13e6:	0c 94 b5 0a 	jmp	0x156a	; 0x156a <__fp_zero>
    13ea:	67 2f       	mov	r22, r23
    13ec:	78 2f       	mov	r23, r24
    13ee:	88 27       	eor	r24, r24
    13f0:	b8 5f       	subi	r27, 0xF8	; 248
    13f2:	39 f0       	breq	.+14     	; 0x1402 <__fixunssfsi+0x4c>
    13f4:	b9 3f       	cpi	r27, 0xF9	; 249
    13f6:	cc f3       	brlt	.-14     	; 0x13ea <__fixunssfsi+0x34>
    13f8:	86 95       	lsr	r24
    13fa:	77 95       	ror	r23
    13fc:	67 95       	ror	r22
    13fe:	b3 95       	inc	r27
    1400:	d9 f7       	brne	.-10     	; 0x13f8 <__fixunssfsi+0x42>
    1402:	3e f4       	brtc	.+14     	; 0x1412 <__fixunssfsi+0x5c>
    1404:	90 95       	com	r25
    1406:	80 95       	com	r24
    1408:	70 95       	com	r23
    140a:	61 95       	neg	r22
    140c:	7f 4f       	sbci	r23, 0xFF	; 255
    140e:	8f 4f       	sbci	r24, 0xFF	; 255
    1410:	9f 4f       	sbci	r25, 0xFF	; 255
    1412:	08 95       	ret

00001414 <__floatunsisf>:
    1414:	e8 94       	clt
    1416:	09 c0       	rjmp	.+18     	; 0x142a <__floatsisf+0x12>

00001418 <__floatsisf>:
    1418:	97 fb       	bst	r25, 7
    141a:	3e f4       	brtc	.+14     	; 0x142a <__floatsisf+0x12>
    141c:	90 95       	com	r25
    141e:	80 95       	com	r24
    1420:	70 95       	com	r23
    1422:	61 95       	neg	r22
    1424:	7f 4f       	sbci	r23, 0xFF	; 255
    1426:	8f 4f       	sbci	r24, 0xFF	; 255
    1428:	9f 4f       	sbci	r25, 0xFF	; 255
    142a:	99 23       	and	r25, r25
    142c:	a9 f0       	breq	.+42     	; 0x1458 <__floatsisf+0x40>
    142e:	f9 2f       	mov	r31, r25
    1430:	96 e9       	ldi	r25, 0x96	; 150
    1432:	bb 27       	eor	r27, r27
    1434:	93 95       	inc	r25
    1436:	f6 95       	lsr	r31
    1438:	87 95       	ror	r24
    143a:	77 95       	ror	r23
    143c:	67 95       	ror	r22
    143e:	b7 95       	ror	r27
    1440:	f1 11       	cpse	r31, r1
    1442:	f8 cf       	rjmp	.-16     	; 0x1434 <__floatsisf+0x1c>
    1444:	fa f4       	brpl	.+62     	; 0x1484 <__floatsisf+0x6c>
    1446:	bb 0f       	add	r27, r27
    1448:	11 f4       	brne	.+4      	; 0x144e <__floatsisf+0x36>
    144a:	60 ff       	sbrs	r22, 0
    144c:	1b c0       	rjmp	.+54     	; 0x1484 <__floatsisf+0x6c>
    144e:	6f 5f       	subi	r22, 0xFF	; 255
    1450:	7f 4f       	sbci	r23, 0xFF	; 255
    1452:	8f 4f       	sbci	r24, 0xFF	; 255
    1454:	9f 4f       	sbci	r25, 0xFF	; 255
    1456:	16 c0       	rjmp	.+44     	; 0x1484 <__floatsisf+0x6c>
    1458:	88 23       	and	r24, r24
    145a:	11 f0       	breq	.+4      	; 0x1460 <__floatsisf+0x48>
    145c:	96 e9       	ldi	r25, 0x96	; 150
    145e:	11 c0       	rjmp	.+34     	; 0x1482 <__floatsisf+0x6a>
    1460:	77 23       	and	r23, r23
    1462:	21 f0       	breq	.+8      	; 0x146c <__floatsisf+0x54>
    1464:	9e e8       	ldi	r25, 0x8E	; 142
    1466:	87 2f       	mov	r24, r23
    1468:	76 2f       	mov	r23, r22
    146a:	05 c0       	rjmp	.+10     	; 0x1476 <__floatsisf+0x5e>
    146c:	66 23       	and	r22, r22
    146e:	71 f0       	breq	.+28     	; 0x148c <__floatsisf+0x74>
    1470:	96 e8       	ldi	r25, 0x86	; 134
    1472:	86 2f       	mov	r24, r22
    1474:	70 e0       	ldi	r23, 0x00	; 0
    1476:	60 e0       	ldi	r22, 0x00	; 0
    1478:	2a f0       	brmi	.+10     	; 0x1484 <__floatsisf+0x6c>
    147a:	9a 95       	dec	r25
    147c:	66 0f       	add	r22, r22
    147e:	77 1f       	adc	r23, r23
    1480:	88 1f       	adc	r24, r24
    1482:	da f7       	brpl	.-10     	; 0x147a <__floatsisf+0x62>
    1484:	88 0f       	add	r24, r24
    1486:	96 95       	lsr	r25
    1488:	87 95       	ror	r24
    148a:	97 f9       	bld	r25, 7
    148c:	08 95       	ret

0000148e <__fp_cmp>:
    148e:	99 0f       	add	r25, r25
    1490:	00 08       	sbc	r0, r0
    1492:	55 0f       	add	r21, r21
    1494:	aa 0b       	sbc	r26, r26
    1496:	e0 e8       	ldi	r30, 0x80	; 128
    1498:	fe ef       	ldi	r31, 0xFE	; 254
    149a:	16 16       	cp	r1, r22
    149c:	17 06       	cpc	r1, r23
    149e:	e8 07       	cpc	r30, r24
    14a0:	f9 07       	cpc	r31, r25
    14a2:	c0 f0       	brcs	.+48     	; 0x14d4 <__fp_cmp+0x46>
    14a4:	12 16       	cp	r1, r18
    14a6:	13 06       	cpc	r1, r19
    14a8:	e4 07       	cpc	r30, r20
    14aa:	f5 07       	cpc	r31, r21
    14ac:	98 f0       	brcs	.+38     	; 0x14d4 <__fp_cmp+0x46>
    14ae:	62 1b       	sub	r22, r18
    14b0:	73 0b       	sbc	r23, r19
    14b2:	84 0b       	sbc	r24, r20
    14b4:	95 0b       	sbc	r25, r21
    14b6:	39 f4       	brne	.+14     	; 0x14c6 <__fp_cmp+0x38>
    14b8:	0a 26       	eor	r0, r26
    14ba:	61 f0       	breq	.+24     	; 0x14d4 <__fp_cmp+0x46>
    14bc:	23 2b       	or	r18, r19
    14be:	24 2b       	or	r18, r20
    14c0:	25 2b       	or	r18, r21
    14c2:	21 f4       	brne	.+8      	; 0x14cc <__fp_cmp+0x3e>
    14c4:	08 95       	ret
    14c6:	0a 26       	eor	r0, r26
    14c8:	09 f4       	brne	.+2      	; 0x14cc <__fp_cmp+0x3e>
    14ca:	a1 40       	sbci	r26, 0x01	; 1
    14cc:	a6 95       	lsr	r26
    14ce:	8f ef       	ldi	r24, 0xFF	; 255
    14d0:	81 1d       	adc	r24, r1
    14d2:	81 1d       	adc	r24, r1
    14d4:	08 95       	ret

000014d6 <__fp_inf>:
    14d6:	97 f9       	bld	r25, 7
    14d8:	9f 67       	ori	r25, 0x7F	; 127
    14da:	80 e8       	ldi	r24, 0x80	; 128
    14dc:	70 e0       	ldi	r23, 0x00	; 0
    14de:	60 e0       	ldi	r22, 0x00	; 0
    14e0:	08 95       	ret

000014e2 <__fp_nan>:
    14e2:	9f ef       	ldi	r25, 0xFF	; 255
    14e4:	80 ec       	ldi	r24, 0xC0	; 192
    14e6:	08 95       	ret

000014e8 <__fp_pscA>:
    14e8:	00 24       	eor	r0, r0
    14ea:	0a 94       	dec	r0
    14ec:	16 16       	cp	r1, r22
    14ee:	17 06       	cpc	r1, r23
    14f0:	18 06       	cpc	r1, r24
    14f2:	09 06       	cpc	r0, r25
    14f4:	08 95       	ret

000014f6 <__fp_pscB>:
    14f6:	00 24       	eor	r0, r0
    14f8:	0a 94       	dec	r0
    14fa:	12 16       	cp	r1, r18
    14fc:	13 06       	cpc	r1, r19
    14fe:	14 06       	cpc	r1, r20
    1500:	05 06       	cpc	r0, r21
    1502:	08 95       	ret

00001504 <__fp_round>:
    1504:	09 2e       	mov	r0, r25
    1506:	03 94       	inc	r0
    1508:	00 0c       	add	r0, r0
    150a:	11 f4       	brne	.+4      	; 0x1510 <__fp_round+0xc>
    150c:	88 23       	and	r24, r24
    150e:	52 f0       	brmi	.+20     	; 0x1524 <__fp_round+0x20>
    1510:	bb 0f       	add	r27, r27
    1512:	40 f4       	brcc	.+16     	; 0x1524 <__fp_round+0x20>
    1514:	bf 2b       	or	r27, r31
    1516:	11 f4       	brne	.+4      	; 0x151c <__fp_round+0x18>
    1518:	60 ff       	sbrs	r22, 0
    151a:	04 c0       	rjmp	.+8      	; 0x1524 <__fp_round+0x20>
    151c:	6f 5f       	subi	r22, 0xFF	; 255
    151e:	7f 4f       	sbci	r23, 0xFF	; 255
    1520:	8f 4f       	sbci	r24, 0xFF	; 255
    1522:	9f 4f       	sbci	r25, 0xFF	; 255
    1524:	08 95       	ret

00001526 <__fp_split3>:
    1526:	57 fd       	sbrc	r21, 7
    1528:	90 58       	subi	r25, 0x80	; 128
    152a:	44 0f       	add	r20, r20
    152c:	55 1f       	adc	r21, r21
    152e:	59 f0       	breq	.+22     	; 0x1546 <__fp_splitA+0x10>
    1530:	5f 3f       	cpi	r21, 0xFF	; 255
    1532:	71 f0       	breq	.+28     	; 0x1550 <__fp_splitA+0x1a>
    1534:	47 95       	ror	r20

00001536 <__fp_splitA>:
    1536:	88 0f       	add	r24, r24
    1538:	97 fb       	bst	r25, 7
    153a:	99 1f       	adc	r25, r25
    153c:	61 f0       	breq	.+24     	; 0x1556 <__fp_splitA+0x20>
    153e:	9f 3f       	cpi	r25, 0xFF	; 255
    1540:	79 f0       	breq	.+30     	; 0x1560 <__fp_splitA+0x2a>
    1542:	87 95       	ror	r24
    1544:	08 95       	ret
    1546:	12 16       	cp	r1, r18
    1548:	13 06       	cpc	r1, r19
    154a:	14 06       	cpc	r1, r20
    154c:	55 1f       	adc	r21, r21
    154e:	f2 cf       	rjmp	.-28     	; 0x1534 <__fp_split3+0xe>
    1550:	46 95       	lsr	r20
    1552:	f1 df       	rcall	.-30     	; 0x1536 <__fp_splitA>
    1554:	08 c0       	rjmp	.+16     	; 0x1566 <__fp_splitA+0x30>
    1556:	16 16       	cp	r1, r22
    1558:	17 06       	cpc	r1, r23
    155a:	18 06       	cpc	r1, r24
    155c:	99 1f       	adc	r25, r25
    155e:	f1 cf       	rjmp	.-30     	; 0x1542 <__fp_splitA+0xc>
    1560:	86 95       	lsr	r24
    1562:	71 05       	cpc	r23, r1
    1564:	61 05       	cpc	r22, r1
    1566:	08 94       	sec
    1568:	08 95       	ret

0000156a <__fp_zero>:
    156a:	e8 94       	clt

0000156c <__fp_szero>:
    156c:	bb 27       	eor	r27, r27
    156e:	66 27       	eor	r22, r22
    1570:	77 27       	eor	r23, r23
    1572:	cb 01       	movw	r24, r22
    1574:	97 f9       	bld	r25, 7
    1576:	08 95       	ret

00001578 <__mulsf3>:
    1578:	0e 94 cf 0a 	call	0x159e	; 0x159e <__mulsf3x>
    157c:	0c 94 82 0a 	jmp	0x1504	; 0x1504 <__fp_round>
    1580:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <__fp_pscA>
    1584:	38 f0       	brcs	.+14     	; 0x1594 <__mulsf3+0x1c>
    1586:	0e 94 7b 0a 	call	0x14f6	; 0x14f6 <__fp_pscB>
    158a:	20 f0       	brcs	.+8      	; 0x1594 <__mulsf3+0x1c>
    158c:	95 23       	and	r25, r21
    158e:	11 f0       	breq	.+4      	; 0x1594 <__mulsf3+0x1c>
    1590:	0c 94 6b 0a 	jmp	0x14d6	; 0x14d6 <__fp_inf>
    1594:	0c 94 71 0a 	jmp	0x14e2	; 0x14e2 <__fp_nan>
    1598:	11 24       	eor	r1, r1
    159a:	0c 94 b6 0a 	jmp	0x156c	; 0x156c <__fp_szero>

0000159e <__mulsf3x>:
    159e:	0e 94 93 0a 	call	0x1526	; 0x1526 <__fp_split3>
    15a2:	70 f3       	brcs	.-36     	; 0x1580 <__mulsf3+0x8>

000015a4 <__mulsf3_pse>:
    15a4:	95 9f       	mul	r25, r21
    15a6:	c1 f3       	breq	.-16     	; 0x1598 <__mulsf3+0x20>
    15a8:	95 0f       	add	r25, r21
    15aa:	50 e0       	ldi	r21, 0x00	; 0
    15ac:	55 1f       	adc	r21, r21
    15ae:	62 9f       	mul	r22, r18
    15b0:	f0 01       	movw	r30, r0
    15b2:	72 9f       	mul	r23, r18
    15b4:	bb 27       	eor	r27, r27
    15b6:	f0 0d       	add	r31, r0
    15b8:	b1 1d       	adc	r27, r1
    15ba:	63 9f       	mul	r22, r19
    15bc:	aa 27       	eor	r26, r26
    15be:	f0 0d       	add	r31, r0
    15c0:	b1 1d       	adc	r27, r1
    15c2:	aa 1f       	adc	r26, r26
    15c4:	64 9f       	mul	r22, r20
    15c6:	66 27       	eor	r22, r22
    15c8:	b0 0d       	add	r27, r0
    15ca:	a1 1d       	adc	r26, r1
    15cc:	66 1f       	adc	r22, r22
    15ce:	82 9f       	mul	r24, r18
    15d0:	22 27       	eor	r18, r18
    15d2:	b0 0d       	add	r27, r0
    15d4:	a1 1d       	adc	r26, r1
    15d6:	62 1f       	adc	r22, r18
    15d8:	73 9f       	mul	r23, r19
    15da:	b0 0d       	add	r27, r0
    15dc:	a1 1d       	adc	r26, r1
    15de:	62 1f       	adc	r22, r18
    15e0:	83 9f       	mul	r24, r19
    15e2:	a0 0d       	add	r26, r0
    15e4:	61 1d       	adc	r22, r1
    15e6:	22 1f       	adc	r18, r18
    15e8:	74 9f       	mul	r23, r20
    15ea:	33 27       	eor	r19, r19
    15ec:	a0 0d       	add	r26, r0
    15ee:	61 1d       	adc	r22, r1
    15f0:	23 1f       	adc	r18, r19
    15f2:	84 9f       	mul	r24, r20
    15f4:	60 0d       	add	r22, r0
    15f6:	21 1d       	adc	r18, r1
    15f8:	82 2f       	mov	r24, r18
    15fa:	76 2f       	mov	r23, r22
    15fc:	6a 2f       	mov	r22, r26
    15fe:	11 24       	eor	r1, r1
    1600:	9f 57       	subi	r25, 0x7F	; 127
    1602:	50 40       	sbci	r21, 0x00	; 0
    1604:	9a f0       	brmi	.+38     	; 0x162c <__mulsf3_pse+0x88>
    1606:	f1 f0       	breq	.+60     	; 0x1644 <__mulsf3_pse+0xa0>
    1608:	88 23       	and	r24, r24
    160a:	4a f0       	brmi	.+18     	; 0x161e <__mulsf3_pse+0x7a>
    160c:	ee 0f       	add	r30, r30
    160e:	ff 1f       	adc	r31, r31
    1610:	bb 1f       	adc	r27, r27
    1612:	66 1f       	adc	r22, r22
    1614:	77 1f       	adc	r23, r23
    1616:	88 1f       	adc	r24, r24
    1618:	91 50       	subi	r25, 0x01	; 1
    161a:	50 40       	sbci	r21, 0x00	; 0
    161c:	a9 f7       	brne	.-22     	; 0x1608 <__mulsf3_pse+0x64>
    161e:	9e 3f       	cpi	r25, 0xFE	; 254
    1620:	51 05       	cpc	r21, r1
    1622:	80 f0       	brcs	.+32     	; 0x1644 <__mulsf3_pse+0xa0>
    1624:	0c 94 6b 0a 	jmp	0x14d6	; 0x14d6 <__fp_inf>
    1628:	0c 94 b6 0a 	jmp	0x156c	; 0x156c <__fp_szero>
    162c:	5f 3f       	cpi	r21, 0xFF	; 255
    162e:	e4 f3       	brlt	.-8      	; 0x1628 <__mulsf3_pse+0x84>
    1630:	98 3e       	cpi	r25, 0xE8	; 232
    1632:	d4 f3       	brlt	.-12     	; 0x1628 <__mulsf3_pse+0x84>
    1634:	86 95       	lsr	r24
    1636:	77 95       	ror	r23
    1638:	67 95       	ror	r22
    163a:	b7 95       	ror	r27
    163c:	f7 95       	ror	r31
    163e:	e7 95       	ror	r30
    1640:	9f 5f       	subi	r25, 0xFF	; 255
    1642:	c1 f7       	brne	.-16     	; 0x1634 <__mulsf3_pse+0x90>
    1644:	fe 2b       	or	r31, r30
    1646:	88 0f       	add	r24, r24
    1648:	91 1d       	adc	r25, r1
    164a:	96 95       	lsr	r25
    164c:	87 95       	ror	r24
    164e:	97 f9       	bld	r25, 7
    1650:	08 95       	ret

00001652 <pow>:
    1652:	fa 01       	movw	r30, r20
    1654:	ee 0f       	add	r30, r30
    1656:	ff 1f       	adc	r31, r31
    1658:	30 96       	adiw	r30, 0x00	; 0
    165a:	21 05       	cpc	r18, r1
    165c:	31 05       	cpc	r19, r1
    165e:	a1 f1       	breq	.+104    	; 0x16c8 <pow+0x76>
    1660:	61 15       	cp	r22, r1
    1662:	71 05       	cpc	r23, r1
    1664:	61 f4       	brne	.+24     	; 0x167e <pow+0x2c>
    1666:	80 38       	cpi	r24, 0x80	; 128
    1668:	bf e3       	ldi	r27, 0x3F	; 63
    166a:	9b 07       	cpc	r25, r27
    166c:	49 f1       	breq	.+82     	; 0x16c0 <pow+0x6e>
    166e:	68 94       	set
    1670:	90 38       	cpi	r25, 0x80	; 128
    1672:	81 05       	cpc	r24, r1
    1674:	61 f0       	breq	.+24     	; 0x168e <pow+0x3c>
    1676:	80 38       	cpi	r24, 0x80	; 128
    1678:	bf ef       	ldi	r27, 0xFF	; 255
    167a:	9b 07       	cpc	r25, r27
    167c:	41 f0       	breq	.+16     	; 0x168e <pow+0x3c>
    167e:	99 23       	and	r25, r25
    1680:	4a f5       	brpl	.+82     	; 0x16d4 <pow+0x82>
    1682:	ff 3f       	cpi	r31, 0xFF	; 255
    1684:	e1 05       	cpc	r30, r1
    1686:	31 05       	cpc	r19, r1
    1688:	21 05       	cpc	r18, r1
    168a:	19 f1       	breq	.+70     	; 0x16d2 <pow+0x80>
    168c:	e8 94       	clt
    168e:	08 94       	sec
    1690:	e7 95       	ror	r30
    1692:	d9 01       	movw	r26, r18
    1694:	aa 23       	and	r26, r26
    1696:	29 f4       	brne	.+10     	; 0x16a2 <pow+0x50>
    1698:	ab 2f       	mov	r26, r27
    169a:	be 2f       	mov	r27, r30
    169c:	f8 5f       	subi	r31, 0xF8	; 248
    169e:	d0 f3       	brcs	.-12     	; 0x1694 <pow+0x42>
    16a0:	10 c0       	rjmp	.+32     	; 0x16c2 <pow+0x70>
    16a2:	ff 5f       	subi	r31, 0xFF	; 255
    16a4:	70 f4       	brcc	.+28     	; 0x16c2 <pow+0x70>
    16a6:	a6 95       	lsr	r26
    16a8:	e0 f7       	brcc	.-8      	; 0x16a2 <pow+0x50>
    16aa:	f7 39       	cpi	r31, 0x97	; 151
    16ac:	50 f0       	brcs	.+20     	; 0x16c2 <pow+0x70>
    16ae:	19 f0       	breq	.+6      	; 0x16b6 <pow+0x64>
    16b0:	ff 3a       	cpi	r31, 0xAF	; 175
    16b2:	38 f4       	brcc	.+14     	; 0x16c2 <pow+0x70>
    16b4:	9f 77       	andi	r25, 0x7F	; 127
    16b6:	9f 93       	push	r25
    16b8:	0d d0       	rcall	.+26     	; 0x16d4 <pow+0x82>
    16ba:	0f 90       	pop	r0
    16bc:	07 fc       	sbrc	r0, 7
    16be:	90 58       	subi	r25, 0x80	; 128
    16c0:	08 95       	ret
    16c2:	46 f0       	brts	.+16     	; 0x16d4 <pow+0x82>
    16c4:	0c 94 71 0a 	jmp	0x14e2	; 0x14e2 <__fp_nan>
    16c8:	60 e0       	ldi	r22, 0x00	; 0
    16ca:	70 e0       	ldi	r23, 0x00	; 0
    16cc:	80 e8       	ldi	r24, 0x80	; 128
    16ce:	9f e3       	ldi	r25, 0x3F	; 63
    16d0:	08 95       	ret
    16d2:	4f e7       	ldi	r20, 0x7F	; 127
    16d4:	9f 77       	andi	r25, 0x7F	; 127
    16d6:	5f 93       	push	r21
    16d8:	4f 93       	push	r20
    16da:	3f 93       	push	r19
    16dc:	2f 93       	push	r18
    16de:	0e 94 70 0c 	call	0x18e0	; 0x18e0 <log>
    16e2:	2f 91       	pop	r18
    16e4:	3f 91       	pop	r19
    16e6:	4f 91       	pop	r20
    16e8:	5f 91       	pop	r21
    16ea:	0e 94 bc 0a 	call	0x1578	; 0x1578 <__mulsf3>
    16ee:	0c 94 8c 0b 	jmp	0x1718	; 0x1718 <exp>

000016f2 <trunc>:
    16f2:	0e 94 0e 0c 	call	0x181c	; 0x181c <__fp_trunc>
    16f6:	30 f0       	brcs	.+12     	; 0x1704 <trunc+0x12>
    16f8:	9f 37       	cpi	r25, 0x7F	; 127
    16fa:	10 f4       	brcc	.+4      	; 0x1700 <trunc+0xe>
    16fc:	0c 94 b6 0a 	jmp	0x156c	; 0x156c <__fp_szero>
    1700:	0c 94 be 0b 	jmp	0x177c	; 0x177c <__fp_mintl>
    1704:	0c 94 d9 0b 	jmp	0x17b2	; 0x17b2 <__fp_mpack>
    1708:	29 f4       	brne	.+10     	; 0x1714 <trunc+0x22>
    170a:	16 f0       	brts	.+4      	; 0x1710 <trunc+0x1e>
    170c:	0c 94 6b 0a 	jmp	0x14d6	; 0x14d6 <__fp_inf>
    1710:	0c 94 b5 0a 	jmp	0x156a	; 0x156a <__fp_zero>
    1714:	0c 94 71 0a 	jmp	0x14e2	; 0x14e2 <__fp_nan>

00001718 <exp>:
    1718:	0e 94 9b 0a 	call	0x1536	; 0x1536 <__fp_splitA>
    171c:	a8 f3       	brcs	.-22     	; 0x1708 <trunc+0x16>
    171e:	96 38       	cpi	r25, 0x86	; 134
    1720:	a0 f7       	brcc	.-24     	; 0x170a <trunc+0x18>
    1722:	07 f8       	bld	r0, 7
    1724:	0f 92       	push	r0
    1726:	e8 94       	clt
    1728:	2b e3       	ldi	r18, 0x3B	; 59
    172a:	3a ea       	ldi	r19, 0xAA	; 170
    172c:	48 eb       	ldi	r20, 0xB8	; 184
    172e:	5f e7       	ldi	r21, 0x7F	; 127
    1730:	0e 94 d2 0a 	call	0x15a4	; 0x15a4 <__mulsf3_pse>
    1734:	0f 92       	push	r0
    1736:	0f 92       	push	r0
    1738:	0f 92       	push	r0
    173a:	4d b7       	in	r20, 0x3d	; 61
    173c:	5e b7       	in	r21, 0x3e	; 62
    173e:	0f 92       	push	r0
    1740:	0e 94 b8 0c 	call	0x1970	; 0x1970 <modf>
    1744:	ec ea       	ldi	r30, 0xAC	; 172
    1746:	f0 e0       	ldi	r31, 0x00	; 0
    1748:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <__fp_powser>
    174c:	4f 91       	pop	r20
    174e:	5f 91       	pop	r21
    1750:	ef 91       	pop	r30
    1752:	ff 91       	pop	r31
    1754:	e5 95       	asr	r30
    1756:	ee 1f       	adc	r30, r30
    1758:	ff 1f       	adc	r31, r31
    175a:	49 f0       	breq	.+18     	; 0x176e <exp+0x56>
    175c:	fe 57       	subi	r31, 0x7E	; 126
    175e:	e0 68       	ori	r30, 0x80	; 128
    1760:	44 27       	eor	r20, r20
    1762:	ee 0f       	add	r30, r30
    1764:	44 1f       	adc	r20, r20
    1766:	fa 95       	dec	r31
    1768:	e1 f7       	brne	.-8      	; 0x1762 <exp+0x4a>
    176a:	41 95       	neg	r20
    176c:	55 0b       	sbc	r21, r21
    176e:	0e 94 32 0c 	call	0x1864	; 0x1864 <ldexp>
    1772:	0f 90       	pop	r0
    1774:	07 fe       	sbrs	r0, 7
    1776:	0c 94 26 0c 	jmp	0x184c	; 0x184c <inverse>
    177a:	08 95       	ret

0000177c <__fp_mintl>:
    177c:	88 23       	and	r24, r24
    177e:	71 f4       	brne	.+28     	; 0x179c <__fp_mintl+0x20>
    1780:	77 23       	and	r23, r23
    1782:	21 f0       	breq	.+8      	; 0x178c <__fp_mintl+0x10>
    1784:	98 50       	subi	r25, 0x08	; 8
    1786:	87 2b       	or	r24, r23
    1788:	76 2f       	mov	r23, r22
    178a:	07 c0       	rjmp	.+14     	; 0x179a <__fp_mintl+0x1e>
    178c:	66 23       	and	r22, r22
    178e:	11 f4       	brne	.+4      	; 0x1794 <__fp_mintl+0x18>
    1790:	99 27       	eor	r25, r25
    1792:	0d c0       	rjmp	.+26     	; 0x17ae <__fp_mintl+0x32>
    1794:	90 51       	subi	r25, 0x10	; 16
    1796:	86 2b       	or	r24, r22
    1798:	70 e0       	ldi	r23, 0x00	; 0
    179a:	60 e0       	ldi	r22, 0x00	; 0
    179c:	2a f0       	brmi	.+10     	; 0x17a8 <__fp_mintl+0x2c>
    179e:	9a 95       	dec	r25
    17a0:	66 0f       	add	r22, r22
    17a2:	77 1f       	adc	r23, r23
    17a4:	88 1f       	adc	r24, r24
    17a6:	da f7       	brpl	.-10     	; 0x179e <__fp_mintl+0x22>
    17a8:	88 0f       	add	r24, r24
    17aa:	96 95       	lsr	r25
    17ac:	87 95       	ror	r24
    17ae:	97 f9       	bld	r25, 7
    17b0:	08 95       	ret

000017b2 <__fp_mpack>:
    17b2:	9f 3f       	cpi	r25, 0xFF	; 255
    17b4:	31 f0       	breq	.+12     	; 0x17c2 <__fp_mpack_finite+0xc>

000017b6 <__fp_mpack_finite>:
    17b6:	91 50       	subi	r25, 0x01	; 1
    17b8:	20 f4       	brcc	.+8      	; 0x17c2 <__fp_mpack_finite+0xc>
    17ba:	87 95       	ror	r24
    17bc:	77 95       	ror	r23
    17be:	67 95       	ror	r22
    17c0:	b7 95       	ror	r27
    17c2:	88 0f       	add	r24, r24
    17c4:	91 1d       	adc	r25, r1
    17c6:	96 95       	lsr	r25
    17c8:	87 95       	ror	r24
    17ca:	97 f9       	bld	r25, 7
    17cc:	08 95       	ret

000017ce <__fp_powser>:
    17ce:	df 93       	push	r29
    17d0:	cf 93       	push	r28
    17d2:	1f 93       	push	r17
    17d4:	0f 93       	push	r16
    17d6:	ff 92       	push	r15
    17d8:	ef 92       	push	r14
    17da:	df 92       	push	r13
    17dc:	7b 01       	movw	r14, r22
    17de:	8c 01       	movw	r16, r24
    17e0:	68 94       	set
    17e2:	06 c0       	rjmp	.+12     	; 0x17f0 <__fp_powser+0x22>
    17e4:	da 2e       	mov	r13, r26
    17e6:	ef 01       	movw	r28, r30
    17e8:	0e 94 cf 0a 	call	0x159e	; 0x159e <__mulsf3x>
    17ec:	fe 01       	movw	r30, r28
    17ee:	e8 94       	clt
    17f0:	a5 91       	lpm	r26, Z+
    17f2:	25 91       	lpm	r18, Z+
    17f4:	35 91       	lpm	r19, Z+
    17f6:	45 91       	lpm	r20, Z+
    17f8:	55 91       	lpm	r21, Z+
    17fa:	a6 f3       	brts	.-24     	; 0x17e4 <__fp_powser+0x16>
    17fc:	ef 01       	movw	r28, r30
    17fe:	0e 94 08 09 	call	0x1210	; 0x1210 <__addsf3x>
    1802:	fe 01       	movw	r30, r28
    1804:	97 01       	movw	r18, r14
    1806:	a8 01       	movw	r20, r16
    1808:	da 94       	dec	r13
    180a:	69 f7       	brne	.-38     	; 0x17e6 <__fp_powser+0x18>
    180c:	df 90       	pop	r13
    180e:	ef 90       	pop	r14
    1810:	ff 90       	pop	r15
    1812:	0f 91       	pop	r16
    1814:	1f 91       	pop	r17
    1816:	cf 91       	pop	r28
    1818:	df 91       	pop	r29
    181a:	08 95       	ret

0000181c <__fp_trunc>:
    181c:	0e 94 9b 0a 	call	0x1536	; 0x1536 <__fp_splitA>
    1820:	a0 f0       	brcs	.+40     	; 0x184a <__fp_trunc+0x2e>
    1822:	be e7       	ldi	r27, 0x7E	; 126
    1824:	b9 17       	cp	r27, r25
    1826:	88 f4       	brcc	.+34     	; 0x184a <__fp_trunc+0x2e>
    1828:	bb 27       	eor	r27, r27
    182a:	9f 38       	cpi	r25, 0x8F	; 143
    182c:	60 f4       	brcc	.+24     	; 0x1846 <__fp_trunc+0x2a>
    182e:	16 16       	cp	r1, r22
    1830:	b1 1d       	adc	r27, r1
    1832:	67 2f       	mov	r22, r23
    1834:	78 2f       	mov	r23, r24
    1836:	88 27       	eor	r24, r24
    1838:	98 5f       	subi	r25, 0xF8	; 248
    183a:	f7 cf       	rjmp	.-18     	; 0x182a <__fp_trunc+0xe>
    183c:	86 95       	lsr	r24
    183e:	77 95       	ror	r23
    1840:	67 95       	ror	r22
    1842:	b1 1d       	adc	r27, r1
    1844:	93 95       	inc	r25
    1846:	96 39       	cpi	r25, 0x96	; 150
    1848:	c8 f3       	brcs	.-14     	; 0x183c <__fp_trunc+0x20>
    184a:	08 95       	ret

0000184c <inverse>:
    184c:	9b 01       	movw	r18, r22
    184e:	ac 01       	movw	r20, r24
    1850:	60 e0       	ldi	r22, 0x00	; 0
    1852:	70 e0       	ldi	r23, 0x00	; 0
    1854:	80 e8       	ldi	r24, 0x80	; 128
    1856:	9f e3       	ldi	r25, 0x3F	; 63
    1858:	0c 94 62 09 	jmp	0x12c4	; 0x12c4 <__divsf3>
    185c:	0c 94 6b 0a 	jmp	0x14d6	; 0x14d6 <__fp_inf>
    1860:	0c 94 d9 0b 	jmp	0x17b2	; 0x17b2 <__fp_mpack>

00001864 <ldexp>:
    1864:	0e 94 9b 0a 	call	0x1536	; 0x1536 <__fp_splitA>
    1868:	d8 f3       	brcs	.-10     	; 0x1860 <inverse+0x14>
    186a:	99 23       	and	r25, r25
    186c:	c9 f3       	breq	.-14     	; 0x1860 <inverse+0x14>
    186e:	94 0f       	add	r25, r20
    1870:	51 1d       	adc	r21, r1
    1872:	a3 f3       	brvs	.-24     	; 0x185c <inverse+0x10>
    1874:	91 50       	subi	r25, 0x01	; 1
    1876:	50 40       	sbci	r21, 0x00	; 0
    1878:	94 f0       	brlt	.+36     	; 0x189e <ldexp+0x3a>
    187a:	59 f0       	breq	.+22     	; 0x1892 <ldexp+0x2e>
    187c:	88 23       	and	r24, r24
    187e:	32 f0       	brmi	.+12     	; 0x188c <ldexp+0x28>
    1880:	66 0f       	add	r22, r22
    1882:	77 1f       	adc	r23, r23
    1884:	88 1f       	adc	r24, r24
    1886:	91 50       	subi	r25, 0x01	; 1
    1888:	50 40       	sbci	r21, 0x00	; 0
    188a:	c1 f7       	brne	.-16     	; 0x187c <ldexp+0x18>
    188c:	9e 3f       	cpi	r25, 0xFE	; 254
    188e:	51 05       	cpc	r21, r1
    1890:	2c f7       	brge	.-54     	; 0x185c <inverse+0x10>
    1892:	88 0f       	add	r24, r24
    1894:	91 1d       	adc	r25, r1
    1896:	96 95       	lsr	r25
    1898:	87 95       	ror	r24
    189a:	97 f9       	bld	r25, 7
    189c:	08 95       	ret
    189e:	5f 3f       	cpi	r21, 0xFF	; 255
    18a0:	ac f0       	brlt	.+42     	; 0x18cc <ldexp+0x68>
    18a2:	98 3e       	cpi	r25, 0xE8	; 232
    18a4:	9c f0       	brlt	.+38     	; 0x18cc <ldexp+0x68>
    18a6:	bb 27       	eor	r27, r27
    18a8:	86 95       	lsr	r24
    18aa:	77 95       	ror	r23
    18ac:	67 95       	ror	r22
    18ae:	b7 95       	ror	r27
    18b0:	08 f4       	brcc	.+2      	; 0x18b4 <ldexp+0x50>
    18b2:	b1 60       	ori	r27, 0x01	; 1
    18b4:	93 95       	inc	r25
    18b6:	c1 f7       	brne	.-16     	; 0x18a8 <ldexp+0x44>
    18b8:	bb 0f       	add	r27, r27
    18ba:	58 f7       	brcc	.-42     	; 0x1892 <ldexp+0x2e>
    18bc:	11 f4       	brne	.+4      	; 0x18c2 <ldexp+0x5e>
    18be:	60 ff       	sbrs	r22, 0
    18c0:	e8 cf       	rjmp	.-48     	; 0x1892 <ldexp+0x2e>
    18c2:	6f 5f       	subi	r22, 0xFF	; 255
    18c4:	7f 4f       	sbci	r23, 0xFF	; 255
    18c6:	8f 4f       	sbci	r24, 0xFF	; 255
    18c8:	9f 4f       	sbci	r25, 0xFF	; 255
    18ca:	e3 cf       	rjmp	.-58     	; 0x1892 <ldexp+0x2e>
    18cc:	0c 94 b6 0a 	jmp	0x156c	; 0x156c <__fp_szero>
    18d0:	16 f0       	brts	.+4      	; 0x18d6 <ldexp+0x72>
    18d2:	0c 94 d9 0b 	jmp	0x17b2	; 0x17b2 <__fp_mpack>
    18d6:	0c 94 71 0a 	jmp	0x14e2	; 0x14e2 <__fp_nan>
    18da:	68 94       	set
    18dc:	0c 94 6b 0a 	jmp	0x14d6	; 0x14d6 <__fp_inf>

000018e0 <log>:
    18e0:	0e 94 9b 0a 	call	0x1536	; 0x1536 <__fp_splitA>
    18e4:	a8 f3       	brcs	.-22     	; 0x18d0 <ldexp+0x6c>
    18e6:	99 23       	and	r25, r25
    18e8:	c1 f3       	breq	.-16     	; 0x18da <ldexp+0x76>
    18ea:	ae f3       	brts	.-22     	; 0x18d6 <ldexp+0x72>
    18ec:	df 93       	push	r29
    18ee:	cf 93       	push	r28
    18f0:	1f 93       	push	r17
    18f2:	0f 93       	push	r16
    18f4:	ff 92       	push	r15
    18f6:	c9 2f       	mov	r28, r25
    18f8:	dd 27       	eor	r29, r29
    18fa:	88 23       	and	r24, r24
    18fc:	2a f0       	brmi	.+10     	; 0x1908 <log+0x28>
    18fe:	21 97       	sbiw	r28, 0x01	; 1
    1900:	66 0f       	add	r22, r22
    1902:	77 1f       	adc	r23, r23
    1904:	88 1f       	adc	r24, r24
    1906:	da f7       	brpl	.-10     	; 0x18fe <log+0x1e>
    1908:	20 e0       	ldi	r18, 0x00	; 0
    190a:	30 e0       	ldi	r19, 0x00	; 0
    190c:	40 e8       	ldi	r20, 0x80	; 128
    190e:	5f eb       	ldi	r21, 0xBF	; 191
    1910:	9f e3       	ldi	r25, 0x3F	; 63
    1912:	88 39       	cpi	r24, 0x98	; 152
    1914:	20 f0       	brcs	.+8      	; 0x191e <log+0x3e>
    1916:	80 3e       	cpi	r24, 0xE0	; 224
    1918:	38 f0       	brcs	.+14     	; 0x1928 <log+0x48>
    191a:	21 96       	adiw	r28, 0x01	; 1
    191c:	8f 77       	andi	r24, 0x7F	; 127
    191e:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <__addsf3>
    1922:	e4 ed       	ldi	r30, 0xD4	; 212
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	04 c0       	rjmp	.+8      	; 0x1930 <log+0x50>
    1928:	0e 94 f1 08 	call	0x11e2	; 0x11e2 <__addsf3>
    192c:	e1 e0       	ldi	r30, 0x01	; 1
    192e:	f1 e0       	ldi	r31, 0x01	; 1
    1930:	0e 94 e7 0b 	call	0x17ce	; 0x17ce <__fp_powser>
    1934:	8b 01       	movw	r16, r22
    1936:	be 01       	movw	r22, r28
    1938:	ec 01       	movw	r28, r24
    193a:	fb 2e       	mov	r15, r27
    193c:	6f 57       	subi	r22, 0x7F	; 127
    193e:	71 09       	sbc	r23, r1
    1940:	75 95       	asr	r23
    1942:	77 1f       	adc	r23, r23
    1944:	88 0b       	sbc	r24, r24
    1946:	99 0b       	sbc	r25, r25
    1948:	0e 94 0c 0a 	call	0x1418	; 0x1418 <__floatsisf>
    194c:	28 e1       	ldi	r18, 0x18	; 24
    194e:	32 e7       	ldi	r19, 0x72	; 114
    1950:	41 e3       	ldi	r20, 0x31	; 49
    1952:	5f e3       	ldi	r21, 0x3F	; 63
    1954:	0e 94 cf 0a 	call	0x159e	; 0x159e <__mulsf3x>
    1958:	af 2d       	mov	r26, r15
    195a:	98 01       	movw	r18, r16
    195c:	ae 01       	movw	r20, r28
    195e:	ff 90       	pop	r15
    1960:	0f 91       	pop	r16
    1962:	1f 91       	pop	r17
    1964:	cf 91       	pop	r28
    1966:	df 91       	pop	r29
    1968:	0e 94 08 09 	call	0x1210	; 0x1210 <__addsf3x>
    196c:	0c 94 82 0a 	jmp	0x1504	; 0x1504 <__fp_round>

00001970 <modf>:
    1970:	fa 01       	movw	r30, r20
    1972:	dc 01       	movw	r26, r24
    1974:	aa 0f       	add	r26, r26
    1976:	bb 1f       	adc	r27, r27
    1978:	9b 01       	movw	r18, r22
    197a:	ac 01       	movw	r20, r24
    197c:	bf 57       	subi	r27, 0x7F	; 127
    197e:	28 f4       	brcc	.+10     	; 0x198a <modf+0x1a>
    1980:	22 27       	eor	r18, r18
    1982:	33 27       	eor	r19, r19
    1984:	44 27       	eor	r20, r20
    1986:	50 78       	andi	r21, 0x80	; 128
    1988:	20 c0       	rjmp	.+64     	; 0x19ca <modf+0x5a>
    198a:	b7 51       	subi	r27, 0x17	; 23
    198c:	90 f4       	brcc	.+36     	; 0x19b2 <modf+0x42>
    198e:	ab 2f       	mov	r26, r27
    1990:	00 24       	eor	r0, r0
    1992:	46 95       	lsr	r20
    1994:	37 95       	ror	r19
    1996:	27 95       	ror	r18
    1998:	01 1c       	adc	r0, r1
    199a:	a3 95       	inc	r26
    199c:	d2 f3       	brmi	.-12     	; 0x1992 <modf+0x22>
    199e:	00 20       	and	r0, r0
    19a0:	71 f0       	breq	.+28     	; 0x19be <modf+0x4e>
    19a2:	22 0f       	add	r18, r18
    19a4:	33 1f       	adc	r19, r19
    19a6:	44 1f       	adc	r20, r20
    19a8:	b3 95       	inc	r27
    19aa:	da f3       	brmi	.-10     	; 0x19a2 <modf+0x32>
    19ac:	0e d0       	rcall	.+28     	; 0x19ca <modf+0x5a>
    19ae:	0c 94 f0 08 	jmp	0x11e0	; 0x11e0 <__subsf3>
    19b2:	61 30       	cpi	r22, 0x01	; 1
    19b4:	71 05       	cpc	r23, r1
    19b6:	a0 e8       	ldi	r26, 0x80	; 128
    19b8:	8a 07       	cpc	r24, r26
    19ba:	b9 46       	sbci	r27, 0x69	; 105
    19bc:	30 f4       	brcc	.+12     	; 0x19ca <modf+0x5a>
    19be:	9b 01       	movw	r18, r22
    19c0:	ac 01       	movw	r20, r24
    19c2:	66 27       	eor	r22, r22
    19c4:	77 27       	eor	r23, r23
    19c6:	88 27       	eor	r24, r24
    19c8:	90 78       	andi	r25, 0x80	; 128
    19ca:	30 96       	adiw	r30, 0x00	; 0
    19cc:	21 f0       	breq	.+8      	; 0x19d6 <modf+0x66>
    19ce:	20 83       	st	Z, r18
    19d0:	31 83       	std	Z+1, r19	; 0x01
    19d2:	42 83       	std	Z+2, r20	; 0x02
    19d4:	53 83       	std	Z+3, r21	; 0x03
    19d6:	08 95       	ret

000019d8 <__udivmodhi4>:
    19d8:	aa 1b       	sub	r26, r26
    19da:	bb 1b       	sub	r27, r27
    19dc:	51 e1       	ldi	r21, 0x11	; 17
    19de:	07 c0       	rjmp	.+14     	; 0x19ee <__udivmodhi4_ep>

000019e0 <__udivmodhi4_loop>:
    19e0:	aa 1f       	adc	r26, r26
    19e2:	bb 1f       	adc	r27, r27
    19e4:	a6 17       	cp	r26, r22
    19e6:	b7 07       	cpc	r27, r23
    19e8:	10 f0       	brcs	.+4      	; 0x19ee <__udivmodhi4_ep>
    19ea:	a6 1b       	sub	r26, r22
    19ec:	b7 0b       	sbc	r27, r23

000019ee <__udivmodhi4_ep>:
    19ee:	88 1f       	adc	r24, r24
    19f0:	99 1f       	adc	r25, r25
    19f2:	5a 95       	dec	r21
    19f4:	a9 f7       	brne	.-22     	; 0x19e0 <__udivmodhi4_loop>
    19f6:	80 95       	com	r24
    19f8:	90 95       	com	r25
    19fa:	bc 01       	movw	r22, r24
    19fc:	cd 01       	movw	r24, r26
    19fe:	08 95       	ret

00001a00 <__udivmodsi4>:
    1a00:	a1 e2       	ldi	r26, 0x21	; 33
    1a02:	1a 2e       	mov	r1, r26
    1a04:	aa 1b       	sub	r26, r26
    1a06:	bb 1b       	sub	r27, r27
    1a08:	fd 01       	movw	r30, r26
    1a0a:	0d c0       	rjmp	.+26     	; 0x1a26 <__udivmodsi4_ep>

00001a0c <__udivmodsi4_loop>:
    1a0c:	aa 1f       	adc	r26, r26
    1a0e:	bb 1f       	adc	r27, r27
    1a10:	ee 1f       	adc	r30, r30
    1a12:	ff 1f       	adc	r31, r31
    1a14:	a2 17       	cp	r26, r18
    1a16:	b3 07       	cpc	r27, r19
    1a18:	e4 07       	cpc	r30, r20
    1a1a:	f5 07       	cpc	r31, r21
    1a1c:	20 f0       	brcs	.+8      	; 0x1a26 <__udivmodsi4_ep>
    1a1e:	a2 1b       	sub	r26, r18
    1a20:	b3 0b       	sbc	r27, r19
    1a22:	e4 0b       	sbc	r30, r20
    1a24:	f5 0b       	sbc	r31, r21

00001a26 <__udivmodsi4_ep>:
    1a26:	66 1f       	adc	r22, r22
    1a28:	77 1f       	adc	r23, r23
    1a2a:	88 1f       	adc	r24, r24
    1a2c:	99 1f       	adc	r25, r25
    1a2e:	1a 94       	dec	r1
    1a30:	69 f7       	brne	.-38     	; 0x1a0c <__udivmodsi4_loop>
    1a32:	60 95       	com	r22
    1a34:	70 95       	com	r23
    1a36:	80 95       	com	r24
    1a38:	90 95       	com	r25
    1a3a:	9b 01       	movw	r18, r22
    1a3c:	ac 01       	movw	r20, r24
    1a3e:	bd 01       	movw	r22, r26
    1a40:	cf 01       	movw	r24, r30
    1a42:	08 95       	ret

00001a44 <__umoddi3>:
    1a44:	68 94       	set
    1a46:	01 c0       	rjmp	.+2      	; 0x1a4a <__udivdi3_umoddi3>

00001a48 <__udivdi3>:
    1a48:	e8 94       	clt

00001a4a <__udivdi3_umoddi3>:
    1a4a:	8f 92       	push	r8
    1a4c:	9f 92       	push	r9
    1a4e:	cf 93       	push	r28
    1a50:	df 93       	push	r29
    1a52:	0e 94 30 0d 	call	0x1a60	; 0x1a60 <__udivmod64>
    1a56:	df 91       	pop	r29
    1a58:	cf 91       	pop	r28
    1a5a:	9f 90       	pop	r9
    1a5c:	8f 90       	pop	r8
    1a5e:	08 95       	ret

00001a60 <__udivmod64>:
    1a60:	88 24       	eor	r8, r8
    1a62:	99 24       	eor	r9, r9
    1a64:	f4 01       	movw	r30, r8
    1a66:	e4 01       	movw	r28, r8
    1a68:	b0 e4       	ldi	r27, 0x40	; 64
    1a6a:	9f 93       	push	r25
    1a6c:	aa 27       	eor	r26, r26
    1a6e:	9a 15       	cp	r25, r10
    1a70:	8b 04       	cpc	r8, r11
    1a72:	9c 04       	cpc	r9, r12
    1a74:	ed 05       	cpc	r30, r13
    1a76:	fe 05       	cpc	r31, r14
    1a78:	cf 05       	cpc	r28, r15
    1a7a:	d0 07       	cpc	r29, r16
    1a7c:	a1 07       	cpc	r26, r17
    1a7e:	98 f4       	brcc	.+38     	; 0x1aa6 <__udivmod64+0x46>
    1a80:	ad 2f       	mov	r26, r29
    1a82:	dc 2f       	mov	r29, r28
    1a84:	cf 2f       	mov	r28, r31
    1a86:	fe 2f       	mov	r31, r30
    1a88:	e9 2d       	mov	r30, r9
    1a8a:	98 2c       	mov	r9, r8
    1a8c:	89 2e       	mov	r8, r25
    1a8e:	98 2f       	mov	r25, r24
    1a90:	87 2f       	mov	r24, r23
    1a92:	76 2f       	mov	r23, r22
    1a94:	65 2f       	mov	r22, r21
    1a96:	54 2f       	mov	r21, r20
    1a98:	43 2f       	mov	r20, r19
    1a9a:	32 2f       	mov	r19, r18
    1a9c:	22 27       	eor	r18, r18
    1a9e:	b8 50       	subi	r27, 0x08	; 8
    1aa0:	31 f7       	brne	.-52     	; 0x1a6e <__udivmod64+0xe>
    1aa2:	bf 91       	pop	r27
    1aa4:	27 c0       	rjmp	.+78     	; 0x1af4 <__udivmod64+0x94>
    1aa6:	1b 2e       	mov	r1, r27
    1aa8:	bf 91       	pop	r27
    1aaa:	bb 27       	eor	r27, r27
    1aac:	22 0f       	add	r18, r18
    1aae:	33 1f       	adc	r19, r19
    1ab0:	44 1f       	adc	r20, r20
    1ab2:	55 1f       	adc	r21, r21
    1ab4:	66 1f       	adc	r22, r22
    1ab6:	77 1f       	adc	r23, r23
    1ab8:	88 1f       	adc	r24, r24
    1aba:	99 1f       	adc	r25, r25
    1abc:	88 1c       	adc	r8, r8
    1abe:	99 1c       	adc	r9, r9
    1ac0:	ee 1f       	adc	r30, r30
    1ac2:	ff 1f       	adc	r31, r31
    1ac4:	cc 1f       	adc	r28, r28
    1ac6:	dd 1f       	adc	r29, r29
    1ac8:	aa 1f       	adc	r26, r26
    1aca:	bb 1f       	adc	r27, r27
    1acc:	8a 14       	cp	r8, r10
    1ace:	9b 04       	cpc	r9, r11
    1ad0:	ec 05       	cpc	r30, r12
    1ad2:	fd 05       	cpc	r31, r13
    1ad4:	ce 05       	cpc	r28, r14
    1ad6:	df 05       	cpc	r29, r15
    1ad8:	a0 07       	cpc	r26, r16
    1ada:	b1 07       	cpc	r27, r17
    1adc:	48 f0       	brcs	.+18     	; 0x1af0 <__udivmod64+0x90>
    1ade:	8a 18       	sub	r8, r10
    1ae0:	9b 08       	sbc	r9, r11
    1ae2:	ec 09       	sbc	r30, r12
    1ae4:	fd 09       	sbc	r31, r13
    1ae6:	ce 09       	sbc	r28, r14
    1ae8:	df 09       	sbc	r29, r15
    1aea:	a0 0b       	sbc	r26, r16
    1aec:	b1 0b       	sbc	r27, r17
    1aee:	21 60       	ori	r18, 0x01	; 1
    1af0:	1a 94       	dec	r1
    1af2:	e1 f6       	brne	.-72     	; 0x1aac <__udivmod64+0x4c>
    1af4:	2e f4       	brtc	.+10     	; 0x1b00 <__udivmod64+0xa0>
    1af6:	94 01       	movw	r18, r8
    1af8:	af 01       	movw	r20, r30
    1afa:	be 01       	movw	r22, r28
    1afc:	cd 01       	movw	r24, r26
    1afe:	00 0c       	add	r0, r0
    1b00:	08 95       	ret

00001b02 <__adddi3>:
    1b02:	2a 0d       	add	r18, r10
    1b04:	3b 1d       	adc	r19, r11
    1b06:	4c 1d       	adc	r20, r12
    1b08:	5d 1d       	adc	r21, r13
    1b0a:	6e 1d       	adc	r22, r14
    1b0c:	7f 1d       	adc	r23, r15
    1b0e:	80 1f       	adc	r24, r16
    1b10:	91 1f       	adc	r25, r17
    1b12:	08 95       	ret

00001b14 <__adddi3_s8>:
    1b14:	00 24       	eor	r0, r0
    1b16:	a7 fd       	sbrc	r26, 7
    1b18:	00 94       	com	r0
    1b1a:	2a 0f       	add	r18, r26
    1b1c:	30 1d       	adc	r19, r0
    1b1e:	40 1d       	adc	r20, r0
    1b20:	50 1d       	adc	r21, r0
    1b22:	60 1d       	adc	r22, r0
    1b24:	70 1d       	adc	r23, r0
    1b26:	80 1d       	adc	r24, r0
    1b28:	90 1d       	adc	r25, r0
    1b2a:	08 95       	ret

00001b2c <__itoa_ncheck>:
    1b2c:	bb 27       	eor	r27, r27
    1b2e:	4a 30       	cpi	r20, 0x0A	; 10
    1b30:	31 f4       	brne	.+12     	; 0x1b3e <__itoa_ncheck+0x12>
    1b32:	99 23       	and	r25, r25
    1b34:	22 f4       	brpl	.+8      	; 0x1b3e <__itoa_ncheck+0x12>
    1b36:	bd e2       	ldi	r27, 0x2D	; 45
    1b38:	90 95       	com	r25
    1b3a:	81 95       	neg	r24
    1b3c:	9f 4f       	sbci	r25, 0xFF	; 255
    1b3e:	0c 94 a2 0d 	jmp	0x1b44	; 0x1b44 <__utoa_common>

00001b42 <__utoa_ncheck>:
    1b42:	bb 27       	eor	r27, r27

00001b44 <__utoa_common>:
    1b44:	fb 01       	movw	r30, r22
    1b46:	55 27       	eor	r21, r21
    1b48:	aa 27       	eor	r26, r26
    1b4a:	88 0f       	add	r24, r24
    1b4c:	99 1f       	adc	r25, r25
    1b4e:	aa 1f       	adc	r26, r26
    1b50:	a4 17       	cp	r26, r20
    1b52:	10 f0       	brcs	.+4      	; 0x1b58 <__utoa_common+0x14>
    1b54:	a4 1b       	sub	r26, r20
    1b56:	83 95       	inc	r24
    1b58:	50 51       	subi	r21, 0x10	; 16
    1b5a:	b9 f7       	brne	.-18     	; 0x1b4a <__utoa_common+0x6>
    1b5c:	a0 5d       	subi	r26, 0xD0	; 208
    1b5e:	aa 33       	cpi	r26, 0x3A	; 58
    1b60:	08 f0       	brcs	.+2      	; 0x1b64 <__utoa_common+0x20>
    1b62:	a9 5d       	subi	r26, 0xD9	; 217
    1b64:	a1 93       	st	Z+, r26
    1b66:	00 97       	sbiw	r24, 0x00	; 0
    1b68:	79 f7       	brne	.-34     	; 0x1b48 <__utoa_common+0x4>
    1b6a:	b1 11       	cpse	r27, r1
    1b6c:	b1 93       	st	Z+, r27
    1b6e:	11 92       	st	Z+, r1
    1b70:	cb 01       	movw	r24, r22
    1b72:	0c 94 c6 0f 	jmp	0x1f8c	; 0x1f8c <strrev>

00001b76 <sprintf>:
    1b76:	ae e0       	ldi	r26, 0x0E	; 14
    1b78:	b0 e0       	ldi	r27, 0x00	; 0
    1b7a:	e1 ec       	ldi	r30, 0xC1	; 193
    1b7c:	fd e0       	ldi	r31, 0x0D	; 13
    1b7e:	0c 94 7a 10 	jmp	0x20f4	; 0x20f4 <__prologue_saves__+0x1c>
    1b82:	0d 89       	ldd	r16, Y+21	; 0x15
    1b84:	1e 89       	ldd	r17, Y+22	; 0x16
    1b86:	86 e0       	ldi	r24, 0x06	; 6
    1b88:	8c 83       	std	Y+4, r24	; 0x04
    1b8a:	09 83       	std	Y+1, r16	; 0x01
    1b8c:	1a 83       	std	Y+2, r17	; 0x02
    1b8e:	8f ef       	ldi	r24, 0xFF	; 255
    1b90:	9f e7       	ldi	r25, 0x7F	; 127
    1b92:	8d 83       	std	Y+5, r24	; 0x05
    1b94:	9e 83       	std	Y+6, r25	; 0x06
    1b96:	ae 01       	movw	r20, r28
    1b98:	47 5e       	subi	r20, 0xE7	; 231
    1b9a:	5f 4f       	sbci	r21, 0xFF	; 255
    1b9c:	6f 89       	ldd	r22, Y+23	; 0x17
    1b9e:	78 8d       	ldd	r23, Y+24	; 0x18
    1ba0:	ce 01       	movw	r24, r28
    1ba2:	01 96       	adiw	r24, 0x01	; 1
    1ba4:	0e 94 de 0d 	call	0x1bbc	; 0x1bbc <vfprintf>
    1ba8:	2f 81       	ldd	r18, Y+7	; 0x07
    1baa:	38 85       	ldd	r19, Y+8	; 0x08
    1bac:	f8 01       	movw	r30, r16
    1bae:	e2 0f       	add	r30, r18
    1bb0:	f3 1f       	adc	r31, r19
    1bb2:	10 82       	st	Z, r1
    1bb4:	2e 96       	adiw	r28, 0x0e	; 14
    1bb6:	e4 e0       	ldi	r30, 0x04	; 4
    1bb8:	0c 94 93 10 	jmp	0x2126	; 0x2126 <__epilogue_restores__+0x1c>

00001bbc <vfprintf>:
    1bbc:	ac e0       	ldi	r26, 0x0C	; 12
    1bbe:	b0 e0       	ldi	r27, 0x00	; 0
    1bc0:	e4 ee       	ldi	r30, 0xE4	; 228
    1bc2:	fd e0       	ldi	r31, 0x0D	; 13
    1bc4:	0c 94 6c 10 	jmp	0x20d8	; 0x20d8 <__prologue_saves__>
    1bc8:	7c 01       	movw	r14, r24
    1bca:	6b 01       	movw	r12, r22
    1bcc:	8a 01       	movw	r16, r20
    1bce:	fc 01       	movw	r30, r24
    1bd0:	16 82       	std	Z+6, r1	; 0x06
    1bd2:	17 82       	std	Z+7, r1	; 0x07
    1bd4:	83 81       	ldd	r24, Z+3	; 0x03
    1bd6:	81 ff       	sbrs	r24, 1
    1bd8:	bd c1       	rjmp	.+890    	; 0x1f54 <vfprintf+0x398>
    1bda:	ce 01       	movw	r24, r28
    1bdc:	01 96       	adiw	r24, 0x01	; 1
    1bde:	4c 01       	movw	r8, r24
    1be0:	f7 01       	movw	r30, r14
    1be2:	93 81       	ldd	r25, Z+3	; 0x03
    1be4:	f6 01       	movw	r30, r12
    1be6:	93 fd       	sbrc	r25, 3
    1be8:	85 91       	lpm	r24, Z+
    1bea:	93 ff       	sbrs	r25, 3
    1bec:	81 91       	ld	r24, Z+
    1bee:	6f 01       	movw	r12, r30
    1bf0:	88 23       	and	r24, r24
    1bf2:	09 f4       	brne	.+2      	; 0x1bf6 <vfprintf+0x3a>
    1bf4:	ab c1       	rjmp	.+854    	; 0x1f4c <vfprintf+0x390>
    1bf6:	85 32       	cpi	r24, 0x25	; 37
    1bf8:	39 f4       	brne	.+14     	; 0x1c08 <vfprintf+0x4c>
    1bfa:	93 fd       	sbrc	r25, 3
    1bfc:	85 91       	lpm	r24, Z+
    1bfe:	93 ff       	sbrs	r25, 3
    1c00:	81 91       	ld	r24, Z+
    1c02:	6f 01       	movw	r12, r30
    1c04:	85 32       	cpi	r24, 0x25	; 37
    1c06:	29 f4       	brne	.+10     	; 0x1c12 <vfprintf+0x56>
    1c08:	b7 01       	movw	r22, r14
    1c0a:	90 e0       	ldi	r25, 0x00	; 0
    1c0c:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <fputc>
    1c10:	e7 cf       	rjmp	.-50     	; 0x1be0 <vfprintf+0x24>
    1c12:	51 2c       	mov	r5, r1
    1c14:	31 2c       	mov	r3, r1
    1c16:	20 e0       	ldi	r18, 0x00	; 0
    1c18:	20 32       	cpi	r18, 0x20	; 32
    1c1a:	a0 f4       	brcc	.+40     	; 0x1c44 <vfprintf+0x88>
    1c1c:	8b 32       	cpi	r24, 0x2B	; 43
    1c1e:	69 f0       	breq	.+26     	; 0x1c3a <vfprintf+0x7e>
    1c20:	30 f4       	brcc	.+12     	; 0x1c2e <vfprintf+0x72>
    1c22:	80 32       	cpi	r24, 0x20	; 32
    1c24:	59 f0       	breq	.+22     	; 0x1c3c <vfprintf+0x80>
    1c26:	83 32       	cpi	r24, 0x23	; 35
    1c28:	69 f4       	brne	.+26     	; 0x1c44 <vfprintf+0x88>
    1c2a:	20 61       	ori	r18, 0x10	; 16
    1c2c:	2c c0       	rjmp	.+88     	; 0x1c86 <vfprintf+0xca>
    1c2e:	8d 32       	cpi	r24, 0x2D	; 45
    1c30:	39 f0       	breq	.+14     	; 0x1c40 <vfprintf+0x84>
    1c32:	80 33       	cpi	r24, 0x30	; 48
    1c34:	39 f4       	brne	.+14     	; 0x1c44 <vfprintf+0x88>
    1c36:	21 60       	ori	r18, 0x01	; 1
    1c38:	26 c0       	rjmp	.+76     	; 0x1c86 <vfprintf+0xca>
    1c3a:	22 60       	ori	r18, 0x02	; 2
    1c3c:	24 60       	ori	r18, 0x04	; 4
    1c3e:	23 c0       	rjmp	.+70     	; 0x1c86 <vfprintf+0xca>
    1c40:	28 60       	ori	r18, 0x08	; 8
    1c42:	21 c0       	rjmp	.+66     	; 0x1c86 <vfprintf+0xca>
    1c44:	27 fd       	sbrc	r18, 7
    1c46:	27 c0       	rjmp	.+78     	; 0x1c96 <vfprintf+0xda>
    1c48:	30 ed       	ldi	r19, 0xD0	; 208
    1c4a:	38 0f       	add	r19, r24
    1c4c:	3a 30       	cpi	r19, 0x0A	; 10
    1c4e:	78 f4       	brcc	.+30     	; 0x1c6e <vfprintf+0xb2>
    1c50:	26 ff       	sbrs	r18, 6
    1c52:	06 c0       	rjmp	.+12     	; 0x1c60 <vfprintf+0xa4>
    1c54:	fa e0       	ldi	r31, 0x0A	; 10
    1c56:	5f 9e       	mul	r5, r31
    1c58:	30 0d       	add	r19, r0
    1c5a:	11 24       	eor	r1, r1
    1c5c:	53 2e       	mov	r5, r19
    1c5e:	13 c0       	rjmp	.+38     	; 0x1c86 <vfprintf+0xca>
    1c60:	8a e0       	ldi	r24, 0x0A	; 10
    1c62:	38 9e       	mul	r3, r24
    1c64:	30 0d       	add	r19, r0
    1c66:	11 24       	eor	r1, r1
    1c68:	33 2e       	mov	r3, r19
    1c6a:	20 62       	ori	r18, 0x20	; 32
    1c6c:	0c c0       	rjmp	.+24     	; 0x1c86 <vfprintf+0xca>
    1c6e:	8e 32       	cpi	r24, 0x2E	; 46
    1c70:	21 f4       	brne	.+8      	; 0x1c7a <vfprintf+0xbe>
    1c72:	26 fd       	sbrc	r18, 6
    1c74:	6b c1       	rjmp	.+726    	; 0x1f4c <vfprintf+0x390>
    1c76:	20 64       	ori	r18, 0x40	; 64
    1c78:	06 c0       	rjmp	.+12     	; 0x1c86 <vfprintf+0xca>
    1c7a:	8c 36       	cpi	r24, 0x6C	; 108
    1c7c:	11 f4       	brne	.+4      	; 0x1c82 <vfprintf+0xc6>
    1c7e:	20 68       	ori	r18, 0x80	; 128
    1c80:	02 c0       	rjmp	.+4      	; 0x1c86 <vfprintf+0xca>
    1c82:	88 36       	cpi	r24, 0x68	; 104
    1c84:	41 f4       	brne	.+16     	; 0x1c96 <vfprintf+0xda>
    1c86:	f6 01       	movw	r30, r12
    1c88:	93 fd       	sbrc	r25, 3
    1c8a:	85 91       	lpm	r24, Z+
    1c8c:	93 ff       	sbrs	r25, 3
    1c8e:	81 91       	ld	r24, Z+
    1c90:	6f 01       	movw	r12, r30
    1c92:	81 11       	cpse	r24, r1
    1c94:	c1 cf       	rjmp	.-126    	; 0x1c18 <vfprintf+0x5c>
    1c96:	98 2f       	mov	r25, r24
    1c98:	9f 7d       	andi	r25, 0xDF	; 223
    1c9a:	95 54       	subi	r25, 0x45	; 69
    1c9c:	93 30       	cpi	r25, 0x03	; 3
    1c9e:	28 f4       	brcc	.+10     	; 0x1caa <vfprintf+0xee>
    1ca0:	0c 5f       	subi	r16, 0xFC	; 252
    1ca2:	1f 4f       	sbci	r17, 0xFF	; 255
    1ca4:	ff e3       	ldi	r31, 0x3F	; 63
    1ca6:	f9 83       	std	Y+1, r31	; 0x01
    1ca8:	0d c0       	rjmp	.+26     	; 0x1cc4 <vfprintf+0x108>
    1caa:	83 36       	cpi	r24, 0x63	; 99
    1cac:	31 f0       	breq	.+12     	; 0x1cba <vfprintf+0xfe>
    1cae:	83 37       	cpi	r24, 0x73	; 115
    1cb0:	71 f0       	breq	.+28     	; 0x1cce <vfprintf+0x112>
    1cb2:	83 35       	cpi	r24, 0x53	; 83
    1cb4:	09 f0       	breq	.+2      	; 0x1cb8 <vfprintf+0xfc>
    1cb6:	5b c0       	rjmp	.+182    	; 0x1d6e <vfprintf+0x1b2>
    1cb8:	22 c0       	rjmp	.+68     	; 0x1cfe <vfprintf+0x142>
    1cba:	f8 01       	movw	r30, r16
    1cbc:	80 81       	ld	r24, Z
    1cbe:	89 83       	std	Y+1, r24	; 0x01
    1cc0:	0e 5f       	subi	r16, 0xFE	; 254
    1cc2:	1f 4f       	sbci	r17, 0xFF	; 255
    1cc4:	44 24       	eor	r4, r4
    1cc6:	43 94       	inc	r4
    1cc8:	51 2c       	mov	r5, r1
    1cca:	54 01       	movw	r10, r8
    1ccc:	15 c0       	rjmp	.+42     	; 0x1cf8 <vfprintf+0x13c>
    1cce:	38 01       	movw	r6, r16
    1cd0:	f2 e0       	ldi	r31, 0x02	; 2
    1cd2:	6f 0e       	add	r6, r31
    1cd4:	71 1c       	adc	r7, r1
    1cd6:	f8 01       	movw	r30, r16
    1cd8:	a0 80       	ld	r10, Z
    1cda:	b1 80       	ldd	r11, Z+1	; 0x01
    1cdc:	26 ff       	sbrs	r18, 6
    1cde:	03 c0       	rjmp	.+6      	; 0x1ce6 <vfprintf+0x12a>
    1ce0:	65 2d       	mov	r22, r5
    1ce2:	70 e0       	ldi	r23, 0x00	; 0
    1ce4:	02 c0       	rjmp	.+4      	; 0x1cea <vfprintf+0x12e>
    1ce6:	6f ef       	ldi	r22, 0xFF	; 255
    1ce8:	7f ef       	ldi	r23, 0xFF	; 255
    1cea:	c5 01       	movw	r24, r10
    1cec:	2c 87       	std	Y+12, r18	; 0x0c
    1cee:	0e 94 bb 0f 	call	0x1f76	; 0x1f76 <strnlen>
    1cf2:	2c 01       	movw	r4, r24
    1cf4:	83 01       	movw	r16, r6
    1cf6:	2c 85       	ldd	r18, Y+12	; 0x0c
    1cf8:	2f 77       	andi	r18, 0x7F	; 127
    1cfa:	22 2e       	mov	r2, r18
    1cfc:	17 c0       	rjmp	.+46     	; 0x1d2c <vfprintf+0x170>
    1cfe:	38 01       	movw	r6, r16
    1d00:	f2 e0       	ldi	r31, 0x02	; 2
    1d02:	6f 0e       	add	r6, r31
    1d04:	71 1c       	adc	r7, r1
    1d06:	f8 01       	movw	r30, r16
    1d08:	a0 80       	ld	r10, Z
    1d0a:	b1 80       	ldd	r11, Z+1	; 0x01
    1d0c:	26 ff       	sbrs	r18, 6
    1d0e:	03 c0       	rjmp	.+6      	; 0x1d16 <vfprintf+0x15a>
    1d10:	65 2d       	mov	r22, r5
    1d12:	70 e0       	ldi	r23, 0x00	; 0
    1d14:	02 c0       	rjmp	.+4      	; 0x1d1a <vfprintf+0x15e>
    1d16:	6f ef       	ldi	r22, 0xFF	; 255
    1d18:	7f ef       	ldi	r23, 0xFF	; 255
    1d1a:	c5 01       	movw	r24, r10
    1d1c:	2c 87       	std	Y+12, r18	; 0x0c
    1d1e:	0e 94 b0 0f 	call	0x1f60	; 0x1f60 <strnlen_P>
    1d22:	2c 01       	movw	r4, r24
    1d24:	2c 85       	ldd	r18, Y+12	; 0x0c
    1d26:	20 68       	ori	r18, 0x80	; 128
    1d28:	22 2e       	mov	r2, r18
    1d2a:	83 01       	movw	r16, r6
    1d2c:	23 fc       	sbrc	r2, 3
    1d2e:	1b c0       	rjmp	.+54     	; 0x1d66 <vfprintf+0x1aa>
    1d30:	83 2d       	mov	r24, r3
    1d32:	90 e0       	ldi	r25, 0x00	; 0
    1d34:	48 16       	cp	r4, r24
    1d36:	59 06       	cpc	r5, r25
    1d38:	b0 f4       	brcc	.+44     	; 0x1d66 <vfprintf+0x1aa>
    1d3a:	b7 01       	movw	r22, r14
    1d3c:	80 e2       	ldi	r24, 0x20	; 32
    1d3e:	90 e0       	ldi	r25, 0x00	; 0
    1d40:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <fputc>
    1d44:	3a 94       	dec	r3
    1d46:	f4 cf       	rjmp	.-24     	; 0x1d30 <vfprintf+0x174>
    1d48:	f5 01       	movw	r30, r10
    1d4a:	27 fc       	sbrc	r2, 7
    1d4c:	85 91       	lpm	r24, Z+
    1d4e:	27 fe       	sbrs	r2, 7
    1d50:	81 91       	ld	r24, Z+
    1d52:	5f 01       	movw	r10, r30
    1d54:	b7 01       	movw	r22, r14
    1d56:	90 e0       	ldi	r25, 0x00	; 0
    1d58:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <fputc>
    1d5c:	31 10       	cpse	r3, r1
    1d5e:	3a 94       	dec	r3
    1d60:	f1 e0       	ldi	r31, 0x01	; 1
    1d62:	4f 1a       	sub	r4, r31
    1d64:	51 08       	sbc	r5, r1
    1d66:	41 14       	cp	r4, r1
    1d68:	51 04       	cpc	r5, r1
    1d6a:	71 f7       	brne	.-36     	; 0x1d48 <vfprintf+0x18c>
    1d6c:	e5 c0       	rjmp	.+458    	; 0x1f38 <vfprintf+0x37c>
    1d6e:	84 36       	cpi	r24, 0x64	; 100
    1d70:	11 f0       	breq	.+4      	; 0x1d76 <vfprintf+0x1ba>
    1d72:	89 36       	cpi	r24, 0x69	; 105
    1d74:	39 f5       	brne	.+78     	; 0x1dc4 <vfprintf+0x208>
    1d76:	f8 01       	movw	r30, r16
    1d78:	27 ff       	sbrs	r18, 7
    1d7a:	07 c0       	rjmp	.+14     	; 0x1d8a <vfprintf+0x1ce>
    1d7c:	60 81       	ld	r22, Z
    1d7e:	71 81       	ldd	r23, Z+1	; 0x01
    1d80:	82 81       	ldd	r24, Z+2	; 0x02
    1d82:	93 81       	ldd	r25, Z+3	; 0x03
    1d84:	0c 5f       	subi	r16, 0xFC	; 252
    1d86:	1f 4f       	sbci	r17, 0xFF	; 255
    1d88:	08 c0       	rjmp	.+16     	; 0x1d9a <vfprintf+0x1de>
    1d8a:	60 81       	ld	r22, Z
    1d8c:	71 81       	ldd	r23, Z+1	; 0x01
    1d8e:	07 2e       	mov	r0, r23
    1d90:	00 0c       	add	r0, r0
    1d92:	88 0b       	sbc	r24, r24
    1d94:	99 0b       	sbc	r25, r25
    1d96:	0e 5f       	subi	r16, 0xFE	; 254
    1d98:	1f 4f       	sbci	r17, 0xFF	; 255
    1d9a:	2f 76       	andi	r18, 0x6F	; 111
    1d9c:	72 2e       	mov	r7, r18
    1d9e:	97 ff       	sbrs	r25, 7
    1da0:	09 c0       	rjmp	.+18     	; 0x1db4 <vfprintf+0x1f8>
    1da2:	90 95       	com	r25
    1da4:	80 95       	com	r24
    1da6:	70 95       	com	r23
    1da8:	61 95       	neg	r22
    1daa:	7f 4f       	sbci	r23, 0xFF	; 255
    1dac:	8f 4f       	sbci	r24, 0xFF	; 255
    1dae:	9f 4f       	sbci	r25, 0xFF	; 255
    1db0:	20 68       	ori	r18, 0x80	; 128
    1db2:	72 2e       	mov	r7, r18
    1db4:	2a e0       	ldi	r18, 0x0A	; 10
    1db6:	30 e0       	ldi	r19, 0x00	; 0
    1db8:	a4 01       	movw	r20, r8
    1dba:	0e 94 0e 10 	call	0x201c	; 0x201c <__ultoa_invert>
    1dbe:	a8 2e       	mov	r10, r24
    1dc0:	a8 18       	sub	r10, r8
    1dc2:	44 c0       	rjmp	.+136    	; 0x1e4c <vfprintf+0x290>
    1dc4:	85 37       	cpi	r24, 0x75	; 117
    1dc6:	29 f4       	brne	.+10     	; 0x1dd2 <vfprintf+0x216>
    1dc8:	2f 7e       	andi	r18, 0xEF	; 239
    1dca:	b2 2e       	mov	r11, r18
    1dcc:	2a e0       	ldi	r18, 0x0A	; 10
    1dce:	30 e0       	ldi	r19, 0x00	; 0
    1dd0:	25 c0       	rjmp	.+74     	; 0x1e1c <vfprintf+0x260>
    1dd2:	f2 2f       	mov	r31, r18
    1dd4:	f9 7f       	andi	r31, 0xF9	; 249
    1dd6:	bf 2e       	mov	r11, r31
    1dd8:	8f 36       	cpi	r24, 0x6F	; 111
    1dda:	c1 f0       	breq	.+48     	; 0x1e0c <vfprintf+0x250>
    1ddc:	18 f4       	brcc	.+6      	; 0x1de4 <vfprintf+0x228>
    1dde:	88 35       	cpi	r24, 0x58	; 88
    1de0:	79 f0       	breq	.+30     	; 0x1e00 <vfprintf+0x244>
    1de2:	b4 c0       	rjmp	.+360    	; 0x1f4c <vfprintf+0x390>
    1de4:	80 37       	cpi	r24, 0x70	; 112
    1de6:	19 f0       	breq	.+6      	; 0x1dee <vfprintf+0x232>
    1de8:	88 37       	cpi	r24, 0x78	; 120
    1dea:	21 f0       	breq	.+8      	; 0x1df4 <vfprintf+0x238>
    1dec:	af c0       	rjmp	.+350    	; 0x1f4c <vfprintf+0x390>
    1dee:	2f 2f       	mov	r18, r31
    1df0:	20 61       	ori	r18, 0x10	; 16
    1df2:	b2 2e       	mov	r11, r18
    1df4:	b4 fe       	sbrs	r11, 4
    1df6:	0d c0       	rjmp	.+26     	; 0x1e12 <vfprintf+0x256>
    1df8:	8b 2d       	mov	r24, r11
    1dfa:	84 60       	ori	r24, 0x04	; 4
    1dfc:	b8 2e       	mov	r11, r24
    1dfe:	09 c0       	rjmp	.+18     	; 0x1e12 <vfprintf+0x256>
    1e00:	24 ff       	sbrs	r18, 4
    1e02:	0a c0       	rjmp	.+20     	; 0x1e18 <vfprintf+0x25c>
    1e04:	9f 2f       	mov	r25, r31
    1e06:	96 60       	ori	r25, 0x06	; 6
    1e08:	b9 2e       	mov	r11, r25
    1e0a:	06 c0       	rjmp	.+12     	; 0x1e18 <vfprintf+0x25c>
    1e0c:	28 e0       	ldi	r18, 0x08	; 8
    1e0e:	30 e0       	ldi	r19, 0x00	; 0
    1e10:	05 c0       	rjmp	.+10     	; 0x1e1c <vfprintf+0x260>
    1e12:	20 e1       	ldi	r18, 0x10	; 16
    1e14:	30 e0       	ldi	r19, 0x00	; 0
    1e16:	02 c0       	rjmp	.+4      	; 0x1e1c <vfprintf+0x260>
    1e18:	20 e1       	ldi	r18, 0x10	; 16
    1e1a:	32 e0       	ldi	r19, 0x02	; 2
    1e1c:	f8 01       	movw	r30, r16
    1e1e:	b7 fe       	sbrs	r11, 7
    1e20:	07 c0       	rjmp	.+14     	; 0x1e30 <vfprintf+0x274>
    1e22:	60 81       	ld	r22, Z
    1e24:	71 81       	ldd	r23, Z+1	; 0x01
    1e26:	82 81       	ldd	r24, Z+2	; 0x02
    1e28:	93 81       	ldd	r25, Z+3	; 0x03
    1e2a:	0c 5f       	subi	r16, 0xFC	; 252
    1e2c:	1f 4f       	sbci	r17, 0xFF	; 255
    1e2e:	06 c0       	rjmp	.+12     	; 0x1e3c <vfprintf+0x280>
    1e30:	60 81       	ld	r22, Z
    1e32:	71 81       	ldd	r23, Z+1	; 0x01
    1e34:	80 e0       	ldi	r24, 0x00	; 0
    1e36:	90 e0       	ldi	r25, 0x00	; 0
    1e38:	0e 5f       	subi	r16, 0xFE	; 254
    1e3a:	1f 4f       	sbci	r17, 0xFF	; 255
    1e3c:	a4 01       	movw	r20, r8
    1e3e:	0e 94 0e 10 	call	0x201c	; 0x201c <__ultoa_invert>
    1e42:	a8 2e       	mov	r10, r24
    1e44:	a8 18       	sub	r10, r8
    1e46:	fb 2d       	mov	r31, r11
    1e48:	ff 77       	andi	r31, 0x7F	; 127
    1e4a:	7f 2e       	mov	r7, r31
    1e4c:	76 fe       	sbrs	r7, 6
    1e4e:	0b c0       	rjmp	.+22     	; 0x1e66 <vfprintf+0x2aa>
    1e50:	37 2d       	mov	r19, r7
    1e52:	3e 7f       	andi	r19, 0xFE	; 254
    1e54:	a5 14       	cp	r10, r5
    1e56:	50 f4       	brcc	.+20     	; 0x1e6c <vfprintf+0x2b0>
    1e58:	74 fe       	sbrs	r7, 4
    1e5a:	0a c0       	rjmp	.+20     	; 0x1e70 <vfprintf+0x2b4>
    1e5c:	72 fc       	sbrc	r7, 2
    1e5e:	08 c0       	rjmp	.+16     	; 0x1e70 <vfprintf+0x2b4>
    1e60:	37 2d       	mov	r19, r7
    1e62:	3e 7e       	andi	r19, 0xEE	; 238
    1e64:	05 c0       	rjmp	.+10     	; 0x1e70 <vfprintf+0x2b4>
    1e66:	ba 2c       	mov	r11, r10
    1e68:	37 2d       	mov	r19, r7
    1e6a:	03 c0       	rjmp	.+6      	; 0x1e72 <vfprintf+0x2b6>
    1e6c:	ba 2c       	mov	r11, r10
    1e6e:	01 c0       	rjmp	.+2      	; 0x1e72 <vfprintf+0x2b6>
    1e70:	b5 2c       	mov	r11, r5
    1e72:	34 ff       	sbrs	r19, 4
    1e74:	0d c0       	rjmp	.+26     	; 0x1e90 <vfprintf+0x2d4>
    1e76:	fe 01       	movw	r30, r28
    1e78:	ea 0d       	add	r30, r10
    1e7a:	f1 1d       	adc	r31, r1
    1e7c:	80 81       	ld	r24, Z
    1e7e:	80 33       	cpi	r24, 0x30	; 48
    1e80:	11 f4       	brne	.+4      	; 0x1e86 <vfprintf+0x2ca>
    1e82:	39 7e       	andi	r19, 0xE9	; 233
    1e84:	09 c0       	rjmp	.+18     	; 0x1e98 <vfprintf+0x2dc>
    1e86:	32 ff       	sbrs	r19, 2
    1e88:	06 c0       	rjmp	.+12     	; 0x1e96 <vfprintf+0x2da>
    1e8a:	b3 94       	inc	r11
    1e8c:	b3 94       	inc	r11
    1e8e:	04 c0       	rjmp	.+8      	; 0x1e98 <vfprintf+0x2dc>
    1e90:	83 2f       	mov	r24, r19
    1e92:	86 78       	andi	r24, 0x86	; 134
    1e94:	09 f0       	breq	.+2      	; 0x1e98 <vfprintf+0x2dc>
    1e96:	b3 94       	inc	r11
    1e98:	33 fd       	sbrc	r19, 3
    1e9a:	13 c0       	rjmp	.+38     	; 0x1ec2 <vfprintf+0x306>
    1e9c:	30 ff       	sbrs	r19, 0
    1e9e:	06 c0       	rjmp	.+12     	; 0x1eac <vfprintf+0x2f0>
    1ea0:	5a 2c       	mov	r5, r10
    1ea2:	b3 14       	cp	r11, r3
    1ea4:	18 f4       	brcc	.+6      	; 0x1eac <vfprintf+0x2f0>
    1ea6:	53 0c       	add	r5, r3
    1ea8:	5b 18       	sub	r5, r11
    1eaa:	b3 2c       	mov	r11, r3
    1eac:	b3 14       	cp	r11, r3
    1eae:	68 f4       	brcc	.+26     	; 0x1eca <vfprintf+0x30e>
    1eb0:	b7 01       	movw	r22, r14
    1eb2:	80 e2       	ldi	r24, 0x20	; 32
    1eb4:	90 e0       	ldi	r25, 0x00	; 0
    1eb6:	3c 87       	std	Y+12, r19	; 0x0c
    1eb8:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <fputc>
    1ebc:	b3 94       	inc	r11
    1ebe:	3c 85       	ldd	r19, Y+12	; 0x0c
    1ec0:	f5 cf       	rjmp	.-22     	; 0x1eac <vfprintf+0x2f0>
    1ec2:	b3 14       	cp	r11, r3
    1ec4:	10 f4       	brcc	.+4      	; 0x1eca <vfprintf+0x30e>
    1ec6:	3b 18       	sub	r3, r11
    1ec8:	01 c0       	rjmp	.+2      	; 0x1ecc <vfprintf+0x310>
    1eca:	31 2c       	mov	r3, r1
    1ecc:	34 ff       	sbrs	r19, 4
    1ece:	12 c0       	rjmp	.+36     	; 0x1ef4 <vfprintf+0x338>
    1ed0:	b7 01       	movw	r22, r14
    1ed2:	80 e3       	ldi	r24, 0x30	; 48
    1ed4:	90 e0       	ldi	r25, 0x00	; 0
    1ed6:	3c 87       	std	Y+12, r19	; 0x0c
    1ed8:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <fputc>
    1edc:	3c 85       	ldd	r19, Y+12	; 0x0c
    1ede:	32 ff       	sbrs	r19, 2
    1ee0:	17 c0       	rjmp	.+46     	; 0x1f10 <vfprintf+0x354>
    1ee2:	31 fd       	sbrc	r19, 1
    1ee4:	03 c0       	rjmp	.+6      	; 0x1eec <vfprintf+0x330>
    1ee6:	88 e7       	ldi	r24, 0x78	; 120
    1ee8:	90 e0       	ldi	r25, 0x00	; 0
    1eea:	02 c0       	rjmp	.+4      	; 0x1ef0 <vfprintf+0x334>
    1eec:	88 e5       	ldi	r24, 0x58	; 88
    1eee:	90 e0       	ldi	r25, 0x00	; 0
    1ef0:	b7 01       	movw	r22, r14
    1ef2:	0c c0       	rjmp	.+24     	; 0x1f0c <vfprintf+0x350>
    1ef4:	83 2f       	mov	r24, r19
    1ef6:	86 78       	andi	r24, 0x86	; 134
    1ef8:	59 f0       	breq	.+22     	; 0x1f10 <vfprintf+0x354>
    1efa:	31 ff       	sbrs	r19, 1
    1efc:	02 c0       	rjmp	.+4      	; 0x1f02 <vfprintf+0x346>
    1efe:	8b e2       	ldi	r24, 0x2B	; 43
    1f00:	01 c0       	rjmp	.+2      	; 0x1f04 <vfprintf+0x348>
    1f02:	80 e2       	ldi	r24, 0x20	; 32
    1f04:	37 fd       	sbrc	r19, 7
    1f06:	8d e2       	ldi	r24, 0x2D	; 45
    1f08:	b7 01       	movw	r22, r14
    1f0a:	90 e0       	ldi	r25, 0x00	; 0
    1f0c:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <fputc>
    1f10:	a5 14       	cp	r10, r5
    1f12:	38 f4       	brcc	.+14     	; 0x1f22 <vfprintf+0x366>
    1f14:	b7 01       	movw	r22, r14
    1f16:	80 e3       	ldi	r24, 0x30	; 48
    1f18:	90 e0       	ldi	r25, 0x00	; 0
    1f1a:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <fputc>
    1f1e:	5a 94       	dec	r5
    1f20:	f7 cf       	rjmp	.-18     	; 0x1f10 <vfprintf+0x354>
    1f22:	aa 94       	dec	r10
    1f24:	f4 01       	movw	r30, r8
    1f26:	ea 0d       	add	r30, r10
    1f28:	f1 1d       	adc	r31, r1
    1f2a:	80 81       	ld	r24, Z
    1f2c:	b7 01       	movw	r22, r14
    1f2e:	90 e0       	ldi	r25, 0x00	; 0
    1f30:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <fputc>
    1f34:	a1 10       	cpse	r10, r1
    1f36:	f5 cf       	rjmp	.-22     	; 0x1f22 <vfprintf+0x366>
    1f38:	33 20       	and	r3, r3
    1f3a:	09 f4       	brne	.+2      	; 0x1f3e <vfprintf+0x382>
    1f3c:	51 ce       	rjmp	.-862    	; 0x1be0 <vfprintf+0x24>
    1f3e:	b7 01       	movw	r22, r14
    1f40:	80 e2       	ldi	r24, 0x20	; 32
    1f42:	90 e0       	ldi	r25, 0x00	; 0
    1f44:	0e 94 d6 0f 	call	0x1fac	; 0x1fac <fputc>
    1f48:	3a 94       	dec	r3
    1f4a:	f6 cf       	rjmp	.-20     	; 0x1f38 <vfprintf+0x37c>
    1f4c:	f7 01       	movw	r30, r14
    1f4e:	86 81       	ldd	r24, Z+6	; 0x06
    1f50:	97 81       	ldd	r25, Z+7	; 0x07
    1f52:	02 c0       	rjmp	.+4      	; 0x1f58 <vfprintf+0x39c>
    1f54:	8f ef       	ldi	r24, 0xFF	; 255
    1f56:	9f ef       	ldi	r25, 0xFF	; 255
    1f58:	2c 96       	adiw	r28, 0x0c	; 12
    1f5a:	e2 e1       	ldi	r30, 0x12	; 18
    1f5c:	0c 94 85 10 	jmp	0x210a	; 0x210a <__epilogue_restores__>

00001f60 <strnlen_P>:
    1f60:	fc 01       	movw	r30, r24
    1f62:	05 90       	lpm	r0, Z+
    1f64:	61 50       	subi	r22, 0x01	; 1
    1f66:	70 40       	sbci	r23, 0x00	; 0
    1f68:	01 10       	cpse	r0, r1
    1f6a:	d8 f7       	brcc	.-10     	; 0x1f62 <strnlen_P+0x2>
    1f6c:	80 95       	com	r24
    1f6e:	90 95       	com	r25
    1f70:	8e 0f       	add	r24, r30
    1f72:	9f 1f       	adc	r25, r31
    1f74:	08 95       	ret

00001f76 <strnlen>:
    1f76:	fc 01       	movw	r30, r24
    1f78:	61 50       	subi	r22, 0x01	; 1
    1f7a:	70 40       	sbci	r23, 0x00	; 0
    1f7c:	01 90       	ld	r0, Z+
    1f7e:	01 10       	cpse	r0, r1
    1f80:	d8 f7       	brcc	.-10     	; 0x1f78 <strnlen+0x2>
    1f82:	80 95       	com	r24
    1f84:	90 95       	com	r25
    1f86:	8e 0f       	add	r24, r30
    1f88:	9f 1f       	adc	r25, r31
    1f8a:	08 95       	ret

00001f8c <strrev>:
    1f8c:	dc 01       	movw	r26, r24
    1f8e:	fc 01       	movw	r30, r24
    1f90:	67 2f       	mov	r22, r23
    1f92:	71 91       	ld	r23, Z+
    1f94:	77 23       	and	r23, r23
    1f96:	e1 f7       	brne	.-8      	; 0x1f90 <strrev+0x4>
    1f98:	32 97       	sbiw	r30, 0x02	; 2
    1f9a:	04 c0       	rjmp	.+8      	; 0x1fa4 <strrev+0x18>
    1f9c:	7c 91       	ld	r23, X
    1f9e:	6d 93       	st	X+, r22
    1fa0:	70 83       	st	Z, r23
    1fa2:	62 91       	ld	r22, -Z
    1fa4:	ae 17       	cp	r26, r30
    1fa6:	bf 07       	cpc	r27, r31
    1fa8:	c8 f3       	brcs	.-14     	; 0x1f9c <strrev+0x10>
    1faa:	08 95       	ret

00001fac <fputc>:
    1fac:	0f 93       	push	r16
    1fae:	1f 93       	push	r17
    1fb0:	cf 93       	push	r28
    1fb2:	df 93       	push	r29
    1fb4:	fb 01       	movw	r30, r22
    1fb6:	23 81       	ldd	r18, Z+3	; 0x03
    1fb8:	21 fd       	sbrc	r18, 1
    1fba:	03 c0       	rjmp	.+6      	; 0x1fc2 <fputc+0x16>
    1fbc:	8f ef       	ldi	r24, 0xFF	; 255
    1fbe:	9f ef       	ldi	r25, 0xFF	; 255
    1fc0:	28 c0       	rjmp	.+80     	; 0x2012 <fputc+0x66>
    1fc2:	22 ff       	sbrs	r18, 2
    1fc4:	16 c0       	rjmp	.+44     	; 0x1ff2 <fputc+0x46>
    1fc6:	46 81       	ldd	r20, Z+6	; 0x06
    1fc8:	57 81       	ldd	r21, Z+7	; 0x07
    1fca:	24 81       	ldd	r18, Z+4	; 0x04
    1fcc:	35 81       	ldd	r19, Z+5	; 0x05
    1fce:	42 17       	cp	r20, r18
    1fd0:	53 07       	cpc	r21, r19
    1fd2:	44 f4       	brge	.+16     	; 0x1fe4 <fputc+0x38>
    1fd4:	a0 81       	ld	r26, Z
    1fd6:	b1 81       	ldd	r27, Z+1	; 0x01
    1fd8:	9d 01       	movw	r18, r26
    1fda:	2f 5f       	subi	r18, 0xFF	; 255
    1fdc:	3f 4f       	sbci	r19, 0xFF	; 255
    1fde:	20 83       	st	Z, r18
    1fe0:	31 83       	std	Z+1, r19	; 0x01
    1fe2:	8c 93       	st	X, r24
    1fe4:	26 81       	ldd	r18, Z+6	; 0x06
    1fe6:	37 81       	ldd	r19, Z+7	; 0x07
    1fe8:	2f 5f       	subi	r18, 0xFF	; 255
    1fea:	3f 4f       	sbci	r19, 0xFF	; 255
    1fec:	26 83       	std	Z+6, r18	; 0x06
    1fee:	37 83       	std	Z+7, r19	; 0x07
    1ff0:	10 c0       	rjmp	.+32     	; 0x2012 <fputc+0x66>
    1ff2:	eb 01       	movw	r28, r22
    1ff4:	09 2f       	mov	r16, r25
    1ff6:	18 2f       	mov	r17, r24
    1ff8:	00 84       	ldd	r0, Z+8	; 0x08
    1ffa:	f1 85       	ldd	r31, Z+9	; 0x09
    1ffc:	e0 2d       	mov	r30, r0
    1ffe:	09 95       	icall
    2000:	89 2b       	or	r24, r25
    2002:	e1 f6       	brne	.-72     	; 0x1fbc <fputc+0x10>
    2004:	8e 81       	ldd	r24, Y+6	; 0x06
    2006:	9f 81       	ldd	r25, Y+7	; 0x07
    2008:	01 96       	adiw	r24, 0x01	; 1
    200a:	8e 83       	std	Y+6, r24	; 0x06
    200c:	9f 83       	std	Y+7, r25	; 0x07
    200e:	81 2f       	mov	r24, r17
    2010:	90 2f       	mov	r25, r16
    2012:	df 91       	pop	r29
    2014:	cf 91       	pop	r28
    2016:	1f 91       	pop	r17
    2018:	0f 91       	pop	r16
    201a:	08 95       	ret

0000201c <__ultoa_invert>:
    201c:	fa 01       	movw	r30, r20
    201e:	aa 27       	eor	r26, r26
    2020:	28 30       	cpi	r18, 0x08	; 8
    2022:	51 f1       	breq	.+84     	; 0x2078 <__ultoa_invert+0x5c>
    2024:	20 31       	cpi	r18, 0x10	; 16
    2026:	81 f1       	breq	.+96     	; 0x2088 <__ultoa_invert+0x6c>
    2028:	e8 94       	clt
    202a:	6f 93       	push	r22
    202c:	6e 7f       	andi	r22, 0xFE	; 254
    202e:	6e 5f       	subi	r22, 0xFE	; 254
    2030:	7f 4f       	sbci	r23, 0xFF	; 255
    2032:	8f 4f       	sbci	r24, 0xFF	; 255
    2034:	9f 4f       	sbci	r25, 0xFF	; 255
    2036:	af 4f       	sbci	r26, 0xFF	; 255
    2038:	b1 e0       	ldi	r27, 0x01	; 1
    203a:	3e d0       	rcall	.+124    	; 0x20b8 <__ultoa_invert+0x9c>
    203c:	b4 e0       	ldi	r27, 0x04	; 4
    203e:	3c d0       	rcall	.+120    	; 0x20b8 <__ultoa_invert+0x9c>
    2040:	67 0f       	add	r22, r23
    2042:	78 1f       	adc	r23, r24
    2044:	89 1f       	adc	r24, r25
    2046:	9a 1f       	adc	r25, r26
    2048:	a1 1d       	adc	r26, r1
    204a:	68 0f       	add	r22, r24
    204c:	79 1f       	adc	r23, r25
    204e:	8a 1f       	adc	r24, r26
    2050:	91 1d       	adc	r25, r1
    2052:	a1 1d       	adc	r26, r1
    2054:	6a 0f       	add	r22, r26
    2056:	71 1d       	adc	r23, r1
    2058:	81 1d       	adc	r24, r1
    205a:	91 1d       	adc	r25, r1
    205c:	a1 1d       	adc	r26, r1
    205e:	20 d0       	rcall	.+64     	; 0x20a0 <__ultoa_invert+0x84>
    2060:	09 f4       	brne	.+2      	; 0x2064 <__ultoa_invert+0x48>
    2062:	68 94       	set
    2064:	3f 91       	pop	r19
    2066:	2a e0       	ldi	r18, 0x0A	; 10
    2068:	26 9f       	mul	r18, r22
    206a:	11 24       	eor	r1, r1
    206c:	30 19       	sub	r19, r0
    206e:	30 5d       	subi	r19, 0xD0	; 208
    2070:	31 93       	st	Z+, r19
    2072:	de f6       	brtc	.-74     	; 0x202a <__ultoa_invert+0xe>
    2074:	cf 01       	movw	r24, r30
    2076:	08 95       	ret
    2078:	46 2f       	mov	r20, r22
    207a:	47 70       	andi	r20, 0x07	; 7
    207c:	40 5d       	subi	r20, 0xD0	; 208
    207e:	41 93       	st	Z+, r20
    2080:	b3 e0       	ldi	r27, 0x03	; 3
    2082:	0f d0       	rcall	.+30     	; 0x20a2 <__ultoa_invert+0x86>
    2084:	c9 f7       	brne	.-14     	; 0x2078 <__ultoa_invert+0x5c>
    2086:	f6 cf       	rjmp	.-20     	; 0x2074 <__ultoa_invert+0x58>
    2088:	46 2f       	mov	r20, r22
    208a:	4f 70       	andi	r20, 0x0F	; 15
    208c:	40 5d       	subi	r20, 0xD0	; 208
    208e:	4a 33       	cpi	r20, 0x3A	; 58
    2090:	18 f0       	brcs	.+6      	; 0x2098 <__ultoa_invert+0x7c>
    2092:	49 5d       	subi	r20, 0xD9	; 217
    2094:	31 fd       	sbrc	r19, 1
    2096:	40 52       	subi	r20, 0x20	; 32
    2098:	41 93       	st	Z+, r20
    209a:	02 d0       	rcall	.+4      	; 0x20a0 <__ultoa_invert+0x84>
    209c:	a9 f7       	brne	.-22     	; 0x2088 <__ultoa_invert+0x6c>
    209e:	ea cf       	rjmp	.-44     	; 0x2074 <__ultoa_invert+0x58>
    20a0:	b4 e0       	ldi	r27, 0x04	; 4
    20a2:	a6 95       	lsr	r26
    20a4:	97 95       	ror	r25
    20a6:	87 95       	ror	r24
    20a8:	77 95       	ror	r23
    20aa:	67 95       	ror	r22
    20ac:	ba 95       	dec	r27
    20ae:	c9 f7       	brne	.-14     	; 0x20a2 <__ultoa_invert+0x86>
    20b0:	00 97       	sbiw	r24, 0x00	; 0
    20b2:	61 05       	cpc	r22, r1
    20b4:	71 05       	cpc	r23, r1
    20b6:	08 95       	ret
    20b8:	9b 01       	movw	r18, r22
    20ba:	ac 01       	movw	r20, r24
    20bc:	0a 2e       	mov	r0, r26
    20be:	06 94       	lsr	r0
    20c0:	57 95       	ror	r21
    20c2:	47 95       	ror	r20
    20c4:	37 95       	ror	r19
    20c6:	27 95       	ror	r18
    20c8:	ba 95       	dec	r27
    20ca:	c9 f7       	brne	.-14     	; 0x20be <__ultoa_invert+0xa2>
    20cc:	62 0f       	add	r22, r18
    20ce:	73 1f       	adc	r23, r19
    20d0:	84 1f       	adc	r24, r20
    20d2:	95 1f       	adc	r25, r21
    20d4:	a0 1d       	adc	r26, r0
    20d6:	08 95       	ret

000020d8 <__prologue_saves__>:
    20d8:	2f 92       	push	r2
    20da:	3f 92       	push	r3
    20dc:	4f 92       	push	r4
    20de:	5f 92       	push	r5
    20e0:	6f 92       	push	r6
    20e2:	7f 92       	push	r7
    20e4:	8f 92       	push	r8
    20e6:	9f 92       	push	r9
    20e8:	af 92       	push	r10
    20ea:	bf 92       	push	r11
    20ec:	cf 92       	push	r12
    20ee:	df 92       	push	r13
    20f0:	ef 92       	push	r14
    20f2:	ff 92       	push	r15
    20f4:	0f 93       	push	r16
    20f6:	1f 93       	push	r17
    20f8:	cf 93       	push	r28
    20fa:	df 93       	push	r29
    20fc:	cd b7       	in	r28, 0x3d	; 61
    20fe:	de b7       	in	r29, 0x3e	; 62
    2100:	ca 1b       	sub	r28, r26
    2102:	db 0b       	sbc	r29, r27
    2104:	cd bf       	out	0x3d, r28	; 61
    2106:	de bf       	out	0x3e, r29	; 62
    2108:	09 94       	ijmp

0000210a <__epilogue_restores__>:
    210a:	2a 88       	ldd	r2, Y+18	; 0x12
    210c:	39 88       	ldd	r3, Y+17	; 0x11
    210e:	48 88       	ldd	r4, Y+16	; 0x10
    2110:	5f 84       	ldd	r5, Y+15	; 0x0f
    2112:	6e 84       	ldd	r6, Y+14	; 0x0e
    2114:	7d 84       	ldd	r7, Y+13	; 0x0d
    2116:	8c 84       	ldd	r8, Y+12	; 0x0c
    2118:	9b 84       	ldd	r9, Y+11	; 0x0b
    211a:	aa 84       	ldd	r10, Y+10	; 0x0a
    211c:	b9 84       	ldd	r11, Y+9	; 0x09
    211e:	c8 84       	ldd	r12, Y+8	; 0x08
    2120:	df 80       	ldd	r13, Y+7	; 0x07
    2122:	ee 80       	ldd	r14, Y+6	; 0x06
    2124:	fd 80       	ldd	r15, Y+5	; 0x05
    2126:	0c 81       	ldd	r16, Y+4	; 0x04
    2128:	1b 81       	ldd	r17, Y+3	; 0x03
    212a:	aa 81       	ldd	r26, Y+2	; 0x02
    212c:	b9 81       	ldd	r27, Y+1	; 0x01
    212e:	ce 0f       	add	r28, r30
    2130:	d1 1d       	adc	r29, r1
    2132:	cd bf       	out	0x3d, r28	; 61
    2134:	de bf       	out	0x3e, r29	; 62
    2136:	ed 01       	movw	r28, r26
    2138:	08 95       	ret

0000213a <_exit>:
    213a:	f8 94       	cli

0000213c <__stop_program>:
    213c:	ff cf       	rjmp	.-2      	; 0x213c <__stop_program>
