// Seed: 1615440356
module module_0 (
    input wor id_0,
    input uwire id_1
    , id_15,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    input wor id_7,
    output tri1 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output tri id_11,
    output tri1 id_12,
    output wor id_13
);
  if (1) assign id_13 = 1;
  else initial id_15 <= id_10 && "";
  wire  id_16;
  logic id_17 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    output supply1 id_3,
    input wire id_4,
    input tri id_5,
    output wire id_6,
    output wand id_7,
    output wire id_8,
    input wor id_9,
    input tri1 id_10,
    input tri1 id_11
);
  assign id_6 = id_11 == 1 | 1 == id_1;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_5,
      id_1,
      id_5,
      id_5,
      id_9,
      id_6,
      id_8,
      id_0,
      id_6,
      id_3,
      id_7
  );
  assign modCall_1.id_1 = 0;
  logic id_13;
endmodule
