{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System.qsys Computer_System.BAK.qsys " "Backing up file \"Computer_System.qsys\" to \"Computer_System.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1701904265900 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Computer_System/synthesis/Computer_System.v Computer_System.BAK.v " "Backing up file \"Computer_System/synthesis/Computer_System.v\" to \"Computer_System.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1701904265929 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Computer_System.qsys " "Started upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1701904265929 ""}
{ "Info" "" "" "2023.12.06.17:11:48 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2023.12.06.17:11:48 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1701904308962 ""}
{ "Info" "" "" "2023.12.06.17:11:48 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2023.12.06.17:11:48 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1701904308989 ""}
{ "Info" "Computer_System_generation.rpt" "" "2023.12.06.17:12:40 Info: Saving generation log to C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System" {  } {  } 0 0 "2023.12.06.17:12:40 Info: Saving generation log to C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System" 0 0 "Shell" 0 -1 1701904360132 ""}
{ "Info" "" "" "2023.12.06.17:12:40 Info: Starting: Create simulation model" {  } {  } 0 0 "2023.12.06.17:12:40 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1701904360133 ""}
{ "Info" "" "" "2023.12.06.17:12:40 Info: qsys-generate C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.12.06.17:12:40 Info: qsys-generate C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1701904360143 ""}
{ "Info" "Computer_System.qsys" "" "2023.12.06.17:12:40 Info: Loading verilog" {  } {  } 0 0 "2023.12.06.17:12:40 Info: Loading verilog" 0 0 "Shell" 0 -1 1701904360203 ""}
{ "Info" "" "" "2023.12.06.17:12:40 Info: Reading input file" {  } {  } 0 0 "2023.12.06.17:12:40 Info: Reading input file" 0 0 "Shell" 0 -1 1701904360993 ""}
{ "Info" "" "" "2023.12.06.17:12:40 Info: Adding ARM_A9_HPS \[altera_hps 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:40 Info: Adding ARM_A9_HPS \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1701904360996 ""}
{ "Info" "" "" "2023.12.06.17:12:40 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2023.12.06.17:12:40 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1701904360998 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 17.0\]" 0 0 "Shell" 0 -1 1701904361007 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1701904361007 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 17.0\]" 0 0 "Shell" 0 -1 1701904361008 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Parameterizing module F2H_Mem_Window_00000000" 0 0 "Shell" 0 -1 1701904361008 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Adding HEX3_HEX0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Adding HEX3_HEX0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904361009 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Parameterizing module HEX3_HEX0" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Parameterizing module HEX3_HEX0" 0 0 "Shell" 0 -1 1701904361010 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Adding LEDs \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Adding LEDs \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904361011 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Parameterizing module LEDs" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1701904361011 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 17.0\]" 0 0 "Shell" 0 -1 1701904361012 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1701904361013 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 17.0\]" 0 0 "Shell" 0 -1 1701904361014 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1701904361015 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Adding Pushbuttons \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Adding Pushbuttons \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904361016 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Parameterizing module Pushbuttons" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Parameterizing module Pushbuttons" 0 0 "Shell" 0 -1 1701904361017 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 17.0\]" 0 0 "Shell" 0 -1 1701904361018 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1701904361019 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Adding Slider_Switches \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Adding Slider_Switches \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904361019 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1701904361020 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 17.0\]" 0 0 "Shell" 0 -1 1701904361021 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1701904361022 ""}
{ "Info" "" "" "2023.12.06.17:12:41 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2023.12.06.17:12:41 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1701904361023 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1701904362840 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.0\]" 0 0 "Shell" 0 -1 1701904362842 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1701904362842 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Adding fpga_ack \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Adding fpga_ack \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904362843 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Parameterizing module fpga_ack" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Parameterizing module fpga_ack" 0 0 "Shell" 0 -1 1701904362844 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Adding fpga_done \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Adding fpga_done \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904362845 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Parameterizing module fpga_done" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Parameterizing module fpga_done" 0 0 "Shell" 0 -1 1701904362845 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Adding fpga_output_data \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Adding fpga_output_data \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904362846 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Parameterizing module fpga_output_data" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Parameterizing module fpga_output_data" 0 0 "Shell" 0 -1 1701904362846 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Adding hps_fclk \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Adding hps_fclk \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904362847 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Parameterizing module hps_fclk" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Parameterizing module hps_fclk" 0 0 "Shell" 0 -1 1701904362848 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Adding hps_input_addr \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Adding hps_input_addr \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904362848 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Parameterizing module hps_input_addr" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Parameterizing module hps_input_addr" 0 0 "Shell" 0 -1 1701904362849 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Adding hps_input_data \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Adding hps_input_data \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904362850 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Parameterizing module hps_input_data" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Parameterizing module hps_input_data" 0 0 "Shell" 0 -1 1701904362850 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Adding hps_reset \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Adding hps_reset \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904362851 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Parameterizing module hps_reset" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Parameterizing module hps_reset" 0 0 "Shell" 0 -1 1701904362851 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Adding hps_valid \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Adding hps_valid \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904362852 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Parameterizing module hps_valid" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Parameterizing module hps_valid" 0 0 "Shell" 0 -1 1701904362852 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Building connections" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Building connections" 0 0 "Shell" 0 -1 1701904362853 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Parameterizing connections" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1701904362856 ""}
{ "Info" "" "" "2023.12.06.17:12:42 Info: Validating" {  } {  } 0 0 "2023.12.06.17:12:42 Info: Validating" 0 0 "Shell" 0 -1 1701904362857 ""}
{ "Info" "" "" "2023.12.06.17:12:56 Info: Done reading input file" {  } {  } 0 0 "2023.12.06.17:12:56 Info: Done reading input file" 0 0 "Shell" 0 -1 1701904376221 ""}
{ "Info" "" "" "2023.12.06.17:13:02 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.12.06.17:13:02 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1701904382148 ""}
{ "Info" "" "" "2023.12.06.17:13:02 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.12.06.17:13:02 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1701904382149 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.12.06.17:13:02 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.12.06.17:13:02 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1701904382149 ""}
{ "Warning" "" "" "2023.12.06.17:13:02 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.12.06.17:13:02 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1701904382149 ""}
{ "Warning" "" "" "2023.12.06.17:13:02 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.12.06.17:13:02 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1701904382150 ""}
{ "Info" "" "" "2023.12.06.17:13:02 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2023.12.06.17:13:02 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1701904382155 ""}
{ "Info" "" "" "2023.12.06.17:13:02 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2023.12.06.17:13:02 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1701904382155 ""}
{ "Info" "" "" "2023.12.06.17:13:02 Info: Computer_System.fpga_ack: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.12.06.17:13:02 Info: Computer_System.fpga_ack: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1701904382156 ""}
{ "Info" "" "" "2023.12.06.17:13:02 Info: Computer_System.fpga_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.12.06.17:13:02 Info: Computer_System.fpga_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1701904382156 ""}
{ "Info" "" "" "2023.12.06.17:13:02 Info: Computer_System.fpga_output_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.12.06.17:13:02 Info: Computer_System.fpga_output_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1701904382157 ""}
{ "Info" "" "" "2023.12.06.17:13:04 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" {  } {  } 0 0 "2023.12.06.17:13:04 Info: Computer_System: Generating Computer_System \"Computer_System\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1701904384447 ""}
{ "Info" "" "" "2023.12.06.17:13:12 Info: Interconnect is inserted between master ARM_A9_HPS.h2f_axi_master and slave SDRAM.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2023.12.06.17:13:12 Info: Interconnect is inserted between master ARM_A9_HPS.h2f_axi_master and slave SDRAM.s1 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1701904392846 ""}
{ "Warning" "" "" "2023.12.06.17:13:19 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2023.12.06.17:13:19 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1701904399266 ""}
{ "Warning" "" "" "2023.12.06.17:13:19 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2023.12.06.17:13:19 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1701904399267 ""}
{ "Warning" "" "" "2023.12.06.17:13:19 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.12.06.17:13:19 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1701904399269 ""}
{ "Warning" "" "" "2023.12.06.17:13:19 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.12.06.17:13:19 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1701904399270 ""}
{ "Info" "" "" "2023.12.06.17:13:28 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2023.12.06.17:13:28 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1701904408880 ""}
{ "Info" "" "" "2023.12.06.17:13:29 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.12.06.17:13:29 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1701904409841 ""}
{ "Info" "" "" "2023.12.06.17:13:30 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.12.06.17:13:30 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1701904410554 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.12.06.17:13:30 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.12.06.17:13:30 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1701904410557 ""}
{ "Warning" "" "" "2023.12.06.17:13:30 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.12.06.17:13:30 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1701904410561 ""}
{ "Warning" "" "" "2023.12.06.17:13:30 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.12.06.17:13:30 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1701904410561 ""}
{ "Info" "" "" "2023.12.06.17:13:35 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2023.12.06.17:13:35 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1701904415527 ""}
{ "Info" "" "" "2023.12.06.17:13:36 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2023.12.06.17:13:36 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1701904416232 ""}
{ "Info" "  ]" "" "2023.12.06.17:13:36 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0001_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0001_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0001_HEX3_HEX0_gen" {  } {  } 0 0 "2023.12.06.17:13:36 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0001_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0001_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0001_HEX3_HEX0_gen" 0 0 "Shell" 0 -1 1701904416233 ""}
{ "Info" "" "" "2023.12.06.17:13:37 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2023.12.06.17:13:37 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1701904417946 ""}
{ "Info" "" "" "2023.12.06.17:13:37 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 0 "2023.12.06.17:13:37 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" 0 0 "Shell" 0 -1 1701904417968 ""}
{ "Info" "" "" "2023.12.06.17:13:38 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2023.12.06.17:13:38 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1701904418005 ""}
{ "Info" "  ]" "" "2023.12.06.17:13:38 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0002_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0002_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0002_SDRAM_gen" {  } {  } 0 0 "2023.12.06.17:13:38 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0002_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0002_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0002_SDRAM_gen" 0 0 "Shell" 0 -1 1701904418005 ""}
{ "Info" "" "" "2023.12.06.17:13:38 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2023.12.06.17:13:38 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1701904418774 ""}
{ "Info" "" "" "2023.12.06.17:13:38 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2023.12.06.17:13:38 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1701904418815 ""}
{ "Info" "" "" "2023.12.06.17:13:38 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2023.12.06.17:13:38 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1701904418830 ""}
{ "Info" "  ]" "" "2023.12.06.17:13:38 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0003_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0003_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0003_Slider_Switches_gen" {  } {  } 0 0 "2023.12.06.17:13:38 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0003_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0003_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0003_Slider_Switches_gen" 0 0 "Shell" 0 -1 1701904418830 ""}
{ "Info" "" "" "2023.12.06.17:13:39 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2023.12.06.17:13:39 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1701904419251 ""}
{ "Info" "" "" "2023.12.06.17:13:39 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 0 "2023.12.06.17:13:39 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" 0 0 "Shell" 0 -1 1701904419272 ""}
{ "Info" "" "" "2023.12.06.17:13:41 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2023.12.06.17:13:41 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1701904421254 ""}
{ "Info" "" "" "2023.12.06.17:13:41 Info: fpga_ack: Starting RTL generation for module 'Computer_System_fpga_ack'" {  } {  } 0 0 "2023.12.06.17:13:41 Info: fpga_ack: Starting RTL generation for module 'Computer_System_fpga_ack'" 0 0 "Shell" 0 -1 1701904421265 ""}
{ "Info" "  ]" "" "2023.12.06.17:13:41 Info: fpga_ack:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_ack --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0004_fpga_ack_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0004_fpga_ack_gen//Computer_System_fpga_ack_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0004_fpga_ack_gen" {  } {  } 0 0 "2023.12.06.17:13:41 Info: fpga_ack:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_ack --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0004_fpga_ack_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0004_fpga_ack_gen//Computer_System_fpga_ack_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0004_fpga_ack_gen" 0 0 "Shell" 0 -1 1701904421266 ""}
{ "Info" "" "" "2023.12.06.17:13:41 Info: fpga_ack: Done RTL generation for module 'Computer_System_fpga_ack'" {  } {  } 0 0 "2023.12.06.17:13:41 Info: fpga_ack: Done RTL generation for module 'Computer_System_fpga_ack'" 0 0 "Shell" 0 -1 1701904421625 ""}
{ "Info" "" "" "2023.12.06.17:13:41 Info: fpga_ack: \"Computer_System\" instantiated altera_avalon_pio \"fpga_ack\"" {  } {  } 0 0 "2023.12.06.17:13:41 Info: fpga_ack: \"Computer_System\" instantiated altera_avalon_pio \"fpga_ack\"" 0 0 "Shell" 0 -1 1701904421645 ""}
{ "Info" "" "" "2023.12.06.17:13:41 Info: fpga_output_data: Starting RTL generation for module 'Computer_System_fpga_output_data'" {  } {  } 0 0 "2023.12.06.17:13:41 Info: fpga_output_data: Starting RTL generation for module 'Computer_System_fpga_output_data'" 0 0 "Shell" 0 -1 1701904421654 ""}
{ "Info" "  ]" "" "2023.12.06.17:13:41 Info: fpga_output_data:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_output_data --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0005_fpga_output_data_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0005_fpga_output_data_gen//Computer_System_fpga_output_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0005_fpga_output_data_gen" {  } {  } 0 0 "2023.12.06.17:13:41 Info: fpga_output_data:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_output_data --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0005_fpga_output_data_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0005_fpga_output_data_gen//Computer_System_fpga_output_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0005_fpga_output_data_gen" 0 0 "Shell" 0 -1 1701904421654 ""}
{ "Info" "" "" "2023.12.06.17:13:42 Info: fpga_output_data: Done RTL generation for module 'Computer_System_fpga_output_data'" {  } {  } 0 0 "2023.12.06.17:13:42 Info: fpga_output_data: Done RTL generation for module 'Computer_System_fpga_output_data'" 0 0 "Shell" 0 -1 1701904422054 ""}
{ "Info" "" "" "2023.12.06.17:13:42 Info: fpga_output_data: \"Computer_System\" instantiated altera_avalon_pio \"fpga_output_data\"" {  } {  } 0 0 "2023.12.06.17:13:42 Info: fpga_output_data: \"Computer_System\" instantiated altera_avalon_pio \"fpga_output_data\"" 0 0 "Shell" 0 -1 1701904422072 ""}
{ "Info" "" "" "2023.12.06.17:13:42 Info: hps_fclk: Starting RTL generation for module 'Computer_System_hps_fclk'" {  } {  } 0 0 "2023.12.06.17:13:42 Info: hps_fclk: Starting RTL generation for module 'Computer_System_hps_fclk'" 0 0 "Shell" 0 -1 1701904422081 ""}
{ "Info" "  ]" "" "2023.12.06.17:13:42 Info: hps_fclk:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_fclk --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0006_hps_fclk_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0006_hps_fclk_gen//Computer_System_hps_fclk_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0006_hps_fclk_gen" {  } {  } 0 0 "2023.12.06.17:13:42 Info: hps_fclk:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_fclk --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0006_hps_fclk_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0006_hps_fclk_gen//Computer_System_hps_fclk_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0006_hps_fclk_gen" 0 0 "Shell" 0 -1 1701904422082 ""}
{ "Info" "" "" "2023.12.06.17:13:42 Info: hps_fclk: Done RTL generation for module 'Computer_System_hps_fclk'" {  } {  } 0 0 "2023.12.06.17:13:42 Info: hps_fclk: Done RTL generation for module 'Computer_System_hps_fclk'" 0 0 "Shell" 0 -1 1701904422487 ""}
{ "Info" "" "" "2023.12.06.17:13:42 Info: hps_fclk: \"Computer_System\" instantiated altera_avalon_pio \"hps_fclk\"" {  } {  } 0 0 "2023.12.06.17:13:42 Info: hps_fclk: \"Computer_System\" instantiated altera_avalon_pio \"hps_fclk\"" 0 0 "Shell" 0 -1 1701904422504 ""}
{ "Info" "" "" "2023.12.06.17:13:42 Info: hps_input_addr: Starting RTL generation for module 'Computer_System_hps_input_addr'" {  } {  } 0 0 "2023.12.06.17:13:42 Info: hps_input_addr: Starting RTL generation for module 'Computer_System_hps_input_addr'" 0 0 "Shell" 0 -1 1701904422514 ""}
{ "Info" "  ]" "" "2023.12.06.17:13:42 Info: hps_input_addr:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_addr --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0007_hps_input_addr_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0007_hps_input_addr_gen//Computer_System_hps_input_addr_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0007_hps_input_addr_gen" {  } {  } 0 0 "2023.12.06.17:13:42 Info: hps_input_addr:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_addr --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0007_hps_input_addr_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0007_hps_input_addr_gen//Computer_System_hps_input_addr_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0007_hps_input_addr_gen" 0 0 "Shell" 0 -1 1701904422514 ""}
{ "Info" "" "" "2023.12.06.17:13:42 Info: hps_input_addr: Done RTL generation for module 'Computer_System_hps_input_addr'" {  } {  } 0 0 "2023.12.06.17:13:42 Info: hps_input_addr: Done RTL generation for module 'Computer_System_hps_input_addr'" 0 0 "Shell" 0 -1 1701904422875 ""}
{ "Info" "" "" "2023.12.06.17:13:42 Info: hps_input_addr: \"Computer_System\" instantiated altera_avalon_pio \"hps_input_addr\"" {  } {  } 0 0 "2023.12.06.17:13:42 Info: hps_input_addr: \"Computer_System\" instantiated altera_avalon_pio \"hps_input_addr\"" 0 0 "Shell" 0 -1 1701904422892 ""}
{ "Info" "" "" "2023.12.06.17:13:42 Info: hps_input_data: Starting RTL generation for module 'Computer_System_hps_input_data'" {  } {  } 0 0 "2023.12.06.17:13:42 Info: hps_input_data: Starting RTL generation for module 'Computer_System_hps_input_data'" 0 0 "Shell" 0 -1 1701904422902 ""}
{ "Info" "  ]" "" "2023.12.06.17:13:42 Info: hps_input_data:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_data --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0008_hps_input_data_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0008_hps_input_data_gen//Computer_System_hps_input_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0008_hps_input_data_gen" {  } {  } 0 0 "2023.12.06.17:13:42 Info: hps_input_data:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_data --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0008_hps_input_data_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0008_hps_input_data_gen//Computer_System_hps_input_data_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0008_hps_input_data_gen" 0 0 "Shell" 0 -1 1701904422902 ""}
{ "Info" "" "" "2023.12.06.17:13:43 Info: hps_input_data: Done RTL generation for module 'Computer_System_hps_input_data'" {  } {  } 0 0 "2023.12.06.17:13:43 Info: hps_input_data: Done RTL generation for module 'Computer_System_hps_input_data'" 0 0 "Shell" 0 -1 1701904423269 ""}
{ "Info" "" "" "2023.12.06.17:13:43 Info: hps_input_data: \"Computer_System\" instantiated altera_avalon_pio \"hps_input_data\"" {  } {  } 0 0 "2023.12.06.17:13:43 Info: hps_input_data: \"Computer_System\" instantiated altera_avalon_pio \"hps_input_data\"" 0 0 "Shell" 0 -1 1701904423289 ""}
{ "Info" "" "" "2023.12.06.17:13:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:13:45 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904425974 ""}
{ "Info" "" "" "2023.12.06.17:13:47 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.12.06.17:13:47 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1701904427677 ""}
{ "Info" "" "" "2023.12.06.17:13:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:13:57 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904437507 ""}
{ "Info" "" "" "2023.12.06.17:13:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:13:58 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904438641 ""}
{ "Info" "" "" "2023.12.06.17:13:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:13:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904439488 ""}
{ "Info" "" "" "2023.12.06.17:14:00 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:14:00 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904440371 ""}
{ "Info" "" "" "2023.12.06.17:14:01 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:14:01 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904441262 ""}
{ "Info" "" "" "2023.12.06.17:14:02 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:14:02 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904442145 ""}
{ "Info" "" "" "2023.12.06.17:14:02 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:14:02 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904442930 ""}
{ "Info" "" "" "2023.12.06.17:14:03 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:14:03 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904443877 ""}
{ "Info" "" "" "2023.12.06.17:14:04 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:14:04 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904444657 ""}
{ "Info" "" "" "2023.12.06.17:14:05 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:14:05 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904445471 ""}
{ "Info" "" "" "2023.12.06.17:14:15 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2023.12.06.17:14:15 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1701904455023 ""}
{ "Info" "" "" "2023.12.06.17:14:15 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.12.06.17:14:15 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1701904455052 ""}
{ "Info" "" "" "2023.12.06.17:14:15 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.12.06.17:14:15 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1701904455116 ""}
{ "Info" "" "" "2023.12.06.17:14:15 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.12.06.17:14:15 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1701904455485 ""}
{ "Info" "" "" "2023.12.06.17:14:17 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2023.12.06.17:14:17 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1701904457109 ""}
{ "Info" "" "" "2023.12.06.17:14:17 Info: sys_pll: Generating simgen model" {  } {  } 0 0 "2023.12.06.17:14:17 Info: sys_pll: Generating simgen model" 0 0 "Shell" 0 -1 1701904457170 ""}
{ "Info" "Computer_System_System_PLL_sys_pll.v Line: 88\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "2"\n    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3000 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4774 megabytes\n    Info: Processing ended: Wed Dec 06 17:14:50 2023\n    Info: Elapsed time: 00:00:29\n    Info: Total CPU time (on all processors): 00:00:02\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4708 megabytes\n    Info: Processing ended: Wed Dec 06 17:14:50 2023\n    Info: Elapsed time: 00:00:31\n    Info: Total CPU time (on all processors): 00:00:03" "" "2023.12.06.17:14:52 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Wed Dec 06 17:14:19 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Wed Dec 06 17:14:21 2023\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/sxc210186/AppData/Local/Temp/alt9697_3051784066134724206.dir/0012_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/sxc210186/AppData/Local/Temp/alt9697_3051784066134724206.dir/0012_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/sxc210186/AppData/Local/Temp/alt9697_3051784066134724206.dir/0012_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/sxc210186/AppData/Local/Temp/alt9697_3051784066134724206.dir/0012_sys_pll_gen" {  } {  } 0 0 "2023.12.06.17:14:52 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Wed Dec 06 17:14:19 2023\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition\n    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel MegaCore Function License Agreement, or other \n    Info: applicable license agreement, including, without limitation, \n    Info: that your use is for the sole purpose of programming logic \n    Info: devices manufactured by Intel and sold by Intel or its \n    Info: authorized distributors.  Please refer to the applicable \n    Info: agreement for further details.\n    Info: Processing started: Wed Dec 06 17:14:21 2023\nInfo: Command: quartus_map Computer_System_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VERILOG\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file computer_system_system_pll_sys_pll.v\n    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/sxc210186/AppData/Local/Temp/alt9697_3051784066134724206.dir/0012_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"Computer_System_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/sxc210186/AppData/Local/Temp/alt9697_3051784066134724206.dir/0012_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/sxc210186/AppData/Local/Temp/alt9697_3051784066134724206.dir/0012_sys_pll_gen/Computer_System_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/sxc210186/AppData/Local/Temp/alt9697_3051784066134724206.dir/0012_sys_pll_gen" 0 0 "Shell" 0 -1 1701904492537 ""}
{ "Info" "" "" "2023.12.06.17:14:52 Info: sys_pll: Simgen was successful" {  } {  } 0 0 "2023.12.06.17:14:52 Info: sys_pll: Simgen was successful" 0 0 "Shell" 0 -1 1701904492539 ""}
{ "Info" "" "" "2023.12.06.17:14:52 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2023.12.06.17:14:52 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1701904492560 ""}
{ "Info" "" "" "2023.12.06.17:14:52 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2023.12.06.17:14:52 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1701904492585 ""}
{ "Info" "" "" "2023.12.06.17:14:52 Info: SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\"" {  } {  } 0 0 "2023.12.06.17:14:52 Info: SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\"" 0 0 "Shell" 0 -1 1701904492613 ""}
{ "Info" "" "" "2023.12.06.17:14:52 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2023.12.06.17:14:52 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1701904492656 ""}
{ "Info" "" "" "2023.12.06.17:14:52 Info: SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\"" {  } {  } 0 0 "2023.12.06.17:14:52 Info: SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\"" 0 0 "Shell" 0 -1 1701904492695 ""}
{ "Info" "" "" "2023.12.06.17:14:52 Info: SDRAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2023.12.06.17:14:52 Info: SDRAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1701904492719 ""}
{ "Info" "" "" "2023.12.06.17:14:52 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.12.06.17:14:52 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1701904492775 ""}
{ "Info" "" "" "2023.12.06.17:14:52 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.12.06.17:14:52 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1701904492805 ""}
{ "Info" "" "" "2023.12.06.17:14:53 Info: SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" {  } {  } 0 0 "2023.12.06.17:14:53 Info: SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1701904493004 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.12.06.17:14:53 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:53 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904493036 ""}
{ "Info" "" "" "2023.12.06.17:14:53 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.12.06.17:14:53 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1701904493067 ""}
{ "Info" "" "" "2023.12.06.17:14:53 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.12.06.17:14:53 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1701904493134 ""}
{ "Info" "" "" "2023.12.06.17:14:53 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.12.06.17:14:53 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1701904493151 ""}
{ "Info" "" "" "2023.12.06.17:14:53 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.12.06.17:14:53 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1701904493181 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.12.06.17:14:53 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:53 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904493202 ""}
{ "Info" "" "" "2023.12.06.17:14:53 Info: SDRAM_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_s1_rsp_width_adapter\"" {  } {  } 0 0 "2023.12.06.17:14:53 Info: SDRAM_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_s1_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1701904493243 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.12.06.17:14:53 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:53 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904493246 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.12.06.17:14:53 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:53 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904493269 ""}
{ "Info" "" "" "2023.12.06.17:14:54 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.12.06.17:14:54 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1701904494859 ""}
{ "Info" "" "" "2023.12.06.17:14:54 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.12.06.17:14:54 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1701904494892 ""}
{ "Info" "" "" "2023.12.06.17:14:54 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.12.06.17:14:54 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1701904494924 ""}
{ "Info" "" "" "2023.12.06.17:14:54 Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 0 "2023.12.06.17:14:54 Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_lw_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1701904494965 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.12.06.17:14:54 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:54 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904494986 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.12.06.17:14:54 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:54 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904494993 ""}
{ "Info" "" "" "2023.12.06.17:14:55 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.12.06.17:14:55 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1701904495000 ""}
{ "Info" "" "" "2023.12.06.17:14:55 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.12.06.17:14:55 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1701904495019 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.12.06.17:14:55 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:55 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904495025 ""}
{ "Info" "" "" "2023.12.06.17:14:55 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.12.06.17:14:55 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1701904495029 ""}
{ "Info" "" "" "2023.12.06.17:14:55 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.12.06.17:14:55 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1701904495053 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.12.06.17:14:55 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:55 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904495055 ""}
{ "Info" "" "" "2023.12.06.17:14:56 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.12.06.17:14:56 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1701904496589 ""}
{ "Info" "" "" "2023.12.06.17:14:56 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2023.12.06.17:14:56 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1701904496735 ""}
{ "Info" "verbosity_pkg.sv" "" "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904496744 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904496746 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904496747 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904496762 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904496765 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904496767 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" {  } {  } 0 0 "2023.12.06.17:14:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation/submodules" 0 0 "Shell" 0 -1 1701904496768 ""}
{ "Info" "" "" "2023.12.06.17:14:56 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.12.06.17:14:56 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1701904496795 ""}
{ "Info" "" "" "2023.12.06.17:14:56 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.12.06.17:14:56 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1701904496802 ""}
{ "Info" "" "" "2023.12.06.17:14:56 Info: Computer_System: Done \"Computer_System\" with 43 modules, 71 files" {  } {  } 0 0 "2023.12.06.17:14:56 Info: Computer_System: Done \"Computer_System\" with 43 modules, 71 files" 0 0 "Shell" 0 -1 1701904496803 ""}
{ "Info" "" "" "2023.12.06.17:14:56 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.12.06.17:14:56 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1701904496861 ""}
{ "Info" "" "" "2023.12.06.17:14:56 Info: Finished: Create simulation model" {  } {  } 0 0 "2023.12.06.17:14:56 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1701904496862 ""}
{ "Info" "" "" "2023.12.06.17:14:56 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2023.12.06.17:14:56 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1701904496862 ""}
{ "Info" " --use-relative-paths=true" "" "2023.12.06.17:14:56 Info: sim-script-gen --spd=C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\Computer_System.spd --output-directory=C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.12.06.17:14:56 Info: sim-script-gen --spd=C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\Computer_System.spd --output-directory=C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1701904496862 ""}
{ "Info" " --use-relative-paths=true" "" "2023.12.06.17:14:56 Info: Doing: ip-make-simscript --spd=C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\Computer_System.spd --output-directory=C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.12.06.17:14:56 Info: Doing: ip-make-simscript --spd=C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\Computer_System.spd --output-directory=C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1701904496867 ""}
{ "Info" " directory:" "" "2023.12.06.17:14:58 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.12.06.17:14:58 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1701904498254 ""}
{ "Info" "msim_setup.tcl" "" "2023.12.06.17:14:58 Info:     mentor" {  } {  } 0 0 "2023.12.06.17:14:58 Info:     mentor" 0 0 "Shell" 0 -1 1701904498257 ""}
{ "Info" " directory:" "" "2023.12.06.17:14:58 Info: Generating the following file(s) for VCS simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.12.06.17:14:58 Info: Generating the following file(s) for VCS simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1701904498267 ""}
{ "Info" "vcs_setup.sh" "" "2023.12.06.17:14:58 Info:     synopsys/vcs" {  } {  } 0 0 "2023.12.06.17:14:58 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1701904498271 ""}
{ "Info" " directory:" "" "2023.12.06.17:14:58 Info: Generating the following file(s) for VCSMX simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.12.06.17:14:58 Info: Generating the following file(s) for VCSMX simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1701904498278 ""}
{ "Info" "synopsys_sim.setup" "" "2023.12.06.17:14:58 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.12.06.17:14:58 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1701904498282 ""}
{ "Info" "vcsmx_setup.sh" "" "2023.12.06.17:14:58 Info:     synopsys/vcsmx" {  } {  } 0 0 "2023.12.06.17:14:58 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1701904498284 ""}
{ "Info" " directory:" "" "2023.12.06.17:14:58 Info: Generating the following file(s) for NCSIM simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.12.06.17:14:58 Info: Generating the following file(s) for NCSIM simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1701904498316 ""}
{ "Info" "cds.lib" "" "2023.12.06.17:14:58 Info:     cadence" {  } {  } 0 0 "2023.12.06.17:14:58 Info:     cadence" 0 0 "Shell" 0 -1 1701904498318 ""}
{ "Info" "hdl.var" "" "2023.12.06.17:14:58 Info:     cadence" {  } {  } 0 0 "2023.12.06.17:14:58 Info:     cadence" 0 0 "Shell" 0 -1 1701904498352 ""}
{ "Info" "ncsim_setup.sh" "" "2023.12.06.17:14:58 Info:     cadence" {  } {  } 0 0 "2023.12.06.17:14:58 Info:     cadence" 0 0 "Shell" 0 -1 1701904498354 ""}
{ "Info" " directory" "" "2023.12.06.17:14:58 Info:     35 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2023.12.06.17:14:58 Info:     35 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1701904498354 ""}
{ "Info" " directory:" "" "2023.12.06.17:14:58 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.12.06.17:14:58 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1701904498357 ""}
{ "Info" "rivierapro_setup.tcl" "" "2023.12.06.17:14:58 Info:     aldec" {  } {  } 0 0 "2023.12.06.17:14:58 Info:     aldec" 0 0 "Shell" 0 -1 1701904498364 ""}
{ "Info" "." "" "2023.12.06.17:14:58 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" {  } {  } 0 0 "2023.12.06.17:14:58 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/simulation" 0 0 "Shell" 0 -1 1701904498364 ""}
{ "Info" "" "" "2023.12.06.17:14:58 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2023.12.06.17:14:58 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1701904498364 ""}
{ "Info" "" "" "2023.12.06.17:14:58 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2023.12.06.17:14:58 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1701904498364 ""}
{ "Info" "" "" "2023.12.06.17:14:58 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.12.06.17:14:58 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1701904498365 ""}
{ "Info" "" "" "2023.12.06.17:14:58 Info: qsys-generate C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System.qsys --block-symbol-file --output-directory=C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.12.06.17:14:58 Info: qsys-generate C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System.qsys --block-symbol-file --output-directory=C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1701904498365 ""}
{ "Info" "Computer_System.qsys" "" "2023.12.06.17:14:58 Info: Loading verilog" {  } {  } 0 0 "2023.12.06.17:14:58 Info: Loading verilog" 0 0 "Shell" 0 -1 1701904498371 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Reading input file" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Reading input file" 0 0 "Shell" 0 -1 1701904499192 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Adding ARM_A9_HPS \[altera_hps 17.0\]" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Adding ARM_A9_HPS \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1701904499195 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1701904499196 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 17.0\]" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 17.0\]" 0 0 "Shell" 0 -1 1701904499206 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1701904499206 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 17.0\]" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 17.0\]" 0 0 "Shell" 0 -1 1701904499206 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Parameterizing module F2H_Mem_Window_00000000" 0 0 "Shell" 0 -1 1701904499206 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Adding HEX3_HEX0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Adding HEX3_HEX0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904499207 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Parameterizing module HEX3_HEX0" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Parameterizing module HEX3_HEX0" 0 0 "Shell" 0 -1 1701904499207 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Adding LEDs \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Adding LEDs \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904499207 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Parameterizing module LEDs" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1701904499208 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 17.0\]" 0 0 "Shell" 0 -1 1701904499208 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1701904499208 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 17.0\]" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 17.0\]" 0 0 "Shell" 0 -1 1701904499209 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1701904499209 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Adding Pushbuttons \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Adding Pushbuttons \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904499209 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Parameterizing module Pushbuttons" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Parameterizing module Pushbuttons" 0 0 "Shell" 0 -1 1701904499209 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 17.0\]" 0 0 "Shell" 0 -1 1701904499210 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1701904499210 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Adding Slider_Switches \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Adding Slider_Switches \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904499211 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1701904499211 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 17.0\]" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 17.0\]" 0 0 "Shell" 0 -1 1701904499211 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1701904499211 ""}
{ "Info" "" "" "2023.12.06.17:14:59 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2023.12.06.17:14:59 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1701904499212 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1701904500945 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.0\]" 0 0 "Shell" 0 -1 1701904500946 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1701904500947 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Adding fpga_ack \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Adding fpga_ack \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904500947 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Parameterizing module fpga_ack" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Parameterizing module fpga_ack" 0 0 "Shell" 0 -1 1701904500948 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Adding fpga_done \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Adding fpga_done \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904500948 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Parameterizing module fpga_done" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Parameterizing module fpga_done" 0 0 "Shell" 0 -1 1701904500948 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Adding fpga_output_data \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Adding fpga_output_data \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904500949 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Parameterizing module fpga_output_data" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Parameterizing module fpga_output_data" 0 0 "Shell" 0 -1 1701904500949 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Adding hps_fclk \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Adding hps_fclk \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904500950 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Parameterizing module hps_fclk" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Parameterizing module hps_fclk" 0 0 "Shell" 0 -1 1701904500950 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Adding hps_input_addr \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Adding hps_input_addr \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904500951 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Parameterizing module hps_input_addr" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Parameterizing module hps_input_addr" 0 0 "Shell" 0 -1 1701904500951 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Adding hps_input_data \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Adding hps_input_data \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904500952 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Parameterizing module hps_input_data" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Parameterizing module hps_input_data" 0 0 "Shell" 0 -1 1701904500952 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Adding hps_reset \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Adding hps_reset \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904500952 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Parameterizing module hps_reset" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Parameterizing module hps_reset" 0 0 "Shell" 0 -1 1701904500952 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Adding hps_valid \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Adding hps_valid \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904500953 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Parameterizing module hps_valid" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Parameterizing module hps_valid" 0 0 "Shell" 0 -1 1701904500953 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Building connections" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Building connections" 0 0 "Shell" 0 -1 1701904500953 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Parameterizing connections" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1701904500955 ""}
{ "Info" "" "" "2023.12.06.17:15:00 Info: Validating" {  } {  } 0 0 "2023.12.06.17:15:00 Info: Validating" 0 0 "Shell" 0 -1 1701904500955 ""}
{ "Info" "" "" "2023.12.06.17:15:14 Info: Done reading input file" {  } {  } 0 0 "2023.12.06.17:15:14 Info: Done reading input file" 0 0 "Shell" 0 -1 1701904514144 ""}
{ "Info" "" "" "2023.12.06.17:15:20 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.12.06.17:15:20 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1701904520975 ""}
{ "Info" "" "" "2023.12.06.17:15:20 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.12.06.17:15:20 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1701904520975 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.12.06.17:15:20 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.12.06.17:15:20 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1701904520975 ""}
{ "Warning" "" "" "2023.12.06.17:15:20 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.12.06.17:15:20 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1701904520978 ""}
{ "Warning" "" "" "2023.12.06.17:15:20 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.12.06.17:15:20 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1701904520978 ""}
{ "Info" "" "" "2023.12.06.17:15:20 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2023.12.06.17:15:20 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1701904520980 ""}
{ "Info" "" "" "2023.12.06.17:15:20 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2023.12.06.17:15:20 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1701904520981 ""}
{ "Info" "" "" "2023.12.06.17:15:20 Info: Computer_System.fpga_ack: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.12.06.17:15:20 Info: Computer_System.fpga_ack: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1701904520981 ""}
{ "Info" "" "" "2023.12.06.17:15:20 Info: Computer_System.fpga_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.12.06.17:15:20 Info: Computer_System.fpga_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1701904520981 ""}
{ "Info" "" "" "2023.12.06.17:15:20 Info: Computer_System.fpga_output_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.12.06.17:15:20 Info: Computer_System.fpga_output_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1701904520981 ""}
{ "Info" "" "" "2023.12.06.17:15:21 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.12.06.17:15:21 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1701904521829 ""}
{ "Info" "" "" "2023.12.06.17:15:21 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.12.06.17:15:21 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1701904521829 ""}
{ "Info" "" "" "2023.12.06.17:15:21 Info:" {  } {  } 0 0 "2023.12.06.17:15:21 Info:" 0 0 "Shell" 0 -1 1701904521830 ""}
{ "Info" "" "" "2023.12.06.17:15:21 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2023.12.06.17:15:21 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1701904521831 ""}
{ "Info" "" "" "2023.12.06.17:15:21 Info: qsys-generate C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.12.06.17:15:21 Info: qsys-generate C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System.qsys --synthesis=VERILOG --output-directory=C:\\Users\\sxc210186\\Downloads\\very_cnn\\mnist-cnn-fpga\\deployment\\DE1-SoC_Computer_15_640_current\\verilog\\Computer_System\\synthesis --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1701904521832 ""}
{ "Info" "Computer_System.qsys" "" "2023.12.06.17:15:21 Info: Loading verilog" {  } {  } 0 0 "2023.12.06.17:15:21 Info: Loading verilog" 0 0 "Shell" 0 -1 1701904521834 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Reading input file" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Reading input file" 0 0 "Shell" 0 -1 1701904522702 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Adding ARM_A9_HPS \[altera_hps 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Adding ARM_A9_HPS \[altera_hps 17.0\]" 0 0 "Shell" 0 -1 1701904522704 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1701904522708 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Adding AV_Config \[altera_up_avalon_audio_and_video_config 17.0\]" 0 0 "Shell" 0 -1 1701904522716 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Parameterizing module AV_Config" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Parameterizing module AV_Config" 0 0 "Shell" 0 -1 1701904522716 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Adding F2H_Mem_Window_00000000 \[altera_address_span_extender 17.0\]" 0 0 "Shell" 0 -1 1701904522717 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Parameterizing module F2H_Mem_Window_00000000" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Parameterizing module F2H_Mem_Window_00000000" 0 0 "Shell" 0 -1 1701904522717 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Adding HEX3_HEX0 \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Adding HEX3_HEX0 \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904522717 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Parameterizing module HEX3_HEX0" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Parameterizing module HEX3_HEX0" 0 0 "Shell" 0 -1 1701904522717 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Adding LEDs \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Adding LEDs \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904522718 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Parameterizing module LEDs" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Parameterizing module LEDs" 0 0 "Shell" 0 -1 1701904522718 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 17.0\]" 0 0 "Shell" 0 -1 1701904522718 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1701904522719 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Adding Pixel_DMA_Addr_Translation \[altera_up_avalon_video_dma_ctrl_addr_trans 17.0\]" 0 0 "Shell" 0 -1 1701904522719 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Parameterizing module Pixel_DMA_Addr_Translation" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Parameterizing module Pixel_DMA_Addr_Translation" 0 0 "Shell" 0 -1 1701904522720 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Adding Pushbuttons \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Adding Pushbuttons \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904522720 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Parameterizing module Pushbuttons" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Parameterizing module Pushbuttons" 0 0 "Shell" 0 -1 1701904522720 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Adding SDRAM \[altera_avalon_new_sdram_controller 17.0\]" 0 0 "Shell" 0 -1 1701904522721 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Parameterizing module SDRAM" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Parameterizing module SDRAM" 0 0 "Shell" 0 -1 1701904522722 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Adding Slider_Switches \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Adding Slider_Switches \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904522722 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Parameterizing module Slider_Switches" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Parameterizing module Slider_Switches" 0 0 "Shell" 0 -1 1701904522722 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 17.0\]" 0 0 "Shell" 0 -1 1701904522723 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1701904522723 ""}
{ "Info" "" "" "2023.12.06.17:15:22 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" {  } {  } 0 0 "2023.12.06.17:15:22 Info: Adding VGA_Subsystem \[VGA_Subsystem 1.0\]" 0 0 "Shell" 0 -1 1701904522723 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Parameterizing module VGA_Subsystem" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Parameterizing module VGA_Subsystem" 0 0 "Shell" 0 -1 1701904524626 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Adding clock_bridge_0 \[altera_clock_bridge 17.0\]" 0 0 "Shell" 0 -1 1701904524626 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1701904524626 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Adding fpga_ack \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Adding fpga_ack \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904524626 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Parameterizing module fpga_ack" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Parameterizing module fpga_ack" 0 0 "Shell" 0 -1 1701904524626 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Adding fpga_done \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Adding fpga_done \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904524627 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Parameterizing module fpga_done" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Parameterizing module fpga_done" 0 0 "Shell" 0 -1 1701904524627 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Adding fpga_output_data \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Adding fpga_output_data \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904524627 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Parameterizing module fpga_output_data" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Parameterizing module fpga_output_data" 0 0 "Shell" 0 -1 1701904524627 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Adding hps_fclk \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Adding hps_fclk \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904524628 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Parameterizing module hps_fclk" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Parameterizing module hps_fclk" 0 0 "Shell" 0 -1 1701904524628 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Adding hps_input_addr \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Adding hps_input_addr \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904524628 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Parameterizing module hps_input_addr" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Parameterizing module hps_input_addr" 0 0 "Shell" 0 -1 1701904524628 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Adding hps_input_data \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Adding hps_input_data \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904524628 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Parameterizing module hps_input_data" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Parameterizing module hps_input_data" 0 0 "Shell" 0 -1 1701904524629 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Adding hps_reset \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Adding hps_reset \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904524629 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Parameterizing module hps_reset" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Parameterizing module hps_reset" 0 0 "Shell" 0 -1 1701904524629 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Adding hps_valid \[altera_avalon_pio 17.0\]" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Adding hps_valid \[altera_avalon_pio 17.0\]" 0 0 "Shell" 0 -1 1701904524629 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Parameterizing module hps_valid" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Parameterizing module hps_valid" 0 0 "Shell" 0 -1 1701904524629 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Building connections" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Building connections" 0 0 "Shell" 0 -1 1701904524629 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Parameterizing connections" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1701904524632 ""}
{ "Info" "" "" "2023.12.06.17:15:24 Info: Validating" {  } {  } 0 0 "2023.12.06.17:15:24 Info: Validating" 0 0 "Shell" 0 -1 1701904524633 ""}
{ "Info" "" "" "2023.12.06.17:15:37 Info: Done reading input file" {  } {  } 0 0 "2023.12.06.17:15:37 Info: Done reading input file" 0 0 "Shell" 0 -1 1701904537151 ""}
{ "Info" "" "" "2023.12.06.17:15:43 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.12.06.17:15:43 Info: Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1701904543101 ""}
{ "Info" "" "" "2023.12.06.17:15:43 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.12.06.17:15:43 Info: Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1701904543101 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.12.06.17:15:43 Warning: Computer_System.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.12.06.17:15:43 Warning: Computer_System.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1701904543108 ""}
{ "Warning" "" "" "2023.12.06.17:15:43 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.12.06.17:15:43 Warning: Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1701904543108 ""}
{ "Warning" "" "" "2023.12.06.17:15:43 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.12.06.17:15:43 Warning: Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1701904543108 ""}
{ "Info" "" "" "2023.12.06.17:15:43 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2023.12.06.17:15:43 Info: Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1701904543109 ""}
{ "Info" "" "" "2023.12.06.17:15:43 Info: Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2023.12.06.17:15:43 Info: Computer_System.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1701904543111 ""}
{ "Info" "" "" "2023.12.06.17:15:43 Info: Computer_System.fpga_ack: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.12.06.17:15:43 Info: Computer_System.fpga_ack: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1701904543111 ""}
{ "Info" "" "" "2023.12.06.17:15:43 Info: Computer_System.fpga_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.12.06.17:15:43 Info: Computer_System.fpga_done: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1701904543111 ""}
{ "Info" "" "" "2023.12.06.17:15:43 Info: Computer_System.fpga_output_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.12.06.17:15:43 Info: Computer_System.fpga_output_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1701904543111 ""}
{ "Info" "" "" "2023.12.06.17:15:48 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" {  } {  } 0 0 "2023.12.06.17:15:48 Info: Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1701904548161 ""}
{ "Info" "" "" "2023.12.06.17:15:55 Info: Interconnect is inserted between master ARM_A9_HPS.h2f_axi_master and slave SDRAM.s1 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2023.12.06.17:15:55 Info: Interconnect is inserted between master ARM_A9_HPS.h2f_axi_master and slave SDRAM.s1 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1701904555574 ""}
{ "Warning" "" "" "2023.12.06.17:16:00 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2023.12.06.17:16:00 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1701904560000 ""}
{ "Warning" "" "" "2023.12.06.17:16:00 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2023.12.06.17:16:00 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1701904560000 ""}
{ "Warning" "" "" "2023.12.06.17:16:00 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.12.06.17:16:00 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1701904560003 ""}
{ "Warning" "" "" "2023.12.06.17:16:00 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.12.06.17:16:00 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1701904560003 ""}
{ "Info" "" "" "2023.12.06.17:16:09 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2023.12.06.17:16:09 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1701904569049 ""}
{ "Info" "" "" "2023.12.06.17:16:09 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.12.06.17:16:09 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1701904569916 ""}
{ "Info" "" "" "2023.12.06.17:16:10 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.12.06.17:16:10 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1701904570599 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.12.06.17:16:10 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2023.12.06.17:16:10 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1701904570601 ""}
{ "Warning" "" "" "2023.12.06.17:16:10 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.12.06.17:16:10 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1701904570603 ""}
{ "Warning" "" "" "2023.12.06.17:16:10 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.12.06.17:16:10 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1701904570604 ""}
{ "Info" "" "" "2023.12.06.17:16:15 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2023.12.06.17:16:15 Info: ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1701904575492 ""}
{ "Info" "" "" "2023.12.06.17:16:15 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2023.12.06.17:16:15 Info: HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1701904575500 ""}
{ "Info" "Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]" "" "2023.12.06.17:16:15 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0037_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0037_HEX3_HEX0_gen/" {  } {  } 0 0 "2023.12.06.17:16:15 Info: HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0037_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0037_HEX3_HEX0_gen/" 0 0 "Shell" 0 -1 1701904575500 ""}
{ "Info" "" "" "2023.12.06.17:16:15 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 0 "2023.12.06.17:16:15 Info: HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" 0 0 "Shell" 0 -1 1701904575887 ""}
{ "Info" "" "" "2023.12.06.17:16:15 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 0 "2023.12.06.17:16:15 Info: HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" 0 0 "Shell" 0 -1 1701904575893 ""}
{ "Info" "" "" "2023.12.06.17:16:15 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2023.12.06.17:16:15 Info: SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1701904575902 ""}
{ "Info" "Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2023.12.06.17:16:15 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0038_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0038_SDRAM_gen/" {  } {  } 0 0 "2023.12.06.17:16:15 Info: SDRAM:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0038_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0038_SDRAM_gen/" 0 0 "Shell" 0 -1 1701904575902 ""}
{ "Info" "" "" "2023.12.06.17:16:16 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" {  } {  } 0 0 "2023.12.06.17:16:16 Info: SDRAM: Done RTL generation for module 'Computer_System_SDRAM'" 0 0 "Shell" 0 -1 1701904576782 ""}
{ "Info" "" "" "2023.12.06.17:16:16 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" {  } {  } 0 0 "2023.12.06.17:16:16 Info: SDRAM: \"Computer_System\" instantiated altera_avalon_new_sdram_controller \"SDRAM\"" 0 0 "Shell" 0 -1 1701904576829 ""}
{ "Info" "" "" "2023.12.06.17:16:16 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2023.12.06.17:16:16 Info: Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1701904576840 ""}
{ "Info" "Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]" "" "2023.12.06.17:16:16 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0039_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0039_Slider_Switches_gen/" {  } {  } 0 0 "2023.12.06.17:16:16 Info: Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0039_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0039_Slider_Switches_gen/" 0 0 "Shell" 0 -1 1701904576840 ""}
{ "Info" "" "" "2023.12.06.17:16:17 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 0 "2023.12.06.17:16:17 Info: Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" 0 0 "Shell" 0 -1 1701904577360 ""}
{ "Info" "" "" "2023.12.06.17:16:17 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 0 "2023.12.06.17:16:17 Info: Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" 0 0 "Shell" 0 -1 1701904577369 ""}
{ "Info" "" "" "2023.12.06.17:16:19 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2023.12.06.17:16:19 Info: System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1701904579619 ""}
{ "Info" "" "" "2023.12.06.17:16:19 Info: fpga_ack: Starting RTL generation for module 'Computer_System_fpga_ack'" {  } {  } 0 0 "2023.12.06.17:16:19 Info: fpga_ack: Starting RTL generation for module 'Computer_System_fpga_ack'" 0 0 "Shell" 0 -1 1701904579637 ""}
{ "Info" "Computer_System_fpga_ack_component_configuration.pl  --do_build_sim=0  ]" "" "2023.12.06.17:16:19 Info: fpga_ack:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_ack --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0040_fpga_ack_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0040_fpga_ack_gen/" {  } {  } 0 0 "2023.12.06.17:16:19 Info: fpga_ack:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_ack --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0040_fpga_ack_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0040_fpga_ack_gen/" 0 0 "Shell" 0 -1 1701904579637 ""}
{ "Info" "" "" "2023.12.06.17:16:20 Info: fpga_ack: Done RTL generation for module 'Computer_System_fpga_ack'" {  } {  } 0 0 "2023.12.06.17:16:20 Info: fpga_ack: Done RTL generation for module 'Computer_System_fpga_ack'" 0 0 "Shell" 0 -1 1701904580035 ""}
{ "Info" "" "" "2023.12.06.17:16:20 Info: fpga_ack: \"Computer_System\" instantiated altera_avalon_pio \"fpga_ack\"" {  } {  } 0 0 "2023.12.06.17:16:20 Info: fpga_ack: \"Computer_System\" instantiated altera_avalon_pio \"fpga_ack\"" 0 0 "Shell" 0 -1 1701904580040 ""}
{ "Info" "" "" "2023.12.06.17:16:20 Info: fpga_output_data: Starting RTL generation for module 'Computer_System_fpga_output_data'" {  } {  } 0 0 "2023.12.06.17:16:20 Info: fpga_output_data: Starting RTL generation for module 'Computer_System_fpga_output_data'" 0 0 "Shell" 0 -1 1701904580049 ""}
{ "Info" "Computer_System_fpga_output_data_component_configuration.pl  --do_build_sim=0  ]" "" "2023.12.06.17:16:20 Info: fpga_output_data:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_output_data --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0041_fpga_output_data_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0041_fpga_output_data_gen/" {  } {  } 0 0 "2023.12.06.17:16:20 Info: fpga_output_data:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_fpga_output_data --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0041_fpga_output_data_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0041_fpga_output_data_gen/" 0 0 "Shell" 0 -1 1701904580050 ""}
{ "Info" "" "" "2023.12.06.17:16:20 Info: fpga_output_data: Done RTL generation for module 'Computer_System_fpga_output_data'" {  } {  } 0 0 "2023.12.06.17:16:20 Info: fpga_output_data: Done RTL generation for module 'Computer_System_fpga_output_data'" 0 0 "Shell" 0 -1 1701904580406 ""}
{ "Info" "" "" "2023.12.06.17:16:20 Info: fpga_output_data: \"Computer_System\" instantiated altera_avalon_pio \"fpga_output_data\"" {  } {  } 0 0 "2023.12.06.17:16:20 Info: fpga_output_data: \"Computer_System\" instantiated altera_avalon_pio \"fpga_output_data\"" 0 0 "Shell" 0 -1 1701904580412 ""}
{ "Info" "" "" "2023.12.06.17:16:20 Info: hps_fclk: Starting RTL generation for module 'Computer_System_hps_fclk'" {  } {  } 0 0 "2023.12.06.17:16:20 Info: hps_fclk: Starting RTL generation for module 'Computer_System_hps_fclk'" 0 0 "Shell" 0 -1 1701904580419 ""}
{ "Info" "Computer_System_hps_fclk_component_configuration.pl  --do_build_sim=0  ]" "" "2023.12.06.17:16:20 Info: hps_fclk:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_fclk --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0042_hps_fclk_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0042_hps_fclk_gen/" {  } {  } 0 0 "2023.12.06.17:16:20 Info: hps_fclk:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_fclk --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0042_hps_fclk_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0042_hps_fclk_gen/" 0 0 "Shell" 0 -1 1701904580420 ""}
{ "Info" "" "" "2023.12.06.17:16:20 Info: hps_fclk: Done RTL generation for module 'Computer_System_hps_fclk'" {  } {  } 0 0 "2023.12.06.17:16:20 Info: hps_fclk: Done RTL generation for module 'Computer_System_hps_fclk'" 0 0 "Shell" 0 -1 1701904580787 ""}
{ "Info" "" "" "2023.12.06.17:16:20 Info: hps_fclk: \"Computer_System\" instantiated altera_avalon_pio \"hps_fclk\"" {  } {  } 0 0 "2023.12.06.17:16:20 Info: hps_fclk: \"Computer_System\" instantiated altera_avalon_pio \"hps_fclk\"" 0 0 "Shell" 0 -1 1701904580793 ""}
{ "Info" "" "" "2023.12.06.17:16:20 Info: hps_input_addr: Starting RTL generation for module 'Computer_System_hps_input_addr'" {  } {  } 0 0 "2023.12.06.17:16:20 Info: hps_input_addr: Starting RTL generation for module 'Computer_System_hps_input_addr'" 0 0 "Shell" 0 -1 1701904580802 ""}
{ "Info" "Computer_System_hps_input_addr_component_configuration.pl  --do_build_sim=0  ]" "" "2023.12.06.17:16:20 Info: hps_input_addr:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_addr --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0043_hps_input_addr_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0043_hps_input_addr_gen/" {  } {  } 0 0 "2023.12.06.17:16:20 Info: hps_input_addr:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_addr --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0043_hps_input_addr_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0043_hps_input_addr_gen/" 0 0 "Shell" 0 -1 1701904580802 ""}
{ "Info" "" "" "2023.12.06.17:16:21 Info: hps_input_addr: Done RTL generation for module 'Computer_System_hps_input_addr'" {  } {  } 0 0 "2023.12.06.17:16:21 Info: hps_input_addr: Done RTL generation for module 'Computer_System_hps_input_addr'" 0 0 "Shell" 0 -1 1701904581221 ""}
{ "Info" "" "" "2023.12.06.17:16:21 Info: hps_input_addr: \"Computer_System\" instantiated altera_avalon_pio \"hps_input_addr\"" {  } {  } 0 0 "2023.12.06.17:16:21 Info: hps_input_addr: \"Computer_System\" instantiated altera_avalon_pio \"hps_input_addr\"" 0 0 "Shell" 0 -1 1701904581227 ""}
{ "Info" "" "" "2023.12.06.17:16:21 Info: hps_input_data: Starting RTL generation for module 'Computer_System_hps_input_data'" {  } {  } 0 0 "2023.12.06.17:16:21 Info: hps_input_data: Starting RTL generation for module 'Computer_System_hps_input_data'" 0 0 "Shell" 0 -1 1701904581237 ""}
{ "Info" "Computer_System_hps_input_data_component_configuration.pl  --do_build_sim=0  ]" "" "2023.12.06.17:16:21 Info: hps_input_data:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_data --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0044_hps_input_data_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0044_hps_input_data_gen/" {  } {  } 0 0 "2023.12.06.17:16:21 Info: hps_input_data:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_hps_input_data --dir=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0044_hps_input_data_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/SXC210~1/AppData/Local/Temp/alt9697_3051784066134724206.dir/0044_hps_input_data_gen/" 0 0 "Shell" 0 -1 1701904581237 ""}
{ "Info" "" "" "2023.12.06.17:16:21 Info: hps_input_data: Done RTL generation for module 'Computer_System_hps_input_data'" {  } {  } 0 0 "2023.12.06.17:16:21 Info: hps_input_data: Done RTL generation for module 'Computer_System_hps_input_data'" 0 0 "Shell" 0 -1 1701904581598 ""}
{ "Info" "" "" "2023.12.06.17:16:21 Info: hps_input_data: \"Computer_System\" instantiated altera_avalon_pio \"hps_input_data\"" {  } {  } 0 0 "2023.12.06.17:16:21 Info: hps_input_data: \"Computer_System\" instantiated altera_avalon_pio \"hps_input_data\"" 0 0 "Shell" 0 -1 1701904581604 ""}
{ "Info" "" "" "2023.12.06.17:16:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:16:24 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904584140 ""}
{ "Info" "" "" "2023.12.06.17:16:25 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.12.06.17:16:25 Info: mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1701904585793 ""}
{ "Info" "" "" "2023.12.06.17:16:36 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:16:36 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904596137 ""}
{ "Info" "" "" "2023.12.06.17:16:36 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:16:36 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904596948 ""}
{ "Info" "" "" "2023.12.06.17:16:37 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:16:37 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904597721 ""}
{ "Info" "" "" "2023.12.06.17:16:38 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:16:38 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904598557 ""}
{ "Info" "" "" "2023.12.06.17:16:39 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:16:39 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904599369 ""}
{ "Info" "" "" "2023.12.06.17:16:40 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:16:40 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904600416 ""}
{ "Info" "" "" "2023.12.06.17:16:41 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:16:41 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904601280 ""}
{ "Info" "" "" "2023.12.06.17:16:42 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:16:42 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904602133 ""}
{ "Info" "" "" "2023.12.06.17:16:43 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:16:43 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904603003 ""}
{ "Info" "" "" "2023.12.06.17:16:43 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.12.06.17:16:43 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1701904603872 ""}
{ "Info" "" "" "2023.12.06.17:16:53 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2023.12.06.17:16:53 Info: mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1701904613171 ""}
{ "Info" "" "" "2023.12.06.17:16:53 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.12.06.17:16:53 Info: irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1701904613179 ""}
{ "Info" "" "" "2023.12.06.17:16:53 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.12.06.17:16:53 Info: rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1701904613187 ""}
{ "Info" "" "" "2023.12.06.17:16:53 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.12.06.17:16:53 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1701904613348 ""}
{ "Info" "" "" "2023.12.06.17:16:54 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2023.12.06.17:16:54 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1701904614910 ""}
{ "Info" "" "" "2023.12.06.17:16:54 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2023.12.06.17:16:54 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1701904614981 ""}
{ "Info" "" "" "2023.12.06.17:16:54 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2023.12.06.17:16:54 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1701904614984 ""}
{ "Info" "" "" "2023.12.06.17:16:54 Info: SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\"" {  } {  } 0 0 "2023.12.06.17:16:54 Info: SDRAM_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"SDRAM_s1_translator\"" 0 0 "Shell" 0 -1 1701904614989 ""}
{ "Info" "" "" "2023.12.06.17:16:54 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2023.12.06.17:16:54 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1701904614992 ""}
{ "Info" "" "" "2023.12.06.17:16:54 Info: SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\"" {  } {  } 0 0 "2023.12.06.17:16:54 Info: SDRAM_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"SDRAM_s1_agent\"" 0 0 "Shell" 0 -1 1701904614997 ""}
{ "Info" "" "" "2023.12.06.17:16:55 Info: SDRAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_s1_agent_rsp_fifo\"" {  } {  } 0 0 "2023.12.06.17:16:55 Info: SDRAM_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"SDRAM_s1_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1701904615002 ""}
{ "Info" "" "" "2023.12.06.17:16:55 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.12.06.17:16:55 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1701904615020 ""}
{ "Info" "" "" "2023.12.06.17:16:55 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.12.06.17:16:55 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1701904615036 ""}
{ "Info" "" "" "2023.12.06.17:16:55 Info: SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" {  } {  } 0 0 "2023.12.06.17:16:55 Info: SDRAM_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"SDRAM_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1701904615048 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.12.06.17:16:55 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.12.06.17:16:55 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1701904615072 ""}
{ "Info" "" "" "2023.12.06.17:16:55 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.12.06.17:16:55 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1701904615082 ""}
{ "Info" "" "" "2023.12.06.17:16:55 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.12.06.17:16:55 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1701904615099 ""}
{ "Info" "" "" "2023.12.06.17:16:55 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.12.06.17:16:55 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1701904615103 ""}
{ "Info" "" "" "2023.12.06.17:16:55 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.12.06.17:16:55 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1701904615115 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.12.06.17:16:55 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.12.06.17:16:55 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1701904615131 ""}
{ "Info" "" "" "2023.12.06.17:16:55 Info: SDRAM_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_s1_rsp_width_adapter\"" {  } {  } 0 0 "2023.12.06.17:16:55 Info: SDRAM_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"SDRAM_s1_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1701904615147 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.12.06.17:16:55 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.12.06.17:16:55 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1701904615148 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.12.06.17:16:55 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.12.06.17:16:55 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1701904615165 ""}
{ "Info" "" "" "2023.12.06.17:16:56 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.12.06.17:16:56 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1701904616652 ""}
{ "Info" "" "" "2023.12.06.17:16:56 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.12.06.17:16:56 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1701904616687 ""}
{ "Info" "" "" "2023.12.06.17:16:56 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.12.06.17:16:56 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1701904616704 ""}
{ "Info" "" "" "2023.12.06.17:16:56 Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 0 "2023.12.06.17:16:56 Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_lw_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1701904616709 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.12.06.17:16:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.12.06.17:16:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1701904616733 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.12.06.17:16:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.12.06.17:16:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1701904616735 ""}
{ "Info" "" "" "2023.12.06.17:16:56 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.12.06.17:16:56 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1701904616736 ""}
{ "Info" "" "" "2023.12.06.17:16:56 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.12.06.17:16:56 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1701904616747 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.12.06.17:16:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.12.06.17:16:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1701904616755 ""}
{ "Info" "" "" "2023.12.06.17:16:56 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.12.06.17:16:56 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1701904616759 ""}
{ "Info" "" "" "2023.12.06.17:16:56 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.12.06.17:16:56 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1701904616765 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.12.06.17:16:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" {  } {  } 0 0 "2023.12.06.17:16:56 Info: Reusing file C:/Users/sxc210186/Downloads/very_cnn/mnist-cnn-fpga/deployment/DE1-SoC_Computer_15_640_current/verilog/Computer_System/synthesis/submodules" 0 0 "Shell" 0 -1 1701904616779 ""}
{ "Info" "" "" "2023.12.06.17:16:58 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.12.06.17:16:58 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1701904618277 ""}
{ "Info" "" "" "2023.12.06.17:18:16 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2023.12.06.17:18:16 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1701904696037 ""}
{ "Info" "" "" "2023.12.06.17:18:16 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.12.06.17:18:16 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1701904696110 ""}
{ "Info" "" "" "2023.12.06.17:18:16 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.12.06.17:18:16 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1701904696125 ""}
{ "Info" "" "" "2023.12.06.17:18:16 Info: Computer_System: Done \"Computer_System\" with 43 modules, 102 files" {  } {  } 0 0 "2023.12.06.17:18:16 Info: Computer_System: Done \"Computer_System\" with 43 modules, 102 files" 0 0 "Shell" 0 -1 1701904696126 ""}
{ "Info" "" "" "2023.12.06.17:18:18 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.12.06.17:18:18 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1701904698065 ""}
{ "Info" "" "" "2023.12.06.17:18:18 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2023.12.06.17:18:18 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1701904698065 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys Computer_System.qsys " "Completed upgrading IP component Qsys with file \"Computer_System.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1701904698336 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1701904710997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 23 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701904710997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 17:18:30 2023 " "Processing ended: Wed Dec 06 17:18:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701904710997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:57 " "Elapsed time: 00:07:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701904710997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:28 " "Total CPU time (on all processors): 00:08:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701904710997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1701904710997 ""}
