"enabling workaround for %s\n"	,	L_1
CPU_MODEL_MASK	,	V_4
check_local_cpu_errata	,	F_3
is_affected	,	F_4
cpus	,	V_10
pr_info	,	F_6
is_affected_midr_range	,	F_1
MIDR_VARIANT_MASK	,	V_7
i	,	V_12
midr_range_max	,	V_9
arm64_errata	,	V_11
entry	,	V_2
capability	,	V_14
arm64_cpu_capabilities	,	V_1
MIDR_REVISION_MASK	,	V_6
cpus_have_cap	,	F_5
u32	,	T_2
cpus_set_cap	,	F_7
midr_model	,	V_5
read_cpuid_id	,	F_2
__maybe_unused	,	T_1
midr	,	V_3
midr_range_min	,	V_8
desc	,	V_13
