# 32-bit-MIPS-Processor-with-5-Stage-Pipeline
A 32-bit microprocessor designed with a 5-stage pipelined architecture to execute MIPS ISA programs, including arithmetic, data movement, and flow control operations, with data hazard and forwarding mechanisms.
