Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Fri Dec  1 19:25:33 2017
| Host             : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.616  |
| Dynamic (W)              | 0.137  |
| Device Static (W)        | 0.479  |
| Effective TJA (C/W)      | 1.4    |
| Max Ambient (C)          | 99.1   |
| Junction Temperature (C) | 25.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |        6 |       --- |             --- |
| CLB Logic                |     0.003 |     4565 |       --- |             --- |
|   LUT as Shift Register  |     0.002 |      203 |    112800 |            0.18 |
|   LUT as Logic           |    <0.001 |     1267 |    242400 |            0.52 |
|   LUT as Distributed RAM |    <0.001 |       32 |    112800 |            0.03 |
|   Register               |    <0.001 |     2329 |    484800 |            0.48 |
|   CARRY8                 |    <0.001 |       30 |     30300 |            0.10 |
|   F7/F8 Muxes            |    <0.001 |       11 |    242400 |           <0.01 |
|   Others                 |     0.000 |      314 |       --- |             --- |
| Signals                  |    <0.001 |     3403 |       --- |             --- |
| Block RAM                |     0.003 |      2.5 |       600 |            0.42 |
| MMCM                     |     0.114 |        1 |        10 |           10.00 |
| I/O                      |     0.003 |        5 |       520 |            0.96 |
| Static Power             |     0.479 |          |           |                 |
| Total                    |     0.616 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.169 |       0.022 |      0.147 |
| Vccaux     |       1.800 |     0.159 |       0.063 |      0.096 |
| Vccaux_io  |       1.800 |     0.066 |       0.001 |      0.065 |
| Vccint_io  |       0.950 |     0.016 |       0.001 |      0.015 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.011 |       0.000 |      0.011 |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                  | Constraint (ns) |
+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0                                           | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |             8.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs       |            33.0 |
| sysclk_125_clk_p                                                        | sysclk_125_clk_p                                        |             8.0 |
+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------+-----------+
| Name                                                                             | Power (W) |
+----------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                 |     0.137 |
|   dbg_hub                                                                        |     0.003 |
|     inst                                                                         |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                       |     0.002 |
|         U_ICON_INTERFACE                                                         |     0.002 |
|           U_CMD1                                                                 |    <0.001 |
|           U_CMD2                                                                 |    <0.001 |
|           U_CMD3                                                                 |    <0.001 |
|           U_CMD4                                                                 |    <0.001 |
|           U_CMD5                                                                 |    <0.001 |
|           U_CMD6_RD                                                              |    <0.001 |
|             U_RD_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gr1.gr1_int.rfwft                                        |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD6_WR                                                              |    <0.001 |
|             U_WR_FIFO                                                            |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                              |    <0.001 |
|                 inst_fifo_gen                                                    |    <0.001 |
|                   gconvfifo.rf                                                   |    <0.001 |
|                     grf.rf                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                         gras.rsts                                                |    <0.001 |
|                         rpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                         gwas.wsts                                                |    <0.001 |
|                         wpntr                                                    |    <0.001 |
|                       gntv_or_sync_fifo.mem                                      |    <0.001 |
|                         gdm.dm_gen.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                      |    <0.001 |
|                       rstblk                                                     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|           U_CMD7_CTL                                                             |    <0.001 |
|           U_CMD7_STAT                                                            |    <0.001 |
|           U_STATIC_STATUS                                                        |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|           U_RD_ABORT_FLAG                                                        |    <0.001 |
|           U_RD_REQ_FLAG                                                          |    <0.001 |
|           U_TIMER                                                                |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|       CORE_XSDB.U_ICON                                                           |    <0.001 |
|         U_CMD                                                                    |    <0.001 |
|         U_STAT                                                                   |    <0.001 |
|         U_SYNC                                                                   |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   design_1_i                                                                     |     0.134 |
|     axi_uartlite_0                                                               |    <0.001 |
|       U0                                                                         |    <0.001 |
|         AXI_LITE_IPIF_I                                                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                     |    <0.001 |
|             I_DECODER                                                            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I      |    <0.001 |
|         UARTLITE_CORE_I                                                          |    <0.001 |
|           BAUD_RATE_I                                                            |    <0.001 |
|           UARTLITE_RX_I                                                          |    <0.001 |
|             DELAY_16_I                                                           |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                   |    <0.001 |
|             SRL_FIFO_I                                                           |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                 DYNSHREG_F_I                                                     |    <0.001 |
|           UARTLITE_TX_I                                                          |    <0.001 |
|             MID_START_BIT_SRL16_I                                                |    <0.001 |
|             SRL_FIFO_I                                                           |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                   |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                          |    <0.001 |
|                 DYNSHREG_F_I                                                     |    <0.001 |
|     clk_wiz_0                                                                    |     0.119 |
|       inst                                                                       |     0.119 |
|         clkin1_ibufds                                                            |     0.003 |
|     loopback_top_0                                                               |    <0.001 |
|       inst                                                                       |    <0.001 |
|     system_ila                                                                   |     0.014 |
|       inst                                                                       |     0.014 |
|         g_inst                                                                   |     0.000 |
|           inst                                                                   |     0.000 |
|         ila_lib                                                                  |     0.014 |
|           inst                                                                   |     0.014 |
|             ila_core_inst                                                        |     0.014 |
|               ila_trace_memory_inst                                              |     0.003 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                         |     0.003 |
|                   inst_blk_mem_gen                                               |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen                         |     0.003 |
|                       valid.cstr                                                 |     0.003 |
|                         ramloop[0].ram.r                                         |    <0.001 |
|                           prim_noinit.ram                                        |    <0.001 |
|                         ramloop[1].ram.r                                         |     0.001 |
|                           prim_noinit.ram                                        |     0.001 |
|                         ramloop[2].ram.r                                         |     0.001 |
|                           prim_noinit.ram                                        |     0.001 |
|               u_ila_cap_ctrl                                                     |     0.001 |
|                 U_CDONE                                                          |    <0.001 |
|                 U_NS0                                                            |    <0.001 |
|                 U_NS1                                                            |    <0.001 |
|                 u_cap_addrgen                                                    |     0.001 |
|                   U_CMPRESET                                                     |    <0.001 |
|                   u_cap_sample_counter                                           |    <0.001 |
|                     U_SCE                                                        |    <0.001 |
|                     U_SCMPCE                                                     |    <0.001 |
|                     U_SCRST                                                      |    <0.001 |
|                     u_scnt_cmp                                                   |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                         DUT                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                   u_cap_window_counter                                           |    <0.001 |
|                     U_WCE                                                        |    <0.001 |
|                     U_WHCMPCE                                                    |    <0.001 |
|                     U_WLCMPCE                                                    |    <0.001 |
|                     u_wcnt_hcmp                                                  |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                         DUT                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                     u_wcnt_lcmp                                                  |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |    <0.001 |
|                         DUT                                                      |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE           |    <0.001 |
|                             u_srlA                                               |    <0.001 |
|                             u_srlB                                               |    <0.001 |
|                             u_srlC                                               |    <0.001 |
|                             u_srlD                                               |    <0.001 |
|               u_ila_regs                                                         |     0.005 |
|                 MU_SRL[0].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                            |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                             |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                             |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                             |    <0.001 |
|                 U_XSDB_SLAVE                                                     |    <0.001 |
|                 reg_15                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_16                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_17                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_18                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_19                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_1a                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_6                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_7                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_8                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_80                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_81                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_82                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_83                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_84                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_85                                                           |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_887                                                          |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_88d                                                          |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_890                                                          |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_9                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|                 reg_srl_fff                                                      |    <0.001 |
|                 reg_stream_ffd                                                   |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                             |    <0.001 |
|                 reg_stream_ffe                                                   |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                           |    <0.001 |
|               u_ila_reset_ctrl                                                   |    <0.001 |
|                 arm_detection_inst                                               |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                       |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                      |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                      |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                     |    <0.001 |
|                 halt_detection_inst                                              |    <0.001 |
|               u_trig                                                             |     0.003 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                   |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst        |    <0.001 |
|                     DUT                                                          |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE               |    <0.001 |
|                         u_srlA                                                   |    <0.001 |
|                         u_srlB                                                   |    <0.001 |
|                         u_srlC                                                   |    <0.001 |
|                         u_srlD                                                   |    <0.001 |
|                 U_TM                                                             |     0.002 |
|                   N_DDR_MODE.G_NMU[0].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |    <0.001 |
|                       DUT                                                        |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |    <0.001 |
|                           u_srlA                                                 |    <0.001 |
|                           u_srlB                                                 |    <0.001 |
|                           u_srlC                                                 |    <0.001 |
|                           u_srlD                                                 |    <0.001 |
|               xsdb_memory_read_inst                                              |    <0.001 |
|         slot_0_ar                                                                |     0.000 |
|         slot_0_aw                                                                |     0.000 |
|         slot_0_b                                                                 |     0.000 |
|         slot_0_r                                                                 |     0.000 |
|         slot_0_w                                                                 |     0.000 |
|   reset_IBUF_inst                                                                |    <0.001 |
|   rs232_uart_rxd_IBUF_inst                                                       |    <0.001 |
+----------------------------------------------------------------------------------+-----------+


