GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv'
WARN  (EX3786) : Assignment to input 'red'("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":19)
WARN  (EX3786) : Assignment to input 'blue'("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":20)
WARN  (EX3786) : Assignment to input 'green'("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":21)
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_define.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing included file 'H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing included file 'H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Back to file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":693)
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'
Analyzing included file 'H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing included file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_parameter.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing Verilog file 'H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'top'("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":1)
Compiling module 'timer1'("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":41)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 12("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":55)
Driving port 'red' is declared here("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":4)
Driving port 'blue' is declared here("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":5)
Driving port 'green' is declared here("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":6)
Port is declared here("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":4)
Port is declared here("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":5)
Port is declared here("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":6)
Compiling module '**'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":0)
Compiling module 'GW_JTAG'("H:\Gowin\Gowin_V1.9.8.09_Education\IDE\data\ipcores\gw_jtag.v":1)
Compiling module 'gw_gao'("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input sw is unused("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":3)
WARN  (CV0016) : Input red is unused("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":19)
WARN  (CV0016) : Input blue is unused("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":20)
WARN  (CV0016) : Input green is unused("H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\src\top.sv":21)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\impl\gwsynthesis\Pmod_PowerLED.vg" completed
[100%] Generate report file "H:\git\Pmod\Pmod_PLED\sample\Pmod_PowerLED\impl\gwsynthesis\Pmod_PowerLED_syn.rpt.html" completed
GowinSynthesis finish
