head	1.2;
access;
symbols
	mesa-17_1_6:1.1.1.8
	OPENBSD_6_1:1.1.1.7.0.2
	OPENBSD_6_1_BASE:1.1.1.7
	mesa-13_0_6:1.1.1.7
	mesa-13_0_5:1.1.1.6
	mesa-13_0_3:1.1.1.5
	mesa-13_0_2:1.1.1.4
	OPENBSD_6_0:1.1.1.3.0.4
	OPENBSD_6_0_BASE:1.1.1.3
	mesa-11_2_2:1.1.1.3
	OPENBSD_5_9:1.1.1.2.0.2
	OPENBSD_5_9_BASE:1.1.1.2
	mesa-11_0_9:1.1.1.2
	mesa-11_0_8:1.1.1.2
	mesa-11_0_6:1.1.1.1
	mesa:1.1.1;
locks; strict;
comment	@ * @;


1.2
date	2017.08.26.16.59.27;	author jsg;	state Exp;
branches;
next	1.1;
commitid	D0k2io1oY8gcsQ2S;

1.1
date	2015.11.22.02.44.43;	author jsg;	state Exp;
branches
	1.1.1.1;
next	;
commitid	bJUptkbooQfJPk5r;

1.1.1.1
date	2015.11.22.02.44.43;	author jsg;	state Exp;
branches;
next	1.1.1.2;
commitid	bJUptkbooQfJPk5r;

1.1.1.2
date	2015.12.23.13.26.39;	author jsg;	state Exp;
branches;
next	1.1.1.3;
commitid	bCnCUEGWDw3j16Q3;

1.1.1.3
date	2016.05.29.10.20.21;	author jsg;	state Exp;
branches;
next	1.1.1.4;
commitid	OwGfrJACrYJkCVJ4;

1.1.1.4
date	2016.12.11.08.28.20;	author jsg;	state Exp;
branches;
next	1.1.1.5;
commitid	uuv5VTS15jglEDZU;

1.1.1.5
date	2017.01.19.05.39.48;	author jsg;	state Exp;
branches;
next	1.1.1.6;
commitid	vYSESphXPMoytdgU;

1.1.1.6
date	2017.02.26.12.08.55;	author jsg;	state Exp;
branches;
next	1.1.1.7;
commitid	xZcdklZavddTKAf1;

1.1.1.7
date	2017.03.25.00.07.55;	author jsg;	state Exp;
branches;
next	1.1.1.8;
commitid	YgkKuQ9hssScckR1;

1.1.1.8
date	2017.08.14.09.33.05;	author jsg;	state Exp;
branches;
next	;
commitid	enNyoMGkcgwM3Ww6;


desc
@@


1.2
log
@Revert to Mesa 13.0.6 to hopefully address rendering issues a handful of
people have reported with xpdf/fvwm on ivy bridge with modesetting driver.
@
text
@/*
 * Copyright 2012 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * on the rights to use, copy, modify, merge, publish, distribute, sub
 * license, and/or sell copies of the Software, and to permit persons to whom
 * the Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
 * USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors:
 *      Christian KÃ¶nig <christian.koenig@@amd.com>
 */

#include "si_pipe.h"
#include "radeon/r600_cs.h"
#include "sid.h"

#include "util/u_index_modify.h"
#include "util/u_upload_mgr.h"
#include "util/u_prim.h"

static unsigned si_conv_pipe_prim(unsigned mode)
{
        static const unsigned prim_conv[] = {
		[PIPE_PRIM_POINTS]			= V_008958_DI_PT_POINTLIST,
		[PIPE_PRIM_LINES]			= V_008958_DI_PT_LINELIST,
		[PIPE_PRIM_LINE_LOOP]			= V_008958_DI_PT_LINELOOP,
		[PIPE_PRIM_LINE_STRIP]			= V_008958_DI_PT_LINESTRIP,
		[PIPE_PRIM_TRIANGLES]			= V_008958_DI_PT_TRILIST,
		[PIPE_PRIM_TRIANGLE_STRIP]		= V_008958_DI_PT_TRISTRIP,
		[PIPE_PRIM_TRIANGLE_FAN]		= V_008958_DI_PT_TRIFAN,
		[PIPE_PRIM_QUADS]			= V_008958_DI_PT_QUADLIST,
		[PIPE_PRIM_QUAD_STRIP]			= V_008958_DI_PT_QUADSTRIP,
		[PIPE_PRIM_POLYGON]			= V_008958_DI_PT_POLYGON,
		[PIPE_PRIM_LINES_ADJACENCY]		= V_008958_DI_PT_LINELIST_ADJ,
		[PIPE_PRIM_LINE_STRIP_ADJACENCY]	= V_008958_DI_PT_LINESTRIP_ADJ,
		[PIPE_PRIM_TRIANGLES_ADJACENCY]		= V_008958_DI_PT_TRILIST_ADJ,
		[PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY]	= V_008958_DI_PT_TRISTRIP_ADJ,
		[PIPE_PRIM_PATCHES]			= V_008958_DI_PT_PATCH,
		[R600_PRIM_RECTANGLE_LIST]		= V_008958_DI_PT_RECTLIST
        };
	assert(mode < ARRAY_SIZE(prim_conv));
	return prim_conv[mode];
}

static unsigned si_conv_prim_to_gs_out(unsigned mode)
{
	static const int prim_conv[] = {
		[PIPE_PRIM_POINTS]			= V_028A6C_OUTPRIM_TYPE_POINTLIST,
		[PIPE_PRIM_LINES]			= V_028A6C_OUTPRIM_TYPE_LINESTRIP,
		[PIPE_PRIM_LINE_LOOP]			= V_028A6C_OUTPRIM_TYPE_LINESTRIP,
		[PIPE_PRIM_LINE_STRIP]			= V_028A6C_OUTPRIM_TYPE_LINESTRIP,
		[PIPE_PRIM_TRIANGLES]			= V_028A6C_OUTPRIM_TYPE_TRISTRIP,
		[PIPE_PRIM_TRIANGLE_STRIP]		= V_028A6C_OUTPRIM_TYPE_TRISTRIP,
		[PIPE_PRIM_TRIANGLE_FAN]		= V_028A6C_OUTPRIM_TYPE_TRISTRIP,
		[PIPE_PRIM_QUADS]			= V_028A6C_OUTPRIM_TYPE_TRISTRIP,
		[PIPE_PRIM_QUAD_STRIP]			= V_028A6C_OUTPRIM_TYPE_TRISTRIP,
		[PIPE_PRIM_POLYGON]			= V_028A6C_OUTPRIM_TYPE_TRISTRIP,
		[PIPE_PRIM_LINES_ADJACENCY]		= V_028A6C_OUTPRIM_TYPE_LINESTRIP,
		[PIPE_PRIM_LINE_STRIP_ADJACENCY]	= V_028A6C_OUTPRIM_TYPE_LINESTRIP,
		[PIPE_PRIM_TRIANGLES_ADJACENCY]		= V_028A6C_OUTPRIM_TYPE_TRISTRIP,
		[PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY]	= V_028A6C_OUTPRIM_TYPE_TRISTRIP,
		[PIPE_PRIM_PATCHES]			= V_028A6C_OUTPRIM_TYPE_POINTLIST,
		[R600_PRIM_RECTANGLE_LIST]		= V_028A6C_OUTPRIM_TYPE_TRISTRIP
	};
	assert(mode < ARRAY_SIZE(prim_conv));

	return prim_conv[mode];
}

/**
 * This calculates the LDS size for tessellation shaders (VS, TCS, TES).
 * LS.LDS_SIZE is shared by all 3 shader stages.
 *
 * The information about LDS and other non-compile-time parameters is then
 * written to userdata SGPRs.
 */
static void si_emit_derived_tess_state(struct si_context *sctx,
				       const struct pipe_draw_info *info,
				       unsigned *num_patches)
{
	struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
	struct si_shader_ctx_state *ls = &sctx->vs_shader;
	/* The TES pointer will only be used for sctx->last_tcs.
	 * It would be wrong to think that TCS = TES. */
	struct si_shader_selector *tcs =
		sctx->tcs_shader.cso ? sctx->tcs_shader.cso : sctx->tes_shader.cso;
	unsigned tes_sh_base = sctx->shader_userdata.sh_base[PIPE_SHADER_TESS_EVAL];
	unsigned num_tcs_input_cp = info->vertices_per_patch;
	unsigned num_tcs_output_cp, num_tcs_inputs, num_tcs_outputs;
	unsigned num_tcs_patch_outputs;
	unsigned input_vertex_size, output_vertex_size, pervertex_output_patch_size;
	unsigned input_patch_size, output_patch_size, output_patch0_offset;
	unsigned perpatch_output_offset, lds_size, ls_rsrc2;
	unsigned tcs_in_layout, tcs_out_layout, tcs_out_offsets;
	unsigned offchip_layout, hardware_lds_size, ls_hs_config;

	/* This calculates how shader inputs and outputs among VS, TCS, and TES
	 * are laid out in LDS. */
	num_tcs_inputs = util_last_bit64(ls->cso->outputs_written);

	if (sctx->tcs_shader.cso) {
		num_tcs_outputs = util_last_bit64(tcs->outputs_written);
		num_tcs_output_cp = tcs->info.properties[TGSI_PROPERTY_TCS_VERTICES_OUT];
		num_tcs_patch_outputs = util_last_bit64(tcs->patch_outputs_written);
	} else {
		/* No TCS. Route varyings from LS to TES. */
		num_tcs_outputs = num_tcs_inputs;
		num_tcs_output_cp = num_tcs_input_cp;
		num_tcs_patch_outputs = 2; /* TESSINNER + TESSOUTER */
	}

	input_vertex_size = num_tcs_inputs * 16;
	output_vertex_size = num_tcs_outputs * 16;

	input_patch_size = num_tcs_input_cp * input_vertex_size;

	pervertex_output_patch_size = num_tcs_output_cp * output_vertex_size;
	output_patch_size = pervertex_output_patch_size + num_tcs_patch_outputs * 16;

	/* Ensure that we only need one wave per SIMD so we don't need to check
	 * resource usage. Also ensures that the number of tcs in and out
	 * vertices per threadgroup are at most 256.
	 */
	*num_patches = 64 / MAX2(num_tcs_input_cp, num_tcs_output_cp) * 4;

	/* Make sure that the data fits in LDS. This assumes the shaders only
	 * use LDS for the inputs and outputs.
	 */
	hardware_lds_size = sctx->b.chip_class >= CIK ? 65536 : 32768;
	*num_patches = MIN2(*num_patches, hardware_lds_size / (input_patch_size +
	                                                       output_patch_size));

	/* Make sure the output data fits in the offchip buffer */
	*num_patches = MIN2(*num_patches,
			    (sctx->screen->tess_offchip_block_dw_size * 4) /
			    output_patch_size);

	/* Not necessary for correctness, but improves performance. The
	 * specific value is taken from the proprietary driver.
	 */
	*num_patches = MIN2(*num_patches, 40);

	/* SI bug workaround - limit LS-HS threadgroups to only one wave. */
	if (sctx->b.chip_class == SI) {
		unsigned one_wave = 64 / MAX2(num_tcs_input_cp, num_tcs_output_cp);
		*num_patches = MIN2(*num_patches, one_wave);
	}

	output_patch0_offset = input_patch_size * *num_patches;
	perpatch_output_offset = output_patch0_offset + pervertex_output_patch_size;

	lds_size = output_patch0_offset + output_patch_size * *num_patches;
	ls_rsrc2 = ls->current->config.rsrc2;

	if (sctx->b.chip_class >= CIK) {
		assert(lds_size <= 65536);
		lds_size = align(lds_size, 512) / 512;
	} else {
		assert(lds_size <= 32768);
		lds_size = align(lds_size, 256) / 256;
	}
	si_multiwave_lds_size_workaround(sctx->screen, &lds_size);
	ls_rsrc2 |= S_00B52C_LDS_SIZE(lds_size);

	if (sctx->last_ls == ls->current &&
	    sctx->last_tcs == tcs &&
	    sctx->last_tes_sh_base == tes_sh_base &&
	    sctx->last_num_tcs_input_cp == num_tcs_input_cp)
		return;

	sctx->last_ls = ls->current;
	sctx->last_tcs = tcs;
	sctx->last_tes_sh_base = tes_sh_base;
	sctx->last_num_tcs_input_cp = num_tcs_input_cp;

	/* Due to a hw bug, RSRC2_LS must be written twice with another
	 * LS register written in between. */
	if (sctx->b.chip_class == CIK && sctx->b.family != CHIP_HAWAII)
		radeon_set_sh_reg(cs, R_00B52C_SPI_SHADER_PGM_RSRC2_LS, ls_rsrc2);
	radeon_set_sh_reg_seq(cs, R_00B528_SPI_SHADER_PGM_RSRC1_LS, 2);
	radeon_emit(cs, ls->current->config.rsrc1);
	radeon_emit(cs, ls_rsrc2);

	/* Compute userdata SGPRs. */
	assert(((input_vertex_size / 4) & ~0xff) == 0);
	assert(((output_vertex_size / 4) & ~0xff) == 0);
	assert(((input_patch_size / 4) & ~0x1fff) == 0);
	assert(((output_patch_size / 4) & ~0x1fff) == 0);
	assert(((output_patch0_offset / 16) & ~0xffff) == 0);
	assert(((perpatch_output_offset / 16) & ~0xffff) == 0);
	assert(num_tcs_input_cp <= 32);
	assert(num_tcs_output_cp <= 32);

	tcs_in_layout = (input_patch_size / 4) |
			((input_vertex_size / 4) << 13);
	tcs_out_layout = (output_patch_size / 4) |
			 ((output_vertex_size / 4) << 13);
	tcs_out_offsets = (output_patch0_offset / 16) |
			  ((perpatch_output_offset / 16) << 16);
	offchip_layout = (pervertex_output_patch_size * *num_patches << 16) |
			 (num_tcs_output_cp << 9) | *num_patches;

	/* Set them for LS. */
	radeon_set_sh_reg(cs,
		R_00B530_SPI_SHADER_USER_DATA_LS_0 + SI_SGPR_LS_OUT_LAYOUT * 4,
		tcs_in_layout);

	/* Set them for TCS. */
	radeon_set_sh_reg_seq(cs,
		R_00B430_SPI_SHADER_USER_DATA_HS_0 + SI_SGPR_TCS_OFFCHIP_LAYOUT * 4, 4);
	radeon_emit(cs, offchip_layout);
	radeon_emit(cs, tcs_out_offsets);
	radeon_emit(cs, tcs_out_layout | (num_tcs_input_cp << 26));
	radeon_emit(cs, tcs_in_layout);

	/* Set them for TES. */
	radeon_set_sh_reg_seq(cs, tes_sh_base + SI_SGPR_TCS_OFFCHIP_LAYOUT * 4, 1);
	radeon_emit(cs, offchip_layout);

	ls_hs_config = S_028B58_NUM_PATCHES(*num_patches) |
		       S_028B58_HS_NUM_INPUT_CP(num_tcs_input_cp) |
		       S_028B58_HS_NUM_OUTPUT_CP(num_tcs_output_cp);

	if (sctx->b.chip_class >= CIK)
		radeon_set_context_reg_idx(cs, R_028B58_VGT_LS_HS_CONFIG, 2,
					   ls_hs_config);
	else
		radeon_set_context_reg(cs, R_028B58_VGT_LS_HS_CONFIG,
				       ls_hs_config);
}

static unsigned si_num_prims_for_vertices(const struct pipe_draw_info *info)
{
	switch (info->mode) {
	case PIPE_PRIM_PATCHES:
		return info->count / info->vertices_per_patch;
	case R600_PRIM_RECTANGLE_LIST:
		return info->count / 3;
	default:
		return u_prims_for_vertices(info->mode, info->count);
	}
}

static unsigned si_get_ia_multi_vgt_param(struct si_context *sctx,
					  const struct pipe_draw_info *info,
					  unsigned num_patches)
{
	struct si_state_rasterizer *rs = sctx->queued.named.rasterizer;
	unsigned prim = info->mode;
	unsigned primgroup_size = 128; /* recommended without a GS */
	unsigned max_primgroup_in_wave = 2;

	/* SWITCH_ON_EOP(0) is always preferable. */
	bool wd_switch_on_eop = false;
	bool ia_switch_on_eop = false;
	bool ia_switch_on_eoi = false;
	bool partial_vs_wave = false;
	bool partial_es_wave = false;

	if (sctx->gs_shader.cso)
		primgroup_size = 64; /* recommended with a GS */

	if (sctx->tes_shader.cso) {
		/* primgroup_size must be set to a multiple of NUM_PATCHES */
		primgroup_size = num_patches;

		/* SWITCH_ON_EOI must be set if PrimID is used. */
		if ((sctx->tcs_shader.cso && sctx->tcs_shader.cso->info.uses_primid) ||
		    sctx->tes_shader.cso->info.uses_primid)
			ia_switch_on_eoi = true;

		/* Bug with tessellation and GS on Bonaire and older 2 SE chips. */
		if ((sctx->b.family == CHIP_TAHITI ||
		     sctx->b.family == CHIP_PITCAIRN ||
		     sctx->b.family == CHIP_BONAIRE) &&
		    sctx->gs_shader.cso)
			partial_vs_wave = true;

		/* Needed for 028B6C_DISTRIBUTION_MODE != 0 */
		if (sctx->screen->has_distributed_tess) {
			if (sctx->gs_shader.cso) {
				partial_es_wave = true;

				/* GPU hang workaround. */
				if (sctx->b.family == CHIP_TONGA ||
				    sctx->b.family == CHIP_FIJI ||
				    sctx->b.family == CHIP_POLARIS10 ||
				    sctx->b.family == CHIP_POLARIS11)
					partial_vs_wave = true;
			} else {
				partial_vs_wave = true;
			}
		}
	}

	/* This is a hardware requirement. */
	if ((rs && rs->line_stipple_enable) ||
	    (sctx->b.screen->debug_flags & DBG_SWITCH_ON_EOP)) {
		ia_switch_on_eop = true;
		wd_switch_on_eop = true;
	}

	if (sctx->b.chip_class >= CIK) {
		/* WD_SWITCH_ON_EOP has no effect on GPUs with less than
		 * 4 shader engines. Set 1 to pass the assertion below.
		 * The other cases are hardware requirements.
		 *
		 * Polaris supports primitive restart with WD_SWITCH_ON_EOP=0
		 * for points, line strips, and tri strips.
		 */
		if (sctx->b.screen->info.max_se < 4 ||
		    prim == PIPE_PRIM_POLYGON ||
		    prim == PIPE_PRIM_LINE_LOOP ||
		    prim == PIPE_PRIM_TRIANGLE_FAN ||
		    prim == PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY ||
		    (info->primitive_restart &&
		     (sctx->b.family < CHIP_POLARIS10 ||
		      (prim != PIPE_PRIM_POINTS &&
		       prim != PIPE_PRIM_LINE_STRIP &&
		       prim != PIPE_PRIM_TRIANGLE_STRIP))) ||
		    info->count_from_stream_output)
			wd_switch_on_eop = true;

		/* Hawaii hangs if instancing is enabled and WD_SWITCH_ON_EOP is 0.
		 * We don't know that for indirect drawing, so treat it as
		 * always problematic. */
		if (sctx->b.family == CHIP_HAWAII &&
		    (info->indirect || info->instance_count > 1))
			wd_switch_on_eop = true;

		/* Performance recommendation for 4 SE Gfx7-8 parts if
		 * instances are smaller than a primgroup.
		 * Assume indirect draws always use small instances.
		 * This is needed for good VS wave utilization.
		 */
		if (sctx->b.chip_class <= VI &&
		    sctx->b.screen->info.max_se >= 4 &&
		    (info->indirect ||
		     (info->instance_count > 1 &&
		      si_num_prims_for_vertices(info) < primgroup_size)))
			wd_switch_on_eop = true;

		/* Required on CIK and later. */
		if (sctx->b.screen->info.max_se > 2 && !wd_switch_on_eop)
			ia_switch_on_eoi = true;

		/* Required by Hawaii and, for some special cases, by VI. */
		if (ia_switch_on_eoi &&
		    (sctx->b.family == CHIP_HAWAII ||
		     (sctx->b.chip_class == VI &&
		      (sctx->gs_shader.cso || max_primgroup_in_wave != 2))))
			partial_vs_wave = true;

		/* Instancing bug on Bonaire. */
		if (sctx->b.family == CHIP_BONAIRE && ia_switch_on_eoi &&
		    (info->indirect || info->instance_count > 1))
			partial_vs_wave = true;

		/* GS hw bug with single-primitive instances and SWITCH_ON_EOI.
		 * The hw doc says all multi-SE chips are affected, but Vulkan
		 * only applies it to Hawaii. Do what Vulkan does.
		 */
		if (sctx->b.family == CHIP_HAWAII &&
		    sctx->gs_shader.cso &&
		    ia_switch_on_eoi &&
		    (info->indirect ||
		     (info->instance_count > 1 &&
		      si_num_prims_for_vertices(info) <= 1)))
			sctx->b.flags |= SI_CONTEXT_VGT_FLUSH;


		/* If the WD switch is false, the IA switch must be false too. */
		assert(wd_switch_on_eop || !ia_switch_on_eop);
	}

	/* If SWITCH_ON_EOI is set, PARTIAL_ES_WAVE must be set too. */
	if (ia_switch_on_eoi)
		partial_es_wave = true;

	/* GS requirement. */
	if (SI_GS_PER_ES / primgroup_size >= sctx->screen->gs_table_depth - 3)
		partial_es_wave = true;

	return S_028AA8_SWITCH_ON_EOP(ia_switch_on_eop) |
		S_028AA8_SWITCH_ON_EOI(ia_switch_on_eoi) |
		S_028AA8_PARTIAL_VS_WAVE_ON(partial_vs_wave) |
		S_028AA8_PARTIAL_ES_WAVE_ON(partial_es_wave) |
		S_028AA8_PRIMGROUP_SIZE(primgroup_size - 1) |
		S_028AA8_WD_SWITCH_ON_EOP(sctx->b.chip_class >= CIK ? wd_switch_on_eop : 0) |
		S_028AA8_MAX_PRIMGRP_IN_WAVE(sctx->b.chip_class >= VI ?
					     max_primgroup_in_wave : 0);
}

static void si_emit_scratch_reloc(struct si_context *sctx)
{
	struct radeon_winsys_cs *cs = sctx->b.gfx.cs;

	if (!sctx->emit_scratch_reloc)
		return;

	radeon_set_context_reg(cs, R_0286E8_SPI_TMPRING_SIZE,
			       sctx->spi_tmpring_size);

	if (sctx->scratch_buffer) {
		radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx,
				      sctx->scratch_buffer, RADEON_USAGE_READWRITE,
				      RADEON_PRIO_SCRATCH_BUFFER);

	}
	sctx->emit_scratch_reloc = false;
}

/* rast_prim is the primitive type after GS. */
static void si_emit_rasterizer_prim_state(struct si_context *sctx)
{
	struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
	unsigned rast_prim = sctx->current_rast_prim;
	struct si_state_rasterizer *rs = sctx->emitted.named.rasterizer;

	/* Skip this if not rendering lines. */
	if (rast_prim != PIPE_PRIM_LINES &&
	    rast_prim != PIPE_PRIM_LINE_LOOP &&
	    rast_prim != PIPE_PRIM_LINE_STRIP &&
	    rast_prim != PIPE_PRIM_LINES_ADJACENCY &&
	    rast_prim != PIPE_PRIM_LINE_STRIP_ADJACENCY)
		return;

	if (rast_prim == sctx->last_rast_prim &&
	    rs->pa_sc_line_stipple == sctx->last_sc_line_stipple)
		return;

	/* For lines, reset the stipple pattern at each primitive. Otherwise,
	 * reset the stipple pattern at each packet (line strips, line loops).
	 */
	radeon_set_context_reg(cs, R_028A0C_PA_SC_LINE_STIPPLE,
		rs->pa_sc_line_stipple |
		S_028A0C_AUTO_RESET_CNTL(rast_prim == PIPE_PRIM_LINES ? 1 : 2));

	sctx->last_rast_prim = rast_prim;
	sctx->last_sc_line_stipple = rs->pa_sc_line_stipple;
}

static void si_emit_draw_registers(struct si_context *sctx,
				   const struct pipe_draw_info *info)
{
	struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
	unsigned prim = si_conv_pipe_prim(info->mode);
	unsigned gs_out_prim = si_conv_prim_to_gs_out(sctx->current_rast_prim);
	unsigned ia_multi_vgt_param, num_patches = 0;

	/* Polaris needs different VTX_REUSE_DEPTH settings depending on
	 * whether the "fractional odd" tessellation spacing is used.
	 */
	if (sctx->b.family >= CHIP_POLARIS10) {
		struct si_shader_selector *tes = sctx->tes_shader.cso;
		unsigned vtx_reuse_depth = 30;

		if (tes &&
		    tes->info.properties[TGSI_PROPERTY_TES_SPACING] ==
		    PIPE_TESS_SPACING_FRACTIONAL_ODD)
			vtx_reuse_depth = 14;

		if (vtx_reuse_depth != sctx->last_vtx_reuse_depth) {
			radeon_set_context_reg(cs, R_028C58_VGT_VERTEX_REUSE_BLOCK_CNTL,
					       vtx_reuse_depth);
			sctx->last_vtx_reuse_depth = vtx_reuse_depth;
		}
	}

	if (sctx->tes_shader.cso)
		si_emit_derived_tess_state(sctx, info, &num_patches);

	ia_multi_vgt_param = si_get_ia_multi_vgt_param(sctx, info, num_patches);

	/* Draw state. */
	if (ia_multi_vgt_param != sctx->last_multi_vgt_param) {
		if (sctx->b.chip_class >= CIK)
			radeon_set_context_reg_idx(cs, R_028AA8_IA_MULTI_VGT_PARAM, 1, ia_multi_vgt_param);
		else
			radeon_set_context_reg(cs, R_028AA8_IA_MULTI_VGT_PARAM, ia_multi_vgt_param);

		sctx->last_multi_vgt_param = ia_multi_vgt_param;
	}
	if (prim != sctx->last_prim) {
		if (sctx->b.chip_class >= CIK)
			radeon_set_uconfig_reg_idx(cs, R_030908_VGT_PRIMITIVE_TYPE, 1, prim);
		else
			radeon_set_config_reg(cs, R_008958_VGT_PRIMITIVE_TYPE, prim);

		sctx->last_prim = prim;
	}

	if (gs_out_prim != sctx->last_gs_out_prim) {
		radeon_set_context_reg(cs, R_028A6C_VGT_GS_OUT_PRIM_TYPE, gs_out_prim);
		sctx->last_gs_out_prim = gs_out_prim;
	}

	/* Primitive restart. */
	if (info->primitive_restart != sctx->last_primitive_restart_en) {
		radeon_set_context_reg(cs, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN, info->primitive_restart);
		sctx->last_primitive_restart_en = info->primitive_restart;

	}
	if (info->primitive_restart &&
	    (info->restart_index != sctx->last_restart_index ||
	     sctx->last_restart_index == SI_RESTART_INDEX_UNKNOWN)) {
		radeon_set_context_reg(cs, R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX,
				       info->restart_index);
		sctx->last_restart_index = info->restart_index;
	}
}

static void si_emit_draw_packets(struct si_context *sctx,
				 const struct pipe_draw_info *info,
				 const struct pipe_index_buffer *ib)
{
	struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
	unsigned sh_base_reg = sctx->shader_userdata.sh_base[PIPE_SHADER_VERTEX];
	bool render_cond_bit = sctx->b.render_cond && !sctx->b.render_cond_force_off;
	uint32_t index_max_size = 0;
	uint64_t index_va = 0;

	if (info->count_from_stream_output) {
		struct r600_so_target *t =
			(struct r600_so_target*)info->count_from_stream_output;
		uint64_t va = t->buf_filled_size->gpu_address +
			      t->buf_filled_size_offset;

		radeon_set_context_reg(cs, R_028B30_VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE,
				       t->stride_in_dw);

		radeon_emit(cs, PKT3(PKT3_COPY_DATA, 4, 0));
		radeon_emit(cs, COPY_DATA_SRC_SEL(COPY_DATA_MEM) |
			    COPY_DATA_DST_SEL(COPY_DATA_REG) |
			    COPY_DATA_WR_CONFIRM);
		radeon_emit(cs, va);     /* src address lo */
		radeon_emit(cs, va >> 32); /* src address hi */
		radeon_emit(cs, R_028B2C_VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE >> 2);
		radeon_emit(cs, 0); /* unused */

		radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx,
				      t->buf_filled_size, RADEON_USAGE_READ,
				      RADEON_PRIO_SO_FILLED_SIZE);
	}

	/* draw packet */
	if (info->indexed) {
		if (ib->index_size != sctx->last_index_size) {
			radeon_emit(cs, PKT3(PKT3_INDEX_TYPE, 0, 0));

			/* index type */
			switch (ib->index_size) {
			case 1:
				radeon_emit(cs, V_028A7C_VGT_INDEX_8);
				break;
			case 2:
				radeon_emit(cs, V_028A7C_VGT_INDEX_16 |
					    (SI_BIG_ENDIAN && sctx->b.chip_class <= CIK ?
						     V_028A7C_VGT_DMA_SWAP_16_BIT : 0));
				break;
			case 4:
				radeon_emit(cs, V_028A7C_VGT_INDEX_32 |
					    (SI_BIG_ENDIAN && sctx->b.chip_class <= CIK ?
						     V_028A7C_VGT_DMA_SWAP_32_BIT : 0));
				break;
			default:
				assert(!"unreachable");
				return;
			}

			sctx->last_index_size = ib->index_size;
		}

		index_max_size = (ib->buffer->width0 - ib->offset) /
				  ib->index_size;
		index_va = r600_resource(ib->buffer)->gpu_address + ib->offset;

		radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx,
				      (struct r600_resource *)ib->buffer,
				      RADEON_USAGE_READ, RADEON_PRIO_INDEX_BUFFER);
	} else {
		/* On CI and later, non-indexed draws overwrite VGT_INDEX_TYPE,
		 * so the state must be re-emitted before the next indexed draw.
		 */
		if (sctx->b.chip_class >= CIK)
			sctx->last_index_size = -1;
	}

	if (!info->indirect) {
		int base_vertex;

		radeon_emit(cs, PKT3(PKT3_NUM_INSTANCES, 0, 0));
		radeon_emit(cs, info->instance_count);

		/* Base vertex and start instance. */
		base_vertex = info->indexed ? info->index_bias : info->start;

		if (base_vertex != sctx->last_base_vertex ||
		    sctx->last_base_vertex == SI_BASE_VERTEX_UNKNOWN ||
		    info->start_instance != sctx->last_start_instance ||
		    info->drawid != sctx->last_drawid ||
		    sh_base_reg != sctx->last_sh_base_reg) {
			radeon_set_sh_reg_seq(cs, sh_base_reg + SI_SGPR_BASE_VERTEX * 4, 3);
			radeon_emit(cs, base_vertex);
			radeon_emit(cs, info->start_instance);
			radeon_emit(cs, info->drawid);

			sctx->last_base_vertex = base_vertex;
			sctx->last_start_instance = info->start_instance;
			sctx->last_drawid = info->drawid;
			sctx->last_sh_base_reg = sh_base_reg;
		}
	} else {
		uint64_t indirect_va = r600_resource(info->indirect)->gpu_address;

		assert(indirect_va % 8 == 0);

		si_invalidate_draw_sh_constants(sctx);

		radeon_emit(cs, PKT3(PKT3_SET_BASE, 2, 0));
		radeon_emit(cs, 1);
		radeon_emit(cs, indirect_va);
		radeon_emit(cs, indirect_va >> 32);

		radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx,
				      (struct r600_resource *)info->indirect,
				      RADEON_USAGE_READ, RADEON_PRIO_DRAW_INDIRECT);
	}

	if (info->indirect) {
		unsigned di_src_sel = info->indexed ? V_0287F0_DI_SRC_SEL_DMA
						    : V_0287F0_DI_SRC_SEL_AUTO_INDEX;

		assert(info->indirect_offset % 4 == 0);

		if (info->indexed) {
			radeon_emit(cs, PKT3(PKT3_INDEX_BASE, 1, 0));
			radeon_emit(cs, index_va);
			radeon_emit(cs, index_va >> 32);

			radeon_emit(cs, PKT3(PKT3_INDEX_BUFFER_SIZE, 0, 0));
			radeon_emit(cs, index_max_size);
		}

		if (!sctx->screen->has_draw_indirect_multi) {
			radeon_emit(cs, PKT3(info->indexed ? PKT3_DRAW_INDEX_INDIRECT
							   : PKT3_DRAW_INDIRECT,
					     3, render_cond_bit));
			radeon_emit(cs, info->indirect_offset);
			radeon_emit(cs, (sh_base_reg + SI_SGPR_BASE_VERTEX * 4 - SI_SH_REG_OFFSET) >> 2);
			radeon_emit(cs, (sh_base_reg + SI_SGPR_START_INSTANCE * 4 - SI_SH_REG_OFFSET) >> 2);
			radeon_emit(cs, di_src_sel);
		} else {
			uint64_t count_va = 0;

			if (info->indirect_params) {
				struct r600_resource *params_buf =
					(struct r600_resource *)info->indirect_params;

				radeon_add_to_buffer_list(
					&sctx->b, &sctx->b.gfx, params_buf,
					RADEON_USAGE_READ, RADEON_PRIO_DRAW_INDIRECT);

				count_va = params_buf->gpu_address + info->indirect_params_offset;
			}

			radeon_emit(cs, PKT3(info->indexed ? PKT3_DRAW_INDEX_INDIRECT_MULTI :
							     PKT3_DRAW_INDIRECT_MULTI,
					     8, render_cond_bit));
			radeon_emit(cs, info->indirect_offset);
			radeon_emit(cs, (sh_base_reg + SI_SGPR_BASE_VERTEX * 4 - SI_SH_REG_OFFSET) >> 2);
			radeon_emit(cs, (sh_base_reg + SI_SGPR_START_INSTANCE * 4 - SI_SH_REG_OFFSET) >> 2);
			radeon_emit(cs, ((sh_base_reg + SI_SGPR_DRAWID * 4 - SI_SH_REG_OFFSET) >> 2) |
					S_2C3_DRAW_INDEX_ENABLE(1) |
					S_2C3_COUNT_INDIRECT_ENABLE(!!info->indirect_params));
			radeon_emit(cs, info->indirect_count);
			radeon_emit(cs, count_va);
			radeon_emit(cs, count_va >> 32);
			radeon_emit(cs, info->indirect_stride);
			radeon_emit(cs, di_src_sel);
		}
	} else {
		if (info->indexed) {
			index_va += info->start * ib->index_size;

			radeon_emit(cs, PKT3(PKT3_DRAW_INDEX_2, 4, render_cond_bit));
			radeon_emit(cs, index_max_size);
			radeon_emit(cs, index_va);
			radeon_emit(cs, (index_va >> 32UL) & 0xFF);
			radeon_emit(cs, info->count);
			radeon_emit(cs, V_0287F0_DI_SRC_SEL_DMA);
		} else {
			radeon_emit(cs, PKT3(PKT3_DRAW_INDEX_AUTO, 1, render_cond_bit));
			radeon_emit(cs, info->count);
			radeon_emit(cs, V_0287F0_DI_SRC_SEL_AUTO_INDEX |
				        S_0287F0_USE_OPAQUE(!!info->count_from_stream_output));
		}
	}
}

static void si_emit_surface_sync(struct r600_common_context *rctx,
				 unsigned cp_coher_cntl)
{
	struct radeon_winsys_cs *cs = rctx->gfx.cs;

	/* ACQUIRE_MEM is only required on a compute ring. */
	radeon_emit(cs, PKT3(PKT3_SURFACE_SYNC, 3, 0));
	radeon_emit(cs, cp_coher_cntl);   /* CP_COHER_CNTL */
	radeon_emit(cs, 0xffffffff);      /* CP_COHER_SIZE */
	radeon_emit(cs, 0);               /* CP_COHER_BASE */
	radeon_emit(cs, 0x0000000A);      /* POLL_INTERVAL */
}

void si_emit_cache_flush(struct si_context *sctx)
{
	struct r600_common_context *rctx = &sctx->b;
	struct radeon_winsys_cs *cs = rctx->gfx.cs;
	uint32_t cp_coher_cntl = 0;

	/* SI has a bug that it always flushes ICACHE and KCACHE if either
	 * bit is set. An alternative way is to write SQC_CACHES, but that
	 * doesn't seem to work reliably. Since the bug doesn't affect
	 * correctness (it only does more work than necessary) and
	 * the performance impact is likely negligible, there is no plan
	 * to add a workaround for it.
	 */

	if (rctx->flags & SI_CONTEXT_INV_ICACHE)
		cp_coher_cntl |= S_0085F0_SH_ICACHE_ACTION_ENA(1);
	if (rctx->flags & SI_CONTEXT_INV_SMEM_L1)
		cp_coher_cntl |= S_0085F0_SH_KCACHE_ACTION_ENA(1);

	if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB) {
		cp_coher_cntl |= S_0085F0_CB_ACTION_ENA(1) |
				 S_0085F0_CB0_DEST_BASE_ENA(1) |
			         S_0085F0_CB1_DEST_BASE_ENA(1) |
			         S_0085F0_CB2_DEST_BASE_ENA(1) |
			         S_0085F0_CB3_DEST_BASE_ENA(1) |
			         S_0085F0_CB4_DEST_BASE_ENA(1) |
			         S_0085F0_CB5_DEST_BASE_ENA(1) |
			         S_0085F0_CB6_DEST_BASE_ENA(1) |
			         S_0085F0_CB7_DEST_BASE_ENA(1);

		/* Necessary for DCC */
		if (rctx->chip_class >= VI) {
			radeon_emit(cs, PKT3(PKT3_EVENT_WRITE_EOP, 4, 0));
			radeon_emit(cs, EVENT_TYPE(V_028A90_FLUSH_AND_INV_CB_DATA_TS) |
			                EVENT_INDEX(5));
			radeon_emit(cs, 0);
			radeon_emit(cs, 0);
			radeon_emit(cs, 0);
			radeon_emit(cs, 0);
		}
	}
	if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_DB) {
		cp_coher_cntl |= S_0085F0_DB_ACTION_ENA(1) |
				 S_0085F0_DB_DEST_BASE_ENA(1);
	}

	if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB_META) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
		radeon_emit(cs, EVENT_TYPE(V_028A90_FLUSH_AND_INV_CB_META) | EVENT_INDEX(0));
		/* needed for wait for idle in SURFACE_SYNC */
		assert(rctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB);
	}
	if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_DB_META) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
		radeon_emit(cs, EVENT_TYPE(V_028A90_FLUSH_AND_INV_DB_META) | EVENT_INDEX(0));
		/* needed for wait for idle in SURFACE_SYNC */
		assert(rctx->flags & SI_CONTEXT_FLUSH_AND_INV_DB);
	}

	/* Wait for shader engines to go idle.
	 * VS and PS waits are unnecessary if SURFACE_SYNC is going to wait
	 * for everything including CB/DB cache flushes.
	 */
	if (!(rctx->flags & (SI_CONTEXT_FLUSH_AND_INV_CB |
			     SI_CONTEXT_FLUSH_AND_INV_DB))) {
		if (rctx->flags & SI_CONTEXT_PS_PARTIAL_FLUSH) {
			radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
			radeon_emit(cs, EVENT_TYPE(V_028A90_PS_PARTIAL_FLUSH) | EVENT_INDEX(4));
			/* Only count explicit shader flushes, not implicit ones
			 * done by SURFACE_SYNC.
			 */
			rctx->num_vs_flushes++;
			rctx->num_ps_flushes++;
		} else if (rctx->flags & SI_CONTEXT_VS_PARTIAL_FLUSH) {
			radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
			radeon_emit(cs, EVENT_TYPE(V_028A90_VS_PARTIAL_FLUSH) | EVENT_INDEX(4));
			rctx->num_vs_flushes++;
		}
	}

	if (rctx->flags & SI_CONTEXT_CS_PARTIAL_FLUSH &&
	    sctx->compute_is_busy) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
		radeon_emit(cs, EVENT_TYPE(V_028A90_CS_PARTIAL_FLUSH | EVENT_INDEX(4)));
		rctx->num_cs_flushes++;
		sctx->compute_is_busy = false;
	}

	/* VGT state synchronization. */
	if (rctx->flags & SI_CONTEXT_VGT_FLUSH) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
		radeon_emit(cs, EVENT_TYPE(V_028A90_VGT_FLUSH) | EVENT_INDEX(0));
	}
	if (rctx->flags & SI_CONTEXT_VGT_STREAMOUT_SYNC) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
		radeon_emit(cs, EVENT_TYPE(V_028A90_VGT_STREAMOUT_SYNC) | EVENT_INDEX(0));
	}

	/* Make sure ME is idle (it executes most packets) before continuing.
	 * This prevents read-after-write hazards between PFP and ME.
	 */
	if (cp_coher_cntl ||
	    (rctx->flags & (SI_CONTEXT_CS_PARTIAL_FLUSH |
			    SI_CONTEXT_INV_VMEM_L1 |
			    SI_CONTEXT_INV_GLOBAL_L2 |
			    SI_CONTEXT_WRITEBACK_GLOBAL_L2))) {
		radeon_emit(cs, PKT3(PKT3_PFP_SYNC_ME, 0, 0));
		radeon_emit(cs, 0);
	}

	/* When one of the CP_COHER_CNTL.DEST_BASE flags is set, SURFACE_SYNC
	 * waits for idle. Therefore, it should be last. SURFACE_SYNC is done
	 * in PFP.
	 *
	 * cp_coher_cntl should contain all necessary flags except TC flags
	 * at this point.
	 *
	 * SI-CIK don't support L2 write-back.
	 */
	if (rctx->flags & SI_CONTEXT_INV_GLOBAL_L2 ||
	    (rctx->chip_class <= CIK &&
	     (rctx->flags & SI_CONTEXT_WRITEBACK_GLOBAL_L2))) {
		/* Invalidate L1 & L2. (L1 is always invalidated on SI)
		 * WB must be set on VI+ when TC_ACTION is set.
		 */
		si_emit_surface_sync(rctx, cp_coher_cntl |
				     S_0085F0_TC_ACTION_ENA(1) |
				     S_0085F0_TCL1_ACTION_ENA(1) |
				     S_0301F0_TC_WB_ACTION_ENA(rctx->chip_class >= VI));
		cp_coher_cntl = 0;
	} else {
		/* L1 invalidation and L2 writeback must be done separately,
		 * because both operations can't be done together.
		 */
		if (rctx->flags & SI_CONTEXT_WRITEBACK_GLOBAL_L2) {
			/* WB = write-back
			 * NC = apply to non-coherent MTYPEs
			 *      (i.e. MTYPE <= 1, which is what we use everywhere)
			 *
			 * WB doesn't work without NC.
			 */
			si_emit_surface_sync(rctx, cp_coher_cntl |
					     S_0301F0_TC_WB_ACTION_ENA(1) |
					     S_0301F0_TC_NC_ACTION_ENA(1));
			cp_coher_cntl = 0;
		}
		if (rctx->flags & SI_CONTEXT_INV_VMEM_L1) {
			/* Invalidate per-CU VMEM L1. */
			si_emit_surface_sync(rctx, cp_coher_cntl |
					     S_0085F0_TCL1_ACTION_ENA(1));
			cp_coher_cntl = 0;
		}
	}

	/* If TC flushes haven't cleared this... */
	if (cp_coher_cntl)
		si_emit_surface_sync(rctx, cp_coher_cntl);

	if (rctx->flags & R600_CONTEXT_START_PIPELINE_STATS) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
		radeon_emit(cs, EVENT_TYPE(V_028A90_PIPELINESTAT_START) |
			        EVENT_INDEX(0));
	} else if (rctx->flags & R600_CONTEXT_STOP_PIPELINE_STATS) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
		radeon_emit(cs, EVENT_TYPE(V_028A90_PIPELINESTAT_STOP) |
			        EVENT_INDEX(0));
	}

	rctx->flags = 0;
}

static void si_get_draw_start_count(struct si_context *sctx,
				    const struct pipe_draw_info *info,
				    unsigned *start, unsigned *count)
{
	if (info->indirect) {
		unsigned indirect_count;
		struct pipe_transfer *transfer;
		unsigned begin, end;
		unsigned map_size;
		unsigned *data;

		if (info->indirect_params) {
			data = pipe_buffer_map_range(&sctx->b.b,
					info->indirect_params,
					info->indirect_params_offset,
					sizeof(unsigned),
					PIPE_TRANSFER_READ, &transfer);

			indirect_count = *data;

			pipe_buffer_unmap(&sctx->b.b, transfer);
		} else {
			indirect_count = info->indirect_count;
		}

		if (!indirect_count) {
			*start = *count = 0;
			return;
		}

		map_size = (indirect_count - 1) * info->indirect_stride + 3 * sizeof(unsigned);
		data = pipe_buffer_map_range(&sctx->b.b, info->indirect,
					     info->indirect_offset, map_size,
					     PIPE_TRANSFER_READ, &transfer);

		begin = UINT_MAX;
		end = 0;

		for (unsigned i = 0; i < indirect_count; ++i) {
			unsigned count = data[0];
			unsigned start = data[2];

			if (count > 0) {
				begin = MIN2(begin, start);
				end = MAX2(end, start + count);
			}

			data += info->indirect_stride / sizeof(unsigned);
		}

		pipe_buffer_unmap(&sctx->b.b, transfer);

		if (begin < end) {
			*start = begin;
			*count = end - begin;
		} else {
			*start = *count = 0;
		}
	} else {
		*start = info->start;
		*count = info->count;
	}
}

void si_ce_pre_draw_synchronization(struct si_context *sctx)
{
	if (sctx->ce_need_synchronization) {
		radeon_emit(sctx->ce_ib, PKT3(PKT3_INCREMENT_CE_COUNTER, 0, 0));
		radeon_emit(sctx->ce_ib, 1);

		radeon_emit(sctx->b.gfx.cs, PKT3(PKT3_WAIT_ON_CE_COUNTER, 0, 0));
		radeon_emit(sctx->b.gfx.cs, 1);
	}
}

void si_ce_post_draw_synchronization(struct si_context *sctx)
{
	if (sctx->ce_need_synchronization) {
		radeon_emit(sctx->b.gfx.cs, PKT3(PKT3_INCREMENT_DE_COUNTER, 0, 0));
		radeon_emit(sctx->b.gfx.cs, 0);

		sctx->ce_need_synchronization = false;
	}
}

void si_draw_vbo(struct pipe_context *ctx, const struct pipe_draw_info *info)
{
	struct si_context *sctx = (struct si_context *)ctx;
	struct si_state_rasterizer *rs = sctx->queued.named.rasterizer;
	struct pipe_index_buffer ib = {};
	unsigned mask, dirty_fb_counter, dirty_tex_counter, rast_prim;

	if (likely(!info->indirect)) {
		/* SI-CI treat instance_count==0 as instance_count==1. There is
		 * no workaround for indirect draws, but we can at least skip
		 * direct draws.
		 */
		if (unlikely(!info->instance_count))
			return;

		/* Handle count == 0. */
		if (unlikely(!info->count &&
			     (info->indexed || !info->count_from_stream_output)))
			return;
	}

	if (unlikely(!sctx->vs_shader.cso)) {
		assert(0);
		return;
	}
	if (unlikely(!sctx->ps_shader.cso && (!rs || !rs->rasterizer_discard))) {
		assert(0);
		return;
	}
	if (unlikely(!!sctx->tes_shader.cso != (info->mode == PIPE_PRIM_PATCHES))) {
		assert(0);
		return;
	}

	/* Re-emit the framebuffer state if needed. */
	dirty_fb_counter = p_atomic_read(&sctx->b.screen->dirty_fb_counter);
	if (unlikely(dirty_fb_counter != sctx->b.last_dirty_fb_counter)) {
		sctx->b.last_dirty_fb_counter = dirty_fb_counter;
		sctx->framebuffer.dirty_cbufs |=
			((1 << sctx->framebuffer.state.nr_cbufs) - 1);
		sctx->framebuffer.dirty_zsbuf = true;
		si_mark_atom_dirty(sctx, &sctx->framebuffer.atom);
	}

	/* Invalidate & recompute texture descriptors if needed. */
	dirty_tex_counter = p_atomic_read(&sctx->b.screen->dirty_tex_descriptor_counter);
	if (unlikely(dirty_tex_counter != sctx->b.last_dirty_tex_descriptor_counter)) {
		sctx->b.last_dirty_tex_descriptor_counter = dirty_tex_counter;
		si_update_all_texture_descriptors(sctx);
	}

	si_decompress_graphics_textures(sctx);

	/* Set the rasterization primitive type.
	 *
	 * This must be done after si_decompress_textures, which can call
	 * draw_vbo recursively, and before si_update_shaders, which uses
	 * current_rast_prim for this draw_vbo call. */
	if (sctx->gs_shader.cso)
		rast_prim = sctx->gs_shader.cso->gs_output_prim;
	else if (sctx->tes_shader.cso)
		rast_prim = sctx->tes_shader.cso->info.properties[TGSI_PROPERTY_TES_PRIM_MODE];
	else
		rast_prim = info->mode;

	if (rast_prim != sctx->current_rast_prim) {
		sctx->current_rast_prim = rast_prim;
		sctx->do_update_shaders = true;
	}

	if (sctx->do_update_shaders && !si_update_shaders(sctx))
		return;

	if (!si_upload_graphics_shader_descriptors(sctx))
		return;

	if (info->indexed) {
		/* Initialize the index buffer struct. */
		pipe_resource_reference(&ib.buffer, sctx->index_buffer.buffer);
		ib.user_buffer = sctx->index_buffer.user_buffer;
		ib.index_size = sctx->index_buffer.index_size;
		ib.offset = sctx->index_buffer.offset;

		/* Translate or upload, if needed. */
		/* 8-bit indices are supported on VI. */
		if (sctx->b.chip_class <= CIK && ib.index_size == 1) {
			struct pipe_resource *out_buffer = NULL;
			unsigned out_offset, start, count, start_offset;
			void *ptr;

			si_get_draw_start_count(sctx, info, &start, &count);
			start_offset = start * 2;

			u_upload_alloc(sctx->b.uploader, start_offset, count * 2, 256,
				       &out_offset, &out_buffer, &ptr);
			if (!out_buffer) {
				pipe_resource_reference(&ib.buffer, NULL);
				return;
			}

			util_shorten_ubyte_elts_to_userptr(&sctx->b.b, &ib, 0, 0,
							   ib.offset + start,
							   count, ptr);

			pipe_resource_reference(&ib.buffer, NULL);
			ib.user_buffer = NULL;
			ib.buffer = out_buffer;
			/* info->start will be added by the drawing code */
			ib.offset = out_offset - start_offset;
			ib.index_size = 2;
		} else if (ib.user_buffer && !ib.buffer) {
			unsigned start, count, start_offset;

			si_get_draw_start_count(sctx, info, &start, &count);
			start_offset = start * ib.index_size;

			u_upload_data(sctx->b.uploader, start_offset, count * ib.index_size,
				      256, (char*)ib.user_buffer + start_offset,
				      &ib.offset, &ib.buffer);
			if (!ib.buffer)
				return;
			/* info->start will be added by the drawing code */
			ib.offset -= start_offset;
		}
	}

	/* VI reads index buffers through TC L2. */
	if (info->indexed && sctx->b.chip_class <= CIK &&
	    r600_resource(ib.buffer)->TC_L2_dirty) {
		sctx->b.flags |= SI_CONTEXT_WRITEBACK_GLOBAL_L2;
		r600_resource(ib.buffer)->TC_L2_dirty = false;
	}

	if (info->indirect && r600_resource(info->indirect)->TC_L2_dirty) {
		sctx->b.flags |= SI_CONTEXT_WRITEBACK_GLOBAL_L2;
		r600_resource(info->indirect)->TC_L2_dirty = false;
	}

	if (info->indirect_params &&
	    r600_resource(info->indirect_params)->TC_L2_dirty) {
		sctx->b.flags |= SI_CONTEXT_WRITEBACK_GLOBAL_L2;
		r600_resource(info->indirect_params)->TC_L2_dirty = false;
	}

	/* Add buffer sizes for memory checking in need_cs_space. */
	if (sctx->emit_scratch_reloc && sctx->scratch_buffer)
		r600_context_add_resource_size(ctx, &sctx->scratch_buffer->b.b);
	if (info->indirect)
		r600_context_add_resource_size(ctx, info->indirect);

	si_need_cs_space(sctx);

	/* Since we've called r600_context_add_resource_size for vertex buffers,
	 * this must be called after si_need_cs_space, because we must let
	 * need_cs_space flush before we add buffers to the buffer list.
	 */
	if (!si_upload_vertex_buffer_descriptors(sctx))
		return;

	/* Flushed caches prior to emitting states. */
	if (sctx->b.flags)
		si_emit_cache_flush(sctx);

	/* Emit states. */
	mask = sctx->dirty_atoms;
	while (mask) {
		struct r600_atom *atom = sctx->atoms.array[u_bit_scan(&mask)];

		atom->emit(&sctx->b, atom);
	}
	sctx->dirty_atoms = 0;

	si_pm4_emit_dirty(sctx);
	si_emit_scratch_reloc(sctx);
	si_emit_rasterizer_prim_state(sctx);
	si_emit_draw_registers(sctx, info);

	si_ce_pre_draw_synchronization(sctx);

	si_emit_draw_packets(sctx, info, &ib);

	si_ce_post_draw_synchronization(sctx);

	if (sctx->trace_buf)
		si_trace_emit(sctx);

	/* Workaround for a VGT hang when streamout is enabled.
	 * It must be done after drawing. */
	if ((sctx->b.family == CHIP_HAWAII ||
	     sctx->b.family == CHIP_TONGA ||
	     sctx->b.family == CHIP_FIJI) &&
	    r600_get_strmout_en(&sctx->b)) {
		sctx->b.flags |= SI_CONTEXT_VGT_STREAMOUT_SYNC;
	}

	/* Set the depth buffer as dirty. */
	if (sctx->framebuffer.state.zsbuf) {
		struct pipe_surface *surf = sctx->framebuffer.state.zsbuf;
		struct r600_texture *rtex = (struct r600_texture *)surf->texture;

		if (!rtex->tc_compatible_htile)
			rtex->dirty_level_mask |= 1 << surf->u.tex.level;

		if (rtex->surface.flags & RADEON_SURF_SBUFFER)
			rtex->stencil_dirty_level_mask |= 1 << surf->u.tex.level;
	}
	if (sctx->framebuffer.compressed_cb_mask) {
		struct pipe_surface *surf;
		struct r600_texture *rtex;
		unsigned mask = sctx->framebuffer.compressed_cb_mask;

		do {
			unsigned i = u_bit_scan(&mask);
			surf = sctx->framebuffer.state.cbufs[i];
			rtex = (struct r600_texture*)surf->texture;

			if (rtex->fmask.size)
				rtex->dirty_level_mask |= 1 << surf->u.tex.level;
			if (rtex->dcc_gather_statistics)
				rtex->separate_dcc_dirty = true;
		} while (mask);
	}

	pipe_resource_reference(&ib.buffer, NULL);
	sctx->b.num_draw_calls++;
	if (G_0286E8_WAVESIZE(sctx->spi_tmpring_size))
		sctx->b.num_spill_draw_calls++;
}

void si_trace_emit(struct si_context *sctx)
{
	struct radeon_winsys_cs *cs = sctx->b.gfx.cs;

	sctx->trace_id++;
	radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx, sctx->trace_buf,
			      RADEON_USAGE_READWRITE, RADEON_PRIO_TRACE);
	radeon_emit(cs, PKT3(PKT3_WRITE_DATA, 3, 0));
	radeon_emit(cs, S_370_DST_SEL(V_370_MEMORY_SYNC) |
		    S_370_WR_CONFIRM(1) |
		    S_370_ENGINE_SEL(V_370_ME));
	radeon_emit(cs, sctx->trace_buf->gpu_address);
	radeon_emit(cs, sctx->trace_buf->gpu_address >> 32);
	radeon_emit(cs, sctx->trace_id);
	radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
	radeon_emit(cs, SI_ENCODE_TRACE_POINT(sctx->trace_id));
}
@


1.1
log
@Initial revision
@
text
@a27 1
#include "si_shader.h"
a34 15
static void si_decompress_textures(struct si_context *sctx)
{
	if (!sctx->blitter->running) {
		/* Flush depth textures which need to be flushed. */
		for (int i = 0; i < SI_NUM_SHADERS; i++) {
			if (sctx->samplers[i].depth_texture_mask) {
				si_flush_depth_textures(sctx, &sctx->samplers[i]);
			}
			if (sctx->samplers[i].compressed_colortex_mask) {
				si_decompress_color_textures(sctx, &sctx->samplers[i]);
			}
		}
	}
}

d55 1
a55 1
	assert(mode < Elements(prim_conv));
d79 1
a79 1
	assert(mode < Elements(prim_conv));
d95 2
a96 2
	struct radeon_winsys_cs *cs = sctx->b.rings.gfx.cs;
	struct si_shader_selector *ls = sctx->vs_shader;
d100 1
a100 1
		sctx->tcs_shader ? sctx->tcs_shader : sctx->tes_shader;
d109 1
a109 13

	*num_patches = 1; /* TODO: calculate this */

	if (sctx->last_ls == ls->current &&
	    sctx->last_tcs == tcs &&
	    sctx->last_tes_sh_base == tes_sh_base &&
	    sctx->last_num_tcs_input_cp == num_tcs_input_cp)
		return;

	sctx->last_ls = ls->current;
	sctx->last_tcs = tcs;
	sctx->last_tes_sh_base = tes_sh_base;
	sctx->last_num_tcs_input_cp = num_tcs_input_cp;
d113 1
a113 1
	num_tcs_inputs = util_last_bit64(ls->outputs_written);
d115 1
a115 1
	if (sctx->tcs_shader) {
d134 30
a163 1
	output_patch0_offset = sctx->tcs_shader ? input_patch_size * *num_patches : 0;
d167 1
a167 1
	ls_rsrc2 = ls->current->ls_rsrc2;
d171 1
a171 1
		ls_rsrc2 |= S_00B52C_LDS_SIZE(align(lds_size, 512) / 512);
d174 1
a174 1
		ls_rsrc2 |= S_00B52C_LDS_SIZE(align(lds_size, 256) / 256);
d176 13
d193 3
a195 3
		si_write_sh_reg(cs, R_00B52C_SPI_SHADER_PGM_RSRC2_LS, ls_rsrc2);
	si_write_sh_reg_seq(cs, R_00B528_SPI_SHADER_PGM_RSRC1_LS, 2);
	radeon_emit(cs, ls->current->ls_rsrc1);
d214 2
d218 1
a218 1
	si_write_sh_reg(cs,
d223 3
a225 2
	si_write_sh_reg_seq(cs,
		R_00B430_SPI_SHADER_USER_DATA_HS_0 + SI_SGPR_TCS_OUT_OFFSETS * 4, 3);
d231 25
a255 3
	si_write_sh_reg_seq(cs, tes_sh_base + SI_SGPR_TCS_OUT_OFFSETS * 4, 2);
	radeon_emit(cs, tcs_out_offsets);
	radeon_emit(cs, tcs_out_layout | (num_tcs_output_cp << 26));
d265 1
d274 1
a274 1
	if (sctx->gs_shader)
d277 1
a277 9
	if (sctx->tes_shader) {
		unsigned num_cp_out =
			sctx->tcs_shader ?
			sctx->tcs_shader->info.properties[TGSI_PROPERTY_TCS_VERTICES_OUT] :
			info->vertices_per_patch;
		unsigned max_size = 256 / MAX2(info->vertices_per_patch, num_cp_out);

		primgroup_size = MIN2(primgroup_size, max_size);

d279 1
a279 1
		primgroup_size = (primgroup_size / num_patches) * num_patches;
d281 3
a283 4
		/* SWITCH_ON_EOI must be set if PrimID is used.
		 * If SWITCH_ON_EOI is set, PARTIAL_ES_WAVE must be set too. */
		if ((sctx->tcs_shader && sctx->tcs_shader->info.uses_primid) ||
		    sctx->tes_shader->info.uses_primid) {
a284 2
			partial_es_wave = true;
		}
d290 1
a290 1
		    sctx->gs_shader)
d292 16
a316 4
	if (sctx->b.streamout.streamout_enabled ||
	    sctx->b.streamout.prims_gen_query_enabled)
		partial_vs_wave = true;

d320 5
a324 1
		 * The other cases are hardware requirements. */
d330 6
a335 1
		    info->primitive_restart)
d345 10
a354 2
		/* USE_OPAQUE doesn't work when WD_SWITCH_ON_EOP is 0. */
		if (info->count_from_stream_output)
d357 29
d390 7
a396 12
	/* Hw bug with single-primitive instances and SWITCH_ON_EOI
	 * on multi-SE chips. */
	if (sctx->b.screen->info.max_se >= 2 && ia_switch_on_eoi &&
	    (info->indirect ||
	     (info->instance_count > 1 &&
	      u_prims_for_vertices(info->mode, info->count) <= 1)))
		sctx->b.flags |= SI_CONTEXT_VGT_FLUSH;

	/* Instancing bug on 2 SE chips. */
	if (sctx->b.screen->info.max_se == 2 && ia_switch_on_eoi &&
	    (info->indirect || info->instance_count > 1))
		partial_vs_wave = true;
d404 2
a405 19
		S_028AA8_MAX_PRIMGRP_IN_WAVE(sctx->b.chip_class >= VI ? 2 : 0);
}

static unsigned si_get_ls_hs_config(struct si_context *sctx,
				    const struct pipe_draw_info *info,
				    unsigned num_patches)
{
	unsigned num_output_cp;

	if (!sctx->tes_shader)
		return 0;

	num_output_cp = sctx->tcs_shader ?
		sctx->tcs_shader->info.properties[TGSI_PROPERTY_TCS_VERTICES_OUT] :
		info->vertices_per_patch;

	return S_028B58_NUM_PATCHES(num_patches) |
		S_028B58_HS_NUM_INPUT_CP(info->vertices_per_patch) |
		S_028B58_HS_NUM_OUTPUT_CP(num_output_cp);
d410 1
a410 1
	struct radeon_winsys_cs *cs = sctx->b.rings.gfx.cs;
d415 1
a415 1
	r600_write_context_reg(cs, R_0286E8_SPI_TMPRING_SIZE,
d419 1
a419 1
		r600_context_bo_reloc(&sctx->b, &sctx->b.rings.gfx,
d421 1
a421 1
				      RADEON_PRIO_SHADER_RESOURCE_RW);
d430 1
a430 1
	struct radeon_winsys_cs *cs = sctx->b.rings.gfx.cs;
d446 4
a449 1
	r600_write_context_reg(cs, R_028A0C_PA_SC_LINE_STIPPLE,
d451 1
a451 2
		S_028A0C_AUTO_RESET_CNTL(rast_prim == PIPE_PRIM_LINES ? 1 :
					 rast_prim == PIPE_PRIM_LINE_STRIP ? 2 : 0));
d460 1
a460 1
	struct radeon_winsys_cs *cs = sctx->b.rings.gfx.cs;
d463 1
a463 1
	unsigned ia_multi_vgt_param, ls_hs_config, num_patches = 0;
d465 20
a484 1
	if (sctx->tes_shader)
a487 1
	ls_hs_config = si_get_ls_hs_config(sctx, info, num_patches);
d490 14
a503 13
	if (prim != sctx->last_prim ||
	    ia_multi_vgt_param != sctx->last_multi_vgt_param ||
	    ls_hs_config != sctx->last_ls_hs_config) {
		if (sctx->b.chip_class >= CIK) {
			radeon_emit(cs, PKT3(PKT3_DRAW_PREAMBLE, 2, 0));
			radeon_emit(cs, prim); /* VGT_PRIMITIVE_TYPE */
			radeon_emit(cs, ia_multi_vgt_param); /* IA_MULTI_VGT_PARAM */
			radeon_emit(cs, ls_hs_config); /* VGT_LS_HS_CONFIG */
		} else {
			r600_write_config_reg(cs, R_008958_VGT_PRIMITIVE_TYPE, prim);
			r600_write_context_reg(cs, R_028AA8_IA_MULTI_VGT_PARAM, ia_multi_vgt_param);
			r600_write_context_reg(cs, R_028B58_VGT_LS_HS_CONFIG, ls_hs_config);
		}
a504 2
		sctx->last_multi_vgt_param = ia_multi_vgt_param;
		sctx->last_ls_hs_config = ls_hs_config;
d508 1
a508 1
		r600_write_context_reg(cs, R_028A6C_VGT_GS_OUT_PRIM_TYPE, gs_out_prim);
d514 1
a514 1
		r600_write_context_reg(cs, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN, info->primitive_restart);
d517 7
a523 7
		if (info->primitive_restart &&
		    (info->restart_index != sctx->last_restart_index ||
		     sctx->last_restart_index == SI_RESTART_INDEX_UNKNOWN)) {
			r600_write_context_reg(cs, R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX,
					       info->restart_index);
			sctx->last_restart_index = info->restart_index;
		}
d531 1
a531 1
	struct radeon_winsys_cs *cs = sctx->b.rings.gfx.cs;
d533 3
d543 1
a543 1
		r600_write_context_reg(cs, R_028B30_VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE,
d555 1
a555 1
		r600_context_bo_reloc(&sctx->b, &sctx->b.rings.gfx,
d557 1
a557 1
				      RADEON_PRIO_MIN);
d562 2
a563 1
		radeon_emit(cs, PKT3(PKT3_INDEX_TYPE, 0, 0));
d565 21
a585 18
		/* index type */
		switch (ib->index_size) {
		case 1:
			radeon_emit(cs, V_028A7C_VGT_INDEX_8);
			break;
		case 2:
			radeon_emit(cs, V_028A7C_VGT_INDEX_16 |
				    (SI_BIG_ENDIAN && sctx->b.chip_class <= CIK ?
					     V_028A7C_VGT_DMA_SWAP_16_BIT : 0));
			break;
		case 4:
			radeon_emit(cs, V_028A7C_VGT_INDEX_32 |
				    (SI_BIG_ENDIAN && sctx->b.chip_class <= CIK ?
					     V_028A7C_VGT_DMA_SWAP_32_BIT : 0));
			break;
		default:
			assert(!"unreachable");
			return;
d587 14
d615 1
d617 1
a617 1
			si_write_sh_reg_seq(cs, sh_base_reg + SI_SGPR_BASE_VERTEX * 4, 2);
d620 1
d624 1
d628 4
d634 6
a639 1
		r600_context_bo_reloc(&sctx->b, &sctx->b.rings.gfx,
d641 1
a641 1
				      RADEON_USAGE_READ, RADEON_PRIO_MIN);
d644 3
a646 4
	if (info->indexed) {
		uint32_t index_max_size = (ib->buffer->width0 - ib->offset) /
					  ib->index_size;
		uint64_t index_va = r600_resource(ib->buffer)->gpu_address + ib->offset;
d648 1
a648 15
		r600_context_bo_reloc(&sctx->b, &sctx->b.rings.gfx,
				      (struct r600_resource *)ib->buffer,
				      RADEON_USAGE_READ, RADEON_PRIO_MIN);

		if (info->indirect) {
			uint64_t indirect_va = r600_resource(info->indirect)->gpu_address;

			assert(indirect_va % 8 == 0);
			assert(index_va % 2 == 0);
			assert(info->indirect_offset % 4 == 0);

			radeon_emit(cs, PKT3(PKT3_SET_BASE, 2, 0));
			radeon_emit(cs, 1);
			radeon_emit(cs, indirect_va);
			radeon_emit(cs, indirect_va >> 32);
d650 1
d657 1
d659 4
a662 1
			radeon_emit(cs, PKT3(PKT3_DRAW_INDEX_INDIRECT, 3, sctx->b.predicate_drawing));
d666 1
a666 1
			radeon_emit(cs, V_0287F0_DI_SRC_SEL_DMA);
d668 30
d700 1
a700 1
			radeon_emit(cs, PKT3(PKT3_DRAW_INDEX_2, 4, sctx->b.predicate_drawing));
a705 18
		}
	} else {
		if (info->indirect) {
			uint64_t indirect_va = r600_resource(info->indirect)->gpu_address;

			assert(indirect_va % 8 == 0);
			assert(info->indirect_offset % 4 == 0);

			radeon_emit(cs, PKT3(PKT3_SET_BASE, 2, 0));
			radeon_emit(cs, 1);
			radeon_emit(cs, indirect_va);
			radeon_emit(cs, indirect_va >> 32);

			radeon_emit(cs, PKT3(PKT3_DRAW_INDIRECT, 3, sctx->b.predicate_drawing));
			radeon_emit(cs, info->indirect_offset);
			radeon_emit(cs, (sh_base_reg + SI_SGPR_BASE_VERTEX * 4 - SI_SH_REG_OFFSET) >> 2);
			radeon_emit(cs, (sh_base_reg + SI_SGPR_START_INSTANCE * 4 - SI_SH_REG_OFFSET) >> 2);
			radeon_emit(cs, V_0287F0_DI_SRC_SEL_AUTO_INDEX);
d707 1
a707 1
			radeon_emit(cs, PKT3(PKT3_DRAW_INDEX_AUTO, 1, sctx->b.predicate_drawing));
d710 1
a710 1
				    S_0287F0_USE_OPAQUE(!!info->count_from_stream_output));
d715 12
a726 1
#define BOTH_ICACHE_KCACHE (SI_CONTEXT_INV_ICACHE | SI_CONTEXT_INV_KCACHE)
d728 1
a728 1
void si_emit_cache_flush(struct r600_common_context *sctx, struct r600_atom *atom)
d730 2
a731 1
	struct radeon_winsys_cs *cs = sctx->rings.gfx.cs;
a732 2
	uint32_t compute =
		PKT3_SHADER_TYPE_S(!!(sctx->flags & SI_CONTEXT_FLAG_COMPUTE));
d739 1
a739 1
	 * to fix it.
d742 1
a742 1
	if (sctx->flags & SI_CONTEXT_INV_ICACHE)
d744 1
a744 1
	if (sctx->flags & SI_CONTEXT_INV_KCACHE)
d747 1
a747 11
	if (sctx->flags & SI_CONTEXT_INV_TC_L1)
		cp_coher_cntl |= S_0085F0_TCL1_ACTION_ENA(1);
	if (sctx->flags & SI_CONTEXT_INV_TC_L2) {
		cp_coher_cntl |= S_0085F0_TC_ACTION_ENA(1);

		/* TODO: this might not be needed. */
		if (sctx->chip_class >= VI)
			cp_coher_cntl |= S_0301F0_TC_WB_ACTION_ENA(1);
	}

	if (sctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB) {
d757 11
d769 1
a769 1
	if (sctx->flags & SI_CONTEXT_FLUSH_AND_INV_DB) {
d774 2
a775 2
	if (sctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB_META) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0) | compute);
d777 2
d780 2
a781 2
	if (sctx->flags & SI_CONTEXT_FLUSH_AND_INV_DB_META) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0) | compute);
d783 2
a785 5
	if (sctx->flags & SI_CONTEXT_FLUSH_WITH_INV_L2) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0) | compute);
		radeon_emit(cs, EVENT_TYPE(EVENT_TYPE_CACHE_FLUSH) | EVENT_INDEX(7) |
				EVENT_WRITE_INV_L2);
        }
d787 3
a789 5
	/* FLUSH_AND_INV events must be emitted before PS_PARTIAL_FLUSH.
	 * Otherwise, clearing CMASK (CB meta) with CP DMA isn't reliable.
	 *
	 * I think the reason is that FLUSH_AND_INV is only added to a queue
	 * and it is PS_PARTIAL_FLUSH that waits for it to complete.
d791 15
a805 6
	if (sctx->flags & SI_CONTEXT_PS_PARTIAL_FLUSH) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0) | compute);
		radeon_emit(cs, EVENT_TYPE(V_028A90_PS_PARTIAL_FLUSH) | EVENT_INDEX(4));
	} else if (sctx->flags & SI_CONTEXT_VS_PARTIAL_FLUSH) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0) | compute);
		radeon_emit(cs, EVENT_TYPE(V_028A90_VS_PARTIAL_FLUSH) | EVENT_INDEX(4));
d807 4
a810 2
	if (sctx->flags & SI_CONTEXT_CS_PARTIAL_FLUSH) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0) | compute);
d812 2
d815 4
a818 2
	if (sctx->flags & SI_CONTEXT_VGT_FLUSH) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0) | compute);
d821 2
a822 2
	if (sctx->flags & SI_CONTEXT_VGT_STREAMOUT_SYNC) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0) | compute);
d826 2
a827 3
	/* SURFACE_SYNC must be emitted after partial flushes.
	 * It looks like SURFACE_SYNC flushes caches immediately and doesn't
	 * wait for any engines. This should be last.
d829 50
a878 15
	if (cp_coher_cntl) {
		if (sctx->chip_class >= CIK) {
			radeon_emit(cs, PKT3(PKT3_ACQUIRE_MEM, 5, 0) | compute);
			radeon_emit(cs, cp_coher_cntl);   /* CP_COHER_CNTL */
			radeon_emit(cs, 0xffffffff);      /* CP_COHER_SIZE */
			radeon_emit(cs, 0xff);            /* CP_COHER_SIZE_HI */
			radeon_emit(cs, 0);               /* CP_COHER_BASE */
			radeon_emit(cs, 0);               /* CP_COHER_BASE_HI */
			radeon_emit(cs, 0x0000000A);      /* POLL_INTERVAL */
		} else {
			radeon_emit(cs, PKT3(PKT3_SURFACE_SYNC, 3, 0) | compute);
			radeon_emit(cs, cp_coher_cntl);   /* CP_COHER_CNTL */
			radeon_emit(cs, 0xffffffff);      /* CP_COHER_SIZE */
			radeon_emit(cs, 0);               /* CP_COHER_BASE */
			radeon_emit(cs, 0x0000000A);      /* POLL_INTERVAL */
d882 15
a896 1
	sctx->flags = 0;
a898 2
const struct r600_atom si_atom_cache_flush = { si_emit_cache_flush, 24 }; /* number of CS dwords */

d904 53
a956 7
		struct r600_resource *indirect =
			(struct r600_resource*)info->indirect;
		int *data = r600_buffer_map_sync_with_rings(&sctx->b,
					indirect, PIPE_TRANSFER_READ);
                data += info->indirect_offset/sizeof(int);
		*start = data[2];
		*count = data[0];
d963 21
d987 1
d989 15
a1003 1
	unsigned i;
d1005 2
a1006 2
	if (!info->count && !info->indirect &&
	    (info->indexed || !info->count_from_stream_output))
d1008 2
a1009 2

	if (!sctx->ps_shader || !sctx->vs_shader) {
d1013 1
a1013 1
	if (!!sctx->tes_shader != (info->mode == PIPE_PRIM_PATCHES)) {
d1018 18
a1035 1
	si_decompress_textures(sctx);
d1042 4
a1045 5
	if (sctx->gs_shader)
		sctx->current_rast_prim = sctx->gs_shader->gs_output_prim;
	else if (sctx->tes_shader)
		sctx->current_rast_prim =
			sctx->tes_shader->info.properties[TGSI_PROPERTY_TES_PRIM_MODE];
d1047 1
a1047 1
		sctx->current_rast_prim = info->mode;
d1049 9
a1057 2
	if (!si_update_shaders(sctx) ||
	    !si_upload_shader_descriptors(sctx))
d1075 1
a1075 1
			start_offset = start * ib.index_size;
d1077 1
a1077 1
			u_upload_alloc(sctx->b.uploader, start_offset, count * 2,
d1084 2
a1085 2
			util_shorten_ubyte_elts_to_userptr(&sctx->b.b, &ib, 0,
							   ib.offset + start_offset,
d1101 1
a1101 1
				      (char*)ib.user_buffer + start_offset,
d1110 4
a1113 4
	/* TODO: VI should read index buffers through TC, so this shouldn't be
	 * needed on VI. */
	if (info->indexed && r600_resource(ib.buffer)->TC_L2_dirty) {
		sctx->b.flags |= SI_CONTEXT_INV_TC_L2;
d1117 27
a1143 1
	/* Check flush flags. */
d1145 1
a1145 1
		si_mark_atom_dirty(sctx, sctx->atoms.s.cache_flush);
d1147 4
a1150 1
	si_need_cs_space(sctx, 0, TRUE);
d1152 1
a1152 6
	/* Emit states. */
	for (i = 0; i < SI_NUM_ATOMS(sctx); i++) {
		if (sctx->atoms.array[i]->dirty) {
			sctx->atoms.array[i]->emit(&sctx->b, sctx->atoms.array[i]);
			sctx->atoms.array[i]->dirty = false;
		}
d1154 1
d1160 3
d1165 3
a1167 2
#if SI_TRACE_CS
	if (sctx->screen->b.trace_bo) {
a1168 2
	}
#endif
d1172 4
a1175 3
	if ((sctx->b.family == CHIP_HAWAII || sctx->b.family == CHIP_TONGA) &&
	    (sctx->b.streamout.streamout_enabled ||
	     sctx->b.streamout.prims_gen_query_enabled)) {
d1184 5
a1188 1
		rtex->dirty_level_mask |= 1 << surf->u.tex.level;
d1200 4
a1203 1
			rtex->dirty_level_mask |= 1 << surf->u.tex.level;
d1209 2
a1212 1
#if SI_TRACE_CS
d1215 14
a1228 15
	struct si_screen *sscreen = sctx->screen;
	struct radeon_winsys_cs *cs = sctx->b.rings.gfx.cs;
	uint64_t va;

	va = sscreen->b.trace_bo->gpu_address;
	r600_context_bo_reloc(&sctx->b, &sctx->b.rings.gfx, sscreen->b.trace_bo,
			      RADEON_USAGE_READWRITE, RADEON_PRIO_MIN);
	radeon_emit(cs, PKT3(PKT3_WRITE_DATA, 4, 0));
	radeon_emit(cs, PKT3_WRITE_DATA_DST_SEL(PKT3_WRITE_DATA_DST_SEL_MEM_SYNC) |
				PKT3_WRITE_DATA_WR_CONFIRM |
				PKT3_WRITE_DATA_ENGINE_SEL(PKT3_WRITE_DATA_ENGINE_SEL_ME));
	radeon_emit(cs, va & 0xFFFFFFFFUL);
	radeon_emit(cs, (va >> 32UL) & 0xFFFFFFFFUL);
	radeon_emit(cs, cs->cdw);
	radeon_emit(cs, sscreen->b.cs_count);
a1229 1
#endif
@


1.1.1.1
log
@import Mesa 11.0.6
@
text
@@


1.1.1.2
log
@Import Mesa 11.0.8

This seems to fix some of the problems with clutter/gnome reported to
occur on r600 with 11.0.6
@
text
@d166 1
a166 1
	ls_rsrc2 = ls->current->rsrc2;
d181 1
a181 1
	radeon_emit(cs, ls->current->rsrc1);
a218 12
static unsigned si_num_prims_for_vertices(const struct pipe_draw_info *info)
{
	switch (info->mode) {
	case PIPE_PRIM_PATCHES:
		return info->count / info->vertices_per_patch;
	case R600_PRIM_RECTANGLE_LIST:
		return info->count / 3;
	default:
		return u_prims_for_vertices(info->mode, info->count);
	}
}

d308 1
a308 1
	      si_num_prims_for_vertices(info) <= 1)))
d852 1
a852 3
	if ((sctx->b.family == CHIP_HAWAII ||
	     sctx->b.family == CHIP_TONGA ||
	     sctx->b.family == CHIP_FIJI) &&
@


1.1.1.3
log
@Import Mesa 11.2.2
@
text
@d111 2
a112 2
	struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
	struct si_shader_ctx_state *ls = &sctx->vs_shader;
d116 1
a116 1
		sctx->tcs_shader.cso ? sctx->tcs_shader.cso : sctx->tes_shader.cso;
d141 1
a141 1
	num_tcs_inputs = util_last_bit64(ls->cso->outputs_written);
d143 1
a143 1
	if (sctx->tcs_shader.cso) {
d162 1
a162 1
	output_patch0_offset = sctx->tcs_shader.cso ? input_patch_size * *num_patches : 0;
d166 1
a166 1
	ls_rsrc2 = ls->current->config.rsrc2;
d179 3
a181 3
		radeon_set_sh_reg(cs, R_00B52C_SPI_SHADER_PGM_RSRC2_LS, ls_rsrc2);
	radeon_set_sh_reg_seq(cs, R_00B528_SPI_SHADER_PGM_RSRC1_LS, 2);
	radeon_emit(cs, ls->current->config.rsrc1);
d202 1
a202 1
	radeon_set_sh_reg(cs,
d207 1
a207 1
	radeon_set_sh_reg_seq(cs,
d214 1
a214 1
	radeon_set_sh_reg_seq(cs, tes_sh_base + SI_SGPR_TCS_OUT_OFFSETS * 4, 2);
a237 1
	unsigned max_primgroup_in_wave = 2;
d246 1
a246 1
	if (sctx->gs_shader.cso)
d249 1
a249 1
	if (sctx->tes_shader.cso) {
d251 2
a252 2
			sctx->tcs_shader.cso ?
			sctx->tcs_shader.cso->info.properties[TGSI_PROPERTY_TCS_VERTICES_OUT] :
d261 4
a264 3
		/* SWITCH_ON_EOI must be set if PrimID is used. */
		if ((sctx->tcs_shader.cso && sctx->tcs_shader.cso->info.uses_primid) ||
		    sctx->tes_shader.cso->info.uses_primid)
d266 2
d273 1
a273 1
		    sctx->gs_shader.cso)
d284 4
d297 1
a297 2
		    info->primitive_restart ||
		    info->count_from_stream_output)
d307 3
a309 15
		/* Required on CIK and later. */
		if (sctx->b.screen->info.max_se > 2 && !wd_switch_on_eop)
			ia_switch_on_eoi = true;

		/* Required by Hawaii and, for some special cases, by VI. */
		if (ia_switch_on_eoi &&
		    (sctx->b.family == CHIP_HAWAII ||
		     (sctx->b.chip_class == VI &&
		      (sctx->gs_shader.cso || max_primgroup_in_wave != 2))))
			partial_vs_wave = true;

		/* Instancing bug on Bonaire. */
		if (sctx->b.family == CHIP_BONAIRE && ia_switch_on_eoi &&
		    (info->indirect || info->instance_count > 1))
			partial_vs_wave = true;
a314 8
	/* If SWITCH_ON_EOI is set, PARTIAL_ES_WAVE must be set too. */
	if (ia_switch_on_eoi)
		partial_es_wave = true;

	/* GS requirement. */
	if (SI_GS_PER_ES / primgroup_size >= sctx->screen->gs_table_depth - 3)
		partial_es_wave = true;

d323 5
d334 1
a334 2
		S_028AA8_MAX_PRIMGRP_IN_WAVE(sctx->b.chip_class >= VI ?
					     max_primgroup_in_wave : 0);
d343 1
a343 1
	if (!sctx->tes_shader.cso)
d346 2
a347 2
	num_output_cp = sctx->tcs_shader.cso ?
		sctx->tcs_shader.cso->info.properties[TGSI_PROPERTY_TCS_VERTICES_OUT] :
d357 1
a357 1
	struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
d362 1
a362 1
	radeon_set_context_reg(cs, R_0286E8_SPI_TMPRING_SIZE,
d366 1
a366 1
		radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx,
d368 1
a368 1
				      RADEON_PRIO_SCRATCH_BUFFER);
d377 1
a377 1
	struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
d393 1
a393 1
	radeon_set_context_reg(cs, R_028A0C_PA_SC_LINE_STIPPLE,
d405 1
a405 1
	struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
d410 1
a410 1
	if (sctx->tes_shader.cso)
d426 3
a428 3
			radeon_set_config_reg(cs, R_008958_VGT_PRIMITIVE_TYPE, prim);
			radeon_set_context_reg(cs, R_028AA8_IA_MULTI_VGT_PARAM, ia_multi_vgt_param);
			radeon_set_context_reg(cs, R_028B58_VGT_LS_HS_CONFIG, ls_hs_config);
d436 1
a436 1
		radeon_set_context_reg(cs, R_028A6C_VGT_GS_OUT_PRIM_TYPE, gs_out_prim);
d442 1
a442 1
		radeon_set_context_reg(cs, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN, info->primitive_restart);
d448 1
a448 1
			radeon_set_context_reg(cs, R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX,
d459 1
a459 1
	struct radeon_winsys_cs *cs = sctx->b.gfx.cs;
a460 1
	bool render_cond_bit = sctx->b.render_cond && !sctx->b.render_cond_force_off;
d468 1
a468 1
		radeon_set_context_reg(cs, R_028B30_VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE,
d480 1
a480 1
		radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx,
d482 1
a482 1
				      RADEON_PRIO_SO_FILLED_SIZE);
d523 1
a523 1
			radeon_set_sh_reg_seq(cs, sh_base_reg + SI_SGPR_BASE_VERTEX * 4, 2);
d534 1
a534 1
		radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx,
d536 1
a536 1
				      RADEON_USAGE_READ, RADEON_PRIO_DRAW_INDIRECT);
d544 1
a544 1
		radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx,
d546 1
a546 1
				      RADEON_USAGE_READ, RADEON_PRIO_INDEX_BUFFER);
d567 1
a567 1
			radeon_emit(cs, PKT3(PKT3_DRAW_INDEX_INDIRECT, 3, render_cond_bit));
d575 1
a575 1
			radeon_emit(cs, PKT3(PKT3_DRAW_INDEX_2, 4, render_cond_bit));
d594 1
a594 1
			radeon_emit(cs, PKT3(PKT3_DRAW_INDIRECT, 3, render_cond_bit));
d600 1
a600 1
			radeon_emit(cs, PKT3(PKT3_DRAW_INDEX_AUTO, 1, render_cond_bit));
d608 3
a610 1
void si_emit_cache_flush(struct si_context *si_ctx, struct r600_atom *atom)
d612 1
a612 2
	struct r600_common_context *sctx = &si_ctx->b;
	struct radeon_winsys_cs *cs = sctx->gfx.cs;
d627 1
a627 1
	if (sctx->flags & SI_CONTEXT_INV_SMEM_L1)
d630 1
a630 1
	if (sctx->flags & SI_CONTEXT_INV_VMEM_L1)
d632 1
a632 1
	if (sctx->flags & SI_CONTEXT_INV_GLOBAL_L2) {
a649 11

		/* Necessary for DCC */
		if (sctx->chip_class >= VI) {
			radeon_emit(cs, PKT3(PKT3_EVENT_WRITE_EOP, 4, 0) | compute);
			radeon_emit(cs, EVENT_TYPE(V_028A90_FLUSH_AND_INV_CB_DATA_TS) |
			                EVENT_INDEX(5));
			radeon_emit(cs, 0);
			radeon_emit(cs, 0);
			radeon_emit(cs, 0);
			radeon_emit(cs, 0);
		}
d721 2
a743 1
	struct si_state_rasterizer *rs = sctx->queued.named.rasterizer;
d745 1
a745 1
	unsigned mask;
d751 1
a751 5
	if (!sctx->vs_shader.cso) {
		assert(0);
		return;
	}
	if (!sctx->ps_shader.cso && (!rs || !rs->rasterizer_discard)) {
d755 1
a755 1
	if (!!sctx->tes_shader.cso != (info->mode == PIPE_PRIM_PATCHES)) {
d767 3
a769 3
	if (sctx->gs_shader.cso)
		sctx->current_rast_prim = sctx->gs_shader.cso->gs_output_prim;
	else if (sctx->tes_shader.cso)
d771 1
a771 1
			sctx->tes_shader.cso->info.properties[TGSI_PROPERTY_TES_PRIM_MODE];
d796 1
a796 1
			u_upload_alloc(sctx->b.uploader, start_offset, count * 2, 256,
d820 1
a820 1
				      256, (char*)ib.user_buffer + start_offset,
d829 4
a832 4
	/* VI reads index buffers through TC L2. */
	if (info->indexed && sctx->b.chip_class <= CIK &&
	    r600_resource(ib.buffer)->TC_L2_dirty) {
		sctx->b.flags |= SI_CONTEXT_INV_GLOBAL_L2;
d840 1
a840 1
	si_need_cs_space(sctx);
d843 5
a847 5
	mask = sctx->dirty_atoms;
	while (mask) {
		struct r600_atom *atom = sctx->atoms.array[u_bit_scan(&mask)];

		atom->emit(&sctx->b, atom);
a848 1
	sctx->dirty_atoms = 0;
d856 2
a857 1
	if (sctx->trace_buf)
d859 2
a877 3

		if (rtex->surface.flags & RADEON_SURF_SBUFFER)
			rtex->stencil_dirty_level_mask |= 1 << surf->u.tex.level;
d897 1
d900 15
a914 14
	struct radeon_winsys_cs *cs = sctx->b.gfx.cs;

	sctx->trace_id++;
	radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx, sctx->trace_buf,
			      RADEON_USAGE_READWRITE, RADEON_PRIO_TRACE);
	radeon_emit(cs, PKT3(PKT3_WRITE_DATA, 3, 0));
	radeon_emit(cs, S_370_DST_SEL(V_370_MEMORY_SYNC) |
		    S_370_WR_CONFIRM(1) |
		    S_370_ENGINE_SEL(V_370_ME));
	radeon_emit(cs, sctx->trace_buf->gpu_address);
	radeon_emit(cs, sctx->trace_buf->gpu_address >> 32);
	radeon_emit(cs, sctx->trace_id);
	radeon_emit(cs, PKT3(PKT3_NOP, 0, 0));
	radeon_emit(cs, SI_ENCODE_TRACE_POINT(sctx->trace_id));
d916 1
@


1.1.1.4
log
@Import Mesa 13.0.2
@
text
@d28 1
d36 15
d71 1
a71 1
	assert(mode < ARRAY_SIZE(prim_conv));
d95 1
a95 1
	assert(mode < ARRAY_SIZE(prim_conv));
d125 13
a137 1
	unsigned offchip_layout, hardware_lds_size, ls_hs_config;
d162 1
a162 24
	/* Ensure that we only need one wave per SIMD so we don't need to check
	 * resource usage. Also ensures that the number of tcs in and out
	 * vertices per threadgroup are at most 256.
	 */
	*num_patches = 64 / MAX2(num_tcs_input_cp, num_tcs_output_cp) * 4;

	/* Make sure that the data fits in LDS. This assumes the shaders only
	 * use LDS for the inputs and outputs.
	 */
	hardware_lds_size = sctx->b.chip_class >= CIK ? 65536 : 32768;
	*num_patches = MIN2(*num_patches, hardware_lds_size / (input_patch_size +
	                                                       output_patch_size));

	/* Make sure the output data fits in the offchip buffer */
	*num_patches = MIN2(*num_patches,
			    (sctx->screen->tess_offchip_block_dw_size * 4) /
			    output_patch_size);

	/* Not necessary for correctness, but improves performance. The
	 * specific value is taken from the proprietary driver.
	 */
	*num_patches = MIN2(*num_patches, 40);

	output_patch0_offset = input_patch_size * *num_patches;
a175 11
	if (sctx->last_ls == ls->current &&
	    sctx->last_tcs == tcs &&
	    sctx->last_tes_sh_base == tes_sh_base &&
	    sctx->last_num_tcs_input_cp == num_tcs_input_cp)
		return;

	sctx->last_ls = ls->current;
	sctx->last_tcs = tcs;
	sctx->last_tes_sh_base = tes_sh_base;
	sctx->last_num_tcs_input_cp = num_tcs_input_cp;

a199 2
	offchip_layout = (pervertex_output_patch_size * *num_patches << 16) |
			 (num_tcs_output_cp << 9) | *num_patches;
d208 1
a208 2
		R_00B430_SPI_SHADER_USER_DATA_HS_0 + SI_SGPR_TCS_OFFCHIP_LAYOUT * 4, 4);
	radeon_emit(cs, offchip_layout);
d214 3
a216 13
	radeon_set_sh_reg_seq(cs, tes_sh_base + SI_SGPR_TCS_OFFCHIP_LAYOUT * 4, 1);
	radeon_emit(cs, offchip_layout);

	ls_hs_config = S_028B58_NUM_PATCHES(*num_patches) |
		       S_028B58_HS_NUM_INPUT_CP(num_tcs_input_cp) |
		       S_028B58_HS_NUM_OUTPUT_CP(num_tcs_output_cp);

	if (sctx->b.chip_class >= CIK)
		radeon_set_context_reg_idx(cs, R_028B58_VGT_LS_HS_CONFIG, 2,
					   ls_hs_config);
	else
		radeon_set_context_reg(cs, R_028B58_VGT_LS_HS_CONFIG,
				       ls_hs_config);
d251 8
d260 1
a260 1
		primgroup_size = num_patches;
a272 8

		/* Needed for 028B6C_DISTRIBUTION_MODE != 0 */
		if (sctx->screen->has_distributed_tess) {
			if (sctx->gs_shader.cso)
				partial_es_wave = true;
			else
				partial_vs_wave = true;
		}
d285 1
a285 5
		 * The other cases are hardware requirements.
		 *
		 * Polaris supports primitive restart with WD_SWITCH_ON_EOP=0
		 * for points, line strips, and tri strips.
		 */
d291 1
a291 5
		    (info->primitive_restart &&
		     (sctx->b.family < CHIP_POLARIS10 ||
		      (prim != PIPE_PRIM_POINTS &&
		       prim != PIPE_PRIM_LINE_STRIP &&
		       prim != PIPE_PRIM_TRIANGLE_STRIP))) ||
a301 12
		/* Performance recommendation for 4 SE Gfx7-8 parts if
		 * instances are smaller than a primgroup.
		 * Assume indirect draws always use small instances.
		 * This is needed for good VS wave utilization.
		 */
		if (sctx->b.chip_class <= VI &&
		    sctx->b.screen->info.max_se >= 4 &&
		    (info->indirect ||
		     (info->instance_count > 1 &&
		      si_num_prims_for_vertices(info) < primgroup_size)))
			wd_switch_on_eop = true;

a317 13
		/* GS hw bug with single-primitive instances and SWITCH_ON_EOI.
		 * The hw doc says all multi-SE chips are affected, but Vulkan
		 * only applies it to Hawaii. Do what Vulkan does.
		 */
		if (sctx->b.family == CHIP_HAWAII &&
		    sctx->gs_shader.cso &&
		    ia_switch_on_eoi &&
		    (info->indirect ||
		     (info->instance_count > 1 &&
		      si_num_prims_for_vertices(info) <= 1)))
			sctx->b.flags |= SI_CONTEXT_VGT_FLUSH;


d330 8
d348 18
a403 3
	/* For lines, reset the stipple pattern at each primitive. Otherwise,
	 * reset the stipple pattern at each packet (line strips, line loops).
	 */
d406 2
a407 1
		S_028A0C_AUTO_RESET_CNTL(rast_prim == PIPE_PRIM_LINES ? 1 : 2));
d419 1
a419 20
	unsigned ia_multi_vgt_param, num_patches = 0;

	/* Polaris needs different VTX_REUSE_DEPTH settings depending on
	 * whether the "fractional odd" tessellation spacing is used.
	 */
	if (sctx->b.family >= CHIP_POLARIS10) {
		struct si_shader_selector *tes = sctx->tes_shader.cso;
		unsigned vtx_reuse_depth = 30;

		if (tes &&
		    tes->info.properties[TGSI_PROPERTY_TES_SPACING] ==
		    PIPE_TESS_SPACING_FRACTIONAL_ODD)
			vtx_reuse_depth = 14;

		if (vtx_reuse_depth != sctx->last_vtx_reuse_depth) {
			radeon_set_context_reg(cs, R_028C58_VGT_VERTEX_REUSE_BLOCK_CNTL,
					       vtx_reuse_depth);
			sctx->last_vtx_reuse_depth = vtx_reuse_depth;
		}
	}
d425 1
d428 10
a437 4
	if (ia_multi_vgt_param != sctx->last_multi_vgt_param) {
		if (sctx->b.chip_class >= CIK)
			radeon_set_context_reg_idx(cs, R_028AA8_IA_MULTI_VGT_PARAM, 1, ia_multi_vgt_param);
		else
d439 3
a441 1

d443 1
a443 8
	}
	if (prim != sctx->last_prim) {
		if (sctx->b.chip_class >= CIK)
			radeon_set_uconfig_reg_idx(cs, R_030908_VGT_PRIMITIVE_TYPE, 1, prim);
		else
			radeon_set_config_reg(cs, R_008958_VGT_PRIMITIVE_TYPE, prim);

		sctx->last_prim = prim;
d456 7
a462 7
	}
	if (info->primitive_restart &&
	    (info->restart_index != sctx->last_restart_index ||
	     sctx->last_restart_index == SI_RESTART_INDEX_UNKNOWN)) {
		radeon_set_context_reg(cs, R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX,
				       info->restart_index);
		sctx->last_restart_index = info->restart_index;
a472 2
	uint32_t index_max_size = 0;
	uint64_t index_va = 0;
d499 1
a499 2
		if (ib->index_size != sctx->last_index_size) {
			radeon_emit(cs, PKT3(PKT3_INDEX_TYPE, 0, 0));
d501 18
a518 21
			/* index type */
			switch (ib->index_size) {
			case 1:
				radeon_emit(cs, V_028A7C_VGT_INDEX_8);
				break;
			case 2:
				radeon_emit(cs, V_028A7C_VGT_INDEX_16 |
					    (SI_BIG_ENDIAN && sctx->b.chip_class <= CIK ?
						     V_028A7C_VGT_DMA_SWAP_16_BIT : 0));
				break;
			case 4:
				radeon_emit(cs, V_028A7C_VGT_INDEX_32 |
					    (SI_BIG_ENDIAN && sctx->b.chip_class <= CIK ?
						     V_028A7C_VGT_DMA_SWAP_32_BIT : 0));
				break;
			default:
				assert(!"unreachable");
				return;
			}

			sctx->last_index_size = ib->index_size;
a519 14

		index_max_size = (ib->buffer->width0 - ib->offset) /
				  ib->index_size;
		index_va = r600_resource(ib->buffer)->gpu_address + ib->offset;

		radeon_add_to_buffer_list(&sctx->b, &sctx->b.gfx,
				      (struct r600_resource *)ib->buffer,
				      RADEON_USAGE_READ, RADEON_PRIO_INDEX_BUFFER);
	} else {
		/* On CI and later, non-indexed draws overwrite VGT_INDEX_TYPE,
		 * so the state must be re-emitted before the next indexed draw.
		 */
		if (sctx->b.chip_class >= CIK)
			sctx->last_index_size = -1;
a533 1
		    info->drawid != sctx->last_drawid ||
d535 1
a535 1
			radeon_set_sh_reg_seq(cs, sh_base_reg + SI_SGPR_BASE_VERTEX * 4, 3);
a537 1
			radeon_emit(cs, info->drawid);
a540 1
			sctx->last_drawid = info->drawid;
a543 4
		uint64_t indirect_va = r600_resource(info->indirect)->gpu_address;

		assert(indirect_va % 8 == 0);

a545 5
		radeon_emit(cs, PKT3(PKT3_SET_BASE, 2, 0));
		radeon_emit(cs, 1);
		radeon_emit(cs, indirect_va);
		radeon_emit(cs, indirect_va >> 32);

d551 11
a561 3
	if (info->indirect) {
		unsigned di_src_sel = info->indexed ? V_0287F0_DI_SRC_SEL_DMA
						    : V_0287F0_DI_SRC_SEL_AUTO_INDEX;
d563 8
a570 1
		assert(info->indirect_offset % 4 == 0);
a571 1
		if (info->indexed) {
a577 1
		}
d579 1
a579 4
		if (!sctx->screen->has_draw_indirect_multi) {
			radeon_emit(cs, PKT3(info->indexed ? PKT3_DRAW_INDEX_INDIRECT
							   : PKT3_DRAW_INDIRECT,
					     3, render_cond_bit));
d583 1
a583 1
			radeon_emit(cs, di_src_sel);
a584 30
			uint64_t count_va = 0;

			if (info->indirect_params) {
				struct r600_resource *params_buf =
					(struct r600_resource *)info->indirect_params;

				radeon_add_to_buffer_list(
					&sctx->b, &sctx->b.gfx, params_buf,
					RADEON_USAGE_READ, RADEON_PRIO_DRAW_INDIRECT);

				count_va = params_buf->gpu_address + info->indirect_params_offset;
			}

			radeon_emit(cs, PKT3(info->indexed ? PKT3_DRAW_INDEX_INDIRECT_MULTI :
							     PKT3_DRAW_INDIRECT_MULTI,
					     8, render_cond_bit));
			radeon_emit(cs, info->indirect_offset);
			radeon_emit(cs, (sh_base_reg + SI_SGPR_BASE_VERTEX * 4 - SI_SH_REG_OFFSET) >> 2);
			radeon_emit(cs, (sh_base_reg + SI_SGPR_START_INSTANCE * 4 - SI_SH_REG_OFFSET) >> 2);
			radeon_emit(cs, ((sh_base_reg + SI_SGPR_DRAWID * 4 - SI_SH_REG_OFFSET) >> 2) |
					S_2C3_DRAW_INDEX_ENABLE(1) |
					S_2C3_COUNT_INDIRECT_ENABLE(!!info->indirect_params));
			radeon_emit(cs, info->indirect_count);
			radeon_emit(cs, count_va);
			radeon_emit(cs, count_va >> 32);
			radeon_emit(cs, info->indirect_stride);
			radeon_emit(cs, di_src_sel);
		}
	} else {
		if (info->indexed) {
d593 18
d615 1
a615 1
				        S_0287F0_USE_OPAQUE(!!info->count_from_stream_output));
d620 1
a620 14
static void si_emit_surface_sync(struct r600_common_context *rctx,
				 unsigned cp_coher_cntl)
{
	struct radeon_winsys_cs *cs = rctx->gfx.cs;

	/* ACQUIRE_MEM is only required on a compute ring. */
	radeon_emit(cs, PKT3(PKT3_SURFACE_SYNC, 3, 0));
	radeon_emit(cs, cp_coher_cntl);   /* CP_COHER_CNTL */
	radeon_emit(cs, 0xffffffff);      /* CP_COHER_SIZE */
	radeon_emit(cs, 0);               /* CP_COHER_BASE */
	radeon_emit(cs, 0x0000000A);      /* POLL_INTERVAL */
}

void si_emit_cache_flush(struct si_context *sctx)
d622 2
a623 2
	struct r600_common_context *rctx = &sctx->b;
	struct radeon_winsys_cs *cs = rctx->gfx.cs;
d625 2
d633 1
a633 1
	 * to add a workaround for it.
d636 1
a636 1
	if (rctx->flags & SI_CONTEXT_INV_ICACHE)
d638 1
a638 1
	if (rctx->flags & SI_CONTEXT_INV_SMEM_L1)
d641 11
a651 1
	if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB) {
d663 2
a664 2
		if (rctx->chip_class >= VI) {
			radeon_emit(cs, PKT3(PKT3_EVENT_WRITE_EOP, 4, 0));
d673 1
a673 1
	if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_DB) {
d678 2
a679 2
	if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB_META) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
a680 2
		/* needed for wait for idle in SURFACE_SYNC */
		assert(rctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB);
d682 2
a683 2
	if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_DB_META) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
a684 2
		/* needed for wait for idle in SURFACE_SYNC */
		assert(rctx->flags & SI_CONTEXT_FLUSH_AND_INV_DB);
d686 5
d692 5
a696 3
	/* Wait for shader engines to go idle.
	 * VS and PS waits are unnecessary if SURFACE_SYNC is going to wait
	 * for everything including CB/DB cache flushes.
d698 6
a703 15
	if (!(rctx->flags & (SI_CONTEXT_FLUSH_AND_INV_CB |
			     SI_CONTEXT_FLUSH_AND_INV_DB))) {
		if (rctx->flags & SI_CONTEXT_PS_PARTIAL_FLUSH) {
			radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
			radeon_emit(cs, EVENT_TYPE(V_028A90_PS_PARTIAL_FLUSH) | EVENT_INDEX(4));
			/* Only count explicit shader flushes, not implicit ones
			 * done by SURFACE_SYNC.
			 */
			rctx->num_vs_flushes++;
			rctx->num_ps_flushes++;
		} else if (rctx->flags & SI_CONTEXT_VS_PARTIAL_FLUSH) {
			radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
			radeon_emit(cs, EVENT_TYPE(V_028A90_VS_PARTIAL_FLUSH) | EVENT_INDEX(4));
			rctx->num_vs_flushes++;
		}
d705 2
a706 4

	if (rctx->flags & SI_CONTEXT_CS_PARTIAL_FLUSH &&
	    sctx->compute_is_busy) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
a707 2
		rctx->num_cs_flushes++;
		sctx->compute_is_busy = false;
d709 2
a710 4

	/* VGT state synchronization. */
	if (rctx->flags & SI_CONTEXT_VGT_FLUSH) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
d713 2
a714 2
	if (rctx->flags & SI_CONTEXT_VGT_STREAMOUT_SYNC) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
d718 3
a720 2
	/* Make sure ME is idle (it executes most packets) before continuing.
	 * This prevents read-after-write hazards between PFP and ME.
d722 15
a736 43
	if (cp_coher_cntl ||
	    (rctx->flags & (SI_CONTEXT_CS_PARTIAL_FLUSH |
			    SI_CONTEXT_INV_VMEM_L1 |
			    SI_CONTEXT_INV_GLOBAL_L2 |
			    SI_CONTEXT_WRITEBACK_GLOBAL_L2))) {
		radeon_emit(cs, PKT3(PKT3_PFP_SYNC_ME, 0, 0));
		radeon_emit(cs, 0);
	}

	/* When one of the CP_COHER_CNTL.DEST_BASE flags is set, SURFACE_SYNC
	 * waits for idle. Therefore, it should be last. SURFACE_SYNC is done
	 * in PFP.
	 *
	 * cp_coher_cntl should contain all necessary flags except TC flags
	 * at this point.
	 *
	 * SI-CIK don't support L2 write-back.
	 */
	if (rctx->flags & SI_CONTEXT_INV_GLOBAL_L2 ||
	    (rctx->chip_class <= CIK &&
	     (rctx->flags & SI_CONTEXT_WRITEBACK_GLOBAL_L2))) {
		/* Invalidate L1 & L2. (L1 is always invalidated)
		 * WB must be set on VI+ when TC_ACTION is set.
		 */
		si_emit_surface_sync(rctx, cp_coher_cntl |
				     S_0085F0_TC_ACTION_ENA(1) |
				     S_0301F0_TC_WB_ACTION_ENA(rctx->chip_class >= VI));
		cp_coher_cntl = 0;
	} else {
		/* L1 invalidation and L2 writeback must be done separately,
		 * because both operations can't be done together.
		 */
		if (rctx->flags & SI_CONTEXT_WRITEBACK_GLOBAL_L2) {
			/* WB = write-back
			 * NC = apply to non-coherent MTYPEs
			 *      (i.e. MTYPE <= 1, which is what we use everywhere)
			 *
			 * WB doesn't work without NC.
			 */
			si_emit_surface_sync(rctx, cp_coher_cntl |
					     S_0301F0_TC_WB_ACTION_ENA(1) |
					     S_0301F0_TC_NC_ACTION_ENA(1));
			cp_coher_cntl = 0;
a737 20
		if (rctx->flags & SI_CONTEXT_INV_VMEM_L1) {
			/* Invalidate per-CU VMEM L1. */
			si_emit_surface_sync(rctx, cp_coher_cntl |
					     S_0085F0_TCL1_ACTION_ENA(1));
			cp_coher_cntl = 0;
		}
	}

	/* If TC flushes haven't cleared this... */
	if (cp_coher_cntl)
		si_emit_surface_sync(rctx, cp_coher_cntl);

	if (rctx->flags & R600_CONTEXT_START_PIPELINE_STATS) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
		radeon_emit(cs, EVENT_TYPE(V_028A90_PIPELINESTAT_START) |
			        EVENT_INDEX(0));
	} else if (rctx->flags & R600_CONTEXT_STOP_PIPELINE_STATS) {
		radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 0, 0));
		radeon_emit(cs, EVENT_TYPE(V_028A90_PIPELINESTAT_STOP) |
			        EVENT_INDEX(0));
d740 1
a740 1
	rctx->flags = 0;
a760 21
void si_ce_pre_draw_synchronization(struct si_context *sctx)
{
	if (sctx->ce_need_synchronization) {
		radeon_emit(sctx->ce_ib, PKT3(PKT3_INCREMENT_CE_COUNTER, 0, 0));
		radeon_emit(sctx->ce_ib, 1);

		radeon_emit(sctx->b.gfx.cs, PKT3(PKT3_WAIT_ON_CE_COUNTER, 0, 0));
		radeon_emit(sctx->b.gfx.cs, 1);
	}
}

void si_ce_post_draw_synchronization(struct si_context *sctx)
{
	if (sctx->ce_need_synchronization) {
		radeon_emit(sctx->b.gfx.cs, PKT3(PKT3_INCREMENT_DE_COUNTER, 0, 0));
		radeon_emit(sctx->b.gfx.cs, 0);

		sctx->ce_need_synchronization = false;
	}
}

d766 1
a766 1
	unsigned mask, dirty_fb_counter, dirty_tex_counter, rast_prim;
d768 3
a770 7
	if (likely(!info->indirect)) {
		/* SI-CI treat instance_count==0 as instance_count==1. There is
		 * no workaround for indirect draws, but we can at least skip
		 * direct draws.
		 */
		if (unlikely(!info->instance_count))
			return;
d772 1
a772 7
		/* Handle count == 0. */
		if (unlikely(!info->count &&
			     (info->indexed || !info->count_from_stream_output)))
			return;
	}

	if (unlikely(!sctx->vs_shader.cso)) {
d776 1
a776 1
	if (unlikely(!sctx->ps_shader.cso && (!rs || !rs->rasterizer_discard))) {
d780 1
a780 1
	if (unlikely(!!sctx->tes_shader.cso != (info->mode == PIPE_PRIM_PATCHES))) {
d785 1
a785 18
	/* Re-emit the framebuffer state if needed. */
	dirty_fb_counter = p_atomic_read(&sctx->b.screen->dirty_fb_counter);
	if (unlikely(dirty_fb_counter != sctx->b.last_dirty_fb_counter)) {
		sctx->b.last_dirty_fb_counter = dirty_fb_counter;
		sctx->framebuffer.dirty_cbufs |=
			((1 << sctx->framebuffer.state.nr_cbufs) - 1);
		sctx->framebuffer.dirty_zsbuf = true;
		si_mark_atom_dirty(sctx, &sctx->framebuffer.atom);
	}

	/* Invalidate & recompute texture descriptors if needed. */
	dirty_tex_counter = p_atomic_read(&sctx->b.screen->dirty_tex_descriptor_counter);
	if (unlikely(dirty_tex_counter != sctx->b.last_dirty_tex_descriptor_counter)) {
		sctx->b.last_dirty_tex_descriptor_counter = dirty_tex_counter;
		si_update_all_texture_descriptors(sctx);
	}

	si_decompress_graphics_textures(sctx);
d793 1
a793 1
		rast_prim = sctx->gs_shader.cso->gs_output_prim;
d795 2
a796 1
		rast_prim = sctx->tes_shader.cso->info.properties[TGSI_PROPERTY_TES_PRIM_MODE];
d798 1
a798 1
		rast_prim = info->mode;
d800 2
a801 9
	if (rast_prim != sctx->current_rast_prim) {
		sctx->current_rast_prim = rast_prim;
		sctx->do_update_shaders = true;
	}

	if (sctx->do_update_shaders && !si_update_shaders(sctx))
		return;

	if (!si_upload_graphics_shader_descriptors(sctx))
d857 1
a857 1
		sctx->b.flags |= SI_CONTEXT_WRITEBACK_GLOBAL_L2;
d861 3
a863 16
	if (info->indirect && r600_resource(info->indirect)->TC_L2_dirty) {
		sctx->b.flags |= SI_CONTEXT_WRITEBACK_GLOBAL_L2;
		r600_resource(info->indirect)->TC_L2_dirty = false;
	}

	if (info->indirect_params &&
	    r600_resource(info->indirect_params)->TC_L2_dirty) {
		sctx->b.flags |= SI_CONTEXT_WRITEBACK_GLOBAL_L2;
		r600_resource(info->indirect_params)->TC_L2_dirty = false;
	}

	/* Add buffer sizes for memory checking in need_cs_space. */
	if (sctx->emit_scratch_reloc && sctx->scratch_buffer)
		r600_context_add_resource_size(ctx, &sctx->scratch_buffer->b.b);
	if (info->indirect)
		r600_context_add_resource_size(ctx, info->indirect);
a866 11
	/* Since we've called r600_context_add_resource_size for vertex buffers,
	 * this must be called after si_need_cs_space, because we must let
	 * need_cs_space flush before we add buffers to the buffer list.
	 */
	if (!si_upload_vertex_buffer_descriptors(sctx))
		return;

	/* Flushed caches prior to emitting states. */
	if (sctx->b.flags)
		si_emit_cache_flush(sctx);

a879 3

	si_ce_pre_draw_synchronization(sctx);

a881 2
	si_ce_post_draw_synchronization(sctx);

d890 2
a891 1
	    r600_get_strmout_en(&sctx->b)) {
d900 1
a900 2
		if (!rtex->tc_compatible_htile)
			rtex->dirty_level_mask |= 1 << surf->u.tex.level;
d915 1
a915 4
			if (rtex->fmask.size)
				rtex->dirty_level_mask |= 1 << surf->u.tex.level;
			if (rtex->dcc_gather_statistics)
				rtex->separate_dcc_dirty = true;
a920 2
	if (G_0286E8_WAVESIZE(sctx->spi_tmpring_size))
		sctx->b.num_spill_draw_calls++;
@


1.1.1.5
log
@Import Mesa 13.0.3
@
text
@a156 6
	/* SI bug workaround - limit LS-HS threadgroups to only one wave. */
	if (sctx->b.chip_class == SI) {
		unsigned one_wave = 64 / MAX2(num_tcs_input_cp, num_tcs_output_cp);
		*num_patches = MIN2(*num_patches, one_wave);
	}

d165 1
a165 1
		lds_size = align(lds_size, 512) / 512;
d168 1
a168 1
		lds_size = align(lds_size, 256) / 256;
a169 2
	si_multiwave_lds_size_workaround(sctx->screen, &lds_size);
	ls_rsrc2 |= S_00B52C_LDS_SIZE(lds_size);
d287 1
a287 1
			if (sctx->gs_shader.cso) {
d289 1
a289 8

				/* GPU hang workaround. */
				if (sctx->b.family == CHIP_TONGA ||
				    sctx->b.family == CHIP_FIJI ||
				    sctx->b.family == CHIP_POLARIS10 ||
				    sctx->b.family == CHIP_POLARIS11)
					partial_vs_wave = true;
			} else {
a290 1
			}
@


1.1.1.6
log
@Import Mesa 13.0.5
@
text
@d850 1
a850 1
		/* Invalidate L1 & L2. (L1 is always invalidated on SI)
a854 1
				     S_0085F0_TCL1_ACTION_ENA(1) |
@


1.1.1.7
log
@Import Mesa 13.0.6
@
text
@d904 7
a910 53
		unsigned indirect_count;
		struct pipe_transfer *transfer;
		unsigned begin, end;
		unsigned map_size;
		unsigned *data;

		if (info->indirect_params) {
			data = pipe_buffer_map_range(&sctx->b.b,
					info->indirect_params,
					info->indirect_params_offset,
					sizeof(unsigned),
					PIPE_TRANSFER_READ, &transfer);

			indirect_count = *data;

			pipe_buffer_unmap(&sctx->b.b, transfer);
		} else {
			indirect_count = info->indirect_count;
		}

		if (!indirect_count) {
			*start = *count = 0;
			return;
		}

		map_size = (indirect_count - 1) * info->indirect_stride + 3 * sizeof(unsigned);
		data = pipe_buffer_map_range(&sctx->b.b, info->indirect,
					     info->indirect_offset, map_size,
					     PIPE_TRANSFER_READ, &transfer);

		begin = UINT_MAX;
		end = 0;

		for (unsigned i = 0; i < indirect_count; ++i) {
			unsigned count = data[0];
			unsigned start = data[2];

			if (count > 0) {
				begin = MIN2(begin, start);
				end = MAX2(end, start + count);
			}

			data += info->indirect_stride / sizeof(unsigned);
		}

		pipe_buffer_unmap(&sctx->b.b, transfer);

		if (begin < end) {
			*start = begin;
			*count = end - begin;
		} else {
			*start = *count = 0;
		}
d1029 1
a1029 1
			start_offset = start * 2;
d1038 2
a1039 2
			util_shorten_ubyte_elts_to_userptr(&sctx->b.b, &ib, 0, 0,
							   ib.offset + start,
@


1.1.1.8
log
@Import Mesa 17.1.6
@
text
@a29 1
#include "gfx9d.h"
a34 2
#include "ac_debug.h"

a100 3
	unsigned tess_uses_primid = sctx->ia_multi_vgt_param_key.u.tcs_tes_uses_prim_id;
	bool has_primid_instancing_bug = sctx->b.chip_class == SI &&
					 sctx->b.screen->info.max_se == 1;
a110 16
	if (sctx->last_ls == ls->current &&
	    sctx->last_tcs == tcs &&
	    sctx->last_tes_sh_base == tes_sh_base &&
	    sctx->last_num_tcs_input_cp == num_tcs_input_cp &&
	    (!has_primid_instancing_bug ||
	     (sctx->last_tess_uses_primid == tess_uses_primid))) {
		*num_patches = sctx->last_num_patches;
		return;
	}

	sctx->last_ls = ls->current;
	sctx->last_tcs = tcs;
	sctx->last_tes_sh_base = tes_sh_base;
	sctx->last_num_tcs_input_cp = num_tcs_input_cp;
	sctx->last_tess_uses_primid = tess_uses_primid;

a141 4
	 *
	 * While CIK can use 64K per threadgroup, there is a hang on Stoney
	 * with 2 CUs if we use more than 32K. The closed Vulkan driver also
	 * uses 32K at most on all GCN chips.
d143 1
a143 1
	hardware_lds_size = 32768;
a162 15
	/* The VGT HS block increments the patch ID unconditionally
	 * within a single threadgroup. This results in incorrect
	 * patch IDs when instanced draws are used.
	 *
	 * The intended solution is to restrict threadgroups to
	 * a single instance by setting SWITCH_ON_EOI, which
	 * should cause IA to split instances up. However, this
	 * doesn't work correctly on SI when there is no other
	 * SE to switch to.
	 */
	if (has_primid_instancing_bug)
		*num_patches = 1;

	sctx->last_num_patches = *num_patches;

d179 11
d208 2
a209 2
	tcs_in_layout = S_VS_STATE_LS_OUT_PATCH_SIZE(input_patch_size / 4) |
			S_VS_STATE_LS_OUT_VERTEX_SIZE(input_vertex_size / 4);
d218 3
a220 3
	sctx->current_vs_state &= C_VS_STATE_LS_OUT_PATCH_SIZE &
				  C_VS_STATE_LS_OUT_VERTEX_SIZE;
	sctx->current_vs_state |= tcs_in_layout;
d258 3
a260 3
static unsigned
si_get_init_multi_vgt_param(struct si_screen *sscreen,
			    union si_vgt_param_key *key)
d262 3
a264 1
	STATIC_ASSERT(sizeof(union si_vgt_param_key) == 4);
d274 7
a280 1
	if (key->u.uses_tess) {
d282 2
a283 1
		if (key->u.tcs_tes_uses_prim_id)
d287 4
a290 4
		if ((sscreen->b.family == CHIP_TAHITI ||
		     sscreen->b.family == CHIP_PITCAIRN ||
		     sscreen->b.family == CHIP_BONAIRE) &&
		    key->u.uses_gs)
d294 3
a296 4
		if (sscreen->has_distributed_tess) {
			if (key->u.uses_gs) {
				if (sscreen->b.chip_class <= VI)
					partial_es_wave = true;
d299 4
a302 5
				if (sscreen->b.family == CHIP_TONGA ||
				    sscreen->b.family == CHIP_FIJI ||
				    sscreen->b.family == CHIP_POLARIS10 ||
				    sscreen->b.family == CHIP_POLARIS11 ||
				    sscreen->b.family == CHIP_POLARIS12)
d311 2
a312 2
	if (key->u.line_stipple_enabled ||
	    (sscreen->b.debug_flags & DBG_SWITCH_ON_EOP)) {
d317 1
a317 1
	if (sscreen->b.chip_class >= CIK) {
d325 11
a335 11
		if (sscreen->b.info.max_se < 4 ||
		    key->u.prim == PIPE_PRIM_POLYGON ||
		    key->u.prim == PIPE_PRIM_LINE_LOOP ||
		    key->u.prim == PIPE_PRIM_TRIANGLE_FAN ||
		    key->u.prim == PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY ||
		    (key->u.primitive_restart &&
		     (sscreen->b.family < CHIP_POLARIS10 ||
		      (key->u.prim != PIPE_PRIM_POINTS &&
		       key->u.prim != PIPE_PRIM_LINE_STRIP &&
		       key->u.prim != PIPE_PRIM_TRIANGLE_STRIP))) ||
		    key->u.count_from_stream_output)
d341 2
a342 2
		if (sscreen->b.family == CHIP_HAWAII &&
		    key->u.uses_instancing)
d350 5
a354 3
		if (sscreen->b.chip_class <= VI &&
		    sscreen->b.info.max_se == 4 &&
		    key->u.multi_instances_smaller_than_primgroup)
d358 1
a358 1
		if (sscreen->b.info.max_se > 2 && !wd_switch_on_eop)
d363 3
a365 3
		    (sscreen->b.family == CHIP_HAWAII ||
		     (sscreen->b.chip_class == VI &&
		      (key->u.uses_gs || max_primgroup_in_wave != 2))))
d369 2
a370 2
		if (sscreen->b.family == CHIP_BONAIRE && ia_switch_on_eoi &&
		    key->u.uses_instancing)
d373 13
d391 5
a395 1
	if (sscreen->b.chip_class <= VI && ia_switch_on_eoi)
d402 4
a405 6
		S_028AA8_WD_SWITCH_ON_EOP(sscreen->b.chip_class >= CIK ? wd_switch_on_eop : 0) |
		/* The following field was moved to VGT_SHADER_STAGES_EN in GFX9. */
		S_028AA8_MAX_PRIMGRP_IN_WAVE(sscreen->b.chip_class == VI ?
					     max_primgroup_in_wave : 0) |
		S_030960_EN_INST_OPT_BASIC(sscreen->b.chip_class >= GFX9) |
		S_030960_EN_INST_OPT_ADV(sscreen->b.chip_class >= GFX9);
d408 1
a408 1
void si_init_ia_multi_vgt_param_table(struct si_context *sctx)
d410 1
a410 21
	for (int prim = 0; prim <= R600_PRIM_RECTANGLE_LIST; prim++)
	for (int uses_instancing = 0; uses_instancing < 2; uses_instancing++)
	for (int multi_instances = 0; multi_instances < 2; multi_instances++)
	for (int primitive_restart = 0; primitive_restart < 2; primitive_restart++)
	for (int count_from_so = 0; count_from_so < 2; count_from_so++)
	for (int line_stipple = 0; line_stipple < 2; line_stipple++)
	for (int uses_tess = 0; uses_tess < 2; uses_tess++)
	for (int tess_uses_primid = 0; tess_uses_primid < 2; tess_uses_primid++)
	for (int uses_gs = 0; uses_gs < 2; uses_gs++) {
		union si_vgt_param_key key;

		key.index = 0;
		key.u.prim = prim;
		key.u.uses_instancing = uses_instancing;
		key.u.multi_instances_smaller_than_primgroup = multi_instances;
		key.u.primitive_restart = primitive_restart;
		key.u.count_from_stream_output = count_from_so;
		key.u.line_stipple_enabled = line_stipple;
		key.u.uses_tess = uses_tess;
		key.u.tcs_tes_uses_prim_id = tess_uses_primid;
		key.u.uses_gs = uses_gs;
d412 2
a413 4
		sctx->ia_multi_vgt_param[key.index] =
			si_get_init_multi_vgt_param(sctx->screen, &key);
	}
}
d415 2
a416 7
static unsigned si_get_ia_multi_vgt_param(struct si_context *sctx,
					  const struct pipe_draw_info *info,
					  unsigned num_patches)
{
	union si_vgt_param_key key = sctx->ia_multi_vgt_param_key;
	unsigned primgroup_size;
	unsigned ia_multi_vgt_param;
d418 4
a421 25
	if (sctx->tes_shader.cso) {
		primgroup_size = num_patches; /* must be a multiple of NUM_PATCHES */
	} else if (sctx->gs_shader.cso) {
		primgroup_size = 64; /* recommended with a GS */
	} else {
		primgroup_size = 128; /* recommended without a GS and tess */
	}

	key.u.prim = info->mode;
	key.u.uses_instancing = info->indirect || info->instance_count > 1;
	key.u.multi_instances_smaller_than_primgroup =
		info->indirect ||
		(info->instance_count > 1 &&
		 (info->count_from_stream_output ||
		  si_num_prims_for_vertices(info) < primgroup_size));
	key.u.primitive_restart = info->primitive_restart;
	key.u.count_from_stream_output = info->count_from_stream_output != NULL;

	ia_multi_vgt_param = sctx->ia_multi_vgt_param[key.index] |
			     S_028AA8_PRIMGROUP_SIZE(primgroup_size - 1);

	if (sctx->gs_shader.cso) {
		/* GS requirement. */
		if (SI_GS_PER_ES / primgroup_size >= sctx->screen->gs_table_depth - 3)
			ia_multi_vgt_param |= S_028AA8_PARTIAL_ES_WAVE_ON(1);
a422 11
		/* GS hw bug with single-primitive instances and SWITCH_ON_EOI.
		 * The hw doc says all multi-SE chips are affected, but Vulkan
		 * only applies it to Hawaii. Do what Vulkan does.
		 */
		if (sctx->b.family == CHIP_HAWAII &&
		    G_028AA8_SWITCH_ON_EOI(ia_multi_vgt_param) &&
		    (info->indirect ||
		     (info->instance_count > 1 &&
		      (info->count_from_stream_output ||
		       si_num_prims_for_vertices(info) <= 1))))
			sctx->b.flags |= SI_CONTEXT_VGT_FLUSH;
d424 1
a424 2

	return ia_multi_vgt_param;
d431 1
a431 1
	enum pipe_prim_type rast_prim = sctx->current_rast_prim;
a456 18
static void si_emit_vs_state(struct si_context *sctx,
			     const struct pipe_draw_info *info)
{
	sctx->current_vs_state &= C_VS_STATE_INDEXED;
	sctx->current_vs_state |= S_VS_STATE_INDEXED(!!info->indexed);

	if (sctx->current_vs_state != sctx->last_vs_state) {
		struct radeon_winsys_cs *cs = sctx->b.gfx.cs;

		radeon_set_sh_reg(cs,
			sctx->shader_userdata.sh_base[PIPE_SHADER_VERTEX] +
			SI_SGPR_VS_STATE_BITS * 4,
			sctx->current_vs_state);

		sctx->last_vs_state = sctx->current_vs_state;
	}
}

d458 1
a458 2
				   const struct pipe_draw_info *info,
				   unsigned num_patches)
d463 23
a485 1
	unsigned ia_multi_vgt_param;
d491 1
a491 3
		if (sctx->b.chip_class >= GFX9)
			radeon_set_uconfig_reg_idx(cs, R_030960_IA_MULTI_VGT_PARAM, 4, ia_multi_vgt_param);
		else if (sctx->b.chip_class >= CIK)
d514 1
a514 7
		if (sctx->b.chip_class >= GFX9)
			radeon_set_uconfig_reg(cs, R_03092C_VGT_MULTI_PRIM_IB_RESET_EN,
					       info->primitive_restart);
		else
			radeon_set_context_reg(cs, R_028A94_VGT_MULTI_PRIM_IB_RESET_EN,
					       info->primitive_restart);

d563 1
a563 1
			unsigned index_type;
d568 1
a568 1
				index_type = V_028A7C_VGT_INDEX_8;
d571 3
a573 3
				index_type = V_028A7C_VGT_INDEX_16 |
					     (SI_BIG_ENDIAN && sctx->b.chip_class <= CIK ?
						      V_028A7C_VGT_DMA_SWAP_16_BIT : 0);
d576 3
a578 3
				index_type = V_028A7C_VGT_INDEX_32 |
					     (SI_BIG_ENDIAN && sctx->b.chip_class <= CIK ?
						      V_028A7C_VGT_DMA_SWAP_32_BIT : 0);
a584 8
			if (sctx->b.chip_class >= GFX9) {
				radeon_set_uconfig_reg_idx(cs, R_03090C_VGT_INDEX_TYPE,
							   2, index_type);
			} else {
				radeon_emit(cs, PKT3(PKT3_INDEX_TYPE, 0, 0));
				radeon_emit(cs, index_type);
			}

d603 25
a627 1
	if (info->indirect) {
d642 1
d644 1
a696 24
		int base_vertex;

		radeon_emit(cs, PKT3(PKT3_NUM_INSTANCES, 0, 0));
		radeon_emit(cs, info->instance_count);

		/* Base vertex and start instance. */
		base_vertex = info->indexed ? info->index_bias : info->start;

		if (base_vertex != sctx->last_base_vertex ||
		    sctx->last_base_vertex == SI_BASE_VERTEX_UNKNOWN ||
		    info->start_instance != sctx->last_start_instance ||
		    info->drawid != sctx->last_drawid ||
		    sh_base_reg != sctx->last_sh_base_reg) {
			radeon_set_sh_reg_seq(cs, sh_base_reg + SI_SGPR_BASE_VERTEX * 4, 3);
			radeon_emit(cs, base_vertex);
			radeon_emit(cs, info->start_instance);
			radeon_emit(cs, info->drawid);

			sctx->last_base_vertex = base_vertex;
			sctx->last_start_instance = info->start_instance;
			sctx->last_drawid = info->drawid;
			sctx->last_sh_base_reg = sh_base_reg;
		}

d703 1
a703 1
			radeon_emit(cs, index_va >> 32);
d720 6
a725 17
	if (rctx->chip_class >= GFX9) {
		/* Flush caches and wait for the caches to assert idle. */
		radeon_emit(cs, PKT3(PKT3_ACQUIRE_MEM, 5, 0));
		radeon_emit(cs, cp_coher_cntl);	/* CP_COHER_CNTL */
		radeon_emit(cs, 0xffffffff);	/* CP_COHER_SIZE */
		radeon_emit(cs, 0xffffff);	/* CP_COHER_SIZE_HI */
		radeon_emit(cs, 0);		/* CP_COHER_BASE */
		radeon_emit(cs, 0);		/* CP_COHER_BASE_HI */
		radeon_emit(cs, 0x0000000A);	/* POLL_INTERVAL */
	} else {
		/* ACQUIRE_MEM is only required on a compute ring. */
		radeon_emit(cs, PKT3(PKT3_SURFACE_SYNC, 3, 0));
		radeon_emit(cs, cp_coher_cntl);   /* CP_COHER_CNTL */
		radeon_emit(cs, 0xffffffff);      /* CP_COHER_SIZE */
		radeon_emit(cs, 0);               /* CP_COHER_BASE */
		radeon_emit(cs, 0x0000000A);      /* POLL_INTERVAL */
	}
a732 6
	uint32_t flush_cb_db = rctx->flags & (SI_CONTEXT_FLUSH_AND_INV_CB |
					      SI_CONTEXT_FLUSH_AND_INV_DB);

	if (rctx->flags & (SI_CONTEXT_FLUSH_AND_INV_CB |
			   SI_CONTEXT_FLUSH_AND_INV_DB))
		sctx->b.num_fb_cache_flushes++;
d747 20
a766 16
	if (rctx->chip_class <= VI) {
		if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB) {
			cp_coher_cntl |= S_0085F0_CB_ACTION_ENA(1) |
					 S_0085F0_CB0_DEST_BASE_ENA(1) |
					 S_0085F0_CB1_DEST_BASE_ENA(1) |
					 S_0085F0_CB2_DEST_BASE_ENA(1) |
					 S_0085F0_CB3_DEST_BASE_ENA(1) |
					 S_0085F0_CB4_DEST_BASE_ENA(1) |
					 S_0085F0_CB5_DEST_BASE_ENA(1) |
					 S_0085F0_CB6_DEST_BASE_ENA(1) |
					 S_0085F0_CB7_DEST_BASE_ENA(1);

			/* Necessary for DCC */
			if (rctx->chip_class == VI)
				r600_gfx_write_event_eop(rctx, V_028A90_FLUSH_AND_INV_CB_DATA_TS,
							 0, 0, NULL, 0, 0, 0);
d768 4
a771 3
		if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_DB)
			cp_coher_cntl |= S_0085F0_DB_ACTION_ENA(1) |
					 S_0085F0_DB_DEST_BASE_ENA(1);
d774 1
a774 2
	if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_CB) {
		/* Flush CMASK/FMASK/DCC. SURFACE_SYNC will wait for idle. */
d777 2
d780 1
a780 2
	if (rctx->flags & SI_CONTEXT_FLUSH_AND_INV_DB) {
		/* Flush HTILE. SURFACE_SYNC will wait for idle. */
d783 2
d791 2
a792 1
	if (!flush_cb_db) {
a825 56
	/* GFX9: Wait for idle if we're flushing CB or DB. ACQUIRE_MEM doesn't
	 * wait for idle on GFX9. We have to use a TS event.
	 */
	if (sctx->b.chip_class >= GFX9 && flush_cb_db) {
		struct r600_resource *rbuf = NULL;
		uint64_t va;
		unsigned offset = 0, tc_flags, cb_db_event;

		/* Set the CB/DB flush event. */
		switch (flush_cb_db) {
		case SI_CONTEXT_FLUSH_AND_INV_CB:
			cb_db_event = V_028A90_FLUSH_AND_INV_CB_DATA_TS;
			break;
		case SI_CONTEXT_FLUSH_AND_INV_DB:
			cb_db_event = V_028A90_FLUSH_AND_INV_DB_DATA_TS;
			break;
		default:
			/* both CB & DB */
			cb_db_event = V_028A90_CACHE_FLUSH_AND_INV_TS_EVENT;
		}

		/* TC    | TC_WB         = invalidate L2 data
		 * TC_MD | TC_WB         = invalidate L2 metadata
		 * TC    | TC_WB | TC_MD = invalidate L2 data & metadata
		 *
		 * The metadata cache must always be invalidated for coherency
		 * between CB/DB and shaders. (metadata = HTILE, CMASK, DCC)
		 *
		 * TC must be invalidated on GFX9 only if the CB/DB surface is
		 * not pipe-aligned. If the surface is RB-aligned, it might not
		 * strictly be pipe-aligned since RB alignment takes precendence.
		 */
		tc_flags = EVENT_TC_WB_ACTION_ENA |
			   EVENT_TC_MD_ACTION_ENA;

		/* Ideally flush TC together with CB/DB. */
		if (rctx->flags & SI_CONTEXT_INV_GLOBAL_L2) {
			tc_flags |= EVENT_TC_ACTION_ENA |
				    EVENT_TCL1_ACTION_ENA;

			/* Clear the flags. */
			rctx->flags &= ~(SI_CONTEXT_INV_GLOBAL_L2 |
					 SI_CONTEXT_WRITEBACK_GLOBAL_L2 |
					 SI_CONTEXT_INV_VMEM_L1);
		}

		/* Allocate memory for the fence. */
		u_suballocator_alloc(rctx->allocator_zeroed_memory, 4, 4,
				     &offset, (struct pipe_resource**)&rbuf);
		va = rbuf->gpu_address + offset;

		r600_gfx_write_event_eop(rctx, cb_db_event, tc_flags, 1,
					 rbuf, va, 0, 1);
		r600_gfx_wait_fence(rctx, va, 1, 0xffffffff);
	}

d838 3
a840 3
	/* SI-CI-VI only:
	 *   When one of the CP_COHER_CNTL.DEST_BASE flags is set, SURFACE_SYNC
	 *   waits for idle, so it should be last. SURFACE_SYNC is done in PFP.
a857 1
		sctx->b.num_L2_invalidates++;
a872 1
			sctx->b.num_L2_writebacks++;
d988 2
a989 5
	const struct pipe_index_buffer *ib = &sctx->index_buffer;
	struct pipe_index_buffer ib_tmp; /* for index buffer uploads only */
	unsigned mask, dirty_tex_counter;
	enum pipe_prim_type rast_prim;
	unsigned num_patches = 0;
d1018 4
a1021 4
	/* Recompute and re-emit the texture resource states if needed. */
	dirty_tex_counter = p_atomic_read(&sctx->b.screen->dirty_tex_counter);
	if (unlikely(dirty_tex_counter != sctx->b.last_dirty_tex_counter)) {
		sctx->b.last_dirty_tex_counter = dirty_tex_counter;
a1024 1
		sctx->framebuffer.do_update_surf_dirtiness = true;
d1026 6
a1053 18
	if (sctx->gs_shader.cso) {
		/* Determine whether the GS triangle strip adjacency fix should
		 * be applied. Rotate every other triangle if
		 * - triangle strips with adjacency are fed to the GS and
		 * - primitive restart is disabled (the rotation doesn't help
		 *   when the restart occurs after an odd number of triangles).
		 */
		bool gs_tri_strip_adj_fix =
			!sctx->tes_shader.cso &&
			info->mode == PIPE_PRIM_TRIANGLE_STRIP_ADJACENCY &&
			!info->primitive_restart;

		if (gs_tri_strip_adj_fix != sctx->gs_tri_strip_adj_fix) {
			sctx->gs_tri_strip_adj_fix = gs_tri_strip_adj_fix;
			sctx->do_update_shaders = true;
		}
	}

d1060 6
a1065 1
	ib_tmp.buffer = NULL;
a1066 1
	if (info->indexed) {
d1069 3
a1071 2
		if (sctx->b.chip_class <= CIK && ib->index_size == 1) {
			unsigned start, count, start_offset, size;
a1075 1
			size = count * 2;
d1077 4
a1080 5
			u_upload_alloc(ctx->stream_uploader, start_offset,
				       size,
				       si_optimal_tcc_alignment(sctx, size),
				       &ib_tmp.offset, &ib_tmp.buffer, &ptr);
			if (!ib_tmp.buffer)
d1082 1
d1084 2
a1085 2
			util_shorten_ubyte_elts_to_userptr(&sctx->b.b, ib, 0, 0,
							   ib->offset + start,
d1088 3
d1092 12
a1103 15
			ib_tmp.offset -= start_offset;
			ib_tmp.index_size = 2;
			ib = &ib_tmp;
		} else if (ib->user_buffer && !ib->buffer) {
			unsigned start_offset;

			assert(!info->indirect);
			start_offset = info->start * ib->index_size;

			u_upload_data(ctx->stream_uploader, start_offset,
				      info->count * ib->index_size,
				      sctx->screen->b.info.tcc_cache_line_size,
				      (char*)ib->user_buffer + start_offset,
				      &ib_tmp.offset, &ib_tmp.buffer);
			if (!ib_tmp.buffer)
a1104 1

d1106 1
a1106 9
			ib_tmp.offset -= start_offset;
			ib_tmp.index_size = ib->index_size;
			ib = &ib_tmp;
		} else if (sctx->b.chip_class <= CIK &&
			   r600_resource(ib->buffer)->TC_L2_dirty) {
			/* VI reads index buffers through TC L2, so it doesn't
			 * need this. */
			sctx->b.flags |= SI_CONTEXT_WRITEBACK_GLOBAL_L2;
			r600_resource(ib->buffer)->TC_L2_dirty = false;
d1110 6
a1115 3
	if (info->indirect) {
		/* Add the buffer size for memory checking in need_cs_space. */
		r600_context_add_resource_size(ctx, info->indirect);
d1117 4
a1120 4
		if (r600_resource(info->indirect)->TC_L2_dirty) {
			sctx->b.flags |= SI_CONTEXT_WRITEBACK_GLOBAL_L2;
			r600_resource(info->indirect)->TC_L2_dirty = false;
		}
d1122 4
a1125 5
		if (info->indirect_params &&
		    r600_resource(info->indirect_params)->TC_L2_dirty) {
			sctx->b.flags |= SI_CONTEXT_WRITEBACK_GLOBAL_L2;
			r600_resource(info->indirect_params)->TC_L2_dirty = false;
		}
d1128 6
d1143 1
a1143 7
	/* GFX9 scissor bug workaround. There is also a more efficient but
	 * more involved alternative workaround. */
	if (sctx->b.chip_class == GFX9 &&
	    si_is_atom_dirty(sctx, &sctx->b.scissors.atom))
		sctx->b.flags |= SI_CONTEXT_PS_PARTIAL_FLUSH;

	/* Flush caches before the first state atom, which does L2 prefetches. */
d1147 1
a1147 1
	/* Emit state atoms. */
d1156 4
a1159 5
	/* Emit states. */
	mask = sctx->dirty_states;
	while (mask) {
		unsigned i = u_bit_scan(&mask);
		struct si_pm4_state *state = sctx->queued.array[i];
d1161 1
a1161 2
		if (!state || sctx->emitted.array[i] == state)
			continue;
d1163 1
a1163 10
		si_pm4_emit(sctx, state);
		sctx->emitted.array[i] = state;
	}
	sctx->dirty_states = 0;

	si_emit_rasterizer_prim_state(sctx);
	if (sctx->tes_shader.cso)
		si_emit_derived_tess_state(sctx, info, &num_patches);
	si_emit_vs_state(sctx, info);
	si_emit_draw_registers(sctx, info, num_patches);
a1164 2
	si_ce_pre_draw_synchronization(sctx);
	si_emit_draw_packets(sctx, info, ib);
d1179 20
a1198 5
	if (sctx->framebuffer.do_update_surf_dirtiness) {
		/* Set the depth buffer as dirty. */
		if (sctx->framebuffer.state.zsbuf) {
			struct pipe_surface *surf = sctx->framebuffer.state.zsbuf;
			struct r600_texture *rtex = (struct r600_texture *)surf->texture;
d1200 1
a1200 1
			if (!rtex->tc_compatible_htile)
d1202 3
a1204 21

			if (rtex->surface.flags & RADEON_SURF_SBUFFER)
				rtex->stencil_dirty_level_mask |= 1 << surf->u.tex.level;
		}
		if (sctx->framebuffer.compressed_cb_mask) {
			struct pipe_surface *surf;
			struct r600_texture *rtex;
			unsigned mask = sctx->framebuffer.compressed_cb_mask;

			do {
				unsigned i = u_bit_scan(&mask);
				surf = sctx->framebuffer.state.cbufs[i];
				rtex = (struct r600_texture*)surf->texture;

				if (rtex->fmask.size)
					rtex->dirty_level_mask |= 1 << surf->u.tex.level;
				if (rtex->dcc_gather_statistics)
					rtex->separate_dcc_dirty = true;
			} while (mask);
		}
		sctx->framebuffer.do_update_surf_dirtiness = false;
d1207 1
a1207 1
	pipe_resource_reference(&ib_tmp.buffer, NULL);
d1228 1
a1228 1
	radeon_emit(cs, AC_ENCODE_TRACE_POINT(sctx->trace_id));
@


