{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622713456763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622713456775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 03 10:44:16 2021 " "Processing started: Thu Jun 03 10:44:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622713456775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622713456775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GuessTheNumber -c GuessTheNumber " "Command: quartus_map --read_settings_files=on --write_settings_files=off GuessTheNumber -c GuessTheNumber" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622713456775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622713457597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622713457597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorN-Behavioral " "Found design unit 1: divisorN-Behavioral" {  } { { "divisorN.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase1/divisorN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622713473778 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorN " "Found entity 1: divisorN" {  } { { "divisorN.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase1/divisorN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622713473778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622713473778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorCompleto-Behavioral " "Found design unit 1: divisorCompleto-Behavioral" {  } { { "divisorCompleto.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase1/divisorCompleto.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622713473786 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorCompleto " "Found entity 1: divisorCompleto" {  } { { "divisorCompleto.vhd" "" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase1/divisorCompleto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622713473786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622713473786 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divisorCompleto " "Elaborating entity \"divisorCompleto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622713473855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorN divisorN:c1 A:behavioral " "Elaborating entity \"divisorN\" using architecture \"A:behavioral\" for hierarchy \"divisorN:c1\"" {  } { { "divisorCompleto.vhd" "c1" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase1/divisorCompleto.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622713473868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorN divisorN:c2 A:behavioral " "Elaborating entity \"divisorN\" using architecture \"A:behavioral\" for hierarchy \"divisorN:c2\"" {  } { { "divisorCompleto.vhd" "c2" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase1/divisorCompleto.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622713473876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorN divisorN:c4 A:behavioral " "Elaborating entity \"divisorN\" using architecture \"A:behavioral\" for hierarchy \"divisorN:c4\"" {  } { { "divisorCompleto.vhd" "c4" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase1/divisorCompleto.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622713473880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorN divisorN:c8 A:behavioral " "Elaborating entity \"divisorN\" using architecture \"A:behavioral\" for hierarchy \"divisorN:c8\"" {  } { { "divisorCompleto.vhd" "c8" { Text "C:/Users/mmcan/Downloads/ProjetoFinalLSD/Fases/Fase1/divisorCompleto.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622713473885 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622713474901 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622713475782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622713475782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622713475893 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622713475893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622713475893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622713475893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622713475918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 03 10:44:35 2021 " "Processing ended: Thu Jun 03 10:44:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622713475918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622713475918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622713475918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622713475918 ""}
