// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_dut_Pipeline_VITIS_LOOP_123_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dst_buff_TREADY,
        int_1_address0,
        int_1_ce0,
        int_1_q0,
        dst_buff_TDATA,
        dst_buff_TVALID,
        icmp_ln34_1,
        output_line_num,
        int_2_address0,
        int_2_ce0,
        int_2_q0,
        double_1_address0,
        double_1_ce0,
        double_1_q0,
        double_2_address0,
        double_2_ce0,
        double_2_q0,
        string_pos_1_address0,
        string_pos_1_ce0,
        string_pos_1_q0,
        string_1_address0,
        string_1_ce0,
        string_1_q0,
        string_pos_2_address0,
        string_pos_2_ce0,
        string_pos_2_q0,
        string_2_address0,
        string_2_ce0,
        string_2_q0,
        string_2_1_address0,
        string_2_1_ce0,
        string_2_1_q0,
        string_2_2_address0,
        string_2_2_ce0,
        string_2_2_q0,
        string_2_3_address0,
        string_2_3_ce0,
        string_2_3_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   dst_buff_TREADY;
output  [12:0] int_1_address0;
output   int_1_ce0;
input  [7:0] int_1_q0;
output  [7:0] dst_buff_TDATA;
output   dst_buff_TVALID;
input  [0:0] icmp_ln34_1;
input  [16:0] output_line_num;
output  [12:0] int_2_address0;
output   int_2_ce0;
input  [7:0] int_2_q0;
output  [12:0] double_1_address0;
output   double_1_ce0;
input  [7:0] double_1_q0;
output  [12:0] double_2_address0;
output   double_2_ce0;
input  [7:0] double_2_q0;
output  [11:0] string_pos_1_address0;
output   string_pos_1_ce0;
input  [7:0] string_pos_1_q0;
output  [9:0] string_1_address0;
output   string_1_ce0;
input  [7:0] string_1_q0;
output  [11:0] string_pos_2_address0;
output   string_pos_2_ce0;
input  [7:0] string_pos_2_q0;
output  [12:0] string_2_address0;
output   string_2_ce0;
input  [7:0] string_2_q0;
output  [12:0] string_2_1_address0;
output   string_2_1_ce0;
input  [7:0] string_2_1_q0;
output  [12:0] string_2_2_address0;
output   string_2_2_ce0;
input  [7:0] string_2_2_q0;
output  [12:0] string_2_3_address0;
output   string_2_3_ce0;
input  [7:0] string_2_3_q0;

reg ap_idle;
reg int_1_ce0;
reg[7:0] dst_buff_TDATA;
reg dst_buff_TVALID;
reg int_2_ce0;
reg double_1_ce0;
reg double_2_ce0;
reg[11:0] string_pos_1_address0;
reg string_pos_1_ce0;
reg[9:0] string_1_address0;
reg string_1_ce0;
reg[11:0] string_pos_2_address0;
reg string_pos_2_ce0;
reg[12:0] string_2_address0;
reg string_2_ce0;
reg[12:0] string_2_1_address0;
reg string_2_1_ce0;
reg[12:0] string_2_2_address0;
reg string_2_2_ce0;
reg[12:0] string_2_3_address0;
reg string_2_3_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln129_reg_646;
reg   [0:0] icmp_ln132_reg_650;
reg   [0:0] icmp_ln135_reg_654;
reg   [0:0] icmp_ln138_reg_658;
reg   [0:0] icmp_ln141_reg_662;
reg   [0:0] icmp_ln144_reg_666;
reg   [0:0] icmp_ln147_reg_670;
reg    ap_predicate_op125_write_state2;
reg    ap_predicate_op128_write_state2;
reg    ap_predicate_op131_write_state2;
reg    ap_predicate_op134_write_state2;
reg    ap_predicate_op137_write_state2;
reg    ap_predicate_op140_write_state2;
reg    ap_predicate_op143_write_state2;
reg    ap_predicate_op146_write_state2;
reg   [0:0] icmp_ln156_reg_729;
reg   [0:0] icmp_ln159_reg_733;
reg   [0:0] icmp_ln162_reg_737;
reg   [0:0] icmp_ln165_reg_741;
reg    ap_predicate_op153_write_state2;
reg    ap_predicate_op156_write_state2;
reg    ap_predicate_op159_write_state2;
reg    ap_predicate_op162_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln126_fu_411_p2;
wire   [0:0] icmp_ln123_fu_373_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    dst_buff_TDATA_blk_n;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln34_1_read_read_fu_132_p2;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln123_fu_391_p1;
reg   [1:0] trunc_ln123_reg_638;
wire   [0:0] icmp_ln129_fu_417_p2;
wire   [0:0] icmp_ln132_fu_423_p2;
wire   [0:0] icmp_ln135_fu_429_p2;
wire   [0:0] icmp_ln138_fu_435_p2;
wire   [0:0] icmp_ln141_fu_441_p2;
wire   [0:0] icmp_ln144_fu_458_p2;
wire   [0:0] icmp_ln147_fu_464_p2;
wire   [0:0] icmp_ln156_fu_549_p2;
wire   [0:0] icmp_ln159_fu_555_p2;
wire   [0:0] icmp_ln162_fu_561_p2;
wire   [0:0] icmp_ln165_fu_567_p2;
wire   [63:0] zext_ln151_fu_486_p1;
wire   [63:0] zext_ln148_fu_500_p1;
wire   [63:0] zext_ln145_fu_511_p1;
wire   [63:0] zext_ln141_fu_453_p1;
wire   [63:0] zext_ln139_fu_522_p1;
wire   [63:0] zext_ln136_fu_533_p1;
wire   [63:0] zext_ln133_fu_544_p1;
wire   [63:0] zext_ln123_fu_385_p1;
wire   [63:0] zext_ln166_fu_589_p1;
wire   [63:0] zext_ln163_fu_603_p1;
wire   [63:0] zext_ln160_fu_614_p1;
reg   [16:0] i_1_fu_122;
wire   [16:0] add_ln123_fu_379_p2;
wire    ap_loop_init;
reg   [16:0] ap_sig_allocacmp_i;
wire   [7:0] grp_fu_351_p6;
reg    ap_block_pp0_stage0_01001;
wire   [11:0] trunc_ln123_2_fu_399_p1;
wire   [11:0] add_ln142_fu_447_p2;
wire   [14:0] trunc_ln123_1_fu_395_p1;
wire   [14:0] add_ln151_fu_470_p2;
wire   [12:0] lshr_ln2_fu_476_p4;
wire   [11:0] add_ln148_fu_494_p2;
wire   [9:0] trunc_ln123_4_fu_407_p1;
wire   [9:0] add_ln145_fu_505_p2;
wire   [12:0] trunc_ln123_3_fu_403_p1;
wire   [12:0] add_ln139_fu_516_p2;
wire   [12:0] add_ln136_fu_527_p2;
wire   [12:0] add_ln133_fu_538_p2;
wire   [14:0] add_ln166_fu_573_p2;
wire   [12:0] lshr_ln1_fu_579_p4;
wire   [11:0] add_ln163_fu_597_p2;
wire   [9:0] add_ln160_fu_608_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_714;
reg    ap_condition_724;
reg    ap_condition_728;
reg    ap_condition_718;
reg    ap_condition_739;
reg    ap_condition_745;
reg    ap_condition_752;
reg    ap_condition_762;
reg    ap_condition_767;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

dut_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_42_8_1_1_U27(
    .din0(string_2_q0),
    .din1(string_2_1_q0),
    .din2(string_2_2_q0),
    .din3(string_2_3_q0),
    .din4(trunc_ln123_reg_638),
    .dout(grp_fu_351_p6)
);

dut_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_714)) begin
            i_1_fu_122 <= add_ln123_fu_379_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_1_fu_122 <= 17'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln129_reg_646 <= icmp_ln129_fu_417_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln132_reg_650 <= icmp_ln132_fu_423_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln135_reg_654 <= icmp_ln135_fu_429_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln138_reg_658 <= icmp_ln138_fu_435_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln141_reg_662 <= icmp_ln141_fu_441_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln141_fu_441_p2 == 1'd0) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln144_reg_666 <= icmp_ln144_fu_458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln144_fu_458_p2 == 1'd0) & (icmp_ln141_fu_441_p2 == 1'd0) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln147_reg_670 <= icmp_ln147_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_1_read_read_fu_132_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln156_reg_729 <= icmp_ln156_fu_549_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln156_fu_549_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln159_reg_733 <= icmp_ln159_fu_555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln159_fu_555_p2 == 1'd0) & (icmp_ln156_fu_549_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln162_reg_737 <= icmp_ln162_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln162_fu_561_p2 == 1'd0) & (icmp_ln159_fu_555_p2 == 1'd0) & (icmp_ln156_fu_549_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln165_reg_741 <= icmp_ln165_fu_567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln123_reg_638 <= trunc_ln123_fu_391_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & ((icmp_ln123_fu_373_p2 == 1'd1) | (icmp_ln126_fu_411_p2 == 1'd1)))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i = 17'd0;
    end else begin
        ap_sig_allocacmp_i = i_1_fu_122;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        double_1_ce0 = 1'b1;
    end else begin
        double_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        double_2_ce0 = 1'b1;
    end else begin
        double_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op146_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        dst_buff_TDATA = int_1_q0;
    end else if (((ap_predicate_op143_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        dst_buff_TDATA = int_2_q0;
    end else if (((ap_predicate_op140_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        dst_buff_TDATA = double_1_q0;
    end else if (((ap_predicate_op137_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        dst_buff_TDATA = double_2_q0;
    end else if ((((ap_predicate_op134_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op162_write_state2 == 1'b1)))) begin
        dst_buff_TDATA = string_pos_1_q0;
    end else if ((((ap_predicate_op131_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op159_write_state2 == 1'b1)))) begin
        dst_buff_TDATA = string_1_q0;
    end else if ((((ap_predicate_op128_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op156_write_state2 == 1'b1)))) begin
        dst_buff_TDATA = string_pos_2_q0;
    end else if ((((ap_predicate_op125_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op153_write_state2 == 1'b1)))) begin
        dst_buff_TDATA = grp_fu_351_p6;
    end else begin
        dst_buff_TDATA = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op146_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op143_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op140_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op137_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op134_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op131_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op128_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op125_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op162_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op156_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op153_write_state2 == 1'b1)))) begin
        dst_buff_TDATA_blk_n = dst_buff_TREADY;
    end else begin
        dst_buff_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op146_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op143_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op140_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op137_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op134_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op131_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op128_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op125_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op162_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op159_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op156_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op153_write_state2 == 1'b1)))) begin
        dst_buff_TVALID = 1'b1;
    end else begin
        dst_buff_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        int_1_ce0 = 1'b1;
    end else begin
        int_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        int_2_ce0 = 1'b1;
    end else begin
        int_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_718)) begin
        if ((1'b1 == ap_condition_728)) begin
            string_1_address0 = zext_ln160_fu_614_p1;
        end else if ((1'b1 == ap_condition_724)) begin
            string_1_address0 = zext_ln145_fu_511_p1;
        end else begin
            string_1_address0 = 'bx;
        end
    end else begin
        string_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln159_fu_555_p2 == 1'd1) & (icmp_ln156_fu_549_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln144_fu_458_p2 == 1'd1) & (icmp_ln141_fu_441_p2 == 1'd0) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        string_1_ce0 = 1'b1;
    end else begin
        string_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_718)) begin
        if ((1'b1 == ap_condition_745)) begin
            string_2_1_address0 = zext_ln166_fu_589_p1;
        end else if ((1'b1 == ap_condition_739)) begin
            string_2_1_address0 = zext_ln151_fu_486_p1;
        end else begin
            string_2_1_address0 = 'bx;
        end
    end else begin
        string_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln165_fu_567_p2 == 1'd1) & (icmp_ln162_fu_561_p2 == 1'd0) & (icmp_ln159_fu_555_p2 == 1'd0) & (icmp_ln156_fu_549_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln147_fu_464_p2 == 1'd0) & (icmp_ln144_fu_458_p2 == 1'd0) & (icmp_ln141_fu_441_p2 == 1'd0) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        string_2_1_ce0 = 1'b1;
    end else begin
        string_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_718)) begin
        if ((1'b1 == ap_condition_745)) begin
            string_2_2_address0 = zext_ln166_fu_589_p1;
        end else if ((1'b1 == ap_condition_739)) begin
            string_2_2_address0 = zext_ln151_fu_486_p1;
        end else begin
            string_2_2_address0 = 'bx;
        end
    end else begin
        string_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln165_fu_567_p2 == 1'd1) & (icmp_ln162_fu_561_p2 == 1'd0) & (icmp_ln159_fu_555_p2 == 1'd0) & (icmp_ln156_fu_549_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln147_fu_464_p2 == 1'd0) & (icmp_ln144_fu_458_p2 == 1'd0) & (icmp_ln141_fu_441_p2 == 1'd0) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        string_2_2_ce0 = 1'b1;
    end else begin
        string_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_718)) begin
        if ((1'b1 == ap_condition_745)) begin
            string_2_3_address0 = zext_ln166_fu_589_p1;
        end else if ((1'b1 == ap_condition_739)) begin
            string_2_3_address0 = zext_ln151_fu_486_p1;
        end else begin
            string_2_3_address0 = 'bx;
        end
    end else begin
        string_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln165_fu_567_p2 == 1'd1) & (icmp_ln162_fu_561_p2 == 1'd0) & (icmp_ln159_fu_555_p2 == 1'd0) & (icmp_ln156_fu_549_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln147_fu_464_p2 == 1'd0) & (icmp_ln144_fu_458_p2 == 1'd0) & (icmp_ln141_fu_441_p2 == 1'd0) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        string_2_3_ce0 = 1'b1;
    end else begin
        string_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_718)) begin
        if ((1'b1 == ap_condition_745)) begin
            string_2_address0 = zext_ln166_fu_589_p1;
        end else if ((1'b1 == ap_condition_739)) begin
            string_2_address0 = zext_ln151_fu_486_p1;
        end else begin
            string_2_address0 = 'bx;
        end
    end else begin
        string_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln165_fu_567_p2 == 1'd1) & (icmp_ln162_fu_561_p2 == 1'd0) & (icmp_ln159_fu_555_p2 == 1'd0) & (icmp_ln156_fu_549_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln147_fu_464_p2 == 1'd0) & (icmp_ln144_fu_458_p2 == 1'd0) & (icmp_ln141_fu_441_p2 == 1'd0) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        string_2_ce0 = 1'b1;
    end else begin
        string_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_718)) begin
        if (((icmp_ln156_fu_549_p2 == 1'd1) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1))) begin
            string_pos_1_address0 = zext_ln123_fu_385_p1;
        end else if ((1'b1 == ap_condition_752)) begin
            string_pos_1_address0 = zext_ln141_fu_453_p1;
        end else begin
            string_pos_1_address0 = 'bx;
        end
    end else begin
        string_pos_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln156_fu_549_p2 == 1'd1) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln141_fu_441_p2 == 1'd1) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        string_pos_1_ce0 = 1'b1;
    end else begin
        string_pos_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_718)) begin
        if ((1'b1 == ap_condition_767)) begin
            string_pos_2_address0 = zext_ln163_fu_603_p1;
        end else if ((1'b1 == ap_condition_762)) begin
            string_pos_2_address0 = zext_ln148_fu_500_p1;
        end else begin
            string_pos_2_address0 = 'bx;
        end
    end else begin
        string_pos_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln162_fu_561_p2 == 1'd1) & (icmp_ln159_fu_555_p2 == 1'd0) & (icmp_ln156_fu_549_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln147_fu_464_p2 == 1'd1) & (icmp_ln144_fu_458_p2 == 1'd0) & (icmp_ln141_fu_441_p2 == 1'd0) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        string_pos_2_ce0 = 1'b1;
    end else begin
        string_pos_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln123_fu_379_p2 = (ap_sig_allocacmp_i + 17'd1);

assign add_ln133_fu_538_p2 = (trunc_ln123_3_fu_403_p1 + 13'd192);

assign add_ln136_fu_527_p2 = (trunc_ln123_3_fu_403_p1 + 13'd384);

assign add_ln139_fu_516_p2 = (trunc_ln123_3_fu_403_p1 + 13'd576);

assign add_ln142_fu_447_p2 = (trunc_ln123_2_fu_399_p1 + 12'd768);

assign add_ln145_fu_505_p2 = ($signed(trunc_ln123_4_fu_407_p1) + $signed(10'd856));

assign add_ln148_fu_494_p2 = ($signed(trunc_ln123_2_fu_399_p1) + $signed(12'd3952));

assign add_ln151_fu_470_p2 = ($signed(trunc_ln123_1_fu_395_p1) + $signed(15'd24520));

assign add_ln160_fu_608_p2 = (trunc_ln123_4_fu_407_p1 + 10'd88);

assign add_ln163_fu_597_p2 = ($signed(trunc_ln123_2_fu_399_p1) + $signed(12'd3184));

assign add_ln166_fu_573_p2 = ($signed(trunc_ln123_1_fu_395_p1) + $signed(15'd23752));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op146_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op143_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op140_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op137_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op134_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op131_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op128_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op125_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op162_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op156_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op153_write_state2 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((ap_predicate_op146_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op143_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op140_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op137_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op134_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op131_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op128_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op125_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op162_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op156_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op153_write_state2 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((ap_predicate_op146_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op143_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op140_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op137_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op134_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op131_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op128_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op125_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op162_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op156_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op153_write_state2 == 1'b1))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = (((ap_predicate_op146_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op143_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op140_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op137_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op134_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op131_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op128_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op125_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op162_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op156_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op153_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op146_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op143_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op140_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op137_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op134_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op131_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op128_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((ap_predicate_op125_write_state2 == 1'b1) & (dst_buff_TREADY == 1'b0)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op162_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op159_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op156_write_state2 == 1'b1)) | ((dst_buff_TREADY == 1'b0) & (ap_predicate_op153_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_714 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_718 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln123_fu_373_p2 == 1'd0) & (icmp_ln126_fu_411_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_724 = ((icmp_ln144_fu_458_p2 == 1'd1) & (icmp_ln141_fu_441_p2 == 1'd0) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_728 = ((icmp_ln159_fu_555_p2 == 1'd1) & (icmp_ln156_fu_549_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_739 = ((icmp_ln147_fu_464_p2 == 1'd0) & (icmp_ln144_fu_458_p2 == 1'd0) & (icmp_ln141_fu_441_p2 == 1'd0) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_745 = ((icmp_ln165_fu_567_p2 == 1'd1) & (icmp_ln162_fu_561_p2 == 1'd0) & (icmp_ln159_fu_555_p2 == 1'd0) & (icmp_ln156_fu_549_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_752 = ((icmp_ln141_fu_441_p2 == 1'd1) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_762 = ((icmp_ln147_fu_464_p2 == 1'd1) & (icmp_ln144_fu_458_p2 == 1'd0) & (icmp_ln141_fu_441_p2 == 1'd0) & (icmp_ln138_fu_435_p2 == 1'd0) & (icmp_ln135_fu_429_p2 == 1'd0) & (icmp_ln132_fu_423_p2 == 1'd0) & (icmp_ln129_fu_417_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_767 = ((icmp_ln162_fu_561_p2 == 1'd1) & (icmp_ln159_fu_555_p2 == 1'd0) & (icmp_ln156_fu_549_p2 == 1'd0) & (icmp_ln34_1_read_read_fu_132_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op125_write_state2 = ((icmp_ln147_reg_670 == 1'd0) & (icmp_ln144_reg_666 == 1'd0) & (icmp_ln141_reg_662 == 1'd0) & (icmp_ln138_reg_658 == 1'd0) & (icmp_ln135_reg_654 == 1'd0) & (icmp_ln132_reg_650 == 1'd0) & (icmp_ln129_reg_646 == 1'd0) & (icmp_ln34_1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op128_write_state2 = ((icmp_ln147_reg_670 == 1'd1) & (icmp_ln144_reg_666 == 1'd0) & (icmp_ln141_reg_662 == 1'd0) & (icmp_ln138_reg_658 == 1'd0) & (icmp_ln135_reg_654 == 1'd0) & (icmp_ln132_reg_650 == 1'd0) & (icmp_ln129_reg_646 == 1'd0) & (icmp_ln34_1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op131_write_state2 = ((icmp_ln144_reg_666 == 1'd1) & (icmp_ln141_reg_662 == 1'd0) & (icmp_ln138_reg_658 == 1'd0) & (icmp_ln135_reg_654 == 1'd0) & (icmp_ln132_reg_650 == 1'd0) & (icmp_ln129_reg_646 == 1'd0) & (icmp_ln34_1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op134_write_state2 = ((icmp_ln141_reg_662 == 1'd1) & (icmp_ln138_reg_658 == 1'd0) & (icmp_ln135_reg_654 == 1'd0) & (icmp_ln132_reg_650 == 1'd0) & (icmp_ln129_reg_646 == 1'd0) & (icmp_ln34_1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op137_write_state2 = ((icmp_ln138_reg_658 == 1'd1) & (icmp_ln135_reg_654 == 1'd0) & (icmp_ln132_reg_650 == 1'd0) & (icmp_ln129_reg_646 == 1'd0) & (icmp_ln34_1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op140_write_state2 = ((icmp_ln135_reg_654 == 1'd1) & (icmp_ln132_reg_650 == 1'd0) & (icmp_ln129_reg_646 == 1'd0) & (icmp_ln34_1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op143_write_state2 = ((icmp_ln132_reg_650 == 1'd1) & (icmp_ln129_reg_646 == 1'd0) & (icmp_ln34_1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op146_write_state2 = ((icmp_ln129_reg_646 == 1'd1) & (icmp_ln34_1 == 1'd0));
end

always @ (*) begin
    ap_predicate_op153_write_state2 = ((icmp_ln34_1 == 1'd1) & (icmp_ln165_reg_741 == 1'd1) & (icmp_ln162_reg_737 == 1'd0) & (icmp_ln159_reg_733 == 1'd0) & (icmp_ln156_reg_729 == 1'd0));
end

always @ (*) begin
    ap_predicate_op156_write_state2 = ((icmp_ln34_1 == 1'd1) & (icmp_ln162_reg_737 == 1'd1) & (icmp_ln159_reg_733 == 1'd0) & (icmp_ln156_reg_729 == 1'd0));
end

always @ (*) begin
    ap_predicate_op159_write_state2 = ((icmp_ln34_1 == 1'd1) & (icmp_ln159_reg_733 == 1'd1) & (icmp_ln156_reg_729 == 1'd0));
end

always @ (*) begin
    ap_predicate_op162_write_state2 = ((icmp_ln34_1 == 1'd1) & (icmp_ln156_reg_729 == 1'd1));
end

assign double_1_address0 = zext_ln136_fu_533_p1;

assign double_2_address0 = zext_ln139_fu_522_p1;

assign icmp_ln123_fu_373_p2 = ((ap_sig_allocacmp_i == 17'd65544) ? 1'b1 : 1'b0);

assign icmp_ln126_fu_411_p2 = ((ap_sig_allocacmp_i == output_line_num) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_417_p2 = ((ap_sig_allocacmp_i < 17'd8000) ? 1'b1 : 1'b0);

assign icmp_ln132_fu_423_p2 = ((ap_sig_allocacmp_i < 17'd16000) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_429_p2 = ((ap_sig_allocacmp_i < 17'd24000) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_435_p2 = ((ap_sig_allocacmp_i < 17'd32000) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_441_p2 = ((ap_sig_allocacmp_i < 17'd36008) ? 1'b1 : 1'b0);

assign icmp_ln144_fu_458_p2 = ((ap_sig_allocacmp_i < 17'd37008) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_464_p2 = ((ap_sig_allocacmp_i < 17'd41016) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_549_p2 = ((ap_sig_allocacmp_i < 17'd4008) ? 1'b1 : 1'b0);

assign icmp_ln159_fu_555_p2 = ((ap_sig_allocacmp_i < 17'd5008) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_561_p2 = ((ap_sig_allocacmp_i < 17'd9016) ? 1'b1 : 1'b0);

assign icmp_ln165_fu_567_p2 = ((ap_sig_allocacmp_i < 17'd33544) ? 1'b1 : 1'b0);

assign icmp_ln34_1_read_read_fu_132_p2 = icmp_ln34_1;

assign int_1_address0 = zext_ln123_fu_385_p1;

assign int_2_address0 = zext_ln133_fu_544_p1;

assign lshr_ln1_fu_579_p4 = {{add_ln166_fu_573_p2[14:2]}};

assign lshr_ln2_fu_476_p4 = {{add_ln151_fu_470_p2[14:2]}};

assign trunc_ln123_1_fu_395_p1 = ap_sig_allocacmp_i[14:0];

assign trunc_ln123_2_fu_399_p1 = ap_sig_allocacmp_i[11:0];

assign trunc_ln123_3_fu_403_p1 = ap_sig_allocacmp_i[12:0];

assign trunc_ln123_4_fu_407_p1 = ap_sig_allocacmp_i[9:0];

assign trunc_ln123_fu_391_p1 = ap_sig_allocacmp_i[1:0];

assign zext_ln123_fu_385_p1 = ap_sig_allocacmp_i;

assign zext_ln133_fu_544_p1 = add_ln133_fu_538_p2;

assign zext_ln136_fu_533_p1 = add_ln136_fu_527_p2;

assign zext_ln139_fu_522_p1 = add_ln139_fu_516_p2;

assign zext_ln141_fu_453_p1 = add_ln142_fu_447_p2;

assign zext_ln145_fu_511_p1 = add_ln145_fu_505_p2;

assign zext_ln148_fu_500_p1 = add_ln148_fu_494_p2;

assign zext_ln151_fu_486_p1 = lshr_ln2_fu_476_p4;

assign zext_ln160_fu_614_p1 = add_ln160_fu_608_p2;

assign zext_ln163_fu_603_p1 = add_ln163_fu_597_p2;

assign zext_ln166_fu_589_p1 = lshr_ln1_fu_579_p4;

endmodule //dut_dut_Pipeline_VITIS_LOOP_123_3
