// Seed: 150925860
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input id_5,
    output logic id_6,
    output logic id_7
);
  always @(id_1, negedge 1) begin
    id_3 = 1;
  end
  logic id_8;
  logic id_9;
  logic id_10;
  initial id_9 = 1 - 1;
endmodule
