
---------- Begin Simulation Statistics ----------
final_tick                                 1964527500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131308                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726120                       # Number of bytes of host memory used
host_op_rate                                   241542                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.15                       # Real time elapsed on the host
host_tick_rate                               67399432                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827299                       # Number of instructions simulated
sim_ops                                       7040356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001965                       # Number of seconds simulated
sim_ticks                                  1964527500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5069583                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3565816                       # number of cc regfile writes
system.cpu.committedInsts                     3827299                       # Number of Instructions Simulated
system.cpu.committedOps                       7040356                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.026587                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.026587                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    217358                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142955                       # number of floating regfile writes
system.cpu.idleCycles                          130705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84123                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   976777                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.329012                       # Inst execution rate
system.cpu.iew.exec_refs                      1562525                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     487469                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  409981                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1211713                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                245                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8236                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               622134                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10296907                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1075056                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            173882                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9150820                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2381                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 79990                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80562                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 82800                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            384                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        47055                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37068                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12921963                       # num instructions consuming a value
system.cpu.iew.wb_count                       9040730                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531555                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6868737                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.300993                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9099762                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15145332                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8715683                       # number of integer regfile writes
system.cpu.ipc                               0.974101                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.974101                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182126      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6826614     73.21%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20651      0.22%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632137      6.78%     82.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1325      0.01%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31210      0.33%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12012      0.13%     82.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8943      0.10%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1231      0.01%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             537      0.01%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             264      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1024860     10.99%     93.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              449995      4.83%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76950      0.83%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53385      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9324702                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  227516                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              437107                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       195840                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             355646                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      147939                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015865                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  119944     81.08%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    431      0.29%     81.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.01%     81.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    38      0.03%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     81.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3877      2.62%     84.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4951      3.35%     87.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12713      8.59%     95.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5962      4.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9062999                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22176736                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8844890                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13198145                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10294183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9324702                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2724                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3256545                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18149                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2509                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4133595                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3798351                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.454934                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.393088                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1342625     35.35%     35.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              302424      7.96%     43.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              452982     11.93%     55.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              438026     11.53%     66.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              402525     10.60%     77.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              304154      8.01%     85.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              293651      7.73%     93.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              186252      4.90%     98.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               75712      1.99%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3798351                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.373268                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            221783                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           154471                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1211713                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              622134                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3390471                       # number of misc regfile reads
system.cpu.numCycles                          3929056                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9493                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4379                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        27405                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4381                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2926                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1952                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1258                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3357                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3357                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2926                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        15776                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        15776                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  15776                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       527040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       527040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  527040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6283                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6283    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6283                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18765000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           33315500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12370                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          900                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6635                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5225                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1919                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7580                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4737                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        37391                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 42128                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       180352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1486272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1666624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7224                       # Total snoops (count)
system.tol2bus.snoopTraffic                    124928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            21948                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.199927                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.400182                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  17562     80.02%     80.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4384     19.97%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              21948                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           25020500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19207999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2877000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  109                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8330                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8439                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 109                       # number of overall hits
system.l2.overall_hits::.cpu.data                8330                       # number of overall hits
system.l2.overall_hits::total                    8439                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1810                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4475                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6285                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1810                       # number of overall misses
system.l2.overall_misses::.cpu.data              4475                       # number of overall misses
system.l2.overall_misses::total                  6285                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    146949000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    351414000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        498363000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    146949000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    351414000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       498363000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1919                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12805                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14724                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1919                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12805                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14724                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.943200                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.349473                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.426854                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.943200                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.349473                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.426854                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81187.292818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78528.268156                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79294.033413                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81187.292818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78528.268156                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79294.033413                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1952                       # number of writebacks
system.l2.writebacks::total                      1952                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6284                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6284                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128859000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    306579500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    435438500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128859000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    306579500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    435438500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.943200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.349395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.426786                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.943200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.349395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.426786                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71192.817680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68524.698257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69293.204965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71192.817680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68524.698257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69293.204965                       # average overall mshr miss latency
system.l2.replacements                           7224                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        10418                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10418                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10418                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          899                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              899                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          899                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          899                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          367                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           367                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1868                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1868                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3357                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3357                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    258160000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     258160000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5225                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.642488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.642488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76901.995830                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76901.995830                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    224590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    224590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.642488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.642488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66901.995830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66901.995830                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1810                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    146949000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    146949000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.943200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.943200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81187.292818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81187.292818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128859000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128859000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.943200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.943200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71192.817680                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71192.817680                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          6462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     93254000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     93254000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         7580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.147493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.147493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83411.449016                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83411.449016                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     81989500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     81989500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.147361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.147361                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73401.521934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73401.521934                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1892.435465                       # Cycle average of tags in use
system.l2.tags.total_refs                       27031                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9272                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.915336                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     467.799358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       262.736904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1161.899203                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.228418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.128290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.567334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.924041                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          630                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     64072                       # Number of tag accesses
system.l2.tags.data_accesses                    64072                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      1946.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001042732250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          112                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          112                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14578                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1807                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6283                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1952                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6283                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1952                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     65                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6283                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.446429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.863835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    275.302318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           110     98.21%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.89%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.89%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           112                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.133929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.078320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.417367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               62     55.36%     55.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.79%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30     26.79%     83.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      8.93%     92.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      4.46%     97.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      2.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           112                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  402112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               124928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    204.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1964509500                       # Total gap between requests
system.mem_ctrls.avgGap                     238556.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       115776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       282176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       122816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 58933254.942982472479                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 143635556.132454246283                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 62516813.839460127056                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1809                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4474                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1952                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     54408500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    123560000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  32300693500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30076.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27617.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16547486.42                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       115776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       286336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        402112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       115776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       115776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       124928                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       124928                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1809                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4474                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6283                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1952                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1952                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     58933255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    145753114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        204686369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     58933255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     58933255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63591882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63591882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63591882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     58933255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    145753114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       268278250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6218                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1919                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          387                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          577                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          160                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          205                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           67                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           41                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          206                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           70                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                61381000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              31090000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          177968500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9871.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28621.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4870                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1534                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.32                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1723                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   301.204875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   189.515511                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   297.549866                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          571     33.14%     33.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          431     25.01%     58.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          218     12.65%     70.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          120      6.96%     77.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          109      6.33%     84.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           63      3.66%     87.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           40      2.32%     90.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           38      2.21%     92.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          133      7.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1723                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                397952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             122816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              202.568811                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               62.516814                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.07                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5790540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3058770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       18985260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3904560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 154889280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    464589330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    363145440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1014363180                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   516.339517                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    939348000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     65520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    959659500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6583080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3480015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       25411260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6112620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 154889280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    411604410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    407764320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1015844985                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.093797                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1055884000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     65520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    843123500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80562                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   959601                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  534132                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1533                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1530336                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                692187                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10884251                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1102                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 205324                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  61323                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 327879                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31444                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14738725                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29349140                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18360429                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254793                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9883582                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4855137                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1155882                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       911152                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           911152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       911152                       # number of overall hits
system.cpu.icache.overall_hits::total          911152                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2820                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2820                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2820                       # number of overall misses
system.cpu.icache.overall_misses::total          2820                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    202756999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    202756999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    202756999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    202756999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       913972                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       913972                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       913972                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       913972                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71899.645035                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71899.645035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71899.645035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71899.645035                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          630                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           70                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          900                       # number of writebacks
system.cpu.icache.writebacks::total               900                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          901                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          901                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          901                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          901                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1919                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1919                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1919                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1919                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    151005499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    151005499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    151005499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    151005499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002100                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78689.681605                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78689.681605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78689.681605                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78689.681605                       # average overall mshr miss latency
system.cpu.icache.replacements                    900                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       911152                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          911152                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2820                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2820                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    202756999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    202756999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       913972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       913972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71899.645035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71899.645035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          901                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          901                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1919                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1919                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    151005499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    151005499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78689.681605                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78689.681605                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           954.430637                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              913070                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1918                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            476.053180                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   954.430637                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.932061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.932061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          209                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          732                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3657806                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3657806                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       84793                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  418637                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1081                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 384                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 258912                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  616                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    197                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1077991                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      488182                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           350                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           254                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      914684                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           872                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   835630                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1206130                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1392442                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                283587                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80562                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               691245                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4314                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11193538                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 19362                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13125811                       # The number of ROB reads
system.cpu.rob.writes                        20866603                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1307422                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1307422                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1315168                       # number of overall hits
system.cpu.dcache.overall_hits::total         1315168                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        40304                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          40304                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        40924                       # number of overall misses
system.cpu.dcache.overall_misses::total         40924                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    905673998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    905673998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    905673998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    905673998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1347726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1347726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1356092                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1356092                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029905                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030178                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030178                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22471.069819                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22471.069819                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22130.632343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22130.632343                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5563                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               244                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.799180                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        10418                       # number of writebacks
system.cpu.dcache.writebacks::total             10418                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        27922                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27922                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        27922                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27922                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12382                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12805                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12805                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    451165499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    451165499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    458819999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    458819999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009187                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009187                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009443                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009443                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36437.207156                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36437.207156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35831.315814                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35831.315814                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11781                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       948729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          948729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35071                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35071                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    614131500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    614131500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       983800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       983800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17511.091785                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17511.091785                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        27914                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27914                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    165412000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    165412000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007275                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23111.918402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23111.918402                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       358693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         358693                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5233                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5233                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    291542498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    291542498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014379                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014379                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55712.306134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55712.306134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    285753499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    285753499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54689.664880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54689.664880                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7746                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7746                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          620                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          620                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8366                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8366                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.074109                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.074109                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          423                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          423                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7654500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7654500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050562                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050562                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 18095.744681                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 18095.744681                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           948.190459                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1327973                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12805                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.707380                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   948.190459                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.925967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.925967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          404                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          537                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5437173                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5437173                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1964527500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1371297                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1194993                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81026                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               741054                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  734173                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.071458                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41436                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           16572                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11173                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5399                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          783                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3169941                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77498                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3354416                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.098832                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.681652                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1361245     40.58%     40.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          641052     19.11%     59.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          304950      9.09%     68.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          325038      9.69%     78.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151376      4.51%     82.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           71330      2.13%     85.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           46640      1.39%     86.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49984      1.49%     87.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          402801     12.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3354416                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827299                       # Number of instructions committed
system.cpu.commit.opsCommitted                7040356                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156298                       # Number of memory references committed
system.cpu.commit.loads                        793076                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810932                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820636                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29687                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138427      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100518     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20136      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765318     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343625      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7040356                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        402801                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827299                       # Number of Instructions committed
system.cpu.thread0.numOps                     7040356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1008732                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6624610                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1371297                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             786782                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2699891                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  169474                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  673                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4264                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    913972                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29369                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3798351                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.109482                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.472522                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1861143     49.00%     49.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84735      2.23%     51.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   146640      3.86%     55.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   163664      4.31%     59.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   119860      3.16%     62.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   150840      3.97%     66.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   136622      3.60%     70.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   190252      5.01%     75.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   944595     24.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3798351                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.349014                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.686056                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
