#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000000001fbd40 .scope module, "A7Q2_top" "A7Q2_top" 2 4;
 .timescale 0 0;
v00000000010eab20_0 .var "clk", 0 0;
v00000000010ea6c0_0 .net "counter", 3 0, v00000000001f6ca0_0;  1 drivers
v00000000010ea3a0_0 .net "finalResult", 7 0, v000000000108a750_0;  1 drivers
v00000000010eabc0_0 .var "instruction", 31 0;
v00000000010ea300 .array "instruction_encodings", 6 0, 31 0;
S_000000000106f0e0 .scope module, "Interface" "Processor" 2 13, 3 6 0, S_00000000001fbd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 4 "counter";
    .port_info 3 /OUTPUT 8 "finalResult";
v00000000001fbed0 .array/s "Registerfile", 31 0, 7 0;
v000000000106f270_0 .net "clk", 0 0, v00000000010eab20_0;  1 drivers
v00000000001f6ca0_0 .var "counter", 3 0;
v000000000106f310_0 .var "currInstruction", 31 0;
v000000000108a6b0_0 .var/s "destination", 7 0;
v000000000108a750_0 .var "finalResult", 7 0;
v000000000108a7f0_0 .var "func", 5 0;
v000000000108a890_0 .var "immediate", 15 0;
v000000000108a930_0 .net "instruction", 31 0, v00000000010eabc0_0;  1 drivers
v000000000108a9d0_0 .var "invalid", 0 0;
v000000000108aa70_0 .var "opcode", 5 0;
v0000000001073fd0_0 .var "rd", 4 0;
v0000000001074070_0 .var "rs", 4 0;
v0000000001074110_0 .var "rt", 4 0;
v00000000010741b0_0 .var/s "source1", 7 0;
v0000000001074250_0 .var/s "source2", 7 0;
v00000000010ea8a0_0 .var "state", 2 0;
E_000000000106cb20 .event posedge, v000000000106f270_0;
    .scope S_000000000106f0e0;
T_0 ;
    %wait E_000000000106cb20;
    %load/vec4 v00000000010ea8a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000000000108a930_0;
    %assign/vec4 v000000000106f310_0, 0;
    %load/vec4 v00000000001f6ca0_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000001f6ca0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000010ea8a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000010ea8a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000000000106f310_0;
    %parti/s 6, 26, 6;
    %store/vec4 v000000000108aa70_0, 0, 6;
    %load/vec4 v000000000108aa70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000000000106f310_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000000001074070_0, 0;
    %load/vec4 v000000000106f310_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000001074110_0, 0;
    %load/vec4 v000000000106f310_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000000001073fd0_0, 0;
    %load/vec4 v000000000106f310_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v000000000108a7f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000000000106f310_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0000000001074070_0, 0;
    %load/vec4 v000000000106f310_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000000001074110_0, 0;
    %load/vec4 v000000000106f310_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v000000000108a890_0, 0;
T_0.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000010ea8a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000010ea8a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v000000000108aa70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0000000001074070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000001fbed0, 4;
    %assign/vec4 v00000000010741b0_0, 0;
    %load/vec4 v0000000001074110_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000001fbed0, 4;
    %assign/vec4 v0000000001074250_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0000000001074070_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000001fbed0, 4;
    %assign/vec4 v00000000010741b0_0, 0;
T_0.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000010ea8a0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000000010ea8a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v000000000108aa70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v000000000108a7f0_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v00000000010741b0_0;
    %load/vec4 v0000000001074250_0;
    %add;
    %assign/vec4 v000000000108a6b0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v000000000108a7f0_0;
    %pad/u 32;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_0.16, 4;
    %load/vec4 v00000000010741b0_0;
    %load/vec4 v0000000001074250_0;
    %sub;
    %assign/vec4 v000000000108a6b0_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000108a9d0_0, 0;
T_0.17 ;
T_0.15 ;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v000000000108aa70_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_0.18, 4;
    %load/vec4 v00000000010741b0_0;
    %pad/u 16;
    %load/vec4 v000000000108a890_0;
    %add;
    %pad/u 8;
    %assign/vec4 v000000000108a6b0_0, 0;
    %jmp T_0.19;
T_0.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000108a9d0_0, 0;
T_0.19 ;
T_0.13 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000010ea8a0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v00000000010ea8a0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %load/vec4 v000000000108aa70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.22, 4;
    %load/vec4 v000000000108a9d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001073fd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %load/vec4 v000000000108a6b0_0;
    %load/vec4 v0000000001073fd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000001fbed0, 0, 4;
T_0.24 ;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v000000000108a9d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001074110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %load/vec4 v000000000108a6b0_0;
    %load/vec4 v0000000001074110_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000001fbed0, 0, 4;
T_0.26 ;
T_0.23 ;
    %load/vec4 v00000000001f6ca0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_0.28, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000010ea8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000108a9d0_0, 0;
    %jmp T_0.29;
T_0.28 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000000010ea8a0_0, 0;
T_0.29 ;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v00000000010ea8a0_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_0.30, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000001fbed0, 4;
    %store/vec4 v000000000108a750_0, 0, 8;
    %load/vec4 v00000000001f6ca0_0;
    %addi 1, 0, 4;
    %store/vec4 v00000000001f6ca0_0, 0, 4;
T_0.30 ;
T_0.21 ;
T_0.11 ;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000106f0e0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000001fbed0, 4, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000010ea8a0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000001f6ca0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000108a9d0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00000000001fbd40;
T_2 ;
    %wait E_000000000106cb20;
    %load/vec4 v00000000010ea6c0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 22 "$display", "time = %d finalResult = %d", $time, v00000000010ea3a0_0 {0 0 0};
    %vpi_call 2 23 "$finish" {0 0 0};
T_2.0 ;
    %load/vec4 v00000000010ea6c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000010ea300, 4;
    %assign/vec4 v00000000010eabc0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000001fbd40;
T_3 ;
    %pushi/vec4 604045357, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010ea300, 4, 0;
    %pushi/vec4 604176364, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010ea300, 4, 0;
    %pushi/vec4 604241860, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010ea300, 4, 0;
    %pushi/vec4 604241950, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010ea300, 4, 0;
    %pushi/vec4 2238497, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010ea300, 4, 0;
    %pushi/vec4 6565921, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010ea300, 4, 0;
    %pushi/vec4 10889251, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010ea300, 4, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000010ea300, 4;
    %store/vec4 v00000000010eabc0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_00000000001fbd40;
T_4 ;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eab20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010eab20_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010eab20_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "A7Q2_top.v";
    "./A7Q2_Processor.v";
