INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VivadoProjects/uart_module/uart_module.srcs/sources_1/new/baud_tick_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_tick_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VivadoProjects/uart_module/uart_module.srcs/sources_1/new/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/VivadoProjects/uart_module/uart_module.srcs/sim_1/new/tb_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart
