0.6
2019.1
May 24 2019
15:06:07
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/lab1/lab_4.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/adder.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/alu.v,,adder,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/alu.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/aludec.v,,alu,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/aludec.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/competePred.v,,aludec,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/competePred.v,1668181982,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/controller.v,,competePred,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/controller.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/datapath.v,,controller,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/datapath.v,1668266893,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/dynamicBranchPredict.v,,datapath,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/dynamicBranchPredict.v,1668156160,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/flopenr.v,,dynamicBranchPredict,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/eqcmp.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/flopenr.v,,eqcmp,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/flopenr.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/flopenrc.v,,flopenr,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/flopenrc.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/flopr.v,,flopenrc,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/flopr.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/floprc.v,,flopr,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/floprc.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/globalPred.v,,floprc,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/globalPred.v,1668266182,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/hazard.v,,globalPred,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/hazard.v,1668266896,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/localPred.v,,hazard,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/ip/data_mem/sim/data_mem.v,1666835813,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/ip/inst_mem/sim/inst_mem.v,,data_mem,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/ip/inst_mem/sim/inst_mem.v,1667305867,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/adder.v,,inst_mem,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/localPred.v,1668266054,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/maindec.v,,localPred,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/maindec.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/mips.v,,maindec,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/mips.v,1668153907,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/mux2.v,,mips,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/mux2.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/mux3.v,,mux2,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/mux3.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/pc.v,,mux3,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/pc.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/regfile.v,,pc,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/regfile.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/signext.v,,regfile,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/signext.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/sl2.v,,signext,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/sl2.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/top.v,,sl2,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/rtl/top.v,1581614928,verilog,,C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/sim/testbench.v,,top,,,,,,,,
C:/Users/15781/Desktop/homework/experiment/sysArch/lab1/src/sim/testbench.v,1581614928,verilog,,,,testbench,,,,,,,,
