Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 24 09:20:24 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.488        0.000                      0                 2116        0.106        0.000                      0                 2116        3.750        0.000                       0                   916  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.488        0.000                      0                 2116        0.106        0.000                      0                 2116        3.750        0.000                       0                   916  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 3.332ns (35.902%)  route 5.949ns (64.098%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=106, routed)         1.540     7.068    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.192 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.000     7.192    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     7.409 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.659     8.068    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.299     8.367 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.433     9.800    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.946 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.643    10.590    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X54Y28         LUT5 (Prop_lut5_I2_O)        0.328    10.918 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.431 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.431    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.548    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.665    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.782    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.016 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.016    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.255 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[2]
                         net (fo=2, routed)           0.601    12.856    U_Core/U_ControlUnit/PC_Imm_AdderResult[26]
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.301    13.157 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.310    13.467    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10_n_0
    SLICE_X54Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.591 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.762    14.353    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB0
    SLICE_X52Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X52Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.841    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -14.353    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 3.414ns (37.014%)  route 5.810ns (62.986%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=106, routed)         1.540     7.068    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.192 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.000     7.192    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     7.409 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.659     8.068    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.299     8.367 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.433     9.800    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.946 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.643    10.590    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X54Y28         LUT5 (Prop_lut5_I2_O)        0.328    10.918 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.431 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.431    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.548    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.665    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.782    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.016 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.016    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.331 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[3]
                         net (fo=2, routed)           0.475    12.805    U_Core/U_ControlUnit/PC_Imm_AdderResult[27]
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.307    13.112 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.544    13.656    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.780 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.516    14.296    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB1
    SLICE_X52Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X52Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.798    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 3.531ns (38.433%)  route 5.656ns (61.567%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=106, routed)         1.540     7.068    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.192 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.000     7.192    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     7.409 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.659     8.068    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.299     8.367 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.433     9.800    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.946 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.643    10.590    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X54Y28         LUT5 (Prop_lut5_I2_O)        0.328    10.918 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.431 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.431    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.548    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.665    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.782    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.016 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.016    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.133 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.133    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.448 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[3]
                         net (fo=2, routed)           0.446    12.894    U_Core/U_ControlUnit/PC_Imm_AdderResult[31]
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.307    13.201 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.161    13.362    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.486 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.774    14.260    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA1
    SLICE_X52Y33         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.445    14.786    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X52Y33         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X52Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.767    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.767    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 3.414ns (37.107%)  route 5.786ns (62.893%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=106, routed)         1.540     7.068    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.192 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.000     7.192    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     7.409 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.659     8.068    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.299     8.367 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.433     9.800    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.946 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.643    10.590    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X54Y28         LUT5 (Prop_lut5_I2_O)        0.328    10.918 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.431 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.431    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.548    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.665    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.782    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.016 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.016    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.331 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[3]
                         net (fo=2, routed)           0.475    12.805    U_Core/U_ControlUnit/PC_Imm_AdderResult[27]
    SLICE_X54Y36         LUT6 (Prop_lut6_I1_O)        0.307    13.112 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9/O
                         net (fo=1, routed)           0.544    13.656    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_9_n_0
    SLICE_X54Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.780 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.493    14.273    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB1
    SLICE_X56Y35         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.448    14.789    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y35         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.786    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 3.449ns (37.412%)  route 5.770ns (62.588%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=106, routed)         1.540     7.068    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.192 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.000     7.192    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     7.409 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.659     8.068    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.299     8.367 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.433     9.800    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.946 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.643    10.590    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X54Y28         LUT5 (Prop_lut5_I2_O)        0.328    10.918 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.431 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.431    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.548    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.665    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.782    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.016 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.016    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.133 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.133    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.372 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[2]
                         net (fo=2, routed)           0.482    12.854    U_Core/U_ControlUnit/PC_Imm_AdderResult[30]
    SLICE_X55Y36         LUT6 (Prop_lut6_I1_O)        0.301    13.155 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_4/O
                         net (fo=1, routed)           0.263    13.418    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_4_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.542 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.749    14.291    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA0
    SLICE_X52Y33         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.445    14.786    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X52Y33         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X52Y33         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.864    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 3.421ns (37.587%)  route 5.680ns (62.413%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=106, routed)         1.540     7.068    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.192 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.000     7.192    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     7.409 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.659     8.068    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.299     8.367 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.433     9.800    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.946 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.643    10.590    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X54Y28         LUT5 (Prop_lut5_I2_O)        0.328    10.918 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.431 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.431    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.548    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.665    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.782    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.016 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.016    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.339 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[1]
                         net (fo=2, routed)           0.453    12.792    U_Core/U_ControlUnit/PC_Imm_AdderResult[25]
    SLICE_X55Y36         LUT6 (Prop_lut6_I1_O)        0.306    13.098 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.433    13.531    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X55Y36         LUT6 (Prop_lut6_I3_O)        0.124    13.655 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.519    14.174    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X52Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X52Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.768    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -14.174    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 3.332ns (36.405%)  route 5.821ns (63.595%))
  Logic Levels:           14  (CARRY4=7 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=106, routed)         1.540     7.068    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.192 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.000     7.192    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     7.409 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.659     8.068    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.299     8.367 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.433     9.800    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.946 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.643    10.590    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X54Y28         LUT5 (Prop_lut5_I2_O)        0.328    10.918 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.431 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.431    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.548    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.665    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.782    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.016 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.016    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.255 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[2]
                         net (fo=2, routed)           0.601    12.856    U_Core/U_ControlUnit/PC_Imm_AdderResult[26]
    SLICE_X57Y37         LUT6 (Prop_lut6_I1_O)        0.301    13.157 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10/O
                         net (fo=1, routed)           0.310    13.467    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_10_n_0
    SLICE_X54Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.591 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.634    14.225    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIB0
    SLICE_X56Y35         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.448    14.789    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y35         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.829    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -14.225    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 3.538ns (38.899%)  route 5.557ns (61.101%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=106, routed)         1.540     7.068    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.192 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.000     7.192    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     7.409 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.659     8.068    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.299     8.367 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.433     9.800    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.946 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.643    10.590    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X54Y28         LUT5 (Prop_lut5_I2_O)        0.328    10.918 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.431 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.431    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.548    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.665    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.782    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.016 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.016    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.133 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.133    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.456 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.463    12.918    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X54Y37         LUT6 (Prop_lut6_I1_O)        0.306    13.224 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.171    13.395    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X54Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.519 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.648    14.168    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X52Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X52Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.777    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.068ns  (logic 3.538ns (39.014%)  route 5.530ns (60.986%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=106, routed)         1.540     7.068    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.192 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.000     7.192    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     7.409 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.659     8.068    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.299     8.367 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.433     9.800    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.946 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.643    10.590    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X54Y28         LUT5 (Prop_lut5_I2_O)        0.328    10.918 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.431 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.431    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.548    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.665    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.782    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.016 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.016    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.133 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.133    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.456 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.463    12.918    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X54Y37         LUT6 (Prop_lut6_I1_O)        0.306    13.224 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.171    13.395    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X54Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.519 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.621    14.141    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X56Y35         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.448    14.789    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X56Y35         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.765    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -14.141    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 3.423ns (37.445%)  route 5.718ns (62.555%))
  Logic Levels:           15  (CARRY4=8 LUT5=1 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.551     5.072    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y25         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=106, routed)         1.540     7.068    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     7.192 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73/O
                         net (fo=1, routed)           0.000     7.192    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_73_n_0
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I1_O)      0.217     7.409 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38/O
                         net (fo=1, routed)           0.659     8.068    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.299     8.367 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.433     9.800    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRA1
    SLICE_X52Y28         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.946 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.643    10.590    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[0]
    SLICE_X54Y28         LUT5 (Prop_lut5_I2_O)        0.328    10.918 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.431 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    11.431    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.548 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.548    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.665 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.665    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.782 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.782    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.899 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.899    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.016 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.016    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.133 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.133    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.352 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[0]
                         net (fo=2, routed)           0.450    12.802    U_Core/U_ControlUnit/PC_Imm_AdderResult[28]
    SLICE_X55Y37         LUT6 (Prop_lut6_I1_O)        0.295    13.097 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_12/O
                         net (fo=1, routed)           0.433    13.530    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_12_n_0
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.124    13.654 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.559    14.214    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC0
    SLICE_X52Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y34         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X52Y34         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.851    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -14.214    
  -------------------------------------------------------------------
                         slack                                  0.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_FndControl/U_APB_Intf_FndController/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndControl/U_APB_Intf_FndController/PRDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.567     1.450    U_FndControl/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X57Y41         FDCE                                         r  U_FndControl/U_APB_Intf_FndController/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U_FndControl/U_APB_Intf_FndController/slv_reg2_reg[27]/Q
                         net (fo=1, routed)           0.054     1.645    U_FndControl/U_APB_Intf_FndController/slv_reg2__1[27]
    SLICE_X56Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.690 r  U_FndControl/U_APB_Intf_FndController/PRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     1.690    U_FndControl/U_APB_Intf_FndController/PRDATA[27]_i_1_n_0
    SLICE_X56Y41         FDRE                                         r  U_FndControl/U_APB_Intf_FndController/PRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.836     1.963    U_FndControl/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X56Y41         FDRE                                         r  U_FndControl/U_APB_Intf_FndController/PRDATA_reg[27]/C
                         clock pessimism             -0.500     1.463    
    SLICE_X56Y41         FDRE (Hold_fdre_C_D)         0.121     1.584    U_FndControl/U_APB_Intf_FndController/PRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_FndControl/U_APB_Intf_FndController/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndControl/U_APB_Intf_FndController/PRDATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.586     1.469    U_FndControl/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  U_FndControl/U_APB_Intf_FndController/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_FndControl/U_APB_Intf_FndController/slv_reg0_reg[15]/Q
                         net (fo=1, routed)           0.054     1.664    U_FndControl/U_APB_Intf_FndController/slv_reg0__3[15]
    SLICE_X60Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.709 r  U_FndControl/U_APB_Intf_FndController/PRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     1.709    U_FndControl/U_APB_Intf_FndController/PRDATA[15]_i_1_n_0
    SLICE_X60Y30         FDRE                                         r  U_FndControl/U_APB_Intf_FndController/PRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.854     1.981    U_FndControl/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  U_FndControl/U_APB_Intf_FndController/PRDATA_reg[15]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.121     1.603    U_FndControl/U_APB_Intf_FndController/PRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.336%)  route 0.328ns (66.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.564     1.447    U_APB_Master/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_APB_Master/temp_wdata_reg_reg[27]/Q
                         net (fo=11, routed)          0.328     1.939    U_RAM/mem_reg_0[27]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.296     1.818    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.612%)  route 0.339ns (67.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.564     1.447    U_APB_Master/clk_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  U_APB_Master/temp_wdata_reg_reg[29]/Q
                         net (fo=11, routed)          0.339     1.950    U_RAM/mem_reg_0[29]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.296     1.818    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.588     1.471    U_Core/U_DataPath/U_DecReg_RFRD2/clk_IBUF_BUFG
    SLICE_X59Y32         FDCE                                         r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[17]/Q
                         net (fo=9, routed)           0.069     1.682    U_Core/U_DataPath/U_ExeReg_RFRD2/D[17]
    SLICE_X59Y32         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.856     1.983    U_Core/U_DataPath/U_ExeReg_RFRD2/clk_IBUF_BUFG
    SLICE_X59Y32         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[17]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y32         FDCE (Hold_fdce_C_D)         0.075     1.546    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_APB_Master/temp_wdata_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.582     1.465    U_Core/U_DataPath/U_ExeReg_RFRD2/clk_IBUF_BUFG
    SLICE_X59Y26         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[13]/Q
                         net (fo=1, routed)           0.058     1.664    U_APB_Master/dataWData[13]
    SLICE_X58Y26         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.849     1.976    U_APB_Master/clk_IBUF_BUFG
    SLICE_X58Y26         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[13]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y26         FDCE (Hold_fdce_C_D)         0.047     1.525    U_APB_Master/temp_wdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.584     1.467    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  U_GPOA/U_APB_Intf/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_GPOA/U_APB_Intf/slv_reg0_reg[12]/Q
                         net (fo=1, routed)           0.087     1.695    U_GPOA/U_APB_Intf/slv_reg0__0[12]
    SLICE_X60Y27         LUT3 (Prop_lut3_I2_O)        0.045     1.740 r  U_GPOA/U_APB_Intf/PRDATA[12]_i_1__2/O
                         net (fo=1, routed)           0.000     1.740    U_GPOA/U_APB_Intf/p_0_in[12]
    SLICE_X60Y27         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.851     1.978    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[12]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.120     1.600    U_GPOA/U_APB_Intf/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.593     1.476    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y40         FDCE                                         r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_GPIOC/U_APB_Intf_GPIO/slv_reg2_reg[31]/Q
                         net (fo=1, routed)           0.087     1.704    U_GPIOC/U_APB_Intf_GPIO/slv_reg2[31]
    SLICE_X60Y40         LUT4 (Prop_lut4_I3_O)        0.045     1.749 r  U_GPIOC/U_APB_Intf_GPIO/PRDATA[31]_i_2__1/O
                         net (fo=1, routed)           0.000     1.749    U_GPIOC/U_APB_Intf_GPIO/PRDATA[31]_i_2__1_n_0
    SLICE_X60Y40         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.863     1.990    U_GPIOC/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[31]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X60Y40         FDRE (Hold_fdre_C_D)         0.120     1.609    U_GPIOC/U_APB_Intf_GPIO/PRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.582     1.465    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y25         FDCE                                         r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_GPIOD/U_APB_Intf_GPIO/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.087     1.693    U_GPIOD/U_APB_Intf_GPIO/slv_reg2__0[12]
    SLICE_X64Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.738 r  U_GPIOD/U_APB_Intf_GPIO/PRDATA[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.738    U_GPIOD/U_APB_Intf_GPIO/PRDATA[12]_i_1__0_n_0
    SLICE_X64Y25         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.850     1.977    U_GPIOD/U_APB_Intf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[12]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.120     1.598    U_GPIOD/U_APB_Intf_GPIO/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_GPOA/U_APB_Intf/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPOA/U_APB_Intf/PRDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.590     1.473    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X61Y35         FDCE                                         r  U_GPOA/U_APB_Intf/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_GPOA/U_APB_Intf/slv_reg1_reg[0]/Q
                         net (fo=1, routed)           0.087     1.701    U_GPOA/U_APB_Intf/slv_reg1_reg[7]_0[0]
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.045     1.746 r  U_GPOA/U_APB_Intf/PRDATA[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.746    U_GPOA/U_APB_Intf/p_0_in[0]
    SLICE_X60Y35         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=915, routed)         0.859     1.986    U_GPOA/U_APB_Intf/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  U_GPOA/U_APB_Intf/PRDATA_reg[0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.120     1.606    U_GPOA/U_APB_Intf/PRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y35   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[25]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y36   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y35   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y35   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[28]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y35   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[29]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y27   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y37   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[30]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y37   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[31]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y34   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y34   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y34   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y34   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y34   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y34   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y34   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y34   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y28   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y32   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMD_D1/CLK



