Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx9-csg324-2

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6477: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6576: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6585: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6641: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6691: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6787: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6818: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6846: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6877: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6905: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6936: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6964: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6995: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7023: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7054: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7082: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7113: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7141: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7172: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7200: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7231: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7259: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7290: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7318: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7349: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7377: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7408: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7436: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7467: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7495: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7526: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7554: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7585: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7613: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7644: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7672: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7703: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7731: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7757: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 47: Using initial value of soc_basesoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 91: Using initial value of soc_basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 110: Using initial value of soc_basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 127: Using initial value of soc_basesoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 128: Using initial value of soc_basesoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 164: Using initial value of soc_basesoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 165: Using initial value of soc_basesoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 181: Using initial value of soc_basesoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 218: Using initial value of soc_basesoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 236: Using initial value of soc_basesoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 248: Using initial value of soc_basesoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 276: Using initial value of soc_basesoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 280: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 285: Using initial value of soc_crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 375: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 487: Using initial value of soc_basesoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 503: Using initial value of soc_basesoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 582: Using initial value of soc_basesoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 598: Using initial value of soc_basesoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 618: Using initial value of soc_basesoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 634: Using initial value of soc_basesoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 680: Using initial value of soc_basesoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 681: Using initial value of soc_basesoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 685: Using initial value of soc_basesoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 686: Using initial value of soc_basesoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 713: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 714: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 730: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 775: Using initial value of soc_basesoc_sdram_bankmachine0_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 777: Using initial value of soc_basesoc_sdram_bankmachine0_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 800: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 801: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 817: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 862: Using initial value of soc_basesoc_sdram_bankmachine1_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 864: Using initial value of soc_basesoc_sdram_bankmachine1_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 887: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 888: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 904: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 949: Using initial value of soc_basesoc_sdram_bankmachine2_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 951: Using initial value of soc_basesoc_sdram_bankmachine2_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 974: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 975: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 991: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1036: Using initial value of soc_basesoc_sdram_bankmachine3_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1038: Using initial value of soc_basesoc_sdram_bankmachine3_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1041: Using initial value of soc_basesoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1042: Using initial value of soc_basesoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1043: Using initial value of soc_basesoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1061: Using initial value of soc_basesoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1062: Using initial value of soc_basesoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1077: Using initial value of soc_basesoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1078: Using initial value of soc_basesoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1081: Using initial value of soc_basesoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1082: Using initial value of soc_basesoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1083: Using initial value of soc_basesoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1084: Using initial value of soc_basesoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1086: Using initial value of soc_basesoc_sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1088: Using initial value of soc_basesoc_sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1106: Using initial value of soc_basesoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1109: Using initial value of soc_basesoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1192: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1193: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1194: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1195: Using initial value of vns_locked3 since it is never assigned
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1786: Assignment to soc_basesoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1787: Assignment to soc_basesoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1791: Assignment to soc_basesoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1837: Assignment to soc_basesoc_uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1862: Assignment to soc_basesoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1863: Assignment to soc_basesoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1867: Assignment to soc_basesoc_uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 1977: Assignment to soc_irq ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2014: Assignment to soc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2015: Assignment to soc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2036: Assignment to soc_ddrphy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2052: Assignment to soc_ddrphy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2074: Assignment to soc_basesoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2090: Assignment to soc_basesoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2276: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2331: Assignment to soc_basesoc_sdram_bankmachine0_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2332: Assignment to soc_basesoc_sdram_bankmachine0_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2373: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2374: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2375: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2493: Assignment to soc_basesoc_sdram_bankmachine1_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2494: Assignment to soc_basesoc_sdram_bankmachine1_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2535: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2536: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2537: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2655: Assignment to soc_basesoc_sdram_bankmachine2_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2656: Assignment to soc_basesoc_sdram_bankmachine2_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2697: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2698: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2699: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2817: Assignment to soc_basesoc_sdram_bankmachine3_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2818: Assignment to soc_basesoc_sdram_bankmachine3_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2859: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2860: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2861: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2956: Assignment to soc_basesoc_sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2957: Assignment to soc_basesoc_sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 2987: Assignment to soc_basesoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3020: Assignment to soc_basesoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3164: Assignment to vns_roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3165: Assignment to vns_roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3169: Assignment to vns_roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3170: Assignment to vns_roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3174: Assignment to vns_roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3175: Assignment to vns_roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3179: Assignment to vns_roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3180: Assignment to vns_roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3237: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3238: Assignment to soc_basesoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3320: Result of 30-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3305: Assignment to soc_basesoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3360: Assignment to soc_basesoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3361: Assignment to soc_basesoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3365: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3394: Assignment to soc_basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3395: Assignment to soc_basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3398: Assignment to soc_basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3401: Assignment to soc_basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3402: Assignment to soc_basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3404: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3405: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3407: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3408: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3409: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3439: Assignment to vns_basesoc_csrbank0_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3440: Assignment to vns_basesoc_csrbank0_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3441: Assignment to soc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3442: Assignment to soc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3453: Assignment to soc_basesoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3463: Assignment to vns_basesoc_csrbank1_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3464: Assignment to vns_basesoc_csrbank1_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3465: Assignment to vns_basesoc_csrbank1_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3466: Assignment to vns_basesoc_csrbank1_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3467: Assignment to vns_basesoc_csrbank1_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3468: Assignment to vns_basesoc_csrbank1_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3469: Assignment to vns_basesoc_csrbank1_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3470: Assignment to vns_basesoc_csrbank1_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3471: Assignment to soc_basesoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3489: Assignment to vns_basesoc_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3490: Assignment to vns_basesoc_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3491: Assignment to vns_basesoc_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3492: Assignment to vns_basesoc_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3493: Assignment to vns_basesoc_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3494: Assignment to vns_basesoc_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3495: Assignment to vns_basesoc_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3496: Assignment to vns_basesoc_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3497: Assignment to vns_basesoc_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3498: Assignment to vns_basesoc_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3499: Assignment to vns_basesoc_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3500: Assignment to vns_basesoc_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3501: Assignment to vns_basesoc_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3502: Assignment to vns_basesoc_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3503: Assignment to vns_basesoc_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3504: Assignment to vns_basesoc_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3505: Assignment to vns_basesoc_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3506: Assignment to vns_basesoc_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3507: Assignment to vns_basesoc_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3508: Assignment to vns_basesoc_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3509: Assignment to vns_basesoc_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3510: Assignment to vns_basesoc_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3511: Assignment to vns_basesoc_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3512: Assignment to vns_basesoc_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3513: Assignment to vns_basesoc_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3514: Assignment to vns_basesoc_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3515: Assignment to vns_basesoc_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3516: Assignment to vns_basesoc_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3517: Assignment to vns_basesoc_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3518: Assignment to vns_basesoc_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3519: Assignment to vns_basesoc_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3520: Assignment to vns_basesoc_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3521: Assignment to vns_basesoc_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3522: Assignment to vns_basesoc_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3523: Assignment to vns_basesoc_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3524: Assignment to vns_basesoc_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3525: Assignment to vns_basesoc_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3526: Assignment to vns_basesoc_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3527: Assignment to vns_basesoc_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3528: Assignment to vns_basesoc_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3529: Assignment to vns_basesoc_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3530: Assignment to vns_basesoc_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3531: Assignment to vns_basesoc_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3532: Assignment to vns_basesoc_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3533: Assignment to vns_basesoc_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3534: Assignment to vns_basesoc_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3535: Assignment to vns_basesoc_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3536: Assignment to vns_basesoc_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3537: Assignment to vns_basesoc_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3538: Assignment to vns_basesoc_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3539: Assignment to vns_basesoc_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3540: Assignment to vns_basesoc_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3541: Assignment to vns_basesoc_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3542: Assignment to vns_basesoc_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3543: Assignment to vns_basesoc_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3544: Assignment to vns_basesoc_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3545: Assignment to vns_basesoc_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3546: Assignment to vns_basesoc_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3547: Assignment to vns_basesoc_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3548: Assignment to vns_basesoc_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3549: Assignment to vns_basesoc_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3550: Assignment to vns_basesoc_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3551: Assignment to vns_basesoc_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3552: Assignment to vns_basesoc_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3553: Assignment to vns_basesoc_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3554: Assignment to vns_basesoc_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3555: Assignment to vns_basesoc_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3556: Assignment to vns_basesoc_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3557: Assignment to vns_basesoc_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3558: Assignment to vns_basesoc_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3559: Assignment to vns_basesoc_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3560: Assignment to vns_basesoc_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3561: Assignment to vns_basesoc_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3562: Assignment to vns_basesoc_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3563: Assignment to vns_basesoc_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3564: Assignment to vns_basesoc_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3565: Assignment to vns_basesoc_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3566: Assignment to vns_basesoc_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3567: Assignment to vns_basesoc_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3568: Assignment to vns_basesoc_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3569: Assignment to vns_basesoc_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3570: Assignment to vns_basesoc_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3571: Assignment to vns_basesoc_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3572: Assignment to vns_basesoc_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3573: Assignment to vns_basesoc_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3574: Assignment to vns_basesoc_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3575: Assignment to vns_basesoc_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3576: Assignment to vns_basesoc_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3626: Assignment to soc_basesoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3642: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3643: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3644: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3645: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3646: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3647: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3648: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3649: Assignment to vns_basesoc_csrbank3_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3652: Assignment to soc_basesoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3668: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3669: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3670: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3671: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3672: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3673: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3674: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3675: Assignment to vns_basesoc_csrbank3_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3676: Assignment to soc_basesoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3678: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3679: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3680: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3681: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3682: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3683: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3684: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3685: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3686: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3687: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3688: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3689: Assignment to vns_basesoc_csrbank3_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3690: Assignment to vns_basesoc_csrbank3_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3691: Assignment to vns_basesoc_csrbank3_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3736: Assignment to vns_basesoc_csrbank4_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3737: Assignment to vns_basesoc_csrbank4_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3764: Assignment to soc_basesoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3766: Assignment to vns_basesoc_csrbank5_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3767: Assignment to vns_basesoc_csrbank5_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3768: Assignment to vns_basesoc_csrbank5_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3769: Assignment to vns_basesoc_csrbank5_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3770: Assignment to vns_basesoc_csrbank5_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3771: Assignment to vns_basesoc_csrbank5_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3772: Assignment to vns_basesoc_csrbank5_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3773: Assignment to vns_basesoc_csrbank5_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3774: Assignment to soc_basesoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3775: Assignment to soc_basesoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3801: Assignment to vns_basesoc_csrbank6_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3802: Assignment to vns_basesoc_csrbank6_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3803: Assignment to vns_basesoc_csrbank6_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3804: Assignment to vns_basesoc_csrbank6_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3805: Assignment to soc_basesoc_uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3806: Assignment to soc_basesoc_uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3846: Assignment to vns_basesoc_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 3855: Assignment to vns_basesoc_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 4834: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 4802: Assignment to soc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 4878: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 4879: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 5051: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 5140: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 4867: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0100000000010000000000000000000)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0100000000010000000000000000000,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6539: Assignment to soc_basesoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6556: Assignment to soc_basesoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b10,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=270.0,CLKOUT4_DIVIDE=4'b1000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=2'b11,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6619: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6622: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6628: Assignment to soc_crg_unbuf_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 6631: Assignment to soc_crg_unbuf_periph ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C1",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFT>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7794: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7808: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7822: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7836: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" Line 7930: Assignment to base50_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" line 6479: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" line 6479: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" line 6479: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" line 6479: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" line 6479: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_lm32/gateware/top.v" line 6479: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem_1', unconnected in block 'top', is tied to its initial value.
    Found 4096x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_1> for signal <mem_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <soc_ddrphy_record1_cke> equivalent to <soc_ddrphy_record0_cke> has been removed
    Register <memadr_3> equivalent to <memadr_2> has been removed
    Found 1-bit register for signal <soc_ddrphy_phase_sel>.
    Found 1-bit register for signal <soc_ddrphy_phase_half>.
    Found 13-bit register for signal <soc_ddrphy_record0_address>.
    Found 2-bit register for signal <soc_ddrphy_record0_bank>.
    Found 1-bit register for signal <soc_ddrphy_record0_cke>.
    Found 1-bit register for signal <soc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <soc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <soc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <soc_ddrphy_record1_address>.
    Found 2-bit register for signal <soc_ddrphy_record1_bank>.
    Found 1-bit register for signal <soc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <soc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <soc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 2-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <soc_ddrphy_postamble>.
    Found 2-bit register for signal <soc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <soc_basesoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_basesoc_sram_bus_ack>.
    Found 1-bit register for signal <soc_basesoc_interface_we>.
    Found 8-bit register for signal <soc_basesoc_interface_dat_w>.
    Found 14-bit register for signal <soc_basesoc_interface_adr>.
    Found 32-bit register for signal <soc_basesoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <soc_basesoc_bus_wishbone_ack>.
    Found 2-bit register for signal <soc_basesoc_counter>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <soc_basesoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <soc_basesoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <soc_basesoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_source_valid>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_rx_r>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <soc_basesoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <soc_basesoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <soc_basesoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <soc_basesoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <soc_basesoc_uart_tx_pending>.
    Found 1-bit register for signal <soc_basesoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <soc_basesoc_uart_rx_pending>.
    Found 1-bit register for signal <soc_basesoc_uart_rx_old_trigger>.
    Found 1-bit register for signal <soc_basesoc_uart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_basesoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_basesoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_basesoc_uart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_basesoc_uart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_basesoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_basesoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_basesoc_uart_rx_fifo_level0>.
    Found 32-bit register for signal <soc_basesoc_timer0_value>.
    Found 32-bit register for signal <soc_basesoc_timer0_value_status>.
    Found 1-bit register for signal <soc_basesoc_timer0_zero_pending>.
    Found 1-bit register for signal <soc_basesoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_eventsourceprocess0_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess0_old_trigger>.
    Found 1-bit register for signal <soc_eventsourceprocess1_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess1_old_trigger>.
    Found 1-bit register for signal <soc_eventsourceprocess2_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess2_old_trigger>.
    Found 1-bit register for signal <soc_eventsourceprocess3_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess3_old_trigger>.
    Found 1-bit register for signal <soc_eventsourceprocess4_pending>.
    Found 1-bit register for signal <soc_eventsourceprocess4_old_trigger>.
    Found 20-bit register for signal <soc_waittimer0_count>.
    Found 20-bit register for signal <soc_waittimer1_count>.
    Found 20-bit register for signal <soc_waittimer2_count>.
    Found 20-bit register for signal <soc_waittimer3_count>.
    Found 20-bit register for signal <soc_waittimer4_count>.
    Found 1-bit register for signal <soc_spiflash_clk1>.
    Found 1-bit register for signal <soc_spiflash_miso1>.
    Found 2-bit register for signal <soc_spiflash_i>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_cs_n1>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 9-bit register for signal <soc_spiflash_counter>.
    Found 1-bit register for signal <soc_ddrphy_phase_sys>.
    Found 1-bit register for signal <soc_ddrphy_bitslip_inc>.
    Found 4-bit register for signal <soc_ddrphy_bitslip_cnt>.
    Found 16-bit register for signal <soc_ddrphy_record2_wrdata<15:0>>.
    Found 2-bit register for signal <soc_ddrphy_record2_wrdata_mask<1:0>>.
    Found 32-bit register for signal <soc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <soc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <soc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <soc_ddrphy_rddata_sr>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector1_status>.
    Found 10-bit register for signal <soc_basesoc_sdram_timer_count>.
    Found 13-bit register for signal <soc_basesoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_basesoc_sdram_generator_done>.
    Found 4-bit register for signal <soc_basesoc_sdram_generator_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_row_opened>.
    Found 13-bit register for signal <soc_basesoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_row_opened>.
    Found 13-bit register for signal <soc_basesoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_row_opened>.
    Found 13-bit register for signal <soc_basesoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_row_opened>.
    Found 13-bit register for signal <soc_basesoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_twtpcon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 5-bit register for signal <soc_basesoc_sdram_time0>.
    Found 4-bit register for signal <soc_basesoc_sdram_time1>.
    Found 2-bit register for signal <soc_basesoc_sdram_choose_cmd_grant>.
    Found 2-bit register for signal <soc_basesoc_sdram_choose_req_grant>.
    Found 2-bit register for signal <soc_basesoc_sdram_dfi_p0_bank>.
    Found 13-bit register for signal <soc_basesoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_wrdata_en>.
    Found 2-bit register for signal <soc_basesoc_sdram_dfi_p1_bank>.
    Found 13-bit register for signal <soc_basesoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_wrdata_en>.
    Found 2-bit register for signal <soc_basesoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 1-bit register for signal <vns_new_master_rdata_valid5>.
    Found 1-bit register for signal <soc_basesoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 1-bit register for signal <vns_basesoc_grant>.
    Found 4-bit register for signal <vns_basesoc_slave_sel_r>.
    Found 20-bit register for signal <vns_basesoc_count>.
    Found 8-bit register for signal <vns_basesoc_interface0_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_leds_storage_full>.
    Found 5-bit register for signal <soc_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<0>>.
    Found 1-bit register for signal <vns_basesoc_sel_r>.
    Found 8-bit register for signal <vns_basesoc_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_basesoc_interface3_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_basesoc_sdram_storage_full>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 2-bit register for signal <soc_basesoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 2-bit register for signal <soc_basesoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <vns_basesoc_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <soc_basesoc_timer0_en_storage_full>.
    Found 1-bit register for signal <soc_basesoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface6_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_basesoc_uart_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 8-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 8-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 12-bit register for signal <memadr>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 3-bit register for signal <memadr_1>.
    Found 10-bit register for signal <memadr_2>.
    Found 11-bit register for signal <soc_crg_por>.
    Found finite state machine <FSM_0> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <soc_basesoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <soc_basesoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 34                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_1026_OUT> created at line 4795.
    Found 5-bit subtractor for signal <soc_basesoc_uart_tx_fifo_level0[4]_GND_1_o_sub_1087_OUT> created at line 4990.
    Found 5-bit subtractor for signal <soc_basesoc_uart_rx_fifo_level0[4]_GND_1_o_sub_1096_OUT> created at line 5012.
    Found 32-bit subtractor for signal <soc_basesoc_timer0_value[31]_GND_1_o_sub_1100_OUT> created at line 5033.
    Found 20-bit subtractor for signal <soc_waittimer0_count[19]_GND_1_o_sub_1109_OUT> created at line 5091.
    Found 20-bit subtractor for signal <soc_waittimer1_count[19]_GND_1_o_sub_1112_OUT> created at line 5098.
    Found 20-bit subtractor for signal <soc_waittimer2_count[19]_GND_1_o_sub_1115_OUT> created at line 5105.
    Found 20-bit subtractor for signal <soc_waittimer3_count[19]_GND_1_o_sub_1118_OUT> created at line 5112.
    Found 20-bit subtractor for signal <soc_waittimer4_count[19]_GND_1_o_sub_1121_OUT> created at line 5119.
    Found 10-bit subtractor for signal <soc_basesoc_sdram_timer_count[9]_GND_1_o_sub_1149_OUT> created at line 5189.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1170_OUT> created at line 5247.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_1174_OUT> created at line 5270.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1186_OUT> created at line 5297.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_1190_OUT> created at line 5320.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1202_OUT> created at line 5347.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_1206_OUT> created at line 5370.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1218_OUT> created at line 5397.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_1222_OUT> created at line 5420.
    Found 5-bit subtractor for signal <soc_basesoc_sdram_time0[4]_GND_1_o_sub_1226_OUT> created at line 5431.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_time1[3]_GND_1_o_sub_1229_OUT> created at line 5438.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_twtrcon_count[1]_GND_1_o_sub_1262_OUT> created at line 5593.
    Found 20-bit subtractor for signal <vns_basesoc_count[19]_GND_1_o_sub_1303_OUT> created at line 5677.
    Found 1-bit adder for signal <soc_ddrphy_phase_sel_PWR_1_o_add_1031_OUT<0>> created at line 4806.
    Found 1-bit adder for signal <soc_ddrphy_phase_half_PWR_1_o_add_1032_OUT<0>> created at line 4808.
    Found 32-bit adder for signal <soc_basesoc_ctrl_bus_errors[31]_GND_1_o_add_1042_OUT> created at line 4870.
    Found 2-bit adder for signal <soc_basesoc_counter[1]_GND_1_o_add_1049_OUT> created at line 4891.
    Found 4-bit adder for signal <soc_basesoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1052_OUT> created at line 4905.
    Found 33-bit adder for signal <n3839> created at line 4921.
    Found 4-bit adder for signal <soc_basesoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1064_OUT> created at line 4934.
    Found 33-bit adder for signal <n3844> created at line 4953.
    Found 4-bit adder for signal <soc_basesoc_uart_tx_fifo_produce[3]_GND_1_o_add_1080_OUT> created at line 4979.
    Found 4-bit adder for signal <soc_basesoc_uart_tx_fifo_consume[3]_GND_1_o_add_1082_OUT> created at line 4982.
    Found 5-bit adder for signal <soc_basesoc_uart_tx_fifo_level0[4]_GND_1_o_add_1084_OUT> created at line 4986.
    Found 4-bit adder for signal <soc_basesoc_uart_rx_fifo_produce[3]_GND_1_o_add_1089_OUT> created at line 5001.
    Found 4-bit adder for signal <soc_basesoc_uart_rx_fifo_consume[3]_GND_1_o_add_1091_OUT> created at line 5004.
    Found 5-bit adder for signal <soc_basesoc_uart_rx_fifo_level0[4]_GND_1_o_add_1093_OUT> created at line 5008.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_1104_OUT> created at line 5049.
    Found 2-bit adder for signal <soc_spiflash_i[1]_GND_1_o_add_1125_OUT> created at line 5133.
    Found 9-bit adder for signal <soc_spiflash_counter[8]_GND_1_o_add_1137_OUT> created at line 5157.
    Found 4-bit adder for signal <soc_ddrphy_bitslip_cnt[3]_GND_1_o_add_1143_OUT> created at line 5168.
    Found 4-bit adder for signal <soc_basesoc_sdram_generator_counter[3]_GND_1_o_add_1157_OUT> created at line 5219.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1163_OUT> created at line 5236.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1165_OUT> created at line 5239.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1167_OUT> created at line 5243.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1179_OUT> created at line 5286.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1181_OUT> created at line 5289.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1183_OUT> created at line 5293.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1195_OUT> created at line 5336.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1197_OUT> created at line 5339.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1199_OUT> created at line 5343.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1211_OUT> created at line 5386.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1213_OUT> created at line 5389.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1215_OUT> created at line 5393.
    Found 25-bit adder for signal <n3894> created at line 5604.
    Found 24-bit adder for signal <soc_basesoc_sdram_bandwidth_nreads[23]_GND_1_o_add_1266_OUT> created at line 5613.
    Found 24-bit adder for signal <soc_basesoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_1268_OUT> created at line 5616.
    Found 1-bit 3-to-1 multiplexer for signal <soc_basesoc_ack> created at line 3317.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed0> created at line 3931.
    Found 13-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed1> created at line 3948.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed3> created at line 3982.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed4> created at line 3999.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed0> created at line 4033.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed1> created at line 4050.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed2> created at line 4067.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed6> created at line 4084.
    Found 13-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed7> created at line 4101.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed9> created at line 4135.
    Found 1-bit 4-to-1 multiplexer for signal <vns_rhs_array_muxed10> created at line 4152.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed3> created at line 4186.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed4> created at line 4203.
    Found 1-bit 4-to-1 multiplexer for signal <vns_t_array_muxed5> created at line 4220.
    Found 2-bit 4-to-1 multiplexer for signal <vns_array_muxed6> created at line 4551.
    Found 13-bit 4-to-1 multiplexer for signal <vns_array_muxed7> created at line 4568.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed8> created at line 4585.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed9> created at line 4602.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed10> created at line 4619.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed11> created at line 4636.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed12> created at line 4653.
    Found 2-bit 4-to-1 multiplexer for signal <vns_array_muxed13> created at line 4670.
    Found 13-bit 4-to-1 multiplexer for signal <vns_array_muxed14> created at line 4687.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed15> created at line 4704.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed16> created at line 4721.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed17> created at line 4738.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed18> created at line 4755.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed19> created at line 4772.
    Found 8-bit 7-to-1 multiplexer for signal <vns_basesoc_interface0_bank_bus_adr[2]_GND_1_o_wide_mux_1305_OUT> created at line 5684.
    Found 8-bit 12-to-1 multiplexer for signal <vns_basesoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_1309_OUT> created at line 5712.
    Found 8-bit 4-to-1 multiplexer for signal <vns_basesoc_interface4_bank_bus_adr[1]_GND_1_o_wide_mux_1320_OUT> created at line 6065.
    Found 8-bit 21-to-1 multiplexer for signal <vns_basesoc_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_1323_OUT> created at line 6087.
    Found 8-bit 7-to-1 multiplexer for signal <vns_basesoc_interface6_bank_bus_adr[2]_GND_1_o_wide_mux_1325_OUT> created at line 6177.
    Found 8-bit 4-to-1 multiplexer for signal <vns_basesoc_interface7_bank_bus_adr[1]_vns_basesoc_csrbank7_tuning_word0_w[7]_wide_mux_1328_OUT> created at line 6204.
    Found 13-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_row_hit> created at line 2320
    Found 13-bit comparator not equal for signal <n0301> created at line 2336
    Found 13-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_row_hit> created at line 2482
    Found 13-bit comparator not equal for signal <n0390> created at line 2498
    Found 13-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_row_hit> created at line 2644
    Found 13-bit comparator not equal for signal <n0474> created at line 2660
    Found 13-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_row_hit> created at line 2806
    Found 13-bit comparator not equal for signal <n0558> created at line 2822
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_292_o> created at line 3009
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_293_o> created at line 3009
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_294_o> created at line 3010
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_295_o> created at line 3010
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_296_o> created at line 3011
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_297_o> created at line 3011
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_298_o> created at line 3012
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_299_o> created at line 3012
    Found 21-bit comparator equal for signal <soc_basesoc_tag_do_tag[20]_GND_1_o_equal_391_o> created at line 3253
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_1022_o> created at line 4789
    Found 1-bit comparator equal for signal <soc_ddrphy_phase_half_soc_ddrphy_phase_sys_equal_1031_o> created at line 4803
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_1104_o> created at line 5048
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_1620_o> created at line 6710
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_cmd_payload_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  10 RAM(s).
	inferred  50 Adder/Subtractor(s).
	inferred 1598 D-type flip-flop(s).
	inferred  21 Comparator(s).
	inferred 412 Multiplexer(s).
	inferred  10 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00100000000010000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_3_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00100000000010000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_4_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_4_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_5_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_5_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_9_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_17_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 16x10-bit dual-port RAM                               : 2
 256x21-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 4096x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 4
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 65
 1-bit adder                                           : 2
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 2-bit adder                                           : 6
 2-bit subtractor                                      : 1
 20-bit subtractor                                     : 6
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 8
 3-bit subtractor                                      : 4
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 8
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Registers                                            : 430
 1-bit register                                        : 240
 10-bit register                                       : 6
 11-bit register                                       : 1
 12-bit register                                       : 1
 13-bit register                                       : 10
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 18
 20-bit register                                       : 6
 21-bit register                                       : 4
 23-bit register                                       : 1
 24-bit register                                       : 6
 25-bit register                                       : 1
 3-bit register                                        : 17
 30-bit register                                       : 10
 32-bit register                                       : 35
 4-bit register                                        : 20
 5-bit register                                        : 8
 57-bit register                                       : 1
 6-bit register                                        : 3
 7-bit register                                        : 1
 8-bit register                                        : 38
 9-bit register                                        : 1
# Comparators                                          : 32
 1-bit comparator equal                                : 10
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 21-bit comparator equal                               : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
# Multiplexers                                         : 562
 1-bit 2-to-1 multiplexer                              : 313
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 54
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 11
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 6
 23-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 6
 30-bit 2-to-1 multiplexer                             : 11
 32-bit 2-to-1 multiplexer                             : 48
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 10
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 6
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 61
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 13

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <soc_waittimer0_count>: 1 register on signal <soc_waittimer0_count>.
The following registers are absorbed into counter <soc_waittimer1_count>: 1 register on signal <soc_waittimer1_count>.
The following registers are absorbed into counter <soc_waittimer2_count>: 1 register on signal <soc_waittimer2_count>.
The following registers are absorbed into counter <soc_waittimer3_count>: 1 register on signal <soc_waittimer3_count>.
The following registers are absorbed into counter <soc_waittimer4_count>: 1 register on signal <soc_waittimer4_count>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_ddrphy_phase_half>: 1 register on signal <soc_ddrphy_phase_half>.
The following registers are absorbed into counter <soc_ddrphy_phase_sel>: 1 register on signal <soc_ddrphy_phase_sel>.
The following registers are absorbed into counter <soc_spiflash_i>: 1 register on signal <soc_spiflash_i>.
The following registers are absorbed into counter <soc_basesoc_sdram_timer_count>: 1 register on signal <soc_basesoc_sdram_timer_count>.
The following registers are absorbed into counter <soc_basesoc_ctrl_bus_errors>: 1 register on signal <soc_basesoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_basesoc_counter>: 1 register on signal <soc_basesoc_counter>.
The following registers are absorbed into counter <soc_basesoc_uart_phy_tx_bitcount>: 1 register on signal <soc_basesoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <soc_basesoc_uart_phy_rx_bitcount>: 1 register on signal <soc_basesoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <soc_basesoc_uart_tx_fifo_produce>: 1 register on signal <soc_basesoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_basesoc_uart_tx_fifo_level0>: 1 register on signal <soc_basesoc_uart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_basesoc_uart_tx_fifo_consume>: 1 register on signal <soc_basesoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_basesoc_uart_rx_fifo_produce>: 1 register on signal <soc_basesoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_basesoc_uart_rx_fifo_consume>: 1 register on signal <soc_basesoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_basesoc_uart_rx_fifo_level0>: 1 register on signal <soc_basesoc_uart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_ddrphy_bitslip_cnt>: 1 register on signal <soc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bandwidth_nreads>: 1 register on signal <soc_basesoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_basesoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_basesoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_basesoc_sdram_time1>: 1 register on signal <soc_basesoc_sdram_time1>.
The following registers are absorbed into counter <soc_basesoc_sdram_time0>: 1 register on signal <soc_basesoc_sdram_time0>.
The following registers are absorbed into counter <soc_basesoc_sdram_twtrcon_count>: 1 register on signal <soc_basesoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <vns_basesoc_count>: 1 register on signal <vns_basesoc_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <soc_basesoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_basesoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_1>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed32<11:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed33> |          |
    |     doA            | connected to signal <soc_basesoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_basesoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_tag_port_we> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <(soc_basesoc_tag_di_dirty,"00",vns_rhs_array_muxed32<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_basesoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<22:10>,soc_basesoc_port_cmd_payload_addr<7:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<22:10>,soc_basesoc_port_cmd_payload_addr<7:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<22:10>,soc_basesoc_port_cmd_payload_addr<7:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<22:10>,soc_basesoc_port_cmd_payload_addr<7:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 16
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 16x10-bit dual-port distributed RAM                   : 2
 256x21-bit dual-port block RAM                        : 2
 32x32-bit dual-port distributed RAM                   : 2
 4096x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 4
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 15
 2-bit adder                                           : 4
 25-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 48
 1-bit up counter                                      : 2
 10-bit down counter                                   : 1
 11-bit down counter                                   : 1
 2-bit down counter                                    : 1
 2-bit up counter                                      : 2
 20-bit down counter                                   : 6
 24-bit up counter                                     : 2
 3-bit down counter                                    : 4
 3-bit up counter                                      : 8
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
# Registers                                            : 2457
 Flip-Flops                                            : 2457
# Comparators                                          : 32
 1-bit comparator equal                                : 10
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 21-bit comparator equal                               : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1049
 1-bit 2-to-1 multiplexer                              : 833
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 80
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 7
 2-bit 4-to-1 multiplexer                              : 2
 23-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 8
 32-bit 2-to-1 multiplexer                             : 38
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 6
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 39
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_adr_offset_r> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 111   | 111
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <soc_basesoc_sdram_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <soc_basesoc_sdram_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_11> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_12> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface4_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <soc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <soc_ddrphy_record2_wrdata_mask_1> <soc_ddrphy_record3_wrdata_mask_0> <soc_ddrphy_record3_wrdata_mask_1> <soc_ddrphy_record3_wrdata_mask_2> <soc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_basesoc_sdram_bandwidth_counter_0> <soc_spiflash_i_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_spiflash_i_0> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_sdram_cmd_payload_a_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ddrphy_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 97.
Forward register balancing over carry chain Msub_soc_basesoc_timer0_value[31]_GND_1_o_sub_1100_OUT_cy<0>
Forward register balancing over carry chain lm32_cpu/Mcount_cc_cy<0>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_sdram_bandwidth_cmd_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_sdram_dfi_p0_rddata_en_BRB0> 
INFO:Xst:2261 - The FF/Latch <memadr_1_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ddrphy_rddata_sr_4_BRB5> 
INFO:Xst:2261 - The FF/Latch <memadr_1_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ddrphy_rddata_sr_4_BRB7> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB1 .
	Register(s) soc_basesoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : soc_basesoc_sdram_dfi_p0_rddata_en_BRB0 soc_basesoc_sdram_dfi_p0_rddata_en_BRB1 soc_basesoc_sdram_dfi_p0_rddata_en_BRB2 soc_basesoc_sdram_dfi_p0_rddata_en_BRB3 soc_basesoc_sdram_dfi_p0_rddata_en_BRB4 soc_basesoc_sdram_dfi_p0_rddata_en_BRB6 soc_basesoc_sdram_dfi_p0_rddata_en_BRB7 soc_basesoc_sdram_dfi_p0_rddata_en_BRB8 soc_basesoc_sdram_dfi_p0_rddata_en_BRB9 soc_basesoc_sdram_dfi_p0_rddata_en_BRB10.
	Register(s) soc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_1_BRB0 soc_ddrphy_rddata_sr_1_BRB1 soc_ddrphy_rddata_sr_1_BRB2 soc_ddrphy_rddata_sr_1_BRB3 soc_ddrphy_rddata_sr_1_BRB4.
	Register(s) soc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_2_BRB0 soc_ddrphy_rddata_sr_2_BRB1 soc_ddrphy_rddata_sr_2_BRB2 soc_ddrphy_rddata_sr_2_BRB3 soc_ddrphy_rddata_sr_2_BRB5 soc_ddrphy_rddata_sr_2_BRB6 soc_ddrphy_rddata_sr_2_BRB7 soc_ddrphy_rddata_sr_2_BRB8 soc_ddrphy_rddata_sr_2_BRB9 soc_ddrphy_rddata_sr_2_BRB10 soc_ddrphy_rddata_sr_2_BRB11 soc_ddrphy_rddata_sr_2_BRB12 soc_ddrphy_rddata_sr_2_BRB13 soc_ddrphy_rddata_sr_2_BRB14.
	Register(s) soc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_3_BRB0 soc_ddrphy_rddata_sr_3_BRB1 soc_ddrphy_rddata_sr_3_BRB2 soc_ddrphy_rddata_sr_3_BRB3 soc_ddrphy_rddata_sr_3_BRB4 soc_ddrphy_rddata_sr_3_BRB5 soc_ddrphy_rddata_sr_3_BRB6 soc_ddrphy_rddata_sr_3_BRB7 soc_ddrphy_rddata_sr_3_BRB8 soc_ddrphy_rddata_sr_3_BRB9 soc_ddrphy_rddata_sr_3_BRB10 soc_ddrphy_rddata_sr_3_BRB11 soc_ddrphy_rddata_sr_3_BRB12 soc_ddrphy_rddata_sr_3_BRB13 soc_ddrphy_rddata_sr_3_BRB15 soc_ddrphy_rddata_sr_3_BRB16 soc_ddrphy_rddata_sr_3_BRB17 soc_ddrphy_rddata_sr_3_BRB18 soc_ddrphy_rddata_sr_3_BRB19.
	Register(s) soc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_4_BRB0 soc_ddrphy_rddata_sr_4_BRB1 soc_ddrphy_rddata_sr_4_BRB2 soc_ddrphy_rddata_sr_4_BRB3 soc_ddrphy_rddata_sr_4_BRB4 soc_ddrphy_rddata_sr_4_BRB5 soc_ddrphy_rddata_sr_4_BRB6 soc_ddrphy_rddata_sr_4_BRB7 soc_ddrphy_rddata_sr_4_BRB8 soc_ddrphy_rddata_sr_4_BRB9 soc_ddrphy_rddata_sr_4_BRB10 soc_ddrphy_rddata_sr_4_BRB11 soc_ddrphy_rddata_sr_4_BRB12 soc_ddrphy_rddata_sr_4_BRB13 soc_ddrphy_rddata_sr_4_BRB15 soc_ddrphy_rddata_sr_4_BRB16 soc_ddrphy_rddata_sr_4_BRB17.
	Register(s) soc_ddrphy_record0_cke has(ve) been backward balanced into : soc_ddrphy_record0_cke_BRB0 soc_ddrphy_record0_cke_BRB1.
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB7 vns_new_master_rdata_valid0_BRB8 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14.
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB9 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB5 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5 vns_new_master_rdata_valid3_BRB6 vns_new_master_rdata_valid3_BRB7 vns_new_master_rdata_valid3_BRB8 vns_new_master_rdata_valid3_BRB9 vns_new_master_rdata_valid3_BRB10 vns_new_master_rdata_valid3_BRB11 vns_new_master_rdata_valid3_BRB12 vns_new_master_rdata_valid3_BRB13 vns_new_master_rdata_valid3_BRB14.
	Register(s) vns_new_master_rdata_valid4 has(ve) been backward balanced into : vns_new_master_rdata_valid4_BRB0 vns_new_master_rdata_valid4_BRB1 vns_new_master_rdata_valid4_BRB2 vns_new_master_rdata_valid4_BRB3.
Unit <top> processed.
FlipFlop lm32_cpu/exception_m has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/i_cyc_o has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/icache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop lm32_cpu/load_store_unit/dcache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_1 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_10 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_11 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_12 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_4 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_we has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <soc_ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <vns_new_master_rdata_valid4_BRB0>.
	Found 5-bit shift register for signal <vns_new_master_rdata_valid4_BRB1>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB5>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB6>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB8>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB9>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB3>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB11>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB12>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB13>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB4>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB5>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB10>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB11>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB13>.
	Found 4-bit shift register for signal <vns_new_master_rdata_valid3_BRB14>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB4>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB18>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB19>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2784
 Flip-Flops                                            : 2784
# Shift Registers                                      : 34
 2-bit shift register                                  : 3
 3-bit shift register                                  : 11
 4-bit shift register                                  : 18
 5-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5076
#      GND                         : 1
#      INV                         : 74
#      LUT1                        : 118
#      LUT2                        : 646
#      LUT3                        : 611
#      LUT4                        : 311
#      LUT5                        : 654
#      LUT6                        : 1461
#      MUXCY                       : 600
#      MUXF7                       : 53
#      VCC                         : 1
#      XORCY                       : 546
# FlipFlops/Latches                : 2831
#      FD                          : 93
#      FDE                         : 190
#      FDP                         : 5
#      FDPE                        : 1
#      FDR                         : 667
#      FDRE                        : 1697
#      FDS                         : 51
#      FDSE                        : 121
#      ODDR2                       : 6
# RAMS                             : 188
#      RAM16X1D                    : 104
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 17
#      RAMB8BWER                   : 3
# Shift Registers                  : 34
#      SRLC16E                     : 34
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 71
#      BUFIO2                      : 1
#      IBUF                        : 16
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 35
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2831  out of  11440    24%  
 Number of Slice LUTs:                 4245  out of   5720    74%  
    Number used as Logic:              3875  out of   5720    67%  
    Number used as Memory:              370  out of   1440    25%  
       Number used as RAM:              336
       Number used as SRL:               34

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5256
   Number with an unused Flip Flop:    2425  out of   5256    46%  
   Number with an unused LUT:          1011  out of   5256    19%  
   Number of fully used LUT-FF pairs:  1820  out of   5256    34%  
   Number of unique control sets:       124

IO Utilization: 
 Number of IOs:                          70
 Number of bonded IOBs:                  70  out of    200    35%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               19  out of     32    59%  
    Number using Block RAM only:         19
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 2986  |
clk100                             | PLL_ADV:CLKOUT2        | 74    |
base50_clk                         | BUFG                   | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 34.792ns (Maximum Frequency: 28.742MHz)
   Minimum input arrival time before clock: 4.503ns
   Maximum output required time after clock: 6.697ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 34.792ns (frequency: 28.742MHz)
  Total number of paths / destination ports: 483484 / 9933
-------------------------------------------------------------------------
Delay:               13.917ns (Levels of Logic = 1)
  Source:            lm32_cpu/multiplier/Mmult_n0023 (DSP)
  Destination:       lm32_cpu/multiplier/Mmult_n00232 (DSP)
  Source Clock:      clk100 rising 2.5X
  Destination Clock: clk100 rising 2.5X

  Data Path: lm32_cpu/multiplier/Mmult_n0023 to lm32_cpu/multiplier/Mmult_n00232
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   7.889   1.234  lm32_cpu/multiplier/Mmult_n0023 (lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  lm32_cpu/multiplier/Mmult_n00231 (lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47)
     DSP48A1:PCIN47            1.645          lm32_cpu/multiplier/Mmult_n00232
    ----------------------------------------
    Total                     13.917ns (12.683ns logic, 1.234ns route)
                                       (91.1% logic, 8.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.280ns (frequency: 781.250MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.280ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  FDPE_4 (vns_xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.074          FDPE_5
    ----------------------------------------
    Total                      1.280ns (0.599ns logic, 0.681ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 1456 / 406
-------------------------------------------------------------------------
Offset:              4.503ns (Levels of Logic = 2)
  Source:            user_btn1 (PAD)
  Destination:       soc_waittimer1_count_0 (FF)
  Destination Clock: clk100 rising 2.5X

  Data Path: user_btn1 to soc_waittimer1_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.328   1.334  user_btn1_IBUF (user_btn1_IBUF)
     LUT6:I5->O           20   0.254   1.285  _n5869_inv1 (_n5869_inv)
     FDSE:CE                   0.302          soc_waittimer1_count_0
    ----------------------------------------
    Total                      4.503ns (1.884ns logic, 2.619ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.224ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.790  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.250   0.725  vns_xilinxasyncresetsynchronizerimpl21 (vns_xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.459          FDPE_5
    ----------------------------------------
    Total                      2.224ns (0.709ns logic, 1.515ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 570 / 203
-------------------------------------------------------------------------
Offset:              6.697ns (Levels of Logic = 2)
  Source:            soc_basesoc_sdram_storage_full_0 (FF)
  Destination:       OSERDES2:D4 (PAD)
  Source Clock:      clk100 rising 2.5X

  Data Path: soc_basesoc_sdram_storage_full_0 to OSERDES2:D4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           175   0.525   2.618  soc_basesoc_sdram_storage_full_0 (soc_basesoc_sdram_storage_full_0)
     LUT3:I0->O           64   0.235   2.385  mux120111 (mux12011)
     LUT6:I0->O            1   0.254   0.681  mux12911 (soc_basesoc_sdram_master_p0_wrdata<18>)
    OSERDES2:D4                0.000          OSERDES2_2
    ----------------------------------------
    Total                      6.697ns (1.014ns logic, 5.683ns route)
                                       (15.1% logic, 84.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 120 / 104
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  OSERDES2_15 (soc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.912          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.280|         |         |         |
clk100         |    4.705|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   13.917|         |    2.270|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 40.20 secs
 
--> 


Total memory usage is 459692 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  484 (   0 filtered)
Number of infos    :   59 (   0 filtered)

