DPLL,FUNC_0
DPLL_DVO_2X_MODE,VAR_0
DPLL_FPA01_P1_POST_DIV_SHIFT,VAR_1
DPLL_VCO_ENABLE,VAR_2
DPLL_VGA_MODE_DIS,VAR_3
DRM_DEBUG_KMS,FUNC_1
FP0,FUNC_2
FP1,FUNC_3
HBLANK,FUNC_4
HSYNC,FUNC_5
HTOTAL,FUNC_6
I915_WRITE,FUNC_7
PIPECONF,FUNC_8
PIPECONF_ENABLE,VAR_4
PIPECONF_PROGRESSIVE,VAR_5
PIPESRC,FUNC_9
PLL_P2_DIVIDE_BY_4,VAR_6
PLL_REF_INPUT_DREFCLK,VAR_7
POSTING_READ,FUNC_10
VBLANK,FUNC_11
VSYNC,FUNC_12
VTOTAL,FUNC_13
WARN_ON,FUNC_14
i9xx_calc_dpll_params,FUNC_15
i9xx_dpll_compute_fp,FUNC_16
intel_get_crtc_for_pipe,FUNC_17
intel_wait_for_pipe_scanline_moving,FUNC_18
pipe_name,FUNC_19
udelay,FUNC_20
i830_enable_pipe,FUNC_21
dev_priv,VAR_8
pipe,VAR_9
crtc,VAR_10
clock,VAR_11
dpll,VAR_12
fp,VAR_13
i,VAR_14
