{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574914635563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574914635570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 22:17:15 2019 " "Processing started: Wed Nov 27 22:17:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574914635570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914635570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL_CAM -c VHDL_CAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL_CAM -c VHDL_CAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914635570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574914636161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574914636161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_cam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_cam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_cam-SYN " "Found design unit 1: ram_cam-SYN" {  } { { "RAM_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/RAM_CAM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646278 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_CAM " "Found entity 1: RAM_CAM" {  } { { "RAM_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/RAM_CAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914646278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_cam.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_cam.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_CAM-Behavioral " "Found design unit 1: VHDL_CAM-Behavioral" {  } { { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646281 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_CAM " "Found entity 1: VHDL_CAM" {  } { { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914646281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavioral " "Found design unit 1: debounce-Behavioral" {  } { { "debounce.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646283 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/debounce.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914646283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_capture.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_capture.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_capture-Behavioral " "Found design unit 1: ov7670_capture-Behavioral" {  } { { "ov7670_capture.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/ov7670_capture.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646286 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_capture " "Found entity 1: ov7670_capture" {  } { { "ov7670_capture.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/ov7670_capture.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914646286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_controller-Behavioral " "Found design unit 1: ov7670_controller-Behavioral" {  } { { "ov7670_controller.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/ov7670_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646288 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_controller " "Found entity 1: ov7670_controller" {  } { { "ov7670_controller.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/ov7670_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914646288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_sender-Behavioral " "Found design unit 1: i2c_sender-Behavioral" {  } { { "i2c_sender.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/i2c_sender.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646300 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_sender " "Found entity 1: i2c_sender" {  } { { "i2c_sender.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/i2c_sender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914646300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-Behavioral " "Found design unit 1: vga-Behavioral" {  } { { "vga.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/vga.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646303 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914646303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ov7670_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7670_registers-Behavioral " "Found design unit 1: ov7670_registers-Behavioral" {  } { { "ov7670_registers.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/ov7670_registers.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646310 ""} { "Info" "ISGN_ENTITY_NAME" "1 ov7670_registers " "Found entity 1: ov7670_registers" {  } { { "ov7670_registers.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/ov7670_registers.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914646310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914646310 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VHDL_CAM " "Elaborating entity \"VHDL_CAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574914646501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:btn_debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:btn_debounce\"" {  } { { "VHDL_CAM.vhd" "btn_debounce" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914646510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:Inst_vga " "Elaborating entity \"vga\" for hierarchy \"vga:Inst_vga\"" {  } { { "VHDL_CAM.vhd" "Inst_vga" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914646512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_CAM RAM_CAM:inst_ram " "Elaborating entity \"RAM_CAM\" for hierarchy \"RAM_CAM:inst_ram\"" {  } { { "VHDL_CAM.vhd" "inst_ram" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914646529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_CAM:inst_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\"" {  } { { "RAM_CAM.vhd" "altsyncram_component" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/RAM_CAM.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914646922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\"" {  } { { "RAM_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/RAM_CAM.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914646934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_CAM:inst_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574914646935 ""}  } { { "RAM_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/RAM_CAM.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574914646935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3o3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3o3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3o3 " "Found entity 1: altsyncram_u3o3" {  } { { "db/altsyncram_u3o3.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/db/altsyncram_u3o3.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914647152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914647152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3o3 RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated " "Elaborating entity \"altsyncram_u3o3\" for hierarchy \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "z:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914647152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/db/decode_c7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914647236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914647236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|decode_c7a:decode2 " "Elaborating entity \"decode_c7a\" for hierarchy \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|decode_c7a:decode2\"" {  } { { "db/altsyncram_u3o3.tdf" "decode2" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/db/altsyncram_u3o3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914647236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/db/decode_5j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914647298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914647298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5j9 RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|decode_5j9:rden_decode_b " "Elaborating entity \"decode_5j9\" for hierarchy \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|decode_5j9:rden_decode_b\"" {  } { { "db/altsyncram_u3o3.tdf" "rden_decode_b" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/db/altsyncram_u3o3.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914647298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1b " "Found entity 1: mux_s1b" {  } { { "db/mux_s1b.tdf" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/db/mux_s1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574914647359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914647359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1b RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|mux_s1b:mux3 " "Elaborating entity \"mux_s1b\" for hierarchy \"RAM_CAM:inst_ram\|altsyncram:altsyncram_component\|altsyncram_u3o3:auto_generated\|mux_s1b:mux3\"" {  } { { "db/altsyncram_u3o3.tdf" "mux3" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/db/altsyncram_u3o3.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914647359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_capture ov7670_capture:capture " "Elaborating entity \"ov7670_capture\" for hierarchy \"ov7670_capture:capture\"" {  } { { "VHDL_CAM.vhd" "capture" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914647364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_controller ov7670_controller:controller " "Elaborating entity \"ov7670_controller\" for hierarchy \"ov7670_controller:controller\"" {  } { { "VHDL_CAM.vhd" "controller" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914647366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_sender ov7670_controller:controller\|i2c_sender:Inst_i2c_sender " "Elaborating entity \"i2c_sender\" for hierarchy \"ov7670_controller:controller\|i2c_sender:Inst_i2c_sender\"" {  } { { "ov7670_controller.vhd" "Inst_i2c_sender" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/ov7670_controller.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914647367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670_registers ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers " "Elaborating entity \"ov7670_registers\" for hierarchy \"ov7670_controller:controller\|ov7670_registers:Inst_ov7670_registers\"" {  } { { "ov7670_controller.vhd" "Inst_ov7670_registers" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/ov7670_controller.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914647369 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OV7670_RESET VCC " "Pin \"OV7670_RESET\" is stuck at VCC" {  } { { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574914648237 "|VHDL_CAM|OV7670_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "OV7670_PWDN GND " "Pin \"OV7670_PWDN\" is stuck at GND" {  } { { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574914648237 "|VHDL_CAM|OV7670_PWDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574914648237 "|VHDL_CAM|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574914648237 "|VHDL_CAM|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574914648237 "|VHDL_CAM|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574914648237 "|VHDL_CAM|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574914648237 "|VHDL_CAM|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574914648237 "|VHDL_CAM|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574914648237 "|VHDL_CAM|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574914648237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574914648317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574914649860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574914649860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "479 " "Implemented 479 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574914649969 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574914649969 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574914649969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "411 " "Implemented 411 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574914649969 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574914649969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574914649969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574914649984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 22:17:29 2019 " "Processing ended: Wed Nov 27 22:17:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574914649984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574914649984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574914649984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914649984 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 11 s " "Quartus Prime Flow was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574914650698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574914652005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574914652013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 22:17:31 2019 " "Processing started: Wed Nov 27 22:17:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574914652013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574914652013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VHDL_CAM -c VHDL_CAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VHDL_CAM -c VHDL_CAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574914652013 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574914652186 ""}
{ "Info" "0" "" "Project  = VHDL_CAM" {  } {  } 0 0 "Project  = VHDL_CAM" 0 0 "Fitter" 0 0 1574914652187 ""}
{ "Info" "0" "" "Revision = VHDL_CAM" {  } {  } 0 0 "Revision = VHDL_CAM" 0 0 "Fitter" 0 0 1574914652187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574914652287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574914652288 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VHDL_CAM 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"VHDL_CAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574914652300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574914652347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574914652347 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574914652593 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574914652601 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574914652756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574914652756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574914652756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574914652756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574914652756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574914652756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574914652756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574914652756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574914652756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574914652756 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574914652756 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574914652756 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 1902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574914652761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 1904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574914652761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 1906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574914652761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 1908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574914652761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 1910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574914652761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 1912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574914652761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 1914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574914652761 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 1916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574914652761 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574914652761 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574914652761 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574914652761 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574914652762 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574914652762 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574914652762 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1574914652824 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VHDL_CAM.sdc " "Synopsys Design Constraints File file not found: 'VHDL_CAM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574914653582 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574914653583 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574914653589 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1574914653591 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574914653591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574914653637 ""}  } { { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 1884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574914653637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574914654046 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574914654046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574914654046 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574914654048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574914654049 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574914654050 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574914654050 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574914654051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574914654103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574914654104 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574914654104 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574914654163 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574914654167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574914655728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574914655949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574914655983 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574914658399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574914658399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574914658933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574914660537 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574914660537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574914661631 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574914661631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574914661636 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574914661839 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574914661853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574914662356 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574914662356 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574914663098 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574914663787 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OV7670_SIOD 3.3-V LVTTL AA8 " "Pin OV7670_SIOD uses I/O standard 3.3-V LVTTL at AA8" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OV7670_SIOD } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV7670_SIOD" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL P11 " "Pin clk50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk50 } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OV7670_PCLK 3.3-V LVTTL AA10 " "Pin OV7670_PCLK uses I/O standard 3.3-V LVTTL at AA10" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OV7670_PCLK } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV7670_PCLK" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn 3.3-V LVTTL B8 " "Pin btn uses I/O standard 3.3-V LVTTL at B8" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { btn } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OV7670_VSYNC 3.3-V LVTTL Y8 " "Pin OV7670_VSYNC uses I/O standard 3.3-V LVTTL at Y8" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OV7670_VSYNC } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV7670_VSYNC" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OV7670_HREF 3.3-V LVTTL AA9 " "Pin OV7670_HREF uses I/O standard 3.3-V LVTTL at AA9" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OV7670_HREF } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV7670_HREF" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OV7670_D\[3\] 3.3-V LVTTL AB13 " "Pin OV7670_D\[3\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OV7670_D[3] } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV7670_D\[3\]" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OV7670_D\[4\] 3.3-V LVTTL AB12 " "Pin OV7670_D\[4\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OV7670_D[4] } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV7670_D\[4\]" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OV7670_D\[0\] 3.3-V LVTTL AA14 " "Pin OV7670_D\[0\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OV7670_D[0] } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV7670_D\[0\]" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OV7670_D\[1\] 3.3-V LVTTL W13 " "Pin OV7670_D\[1\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OV7670_D[1] } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV7670_D\[1\]" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OV7670_D\[2\] 3.3-V LVTTL W12 " "Pin OV7670_D\[2\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OV7670_D[2] } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV7670_D\[2\]" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OV7670_D\[5\] 3.3-V LVTTL Y11 " "Pin OV7670_D\[5\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OV7670_D[5] } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV7670_D\[5\]" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OV7670_D\[6\] 3.3-V LVTTL AB11 " "Pin OV7670_D\[6\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OV7670_D[6] } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV7670_D\[6\]" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OV7670_D\[7\] 3.3-V LVTTL W11 " "Pin OV7670_D\[7\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { OV7670_D[7] } } } { "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV7670_D\[7\]" } } } } { "VHDL_CAM.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/VHDL_CAM.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574914664047 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1574914664047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/output_files/VHDL_CAM.fit.smsg " "Generated suppressed messages file Z:/Istanolion/Documents/GitHub/VLSI/VLSI_7/output_files/VHDL_CAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574914664138 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5574 " "Peak virtual memory: 5574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574914664622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 22:17:44 2019 " "Processing ended: Wed Nov 27 22:17:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574914664622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574914664622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574914664622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574914664622 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 16 s " "Quartus Prime Flow was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574914665287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574914666234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574914666241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 22:17:46 2019 " "Processing started: Wed Nov 27 22:17:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574914666241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574914666241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VHDL_CAM -c VHDL_CAM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VHDL_CAM -c VHDL_CAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574914666241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574914666688 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574914668332 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574914668451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574914669351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 22:17:49 2019 " "Processing ended: Wed Nov 27 22:17:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574914669351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574914669351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574914669351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574914669351 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 17 s " "Quartus Prime Flow was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574914669956 ""}
