 
cpldfit:  version H.38                              Xilinx Inc.
                                  No Fit Report
Design Name: processor_4bit                      Date: 11-11-2025,  2:19PM
Device Used: XA2C32A-6-VQ44
Fitting Status: Design Rule Checking Failed

**************************  Errors and Warnings  ***************************

ERROR:Cpld:1063 - Design requires at least 88 macrocells, exceeds device limit
   32.
ERROR:Cpld:1062 - Design contains 178 unique product terms, exceeds device limit
   112.
ERROR:Cpld:1064 - Design rules checking error. Fitting process stopped.
ERROR:Cpld:868 - Cannot fit the design into any of the specified devices with
   the selected implementation options.
*************************  Mapped Resource Summary  **************************

No logic has been mapped.

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
0  /32  (  0%) 0   /112  (  0%) 0   /80   (  0%) 0  /32  (  0%) 0  /33  (  0%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1       0/16      0/40     0/56     0/16    0/1      0/1      0/1      0/1
FB2       0/16      0/40     0/56     0/16    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total     0/32      0/80     0/112    0/32    0/2      0/2      0/2      0/2 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         
Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
                                    |  I                :     0      1
Input         :   13           0    |  I/O              :     0     24
Output        :   10           0    |  GCK/IO           :     0      3
Bidirectional :    0           0    |  GTS/IO           :     0      4
GCK           :    0           0    |  GSR/IO           :     0      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     23           0

End of Mapped Resource Summary
*************************  Summary of UnMapped Logic  ************************

** 10 Outputs **

Signal                   Total Total I/O      User
Name                     Pts   Inps  STD      Assignment
current_state<0>         3     4     LVCMOS18 
current_state<1>         3     3     LVCMOS18 
mem_out<0>               20    25    LVCMOS18 
mem_out<1>               20    25    LVCMOS18 
mem_out<2>               20    25    LVCMOS18 
mem_out<3>               20    25    LVCMOS18 
result<0>                8     8     LVCMOS18 
result<1>                16    12    LVCMOS18 
result<2>                16    12    LVCMOS18 
result<3>                20    12    LVCMOS18 

** 82 Buried Nodes **

Signal                   Total Total User
Name                     Pts   Inps  Assignment
N_PZ_437                 2     3     
N_PZ_441                 2     5     
N_PZ_482                 3     4     
N_PZ_484                 3     4     
addr<0>                  4     5     
addr<1>                  4     5     
addr<2>                  4     5     
addr<3>                  4     5     
alu/alu/adder/fa2/cout1  12    12    
alu_sel<0>               6     7     
alu_sel<1>               6     8     
alu_sel<2>               6     8     
csn                      3     3     
operand<0>               4     5     
operand<1>               4     5     
operand<2>               4     5     
operand<3>               4     5     
ram/memory_0_0           3     9     
ram/memory_0_1           3     9     
ram/memory_0_2           3     9     
ram/memory_0_3           3     9     
ram/memory_10_0          3     9     
ram/memory_10_1          3     9     
ram/memory_10_2          3     9     
ram/memory_10_3          3     9     
ram/memory_11_0          3     9     
ram/memory_11_1          3     9     
ram/memory_11_2          3     9     
ram/memory_11_3          3     9     
ram/memory_12_0          3     9     
ram/memory_12_1          3     9     
ram/memory_12_2          3     9     
ram/memory_12_3          3     9     
ram/memory_13_0          3     9     
ram/memory_13_1          3     9     
ram/memory_13_2          3     9     
ram/memory_13_3          3     9     
ram/memory_14_0          3     9     
ram/memory_14_1          3     9     
ram/memory_14_2          3     9     

Signal                   Total Total User
Name                     Pts   Inps  Assignment
ram/memory_14_3          3     9     
ram/memory_15_0          3     9     
ram/memory_15_1          3     9     
ram/memory_15_2          3     9     
ram/memory_15_3          3     9     
ram/memory_1_0           3     9     
ram/memory_1_1           3     9     
ram/memory_1_2           3     9     
ram/memory_1_3           3     9     
ram/memory_2_0           3     9     
ram/memory_2_1           3     9     
ram/memory_2_2           3     9     
ram/memory_2_3           3     9     
ram/memory_3_0           3     9     
ram/memory_3_1           3     9     
ram/memory_3_2           3     9     
ram/memory_3_3           3     9     
ram/memory_4_0           3     9     
ram/memory_4_1           3     9     
ram/memory_4_2           3     9     
ram/memory_4_3           3     9     
ram/memory_5_0           3     9     
ram/memory_5_1           3     9     
ram/memory_5_2           3     9     
ram/memory_5_3           3     9     
ram/memory_6_0           3     9     
ram/memory_6_1           3     9     
ram/memory_6_2           3     9     
ram/memory_6_3           3     9     
ram/memory_7_0           3     9     
ram/memory_7_1           3     9     
ram/memory_7_2           3     9     
ram/memory_7_3           3     9     
ram/memory_8_0           3     9     
ram/memory_8_1           3     9     
ram/memory_8_2           3     9     
ram/memory_8_3           3     9     
ram/memory_9_0           3     9     
ram/memory_9_1           3     9     
ram/memory_9_2           3     9     

Signal                   Total Total User
Name                     Pts   Inps  Assignment
ram/memory_9_3           3     9     
rwn                      4     5     

** 13 Inputs **

Signal                   I/O      User
Name                     STD      Assignment
clk                      LVCMOS18 
instruction<0>           LVCMOS18 
instruction<1>           LVCMOS18 
instruction<2>           LVCMOS18 
instruction<3>           LVCMOS18 
instruction<4>           LVCMOS18 
instruction<5>           LVCMOS18 
instruction<6>           LVCMOS18 
instruction<7>           LVCMOS18 
instruction<8>           LVCMOS18 
instruction<9>           LVCMOS18 
instruction<10>          LVCMOS18 
reset_n                  LVCMOS18 

*******************************  Equations  ********************************

********** UnMapped Logic **********

** Outputs **

FDCPE_current_state0: FDCPE port map (current_state(0),current_state_D(0),clk,NOT reset_n,'0','1');
current_state_D(0) <= NOT ((current_state(0) AND NOT current_state(1)));

FTCPE_current_state1: FTCPE port map (current_state(1),current_state(0),clk,NOT reset_n,'0','1');

FDCPE_mem_out0: FDCPE port map (mem_out(0),mem_out_D(0),clk,NOT reset_n,'0','1');
mem_out_D(0) <= ((mem_out(0) AND NOT rwn)
	OR (mem_out(0) AND csn)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_15_0)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_14_0)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_13_0)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_12_0)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_11_0)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_10_0)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_9_0)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_8_0)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_7_0)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_6_0)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_5_0)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_4_0)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_3_0)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_2_0)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_1_0)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_0_0));

FDCPE_mem_out1: FDCPE port map (mem_out(1),mem_out_D(1),clk,NOT reset_n,'0','1');
mem_out_D(1) <= ((NOT rwn AND mem_out(1))
	OR (csn AND mem_out(1))
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_15_1)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_14_1)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_13_1)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_12_1)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_11_1)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_10_1)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_9_1)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_8_1)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_7_1)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_6_1)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_5_1)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_4_1)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_3_1)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_2_1)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_1_1)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_0_1));

FDCPE_mem_out2: FDCPE port map (mem_out(2),mem_out_D(2),clk,NOT reset_n,'0','1');
mem_out_D(2) <= ((NOT rwn AND mem_out(2))
	OR (csn AND mem_out(2))
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_15_2)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_14_2)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_13_2)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_12_2)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_11_2)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_10_2)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_9_2)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_8_2)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_7_2)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_6_2)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_5_2)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_4_2)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_3_2)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_2_2)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_1_2)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_0_2));

FDCPE_mem_out3: FDCPE port map (mem_out(3),mem_out_D(3),clk,NOT reset_n,'0','1');
mem_out_D(3) <= ((NOT rwn AND mem_out(3))
	OR (csn AND mem_out(3))
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_15_3)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_14_3)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_13_3)
	OR (rwn AND NOT csn AND addr(3) AND addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_12_3)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_11_3)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_10_3)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_9_3)
	OR (rwn AND NOT csn AND addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_8_3)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_7_3)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_6_3)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_5_3)
	OR (rwn AND NOT csn AND NOT addr(3) AND addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_4_3)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
	addr(0) AND ram/memory_3_3)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND addr(1) AND 
	NOT addr(0) AND ram/memory_2_3)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	addr(0) AND ram/memory_1_3)
	OR (rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND NOT addr(1) AND 
	NOT addr(0) AND ram/memory_0_3));

FDCPE_result0: FDCPE port map (result(0),result_D(0),clk,NOT reset_n,'0','1');
result_D(0) <= mem_out(0)
	XOR ((alu_sel(1) AND alu_sel(2) AND operand(0))
	OR (alu_sel(1) AND NOT operand(0) AND N_PZ_437)
	OR (NOT mem_out(0) AND NOT alu_sel(1) AND operand(0) AND 
	alu_sel(0))
	OR (NOT alu_sel(1) AND operand(0) AND alu_sel(0) AND N_PZ_437)
	OR (mem_out(0) AND NOT alu_sel(1) AND NOT operand(0) AND 
	NOT alu_sel(0) AND NOT N_PZ_437));

FDCPE_result1: FDCPE port map (result(1),result_D(1),clk,NOT reset_n,'0','1');
result_D(1) <= NOT (((alu_sel(1) AND operand(1) AND N_PZ_484)
	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND NOT mem_out(1))
	OR (NOT alu_sel(2) AND NOT mem_out(1) AND N_PZ_482)
	OR (NOT alu_sel(2) AND NOT mem_out(1) AND N_PZ_484)
	OR (NOT N_PZ_437 AND NOT mem_out(1) AND NOT operand(1))
	OR (NOT mem_out(0) AND alu_sel(1) AND NOT alu_sel(2) AND N_PZ_484)
	OR (NOT mem_out(0) AND NOT alu_sel(1) AND NOT operand(1) AND NOT N_PZ_484)
	OR (alu_sel(1) AND alu_sel(2) AND N_PZ_437 AND mem_out(1))
	OR (alu_sel(1) AND alu_sel(2) AND mem_out(1) AND NOT N_PZ_484)
	OR (alu_sel(1) AND NOT alu_sel(2) AND operand(0) AND N_PZ_484)
	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND NOT N_PZ_437 AND NOT operand(1))
	OR (NOT alu_sel(2) AND alu_sel(0) AND N_PZ_482 AND N_PZ_484)
	OR (NOT mem_out(0) AND alu_sel(1) AND NOT alu_sel(2) AND 
	operand(1) AND NOT N_PZ_482)
	OR (NOT mem_out(0) AND NOT alu_sel(1) AND alu_sel(0) AND N_PZ_437 AND 
	N_PZ_482)));

FDCPE_result2: FDCPE port map (result(2),result_D(2),clk,NOT reset_n,'0','1');
result_D(2) <= ((alu_sel(2) AND N_PZ_437 AND NOT mem_out(2))
	OR (alu_sel(0) AND NOT N_PZ_437 AND mem_out(2))
	OR (alu_sel(0) AND NOT N_PZ_437 AND operand(2))
	OR (alu_sel(1) AND NOT N_PZ_437 AND mem_out(2) AND NOT operand(2))
	OR (alu_sel(1) AND NOT N_PZ_437 AND NOT mem_out(2) AND operand(2))
	OR (alu_sel(1) AND N_PZ_484 AND NOT mem_out(2) AND operand(2))
	OR (NOT alu_sel(1) AND alu_sel(0) AND operand(2) AND NOT N_PZ_441)
	OR (NOT alu_sel(1) AND N_PZ_437 AND mem_out(2) AND NOT N_PZ_441)
	OR (NOT alu_sel(1) AND NOT N_PZ_437 AND mem_out(2) AND operand(2))
	OR (alu_sel(1) AND N_PZ_437 AND NOT mem_out(2) AND NOT operand(2) AND 
	alu/alu/adder/fa2/cout1)
	OR (NOT alu_sel(2) AND N_PZ_484 AND mem_out(2) AND NOT operand(2) AND 
	NOT N_PZ_441)
	OR (NOT alu_sel(2) AND mem_out(2) AND operand(2) AND 
	alu/alu/adder/fa2/cout1 AND NOT N_PZ_441)
	OR (alu_sel(0) AND N_PZ_482 AND mem_out(2) AND operand(2) AND 
	N_PZ_441)
	OR (NOT alu_sel(1) AND alu_sel(0) AND N_PZ_437 AND N_PZ_482 AND 
	NOT mem_out(2) AND NOT operand(2)));

FDCPE_result3: FDCPE port map (result(3),result_D(3),clk,NOT reset_n,'0','1');
result_D(3) <= NOT ((NOT mem_out(3) AND NOT operand(3))
	XOR ((N_PZ_437 AND N_PZ_441 AND NOT operand(3))
	OR (alu_sel(1) AND alu_sel(2) AND N_PZ_437 AND NOT operand(3))
	OR (alu_sel(1) AND alu_sel(2) AND mem_out(3) AND 
	operand(3))
	OR (alu_sel(1) AND NOT alu/alu/adder/fa2/cout1 AND 
	mem_out(3) AND operand(3))
	OR (NOT alu_sel(0) AND N_PZ_437 AND N_PZ_441 AND mem_out(3))
	OR (alu_sel(1) AND N_PZ_437 AND NOT mem_out(2) AND 
	alu/alu/adder/fa2/cout1 AND NOT operand(3))
	OR (alu_sel(1) AND N_PZ_437 AND operand(2) AND 
	alu/alu/adder/fa2/cout1 AND NOT operand(3))
	OR (alu_sel(1) AND mem_out(2) AND NOT operand(2) AND 
	mem_out(3) AND operand(3))
	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND NOT N_PZ_437 AND mem_out(3) AND 
	NOT operand(3))
	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND NOT N_PZ_437 AND NOT mem_out(3) AND 
	operand(3))
	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND NOT N_PZ_441 AND NOT mem_out(3) AND 
	operand(3))
	OR (NOT alu_sel(2) AND alu_sel(0) AND N_PZ_441 AND NOT mem_out(3) AND 
	operand(3))
	OR (alu_sel(1) AND NOT alu_sel(2) AND NOT mem_out(2) AND 
	alu/alu/adder/fa2/cout1 AND mem_out(3) AND NOT operand(3))
	OR (alu_sel(1) AND NOT alu_sel(2) AND NOT mem_out(2) AND 
	alu/alu/adder/fa2/cout1 AND NOT mem_out(3) AND operand(3))
	OR (alu_sel(1) AND NOT alu_sel(2) AND operand(2) AND 
	alu/alu/adder/fa2/cout1 AND mem_out(3) AND NOT operand(3))
	OR (NOT alu_sel(1) AND alu_sel(0) AND N_PZ_437 AND NOT N_PZ_441 AND 
	mem_out(3) AND operand(3))
	OR (NOT alu_sel(2) AND mem_out(2) AND operand(2) AND 
	alu/alu/adder/fa2/cout1 AND NOT mem_out(3) AND operand(3))));

** Buried Nodes **


N_PZ_437 <= ((NOT alu_sel(2))
	OR (alu_sel(1) AND alu_sel(0)));


N_PZ_441 <= ((NOT alu_sel(1) AND NOT alu/alu/adder/fa2/cout1)
	OR (NOT alu_sel(1) AND alu_sel(0) AND mem_out(2) AND 
	operand(2)));


N_PZ_482 <= ((mem_out(1) AND operand(1))
	OR (mem_out(0) AND operand(0) AND mem_out(1))
	OR (mem_out(0) AND operand(0) AND operand(1)));


N_PZ_484 <= ((mem_out(1) AND NOT operand(1))
	OR (mem_out(0) AND NOT operand(0) AND mem_out(1))
	OR (mem_out(0) AND NOT operand(0) AND NOT operand(1)));

FDCPE_addr0: FDCPE port map (addr(0),addr_D(0),clk,NOT reset_n,'0','1');
addr_D(0) <= NOT (((current_state(0) AND NOT instruction(4))
	OR (NOT current_state(0) AND NOT addr(0))));

FDCPE_addr1: FDCPE port map (addr(1),addr_D(1),clk,NOT reset_n,'0','1');
addr_D(1) <= NOT (((current_state(0) AND NOT instruction(5))
	OR (NOT current_state(0) AND NOT addr(1))));

FDCPE_addr2: FDCPE port map (addr(2),addr_D(2),clk,NOT reset_n,'0','1');
addr_D(2) <= NOT (((current_state(0) AND NOT instruction(6))
	OR (NOT current_state(0) AND NOT addr(2))));

FDCPE_addr3: FDCPE port map (addr(3),addr_D(3),clk,NOT reset_n,'0','1');
addr_D(3) <= NOT (((current_state(0) AND NOT instruction(7))
	OR (NOT current_state(0) AND NOT addr(3))));


alu/alu/adder/fa2/cout1 <= ((NOT mem_out(0) AND N_PZ_437 AND NOT mem_out(1))
	OR (alu_sel(1) AND alu_sel(2) AND mem_out(2))
	OR (alu_sel(1) AND NOT alu_sel(2) AND NOT N_PZ_484)
	OR (alu_sel(1) AND mem_out(2) AND NOT operand(2))
	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND N_PZ_437)
	OR (NOT alu_sel(1) AND NOT alu_sel(0) AND NOT N_PZ_482)
	OR (NOT alu_sel(1) AND N_PZ_437 AND NOT N_PZ_482)
	OR (NOT alu_sel(1) AND NOT mem_out(1) AND NOT operand(1))
	OR (NOT alu_sel(1) AND mem_out(2) AND operand(2))
	OR (NOT alu_sel(1) AND NOT mem_out(2) AND NOT operand(2))
	OR (NOT mem_out(0) AND NOT alu_sel(1) AND NOT operand(0) AND NOT N_PZ_482)
	OR (alu_sel(1) AND NOT alu_sel(2) AND NOT mem_out(2) AND 
	operand(2)));

FDCPE_alu_sel0: FDCPE port map (alu_sel(0),alu_sel_D(0),clk,NOT reset_n,'0','1');
alu_sel_D(0) <= ((current_state(0) AND alu_sel(0))
	OR (NOT current_state(1) AND alu_sel(0))
	OR (NOT current_state(0) AND current_state(1) AND 
	instruction(8) AND NOT instruction(9))
	OR (NOT current_state(0) AND current_state(1) AND 
	NOT instruction(8) AND instruction(9)));

FDCPE_alu_sel1: FDCPE port map (alu_sel(1),alu_sel_D(1),clk,NOT reset_n,'0','1');
alu_sel_D(1) <= ((current_state(0) AND alu_sel(1))
	OR (NOT current_state(1) AND alu_sel(1))
	OR (NOT current_state(0) AND current_state(1) AND 
	NOT instruction(8) AND instruction(9))
	OR (NOT current_state(0) AND current_state(1) AND 
	instruction(9) AND NOT instruction(10)));

FDCPE_alu_sel2: FDCPE port map (alu_sel(2),alu_sel_D(2),clk,NOT reset_n,'0','1');
alu_sel_D(2) <= (NOT current_state(0) AND current_state(1) AND 
	instruction(10))
	XOR ((current_state(0) AND alu_sel(2))
	OR (NOT current_state(1) AND alu_sel(2))
	OR (NOT current_state(0) AND current_state(1) AND 
	instruction(8) AND instruction(9)));

FDCPE_csn: FDCPE port map (csn,NOT current_state(0),clk,'0',NOT reset_n,'1');

FDCPE_operand0: FDCPE port map (operand(0),instruction(0),clk,NOT reset_n,'0',operand_CE(0));
operand_CE(0) <= (NOT current_state(0) AND current_state(1));

FDCPE_operand1: FDCPE port map (operand(1),instruction(1),clk,NOT reset_n,'0',operand_CE(1));
operand_CE(1) <= (NOT current_state(0) AND current_state(1));

FDCPE_operand2: FDCPE port map (operand(2),instruction(2),clk,NOT reset_n,'0',operand_CE(2));
operand_CE(2) <= (NOT current_state(0) AND current_state(1));

FDCPE_operand3: FDCPE port map (operand(3),instruction(3),clk,NOT reset_n,'0',operand_CE(3));
operand_CE(3) <= (NOT current_state(0) AND current_state(1));

FDCPE_ram/memory_0_0: FDCPE port map (ram/memory_0_0,result(0),clk,'0','0',ram/memory_0_0_CE);
ram/memory_0_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_0_1: FDCPE port map (ram/memory_0_1,result(1),clk,'0','0',ram/memory_0_1_CE);
ram/memory_0_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_0_2: FDCPE port map (ram/memory_0_2,result(2),clk,'0','0',ram/memory_0_2_CE);
ram/memory_0_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_0_3: FDCPE port map (ram/memory_0_3,result(3),clk,'0','0',ram/memory_0_3_CE);
ram/memory_0_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_10_0: FDCPE port map (ram/memory_10_0,result(0),clk,'0','0',ram/memory_10_0_CE);
ram/memory_10_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_10_1: FDCPE port map (ram/memory_10_1,result(1),clk,'0','0',ram/memory_10_1_CE);
ram/memory_10_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_10_2: FDCPE port map (ram/memory_10_2,result(2),clk,'0','0',ram/memory_10_2_CE);
ram/memory_10_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_10_3: FDCPE port map (ram/memory_10_3,result(3),clk,'0','0',ram/memory_10_3_CE);
ram/memory_10_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_11_0: FDCPE port map (ram/memory_11_0,result(0),clk,'0','0',ram/memory_11_0_CE);
ram/memory_11_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_11_1: FDCPE port map (ram/memory_11_1,result(1),clk,'0','0',ram/memory_11_1_CE);
ram/memory_11_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_11_2: FDCPE port map (ram/memory_11_2,result(2),clk,'0','0',ram/memory_11_2_CE);
ram/memory_11_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_11_3: FDCPE port map (ram/memory_11_3,result(3),clk,'0','0',ram/memory_11_3_CE);
ram/memory_11_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_12_0: FDCPE port map (ram/memory_12_0,result(0),clk,'0','0',ram/memory_12_0_CE);
ram/memory_12_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_12_1: FDCPE port map (ram/memory_12_1,result(1),clk,'0','0',ram/memory_12_1_CE);
ram/memory_12_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_12_2: FDCPE port map (ram/memory_12_2,result(2),clk,'0','0',ram/memory_12_2_CE);
ram/memory_12_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_12_3: FDCPE port map (ram/memory_12_3,result(3),clk,'0','0',ram/memory_12_3_CE);
ram/memory_12_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_13_0: FDCPE port map (ram/memory_13_0,result(0),clk,'0','0',ram/memory_13_0_CE);
ram/memory_13_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_13_1: FDCPE port map (ram/memory_13_1,result(1),clk,'0','0',ram/memory_13_1_CE);
ram/memory_13_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_13_2: FDCPE port map (ram/memory_13_2,result(2),clk,'0','0',ram/memory_13_2_CE);
ram/memory_13_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_13_3: FDCPE port map (ram/memory_13_3,result(3),clk,'0','0',ram/memory_13_3_CE);
ram/memory_13_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_14_0: FDCPE port map (ram/memory_14_0,result(0),clk,'0','0',ram/memory_14_0_CE);
ram/memory_14_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_14_1: FDCPE port map (ram/memory_14_1,result(1),clk,'0','0',ram/memory_14_1_CE);
ram/memory_14_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_14_2: FDCPE port map (ram/memory_14_2,result(2),clk,'0','0',ram/memory_14_2_CE);
ram/memory_14_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_14_3: FDCPE port map (ram/memory_14_3,result(3),clk,'0','0',ram/memory_14_3_CE);
ram/memory_14_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_15_0: FDCPE port map (ram/memory_15_0,result(0),clk,'0','0',ram/memory_15_0_CE);
ram/memory_15_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_15_1: FDCPE port map (ram/memory_15_1,result(1),clk,'0','0',ram/memory_15_1_CE);
ram/memory_15_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_15_2: FDCPE port map (ram/memory_15_2,result(2),clk,'0','0',ram/memory_15_2_CE);
ram/memory_15_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_15_3: FDCPE port map (ram/memory_15_3,result(3),clk,'0','0',ram/memory_15_3_CE);
ram/memory_15_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_1_0: FDCPE port map (ram/memory_1_0,result(0),clk,'0','0',ram/memory_1_0_CE);
ram/memory_1_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_1_1: FDCPE port map (ram/memory_1_1,result(1),clk,'0','0',ram/memory_1_1_CE);
ram/memory_1_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_1_2: FDCPE port map (ram/memory_1_2,result(2),clk,'0','0',ram/memory_1_2_CE);
ram/memory_1_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_1_3: FDCPE port map (ram/memory_1_3,result(3),clk,'0','0',ram/memory_1_3_CE);
ram/memory_1_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_2_0: FDCPE port map (ram/memory_2_0,result(0),clk,'0','0',ram/memory_2_0_CE);
ram/memory_2_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_2_1: FDCPE port map (ram/memory_2_1,result(1),clk,'0','0',ram/memory_2_1_CE);
ram/memory_2_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_2_2: FDCPE port map (ram/memory_2_2,result(2),clk,'0','0',ram/memory_2_2_CE);
ram/memory_2_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_2_3: FDCPE port map (ram/memory_2_3,result(3),clk,'0','0',ram/memory_2_3_CE);
ram/memory_2_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_3_0: FDCPE port map (ram/memory_3_0,result(0),clk,'0','0',ram/memory_3_0_CE);
ram/memory_3_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_3_1: FDCPE port map (ram/memory_3_1,result(1),clk,'0','0',ram/memory_3_1_CE);
ram/memory_3_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_3_2: FDCPE port map (ram/memory_3_2,result(2),clk,'0','0',ram/memory_3_2_CE);
ram/memory_3_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_3_3: FDCPE port map (ram/memory_3_3,result(3),clk,'0','0',ram/memory_3_3_CE);
ram/memory_3_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND NOT addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_4_0: FDCPE port map (ram/memory_4_0,result(0),clk,'0','0',ram/memory_4_0_CE);
ram/memory_4_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_4_1: FDCPE port map (ram/memory_4_1,result(1),clk,'0','0',ram/memory_4_1_CE);
ram/memory_4_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_4_2: FDCPE port map (ram/memory_4_2,result(2),clk,'0','0',ram/memory_4_2_CE);
ram/memory_4_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_4_3: FDCPE port map (ram/memory_4_3,result(3),clk,'0','0',ram/memory_4_3_CE);
ram/memory_4_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_5_0: FDCPE port map (ram/memory_5_0,result(0),clk,'0','0',ram/memory_5_0_CE);
ram/memory_5_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_5_1: FDCPE port map (ram/memory_5_1,result(1),clk,'0','0',ram/memory_5_1_CE);
ram/memory_5_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_5_2: FDCPE port map (ram/memory_5_2,result(2),clk,'0','0',ram/memory_5_2_CE);
ram/memory_5_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_5_3: FDCPE port map (ram/memory_5_3,result(3),clk,'0','0',ram/memory_5_3_CE);
ram/memory_5_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_6_0: FDCPE port map (ram/memory_6_0,result(0),clk,'0','0',ram/memory_6_0_CE);
ram/memory_6_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_6_1: FDCPE port map (ram/memory_6_1,result(1),clk,'0','0',ram/memory_6_1_CE);
ram/memory_6_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_6_2: FDCPE port map (ram/memory_6_2,result(2),clk,'0','0',ram/memory_6_2_CE);
ram/memory_6_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_6_3: FDCPE port map (ram/memory_6_3,result(3),clk,'0','0',ram/memory_6_3_CE);
ram/memory_6_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	addr(1) AND NOT addr(0));

FDCPE_ram/memory_7_0: FDCPE port map (ram/memory_7_0,result(0),clk,'0','0',ram/memory_7_0_CE);
ram/memory_7_0_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_7_1: FDCPE port map (ram/memory_7_1,result(1),clk,'0','0',ram/memory_7_1_CE);
ram/memory_7_1_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_7_2: FDCPE port map (ram/memory_7_2,result(2),clk,'0','0',ram/memory_7_2_CE);
ram/memory_7_2_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_7_3: FDCPE port map (ram/memory_7_3,result(3),clk,'0','0',ram/memory_7_3_CE);
ram/memory_7_3_CE <= (reset_n AND NOT rwn AND NOT csn AND NOT addr(3) AND addr(2) AND 
	addr(1) AND addr(0));

FDCPE_ram/memory_8_0: FDCPE port map (ram/memory_8_0,result(0),clk,'0','0',ram/memory_8_0_CE);
ram/memory_8_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_8_1: FDCPE port map (ram/memory_8_1,result(1),clk,'0','0',ram/memory_8_1_CE);
ram/memory_8_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_8_2: FDCPE port map (ram/memory_8_2,result(2),clk,'0','0',ram/memory_8_2_CE);
ram/memory_8_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_8_3: FDCPE port map (ram/memory_8_3,result(3),clk,'0','0',ram/memory_8_3_CE);
ram/memory_8_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND NOT addr(0));

FDCPE_ram/memory_9_0: FDCPE port map (ram/memory_9_0,result(0),clk,'0','0',ram/memory_9_0_CE);
ram/memory_9_0_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_9_1: FDCPE port map (ram/memory_9_1,result(1),clk,'0','0',ram/memory_9_1_CE);
ram/memory_9_1_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_9_2: FDCPE port map (ram/memory_9_2,result(2),clk,'0','0',ram/memory_9_2_CE);
ram/memory_9_2_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_ram/memory_9_3: FDCPE port map (ram/memory_9_3,result(3),clk,'0','0',ram/memory_9_3_CE);
ram/memory_9_3_CE <= (reset_n AND NOT rwn AND NOT csn AND addr(3) AND NOT addr(2) AND 
	NOT addr(1) AND addr(0));

FDCPE_rwn: FDCPE port map (rwn,rwn_D,clk,'0',NOT reset_n,'1');
rwn_D <= NOT (((current_state(0) AND current_state(1))
	OR (current_state(1) AND NOT rwn)));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa2c32a-6-VQ44
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : GROUND
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : FLOAT
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 36
