# Reading pref.tcl
# do Lab_04_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Users/lucca/Projetos 3 semestre/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab04/Lab4_1/Lab_04.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:10 on Mar 19,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab04/Lab4_1/Lab_04.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lab_04
# -- Compiling architecture soma of Lab_04
# End time: 13:27:10 on Mar 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab04/Lab4_1/Lab_04.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:11 on Mar 19,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab04/Lab4_1/Lab_04.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Lab_04
# -- Compiling architecture soma of Lab_04
# End time: 13:27:11 on Mar 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab04/Lab4_1/Lab_04_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:27:11 on Mar 19,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/lucca/Projetos 3 semestre/projetos_Quartus/Lab04/Lab4_1/Lab_04_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lab04_tb
# -- Compiling architecture tb of lab04_tb
# -- Loading entity Lab_04
# End time: 13:27:11 on Mar 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  lab04_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" lab04_tb 
# Start time: 13:27:11 on Mar 19,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.lab04_tb(tb)
# Loading work.lab_04(soma)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 13:27:23 on Mar 19,2025, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
