  
BLOG_GitHub_Logic2FPGA_20250725.txt  
  https://github.com/kwankunghkg/EECS-semiconductors/blob/main/IC/Verilog/Logic2FPGA.md  
  
  
----------------------------------------  
  
#### updated  
last : 2025-07-26_08:54(UTC+8)  
prev : 2025-07-25_09:37(UTC+8)  
  
----------------------------------------  
  
## Logic Gate {not, and, or, xor}  
  
  
----------------------------------------  
  
## Schematic Capture / Drawing  
  
  
----------------------------------------  
  
## Logic Simulation {Gate Level}  
  
  
----------------------------------------  
  
## Adder {Half, Full}  
  
  
----------------------------------------  
  
## Decoder / Multiplexer  
  
  
----------------------------------------  
  
## Latch / FlipFlop  
  
  
----------------------------------------  
  
## RTL / Verilog Syntax / Writing Style  
  
  
----------------------------------------  
  
## Logic Simulation {HDL Level}  
  
  
----------------------------------------  
  
## iVerilog gtkWave  
  
  
----------------------------------------  
  
## HDL Synthesis / Logic Viewer  
  
  
----------------------------------------  
  
## Logic {Combinational, Sequential}  
  
  
----------------------------------------  
  
## Counter {Up, Down}  
  
  
----------------------------------------  
  
## State Machine  
  
  
----------------------------------------  
  
## Circuit {Sync, Async}  
  
  
----------------------------------------  
  
## Clock Tree  
  
  
----------------------------------------  
  
## Static Timing Analysis  
  
  
----------------------------------------  
  
## Generate FPGA Bit Stream  
  
  
----------------------------------------  
  
## FPGA Debug  
  
  
----------------------------------------  
  
  
  
----------------------------------------  
  
  
  
----------------------------------------  
  
  
  
----------------------------------------  
End of File.  
