adapter driver ch347
ch347 vid_pid 0x1a86 0x55dd 
#Keep atleast 10x ratio between core clock and tck clock as design as async hand over logic at each half cycle stage
adapter speed 1000

