TIM1:
  CR2:
    MMS2:
      "Reset": [0b0000, "Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO2). If the reset is generated by the trigger input (slave mode controller configured in reset mode), the signal on TRGO2 is delayed compared to the actual reset"]
      Enable: [0b0001, "Enable - the Counter Enable signal CNT_EN is used as trigger output (TRGO2). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic AND between the CEN control bit and the trigger input when configured in Gated mode. When the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO2, except if the Master/Slave mode is selected (see the MSM bit description in TIMx_SMCR register)"]
      Update: [0b0010, "Update - the update event is selected as trigger output (TRGO2). For instance, a master timer can then be used as a prescaler for a slave timer"]
      ComparePulse: [0b0011, "Compare pulse - the trigger output sends a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or compare match occurs (TRGO2)"]
      CompareOC1: [0b0100, "Compare - OC1REFC signal is used as trigger output (TRGO2)"]
      CompareOC2: [0b0101, "Compare - OC2REFC signal is used as trigger output (TRGO2)"]
      CompareOC3: [0b0110, "Compare - OC3REFC signal is used as trigger output (TRGO2)"]
      CompareOC4: [0b0111, "Compare - OC4REFC signal is used as trigger output (TRGO2)"]
      CompareOC5: [0b1000, "Compare - OC5REFC signal is used as trigger output (TRGO2)"]
      CompareOC6: [0b1001, "Compare - OC6REFC signal is used as trigger output (TRGO2)"]
      PulseOC4: [0b1010, "Compare Pulse - OC4REFC rising or falling edges generate pulses on TRGO2"]
      PulseOC6: [0b1011, "Compare Pulse - OC6REFC rising or falling edges generate pulses on TRGO2"]
      RisingOC4_6: [0b1100, "Compare Pulse - OC4REFC or OC6REFC rising edges generate pulses on TRGO2"]
      RisingOC4_FallingOC6: [0b1101, "Compare Pulse - OC4REFC rising or OC6REFC falling edges generate pulses on TRGO2"]
      RisingOC5_6: [0b1110, "Compare Pulse - OC5REFC or OC6REFC rising edges generate pulses on TRGO2"]
      RisingOC5_FallingOC6: [0b1111, "Compare Pulse - OC5REFC rising or OC6REFC falling edges generate pulses on TRGO2"]
    OIS?N:
      Disabled: [0, "OCxN=0 after a dead-time when MOE=0"]
      Enabled: [1, "OCxN=1 after a dead-time when MOE=0"]
    OIS?:
      Disabled: [0, "OCx=0 (after a dead-time if OCx(N) is implemented) when MOE=0"]
      Enabled: [1, "OCx=1 (after a dead-time if OCx(N) is implemented) when MOE=0"]
    CCUS:
      Bit: [0, "When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit only"]
      BitOrEdge: [1, "When capture/compare control bits are preloaded (CCPC=1), they are updated by setting the COMG bit or when an rising edge occurs on TRGI"]
    CCPC:
      NotPreloaded: [0, "CCxE, CCxNE and OCxM bits are not preloaded"]
      Preloaded: [1, "CCxE, CCxNE and OCxM bits are preloaded"]

  DIER:
    TDE:
      Disabled: [0, "Trigger DMA request disabled"]
      Enabled: [1, "Trigger DMA request enabled"]
    COMDE:
      Disabled: [0, "COM DMA request disabled"]
      Enabled: [1, "COM DMA request enabled"]
    BIE:
      Disabled: [0, "Break interrupt disabled"]
      Enabled: [1, "Break interrupt enabled"]
    COMIE:
      Disabled: [0, "COM interrupt disabled"]
      Enabled: [1, "COM interrupt enabled"]

  SR:
    SBIF:
      _read:
        NoTrigger: [0, "No break event occurred"]
        Trigger: [1, "An active level has been detected on the system break input. An interrupt is generated if BIE=1 in the TIMx_DIER register"]
      _write:
        Clear: [0, "Clear flag"]
    B2IF:
      _read:
        NoTrigger: [0, "No break event occurred"]
        Trigger: [1, "An active level has been detected on the break 2 input. An interrupt is generated if BIE=1 in the TIMx_DIER register"]
      _write:
        Clear: [0, "Clear flag"]
    BIF:
      _read:
        NoTrigger: [0, "No break event occurred"]
        Trigger: [1, "An active level has been detected on the break input. An interrupt is generated if BIE=1 in the TIMx_DIER register"]
      _write:
        Clear: [0, "Clear flag"]

  EGR:
    _modify:
      COM:
        name: COMG
    B2G:
      _write:
        Trigger: [1, "A break 2 event is generated. MOE bit is cleared and B2IF flag is set. Related interrupt can occur if enabled"]
    BG:
      _write:
        Trigger: [1, "A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled"]
    COMG:
      _write:
        Trigger: [1, "When CCPC bit is set, it allows CCxE, CCxNE and OCxM bits to be updated"]

  AF1:
    BKCMP2P:
      NotInverted: [0, 'Input polarity not inverted']
      Inverted: [1, 'Input polarity inverted']
    BKCMP1P:
      NotInverted: [0, 'Input polarity not inverted']
      Inverted: [1, 'Input polarity inverted']
    BKINP:
      NotInverted: [0, 'Input polarity not inverted']
      Inverted: [1, 'Input polarity inverted']
    BKCMP2E:
      Disabled: [0, "COMP2 input disabled"]
      Enabled: [1, "COMP2 input enabled"]
    BKCMP1E:
      Disabled: [0, "COMP1 input disabled"]
      Enabled: [1, "COMP1 input enabled"]
    BKINE:
      Disabled: [0, "BKIN input disabled"]
      Enabled: [1, "BKIN input enabled"]

  AF2:
    BK2CMP2P:
      NotInverted: [0, 'Input polarity not inverted']
      Inverted: [1, 'Input polarity inverted']
    BK2CMP1P:
      NotInverted: [0, 'Input polarity not inverted']
      Inverted: [1, 'Input polarity inverted']
    BK2INP:
      NotInverted: [0, 'Input polarity not inverted']
      Inverted: [1, 'Input polarity inverted']
    BK2CMP2E:
      Disabled: [0, "COMP2 input disabled"]
      Enabled: [1, "COMP2 input enabled"]
    BK2CMP1E:
      Disabled: [0, "COMP1 input disabled"]
      Enabled: [1, "COMP1 input enabled"]
    BK2INE:
      Disabled: [0, "BKIN input disabled"]
      Enabled: [1, "BKIN input enabled"]

  BDTR:
    _modify:
      DT:
        name: DTG
    BK2BID:
      Input: [0, "Break input BRK2 in input mode"]
      Bidirectional: [1, "Break input BRK2 in bidirectional mode"]
    BKBID:
      Input: [0, "Break input BRK in input mode"]
      Bidirectional: [1, "Break input BRK in bidirectional mode"]
    BK2DSRM:
      Armed: [0, "Break input BRK2 is armed"]
      Disarmed: [1, "Break input BRK2 is disarmed"]
    BKDSRM:
      Armed: [0, "Break input BRK is armed"]
      Disarmed: [1, "Break input BRK is disarmed"]
    BK2P:
      Low: [0, "Break input BRK2 is active low"]
      High: [1, "Break input BRK2 is active high"]
    BK2E:
      Disabled: [0, "Break function disabled"]
      Enabled: [1, "Break function enabled"]
    BK2F:
      NoFilter: [0, "No filter, sampling is done at fDTS"]
      FCK_INT_N2: [1, "fSAMPLING=fCK_INT, N=2"]
      FCK_INT_N4: [2, "fSAMPLING=fCK_INT, N=4"]
      FCK_INT_N8: [3, "fSAMPLING=fCK_INT, N=8"]
      FDTS_Div2_N6: [4, "fSAMPLING=fDTS/2, N=6"]
      FDTS_Div2_N8: [5, "fSAMPLING=fDTS/2, N=8"]
      FDTS_Div4_N6: [6, "fSAMPLING=fDTS/4, N=6"]
      FDTS_Div4_N8: [7, "fSAMPLING=fDTS/4, N=8"]
      FDTS_Div8_N6: [8, "fSAMPLING=fDTS/8, N=6"]
      FDTS_Div8_N8: [9, "fSAMPLING=fDTS/8, N=8"]
      FDTS_Div16_N5: [10, "fSAMPLING=fDTS/16, N=5"]
      FDTS_Div16_N6: [11, "fSAMPLING=fDTS/16, N=6"]
      FDTS_Div16_N8: [12, "fSAMPLING=fDTS/16, N=8"]
      FDTS_Div32_N5: [13, "fSAMPLING=fDTS/32, N=5"]
      FDTS_Div32_N6: [14, "fSAMPLING=fDTS/32, N=6"]
      FDTS_Div32_N8: [15, "fSAMPLING=fDTS/32, N=8"]
    BKF:
      NoFilter: [0, "No filter, sampling is done at fDTS"]
      FCK_INT_N2: [1, "fSAMPLING=fCK_INT, N=2"]
      FCK_INT_N4: [2, "fSAMPLING=fCK_INT, N=4"]
      FCK_INT_N8: [3, "fSAMPLING=fCK_INT, N=8"]
      FDTS_Div2_N6: [4, "fSAMPLING=fDTS/2, N=6"]
      FDTS_Div2_N8: [5, "fSAMPLING=fDTS/2, N=8"]
      FDTS_Div4_N6: [6, "fSAMPLING=fDTS/4, N=6"]
      FDTS_Div4_N8: [7, "fSAMPLING=fDTS/4, N=8"]
      FDTS_Div8_N6: [8, "fSAMPLING=fDTS/8, N=6"]
      FDTS_Div8_N8: [9, "fSAMPLING=fDTS/8, N=8"]
      FDTS_Div16_N5: [10, "fSAMPLING=fDTS/16, N=5"]
      FDTS_Div16_N6: [11, "fSAMPLING=fDTS/16, N=6"]
      FDTS_Div16_N8: [12, "fSAMPLING=fDTS/16, N=8"]
      FDTS_Div32_N5: [13, "fSAMPLING=fDTS/32, N=5"]
      FDTS_Div32_N6: [14, "fSAMPLING=fDTS/32, N=6"]
      FDTS_Div32_N8: [15, "fSAMPLING=fDTS/32, N=8"]
    MOE:
      Disabled: [0, "In response to a break 2 event OC and OCN outputs are disabled - In response to a break event or if MOE is written to 0 OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit"]
      Enabled: [1, "OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx_CCER register)"]
    AOE:
      Disabled: [0, "MOE can be set only by software"]
      Enabled: [1, "MOE can be set by software or automatically at the next update event (if none of the break inputs BRK and BRK2 is active)"]
    BKP:
      ActiveLow: [0, "Break input BRK is active low"]
      ActiveHigh: [1, "Break input BRK is active high"]
    BKE:
      Disabled: [0, "Break function disabled"]
      Enabled: [1, "Break function enabled"]
    OSSR:
      Disabled: [0, "OC/OCN outputs are disabled when inactive"]
      Enabled: [1, "OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1"]
    OSSI:
      Disabled: [0, "OC/OCN outputs are disabled when inactive"]
      Enabled: [1, "OC/OCN outputs are first forced with their inactive level then forced to their idle level after the deadtime"]
    LOCK:
      "Off": [0, "No write protection"]
      Level1: [1, "Level 1 write protection"]
      Level2: [2, "Level 2 write protection"]
      Level3: [3, "Level 3 write protection"]
    DTG: [0, 0xFF]

  CCMR3_Output:
    OC?PE:
      Disabled: [0, "Preload register on CCRx disabled. New values written to CCRx are taken into account immediately"]
      Enabled: [1, "Preload register on CCRx enabled. Preload value is loaded into active register on each update event"]
    OC?CE:
      Disabled: [0, "OCxRef is not affected by the ocref_clr_int signal"]
      Enabled: [1, "OCxRef is cleared as soon as a High level is detected on ocref_clr_int signal"]
    OC?FE:
      Disabled: [0, "Fast output disabled"]
      Enabled: [1, "Fast output enabled"]

  CCER:
    "CC?NE":
      Disabled: [0, "Complementary output disabled"]
      Enabled: [1, "Complementary output enabled"]

  CNT:
    CNT: [0, 65535]
  ARR:
    ARR: [0, 65535]
  RCR:
    REP: [0, 65535]
  CCR1:
    CCR1: [0, 65535]
  CCR2:
    CCR2: [0, 65535]
  CCR3:
    CCR3: [0, 65535]
  CCR4:
    CCR4: [0, 65535]
  CCR5:
    GC5C3:
      Disabled: [0, "No effect of OC5REF on OC3REFC"]
      Enabled: [1, "OC3REFC is the logical AND of OC3REFC and OC5REF"]
    GC5C2:
      Disabled: [0, "No effect of OC5REF on OC2REFC"]
      Enabled: [1, "OC2REFC is the logical AND of OC2REFC and OC5REF"]
    GC5C1:
      Disabled: [0, "No effect of OC5REF on OC1REFC"]
      Enabled: [1, "OC1REFC is the logical AND of OC1REFC and OC5REF"]
    CCR5: [0, 65535]
  CCR6:
    CCR6: [0, 65535]
  DMAR:
    DMAB: [0, 0xFFFF]
  OR1:
    TI1_RMP:
      IO: [0, 'TIM1 input capture 1 is connected to I/O']
      COMP1: [1, 'TIM1 input capture 1 is connected to COMP1 output']
    TIM1_ETR_ADC1_RMP:
      Select: [0, 'TIM1_ETR is not connected to ADC AWDx (must be selected when the ETR comes from the ETR input pin)']
      ADC_AWD1: [1, 'TIM1_ETR is connected to ADC AWD1']
      ADC_AWD2: [2, 'TIM1_ETR is connected to ADC AWD2']
      ADC_AWD3: [3, 'TIM1_ETR is connected to ADC AWD3']
