Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Jan 10 15:39:09 2024
| Host         : afonso-Modern-14-B10MW running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           238         
TIMING-18  Warning   Missing input or output delay   8           
TIMING-20  Warning   Non-clocked latch               5           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: cpu/ctrl_unit/state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.670     -633.576                    270                  400        0.118        0.000                      0                  400        2.000        0.000                       0                   164  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -4.670     -633.576                    270                  400        0.118        0.000                      0                  400        2.000        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          270  Failing Endpoints,  Worst Slack       -4.670ns,  Total Violation     -633.576ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.670ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/Program_Counter/PClow_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk fall@2.500ns - clk rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 4.642ns (64.441%)  route 2.562ns (35.559%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 7.431 - 2.500 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.708     5.377    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=16, routed)          0.751     8.582    cpu/data_path/Instruction_Register/doutb_0[0]
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.124     8.706 r  cpu/data_path/Instruction_Register/PC0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.706    cpu/data_path/Program_Counter/PChigh_reg[3]_0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.250 r  cpu/data_path/Program_Counter/PC0_carry/O[2]
                         net (fo=4, routed)           0.425     9.675    cpu/data_path/Instruction_Register/p_0_in1_in[1]
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.301     9.976 r  cpu/data_path/Instruction_Register/i__carry_i_2/O
                         net (fo=2, routed)           0.314    10.290    cpu/data_path/Instruction_Register/DI[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124    10.414 r  cpu/data_path/Instruction_Register/i__carry_i_6/O
                         net (fo=1, routed)           0.000    10.414    cpu/data_path/Program_Counter/PClow_reg[3]_1[1]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.815 r  cpu/data_path/Program_Counter/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.815    cpu/data_path/Program_Counter/_inferred__1/i__carry_n_1
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.054 r  cpu/data_path/Program_Counter/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.416    11.470    cpu/ctrl_unit/PClow__0[5]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.302    11.772 r  cpu/ctrl_unit/PClow[6]_i_2/O
                         net (fo=1, routed)           0.655    12.428    cpu/ctrl_unit/PClow[6]_i_2_n_1
    SLICE_X0Y20          LUT3 (Prop_lut3_I2_O)        0.153    12.581 r  cpu/ctrl_unit/PClow[6]_i_1/O
                         net (fo=1, routed)           0.000    12.581    cpu/data_path/Program_Counter/PClow_reg[7]_1[5]
    SLICE_X0Y20          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.539     7.431    cpu/data_path/Program_Counter/CLK
    SLICE_X0Y20          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.391     7.823    
                         clock uncertainty           -0.035     7.787    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.123     7.910    cpu/data_path/Program_Counter/PClow_reg[6]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                 -4.670    

Slack (VIOLATED) :        -4.635ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/Program_Counter/PClow_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk fall@2.500ns - clk rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 4.719ns (65.838%)  route 2.449ns (34.162%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 7.430 - 2.500 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.708     5.377    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=16, routed)          0.751     8.582    cpu/data_path/Instruction_Register/doutb_0[0]
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.124     8.706 r  cpu/data_path/Instruction_Register/PC0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.706    cpu/data_path/Program_Counter/PChigh_reg[3]_0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.250 r  cpu/data_path/Program_Counter/PC0_carry/O[2]
                         net (fo=4, routed)           0.425     9.675    cpu/data_path/Instruction_Register/p_0_in1_in[1]
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.301     9.976 r  cpu/data_path/Instruction_Register/i__carry_i_2/O
                         net (fo=2, routed)           0.314    10.290    cpu/data_path/Instruction_Register/DI[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124    10.414 r  cpu/data_path/Instruction_Register/i__carry_i_6/O
                         net (fo=1, routed)           0.000    10.414    cpu/data_path/Program_Counter/PClow_reg[3]_1[1]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.815 r  cpu/data_path/Program_Counter/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.815    cpu/data_path/Program_Counter/_inferred__1/i__carry_n_1
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.128 r  cpu/data_path/Program_Counter/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.306    11.434    cpu/ctrl_unit/PClow__0[6]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.306    11.740 r  cpu/ctrl_unit/PClow[7]_i_3/O
                         net (fo=1, routed)           0.653    12.393    cpu/ctrl_unit/PClow[7]_i_3_n_1
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.152    12.545 r  cpu/ctrl_unit/PClow[7]_i_1/O
                         net (fo=1, routed)           0.000    12.545    cpu/data_path/Program_Counter/PClow_reg[7]_1[6]
    SLICE_X0Y21          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.538     7.430    cpu/data_path/Program_Counter/CLK
    SLICE_X0Y21          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.391     7.822    
                         clock uncertainty           -0.035     7.786    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.123     7.909    cpu/data_path/Program_Counter/PClow_reg[7]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                         -12.545    
  -------------------------------------------------------------------
                         slack                                 -4.635    

Slack (VIOLATED) :        -4.589ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/Program_Counter/PClow_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk fall@2.500ns - clk rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 4.709ns (66.470%)  route 2.375ns (33.530%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 7.430 - 2.500 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.708     5.377    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=16, routed)          0.751     8.582    cpu/data_path/Instruction_Register/doutb_0[0]
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.124     8.706 r  cpu/data_path/Instruction_Register/PC0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.706    cpu/data_path/Program_Counter/PChigh_reg[3]_0[0]
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.250 r  cpu/data_path/Program_Counter/PC0_carry/O[2]
                         net (fo=4, routed)           0.425     9.675    cpu/data_path/Instruction_Register/p_0_in1_in[1]
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.301     9.976 r  cpu/data_path/Instruction_Register/i__carry_i_2/O
                         net (fo=2, routed)           0.314    10.290    cpu/data_path/Instruction_Register/DI[1]
    SLICE_X2Y20          LUT5 (Prop_lut5_I0_O)        0.124    10.414 r  cpu/data_path/Instruction_Register/i__carry_i_6/O
                         net (fo=1, routed)           0.000    10.414    cpu/data_path/Program_Counter/PClow_reg[3]_1[1]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.815 r  cpu/data_path/Program_Counter/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.815    cpu/data_path/Program_Counter/_inferred__1/i__carry_n_1
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.149 r  cpu/data_path/Program_Counter/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.449    11.598    cpu/ctrl_unit/PClow__0[4]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.303    11.901 r  cpu/ctrl_unit/PClow[5]_i_2/O
                         net (fo=1, routed)           0.436    12.338    cpu/ctrl_unit/PClow[5]_i_2_n_1
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.124    12.462 r  cpu/ctrl_unit/PClow[5]_i_1/O
                         net (fo=1, routed)           0.000    12.462    cpu/data_path/Program_Counter/PClow_reg[7]_1[4]
    SLICE_X0Y21          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.538     7.430    cpu/data_path/Program_Counter/CLK
    SLICE_X0Y21          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.391     7.822    
                         clock uncertainty           -0.035     7.786    
    SLICE_X0Y21          FDRE (Setup_fdre_C_D)        0.086     7.872    cpu/data_path/Program_Counter/PClow_reg[5]
  -------------------------------------------------------------------
                         required time                          7.872    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                 -4.589    

Slack (VIOLATED) :        -4.272ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 4.848ns (57.422%)  route 3.595ns (42.578%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 9.929 - 5.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.708     5.377    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.831 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.840     8.671    cpu/data_path/register_bank/regfile/doutb_0[1]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.795 r  cpu/data_path/register_bank/regfile/Z_reg_i_74/O
                         net (fo=1, routed)           0.000     8.795    cpu/data_path/register_bank/regfile/Z_reg_i_74_n_1
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  cpu/data_path/register_bank/regfile/Z_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.328    cpu/data_path/register_bank/regfile/Z_reg_i_37_n_1
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  cpu/data_path/register_bank/regfile/RegFile_i_i_288/CO[3]
                         net (fo=1, routed)           0.000     9.445    cpu/data_path/register_bank/regfile/RegFile_i_i_288_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  cpu/data_path/register_bank/regfile/RegFile_i_i_270/CO[3]
                         net (fo=1, routed)           0.000     9.562    cpu/data_path/register_bank/regfile/RegFile_i_i_270_n_1
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.679 r  cpu/data_path/register_bank/regfile/RegFile_i_i_263/CO[3]
                         net (fo=1, routed)           0.009     9.688    cpu/data_path/register_bank/regfile/RegFile_i_i_263_n_1
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.003 r  cpu/data_path/register_bank/regfile/RegFile_i_i_250/O[3]
                         net (fo=2, routed)           0.941    10.943    cpu/data_path/register_bank/regfile/RegFile_i_i_250_n_5
    SLICE_X9Y20          LUT6 (Prop_lut6_I0_O)        0.307    11.250 r  cpu/data_path/register_bank/regfile/RegFile_i_i_246/O
                         net (fo=1, routed)           0.402    11.653    cpu/ctrl_unit/RegFile_i_i_65_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    11.777 r  cpu/ctrl_unit/RegFile_i_i_132/O
                         net (fo=1, routed)           0.000    11.777    cpu/ctrl_unit/RegFile_i_i_132_n_1
    SLICE_X9Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    11.994 r  cpu/ctrl_unit/RegFile_i_i_65/O
                         net (fo=2, routed)           0.306    12.299    cpu/data_path/Instruction_Register/memoryAf_i_i_26[14]
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.299    12.598 r  cpu/data_path/Instruction_Register/RegFile_i_i_13/O
                         net (fo=3, routed)           0.435    13.033    cpu/ctrl_unit/axi_bram_ctrl_0_bram[3]
    SLICE_X7Y20          LUT4 (Prop_lut4_I2_O)        0.124    13.157 r  cpu/ctrl_unit/memoryAf_i_i_26/O
                         net (fo=1, routed)           0.663    13.820    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3]
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.537     9.929    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.391    10.320    
                         clock uncertainty           -0.035    10.285    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737     9.548    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                 -4.272    

Slack (VIOLATED) :        -4.218ns  (required time - arrival time)
  Source:                 cpu/data_path/Instruction_Register/IR_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        5.880ns  (logic 2.388ns (40.613%)  route 3.492ns (59.387%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 9.929 - 5.000 ) 
    Source Clock Delay      (SCD):    5.386ns = ( 7.886 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     3.992 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     6.068    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.169 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.717     7.886    cpu/data_path/Instruction_Register/CLK
    SLICE_X5Y21          FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.459     8.345 r  cpu/data_path/Instruction_Register/IR_reg[1]/Q
                         net (fo=19, routed)          0.654     8.998    cpu/data_path/Instruction_Register/Q[1]
    SLICE_X7Y21          LUT2 (Prop_lut2_I0_O)        0.124     9.122 r  cpu/data_path/Instruction_Register/Z_reg_i_78/O
                         net (fo=1, routed)           0.000     9.122    cpu/data_path/register_bank/regfile/Z_reg_i_13_0[1]
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.672 r  cpu/data_path/register_bank/regfile/Z_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.672    cpu/data_path/register_bank/regfile/Z_reg_i_38_n_1
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.786 r  cpu/data_path/register_bank/regfile/RegFile_i_i_285/CO[3]
                         net (fo=1, routed)           0.000     9.786    cpu/data_path/register_bank/regfile/RegFile_i_i_285_n_1
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.900 r  cpu/data_path/register_bank/regfile/RegFile_i_i_274/CO[3]
                         net (fo=1, routed)           0.000     9.900    cpu/data_path/register_bank/regfile/RegFile_i_i_274_n_1
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.014 r  cpu/data_path/register_bank/regfile/RegFile_i_i_257/CO[3]
                         net (fo=1, routed)           0.009    10.023    cpu/data_path/register_bank/regfile/RegFile_i_i_257_n_1
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.262 r  cpu/data_path/register_bank/regfile/RegFile_i_i_244/O[2]
                         net (fo=1, routed)           0.614    10.877    cpu/data_path/register_bank/regfile/RegFile_i_i_244_n_6
    SLICE_X9Y25          LUT5 (Prop_lut5_I1_O)        0.302    11.179 r  cpu/data_path/register_bank/regfile/RegFile_i_i_133/O
                         net (fo=1, routed)           0.575    11.754    cpu/data_path/register_bank/regfile/RegFile_i_i_133_n_1
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.124    11.878 r  cpu/data_path/register_bank/regfile/RegFile_i_i_67/O
                         net (fo=2, routed)           0.636    12.513    cpu/data_path/Instruction_Register/result[2]
    SLICE_X8Y20          LUT5 (Prop_lut5_I0_O)        0.124    12.637 r  cpu/data_path/Instruction_Register/RegFile_i_i_14/O
                         net (fo=3, routed)           0.321    12.958    cpu/ctrl_unit/axi_bram_ctrl_0_bram[2]
    SLICE_X7Y20          LUT4 (Prop_lut4_I2_O)        0.124    13.082 r  cpu/ctrl_unit/memoryAf_i_i_27/O
                         net (fo=1, routed)           0.683    13.766    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2]
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.537     9.929    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.391    10.320    
                         clock uncertainty           -0.035    10.285    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.737     9.548    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                 -4.218    

Slack (VIOLATED) :        -4.207ns  (required time - arrival time)
  Source:                 cpu/data_path/Instruction_Register/IR_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        5.925ns  (logic 1.595ns (26.919%)  route 4.330ns (73.081%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 9.929 - 5.000 ) 
    Source Clock Delay      (SCD):    5.330ns = ( 7.830 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     3.992 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     6.068    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.169 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.661     7.830    cpu/data_path/Instruction_Register/CLK
    SLICE_X15Y26         FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y26         FDRE (Prop_fdre_C_Q)         0.459     8.289 r  cpu/data_path/Instruction_Register/IR_reg[29]/Q
                         net (fo=11, routed)          0.730     9.018    cpu/data_path/Instruction_Register/Q[24]
    SLICE_X14Y26         LUT5 (Prop_lut5_I1_O)        0.124     9.142 r  cpu/data_path/Instruction_Register/N_reg_i_22/O
                         net (fo=8, routed)           0.621     9.763    cpu/ctrl_unit/RegFile_i_i_119
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.887 r  cpu/ctrl_unit/N_reg_i_11/O
                         net (fo=45, routed)          1.018    10.905    cpu/data_path/register_bank/regfile/RegFile_i_i_55_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I5_O)        0.124    11.029 r  cpu/data_path/register_bank/regfile/RegFile_i_i_233/O
                         net (fo=1, routed)           0.543    11.571    cpu/data_path/register_bank/regfile/RegFile_i_i_233_n_1
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124    11.695 r  cpu/data_path/register_bank/regfile/RegFile_i_i_126/O
                         net (fo=1, routed)           0.000    11.695    cpu/data_path/register_bank/regfile/RegFile_i_i_126_n_1
    SLICE_X9Y28          MUXF7 (Prop_muxf7_I1_O)      0.217    11.912 r  cpu/data_path/register_bank/regfile/RegFile_i_i_59/O
                         net (fo=2, routed)           0.315    12.227    cpu/data_path/Instruction_Register/memoryAf_i_i_21[3]
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.299    12.526 r  cpu/data_path/Instruction_Register/RegFile_i_i_10/O
                         net (fo=3, routed)           0.508    13.034    cpu/ctrl_unit/axi_bram_ctrl_0_bram[6]
    SLICE_X9Y26          LUT4 (Prop_lut4_I2_O)        0.124    13.158 r  cpu/ctrl_unit/memoryAf_i_i_23/O
                         net (fo=1, routed)           0.597    13.755    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[6]
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.537     9.929    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.391    10.320    
                         clock uncertainty           -0.035    10.285    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737     9.548    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                         -13.755    
  -------------------------------------------------------------------
                         slack                                 -4.207    

Slack (VIOLATED) :        -4.207ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 4.725ns (56.381%)  route 3.656ns (43.619%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.708     5.377    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.831 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.887     8.718    cpu/data_path/register_bank/regfile/doutb_0[1]
    SLICE_X8Y21          LUT2 (Prop_lut2_I0_O)        0.124     8.842 r  cpu/data_path/register_bank/regfile/Z_reg_i_49/O
                         net (fo=1, routed)           0.000     8.842    cpu/data_path/register_bank/regfile/Z_reg_i_49_n_1
    SLICE_X8Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.375 r  cpu/data_path/register_bank/regfile/Z_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.375    cpu/data_path/register_bank/regfile/Z_reg_i_17_n_1
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.492 r  cpu/data_path/register_bank/regfile/RegFile_i_i_286/CO[3]
                         net (fo=1, routed)           0.000     9.492    cpu/data_path/register_bank/regfile/RegFile_i_i_286_n_1
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.609 r  cpu/data_path/register_bank/regfile/RegFile_i_i_273/CO[3]
                         net (fo=1, routed)           0.000     9.609    cpu/data_path/register_bank/regfile/RegFile_i_i_273_n_1
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.726 r  cpu/data_path/register_bank/regfile/RegFile_i_i_256/CO[3]
                         net (fo=1, routed)           0.009     9.735    cpu/data_path/register_bank/regfile/RegFile_i_i_256_n_1
    SLICE_X8Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.852 r  cpu/data_path/register_bank/regfile/RegFile_i_i_243/CO[3]
                         net (fo=1, routed)           0.000     9.852    cpu/data_path/register_bank/regfile/RegFile_i_i_243_n_1
    SLICE_X8Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.969 r  cpu/data_path/register_bank/regfile/Z_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.969    cpu/data_path/register_bank/regfile/Z_reg_i_24_n_1
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  cpu/data_path/register_bank/regfile/Z_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.086    cpu/data_path/register_bank/regfile/Z_reg_i_10_n_1
    SLICE_X8Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.325 r  cpu/data_path/register_bank/regfile/N_reg_i_8/O[2]
                         net (fo=1, routed)           1.090    11.415    cpu/data_path/register_bank/regfile/N_reg_i_8_n_6
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.301    11.716 r  cpu/data_path/register_bank/regfile/RegFile_i_i_101/O
                         net (fo=1, routed)           0.575    12.291    cpu/data_path/register_bank/regfile/RegFile_i_i_101_n_1
    SLICE_X7Y31          LUT3 (Prop_lut3_I0_O)        0.124    12.415 r  cpu/data_path/register_bank/regfile/RegFile_i_i_42/O
                         net (fo=2, routed)           0.318    12.733    cpu/data_path/Instruction_Register/result[9]
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.124    12.857 r  cpu/data_path/Instruction_Register/RegFile_i_i_2/O
                         net (fo=3, routed)           0.317    13.174    cpu/ctrl_unit/axi_bram_ctrl_0_bram[14]
    SLICE_X8Y30          LUT4 (Prop_lut4_I2_O)        0.124    13.298 r  cpu/ctrl_unit/memoryAf_i_i_15/O
                         net (fo=1, routed)           0.460    13.758    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.540     9.932    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.391    10.323    
                         clock uncertainty           -0.035    10.288    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[10])
                                                     -0.737     9.551    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                         -13.758    
  -------------------------------------------------------------------
                         slack                                 -4.207    

Slack (VIOLATED) :        -4.168ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 4.931ns (59.113%)  route 3.411ns (40.887%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.708     5.377    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.831 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.840     8.671    cpu/data_path/register_bank/regfile/doutb_0[1]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.795 r  cpu/data_path/register_bank/regfile/Z_reg_i_74/O
                         net (fo=1, routed)           0.000     8.795    cpu/data_path/register_bank/regfile/Z_reg_i_74_n_1
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  cpu/data_path/register_bank/regfile/Z_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.328    cpu/data_path/register_bank/regfile/Z_reg_i_37_n_1
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  cpu/data_path/register_bank/regfile/RegFile_i_i_288/CO[3]
                         net (fo=1, routed)           0.000     9.445    cpu/data_path/register_bank/regfile/RegFile_i_i_288_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  cpu/data_path/register_bank/regfile/RegFile_i_i_270/CO[3]
                         net (fo=1, routed)           0.000     9.562    cpu/data_path/register_bank/regfile/RegFile_i_i_270_n_1
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.679 r  cpu/data_path/register_bank/regfile/RegFile_i_i_263/CO[3]
                         net (fo=1, routed)           0.009     9.688    cpu/data_path/register_bank/regfile/RegFile_i_i_263_n_1
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.805 r  cpu/data_path/register_bank/regfile/RegFile_i_i_250/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/data_path/register_bank/regfile/RegFile_i_i_250_n_1
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.922 r  cpu/data_path/register_bank/regfile/RegFile_i_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.922    cpu/data_path/register_bank/regfile/RegFile_i_i_229_n_1
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.039 r  cpu/data_path/register_bank/regfile/Z_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.039    cpu/data_path/register_bank/regfile/Z_reg_i_22_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.354 r  cpu/data_path/register_bank/regfile/N_reg_i_17/O[3]
                         net (fo=2, routed)           0.508    10.862    cpu/data_path/register_bank/regfile/N_reg_i_17_n_5
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.307    11.169 f  cpu/data_path/register_bank/regfile/N_reg_i_12/O
                         net (fo=1, routed)           0.442    11.611    cpu/ctrl_unit/N_reg_i_1
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.735 r  cpu/ctrl_unit/N_reg_i_5/O
                         net (fo=1, routed)           0.554    12.289    cpu/data_path/register_bank/regfile/RegFile_i_i_1_1
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    12.413 r  cpu/data_path/register_bank/regfile/N_reg_i_1/O
                         net (fo=4, routed)           0.427    12.840    cpu/data_path/Instruction_Register/result[10]
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.124    12.964 r  cpu/data_path/Instruction_Register/RegFile_i_i_1/O
                         net (fo=3, routed)           0.166    13.130    cpu/data_path/Instruction_Register/dina_0[31]
    SLICE_X9Y29          LUT4 (Prop_lut4_I0_O)        0.124    13.254 r  cpu/data_path/Instruction_Register/memoryAf_i_i_14/O
                         net (fo=1, routed)           0.465    13.719    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[7]
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.540     9.932    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.391    10.323    
                         clock uncertainty           -0.035    10.288    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.737     9.551    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                         -13.719    
  -------------------------------------------------------------------
                         slack                                 -4.168    

Slack (VIOLATED) :        -4.139ns  (required time - arrival time)
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.313ns  (logic 5.086ns (61.182%)  route 3.227ns (38.818%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.708     5.377    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.831 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.840     8.671    cpu/data_path/register_bank/regfile/doutb_0[1]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.795 r  cpu/data_path/register_bank/regfile/Z_reg_i_74/O
                         net (fo=1, routed)           0.000     8.795    cpu/data_path/register_bank/regfile/Z_reg_i_74_n_1
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  cpu/data_path/register_bank/regfile/Z_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.328    cpu/data_path/register_bank/regfile/Z_reg_i_37_n_1
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  cpu/data_path/register_bank/regfile/RegFile_i_i_288/CO[3]
                         net (fo=1, routed)           0.000     9.445    cpu/data_path/register_bank/regfile/RegFile_i_i_288_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  cpu/data_path/register_bank/regfile/RegFile_i_i_270/CO[3]
                         net (fo=1, routed)           0.000     9.562    cpu/data_path/register_bank/regfile/RegFile_i_i_270_n_1
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.679 r  cpu/data_path/register_bank/regfile/RegFile_i_i_263/CO[3]
                         net (fo=1, routed)           0.009     9.688    cpu/data_path/register_bank/regfile/RegFile_i_i_263_n_1
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.805 r  cpu/data_path/register_bank/regfile/RegFile_i_i_250/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/data_path/register_bank/regfile/RegFile_i_i_250_n_1
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.922 r  cpu/data_path/register_bank/regfile/RegFile_i_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.922    cpu/data_path/register_bank/regfile/RegFile_i_i_229_n_1
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.039 r  cpu/data_path/register_bank/regfile/Z_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.039    cpu/data_path/register_bank/regfile/Z_reg_i_22_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.258 r  cpu/data_path/register_bank/regfile/N_reg_i_17/O[0]
                         net (fo=2, routed)           0.662    10.920    cpu/data_path/register_bank/regfile/N_reg_i_17_n_8
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.295    11.215 r  cpu/data_path/register_bank/regfile/RegFile_i_i_217/O
                         net (fo=1, routed)           0.417    11.632    cpu/data_path/register_bank/regfile/RegFile_i_i_217_n_1
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.756 r  cpu/data_path/register_bank/regfile/RegFile_i_i_110/O
                         net (fo=1, routed)           0.000    11.756    cpu/data_path/register_bank/regfile/RegFile_i_i_110_n_1
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I1_O)      0.214    11.970 r  cpu/data_path/register_bank/regfile/RegFile_i_i_48/O
                         net (fo=2, routed)           0.316    12.286    cpu/data_path/Instruction_Register/result[7]
    SLICE_X12Y27         LUT5 (Prop_lut5_I0_O)        0.297    12.583 r  cpu/data_path/Instruction_Register/RegFile_i_i_4/O
                         net (fo=3, routed)           0.335    12.918    cpu/ctrl_unit/axi_bram_ctrl_0_bram[12]
    SLICE_X12Y25         LUT4 (Prop_lut4_I2_O)        0.124    13.042 r  cpu/ctrl_unit/memoryAf_i_i_17/O
                         net (fo=1, routed)           0.649    13.690    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.540     9.932    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.391    10.323    
                         clock uncertainty           -0.035    10.288    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.737     9.551    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                         -13.690    
  -------------------------------------------------------------------
                         slack                                 -4.139    

Slack (VIOLATED) :        -4.116ns  (required time - arrival time)
  Source:                 cpu/data_path/Instruction_Register/IR_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk fall@2.500ns)
  Data Path Delay:        5.827ns  (logic 2.873ns (49.305%)  route 2.954ns (50.695%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 9.932 - 5.000 ) 
    Source Clock Delay      (SCD):    5.340ns = ( 7.840 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     3.992 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     6.068    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.169 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.671     7.840    cpu/data_path/Instruction_Register/CLK
    SLICE_X6Y20          FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.524     8.364 r  cpu/data_path/Instruction_Register/IR_reg[0]/Q
                         net (fo=15, routed)          0.459     8.822    cpu/data_path/register_bank/regfile/Q[0]
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.124     8.946 r  cpu/data_path/register_bank/regfile/Z_reg_i_71/O
                         net (fo=1, routed)           0.000     8.946    cpu/data_path/register_bank/regfile/Z_reg_i_71_n_1
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.478 r  cpu/data_path/register_bank/regfile/Z_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.478    cpu/data_path/register_bank/regfile/Z_reg_i_36_n_1
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.592 r  cpu/data_path/register_bank/regfile/RegFile_i_i_287/CO[3]
                         net (fo=1, routed)           0.000     9.592    cpu/data_path/register_bank/regfile/RegFile_i_i_287_n_1
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.706 r  cpu/data_path/register_bank/regfile/RegFile_i_i_275/CO[3]
                         net (fo=1, routed)           0.000     9.706    cpu/data_path/register_bank/regfile/RegFile_i_i_275_n_1
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.820 r  cpu/data_path/register_bank/regfile/RegFile_i_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.820    cpu/data_path/register_bank/regfile/RegFile_i_i_262_n_1
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.934 r  cpu/data_path/register_bank/regfile/RegFile_i_i_249/CO[3]
                         net (fo=1, routed)           0.009     9.943    cpu/data_path/register_bank/regfile/RegFile_i_i_249_n_1
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.057 r  cpu/data_path/register_bank/regfile/RegFile_i_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.057    cpu/data_path/register_bank/regfile/RegFile_i_i_228_n_1
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  cpu/data_path/register_bank/regfile/Z_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.171    cpu/data_path/register_bank/regfile/Z_reg_i_21_n_1
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.505 r  cpu/data_path/register_bank/regfile/N_reg_i_15/O[1]
                         net (fo=1, routed)           0.797    11.303    cpu/ctrl_unit/RegFile_i_i_46[0]
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.303    11.606 r  cpu/ctrl_unit/RegFile_i_i_105/O
                         net (fo=1, routed)           0.453    12.059    cpu/data_path/register_bank/regfile/RegFile_i_i_3
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.124    12.183 r  cpu/data_path/register_bank/regfile/RegFile_i_i_46/O
                         net (fo=2, routed)           0.320    12.503    cpu/data_path/Instruction_Register/result[8]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124    12.627 r  cpu/data_path/Instruction_Register/RegFile_i_i_3/O
                         net (fo=3, routed)           0.318    12.945    cpu/ctrl_unit/axi_bram_ctrl_0_bram[13]
    SLICE_X9Y31          LUT4 (Prop_lut4_I2_O)        0.124    13.069 r  cpu/ctrl_unit/memoryAf_i_i_16/O
                         net (fo=1, routed)           0.598    13.667    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     8.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.540     9.932    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.391    10.323    
                         clock uncertainty           -0.035    10.288    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[9])
                                                     -0.737     9.551    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                 -4.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 spi_slave/CDC/cdc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spi_slave/data_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.554     1.466    spi_slave/CDC/CLK
    SLICE_X22Y19         FDCE                                         r  spi_slave/CDC/cdc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  spi_slave/CDC/cdc_reg[1]/Q
                         net (fo=10, routed)          0.253     1.860    spi_slave/clear
    SLICE_X20Y16         FDRE                                         r  spi_slave/data_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.825     1.984    spi_slave/CLK
    SLICE_X20Y16         FDRE                                         r  spi_slave/data_counter_reg[3]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X20Y16         FDRE (Hold_fdre_C_R)         0.009     1.742    spi_slave/data_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 spi_slave/CDC/cdc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spi_slave/data_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.554     1.466    spi_slave/CDC/CLK
    SLICE_X22Y19         FDCE                                         r  spi_slave/CDC/cdc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  spi_slave/CDC/cdc_reg[1]/Q
                         net (fo=10, routed)          0.253     1.860    spi_slave/clear
    SLICE_X20Y16         FDRE                                         r  spi_slave/data_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.825     1.984    spi_slave/CLK
    SLICE_X20Y16         FDRE                                         r  spi_slave/data_counter_reg[4]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X20Y16         FDRE (Hold_fdre_C_R)         0.009     1.742    spi_slave/data_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 spi_slave/CDC/cdc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spi_slave/data_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.554     1.466    spi_slave/CDC/CLK
    SLICE_X22Y19         FDCE                                         r  spi_slave/CDC/cdc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  spi_slave/CDC/cdc_reg[1]/Q
                         net (fo=10, routed)          0.253     1.860    spi_slave/clear
    SLICE_X20Y16         FDRE                                         r  spi_slave/data_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.825     1.984    spi_slave/CLK
    SLICE_X20Y16         FDRE                                         r  spi_slave/data_counter_reg[5]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X20Y16         FDRE (Hold_fdre_C_R)         0.009     1.742    spi_slave/data_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 spi_slave/data_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spi_slave/data_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.190ns (65.786%)  route 0.099ns (34.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.560     1.472    spi_slave/CLK
    SLICE_X18Y16         FDRE                                         r  spi_slave/data_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  spi_slave/data_counter_reg[6]/Q
                         net (fo=5, routed)           0.099     1.712    spi_slave/data_counter_reg[6]
    SLICE_X19Y16         LUT5 (Prop_lut5_I2_O)        0.049     1.761 r  spi_slave/data_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.761    spi_slave/p_0_in[9]
    SLICE_X19Y16         FDRE                                         r  spi_slave/data_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.826     1.985    spi_slave/CLK
    SLICE_X19Y16         FDRE                                         r  spi_slave/data_counter_reg[9]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X19Y16         FDRE (Hold_fdre_C_D)         0.107     1.592    spi_slave/data_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 spi_slave/data_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spi_slave/data_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.560     1.472    spi_slave/CLK
    SLICE_X18Y16         FDRE                                         r  spi_slave/data_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  spi_slave/data_counter_reg[6]/Q
                         net (fo=5, routed)           0.099     1.712    spi_slave/data_counter_reg[6]
    SLICE_X19Y16         LUT4 (Prop_lut4_I2_O)        0.045     1.757 r  spi_slave/data_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.757    spi_slave/p_0_in[8]
    SLICE_X19Y16         FDRE                                         r  spi_slave/data_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.826     1.985    spi_slave/CLK
    SLICE_X19Y16         FDRE                                         r  spi_slave/data_counter_reg[8]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X19Y16         FDRE (Hold_fdre_C_D)         0.092     1.577    spi_slave/data_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Button_debounce/debounce_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Button_debounce/debounce_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.558     1.470    Button_debounce/CLK
    SLICE_X21Y35         FDRE                                         r  Button_debounce/debounce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Button_debounce/debounce_counter_reg[11]/Q
                         net (fo=4, routed)           0.117     1.729    Button_debounce/debounce_counter_reg_n_1_[11]
    SLICE_X21Y35         LUT5 (Prop_lut5_I3_O)        0.045     1.774 r  Button_debounce/debounce_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.774    Button_debounce/debounce_counter[11]_i_1_n_1
    SLICE_X21Y35         FDRE                                         r  Button_debounce/debounce_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.827     1.986    Button_debounce/CLK
    SLICE_X21Y35         FDRE                                         r  Button_debounce/debounce_counter_reg[11]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.091     1.561    Button_debounce/debounce_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 cpu/ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/ctrl_unit/state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.868%)  route 0.135ns (42.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.555     1.467    cpu/ctrl_unit/CLK
    SLICE_X14Y27         FDRE                                         r  cpu/ctrl_unit/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  cpu/ctrl_unit/state_reg[2]/Q
                         net (fo=48, routed)          0.135     1.744    cpu/ctrl_unit/state[2]
    SLICE_X15Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.789 r  cpu/ctrl_unit/state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.789    cpu/ctrl_unit/next_state[4]
    SLICE_X15Y27         FDSE                                         r  cpu/ctrl_unit/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.820     1.979    cpu/ctrl_unit/CLK
    SLICE_X15Y27         FDSE                                         r  cpu/ctrl_unit/state_reg[4]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X15Y27         FDSE (Hold_fdse_C_D)         0.091     1.571    cpu/ctrl_unit/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 spi_slave/CDC/cdc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spi_slave/data_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.172%)  route 0.326ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.554     1.466    spi_slave/CDC/CLK
    SLICE_X22Y19         FDCE                                         r  spi_slave/CDC/cdc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  spi_slave/CDC/cdc_reg[1]/Q
                         net (fo=10, routed)          0.326     1.934    spi_slave/clear
    SLICE_X19Y16         FDRE                                         r  spi_slave/data_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.826     1.985    spi_slave/CLK
    SLICE_X19Y16         FDRE                                         r  spi_slave/data_counter_reg[0]/C
                         clock pessimism             -0.252     1.734    
    SLICE_X19Y16         FDRE (Hold_fdre_C_R)        -0.018     1.716    spi_slave/data_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 spi_slave/CDC/cdc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spi_slave/data_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.172%)  route 0.326ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.554     1.466    spi_slave/CDC/CLK
    SLICE_X22Y19         FDCE                                         r  spi_slave/CDC/cdc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  spi_slave/CDC/cdc_reg[1]/Q
                         net (fo=10, routed)          0.326     1.934    spi_slave/clear
    SLICE_X19Y16         FDRE                                         r  spi_slave/data_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.826     1.985    spi_slave/CLK
    SLICE_X19Y16         FDRE                                         r  spi_slave/data_counter_reg[1]/C
                         clock pessimism             -0.252     1.734    
    SLICE_X19Y16         FDRE (Hold_fdre_C_R)        -0.018     1.716    spi_slave/data_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 spi_slave/CDC/cdc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            spi_slave/data_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.172%)  route 0.326ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.554     1.466    spi_slave/CDC/CLK
    SLICE_X22Y19         FDCE                                         r  spi_slave/CDC/cdc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y19         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  spi_slave/CDC/cdc_reg[1]/Q
                         net (fo=10, routed)          0.326     1.934    spi_slave/clear
    SLICE_X19Y16         FDRE                                         r  spi_slave/data_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.826     1.985    spi_slave/CLK
    SLICE_X19Y16         FDRE                                         r  spi_slave/data_counter_reg[2]/C
                         clock pessimism             -0.252     1.734    
    SLICE_X19Y16         FDRE (Hold_fdre_C_R)        -0.018     1.716    spi_slave/data_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y8     cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y8     cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y9     cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y9     cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y11    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y11    memoryAf_wrapper/memoryAf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y6     memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y6     memoryAf_wrapper/memoryAf_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X16Y29    Button_debounce/button_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y29    Button_debounce/button_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y29    Button_debounce/button_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y32    Button_debounce/button_pressed_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y32    Button_debounce/button_pressed_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y33    Button_debounce/counter_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y33    Button_debounce/counter_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y33    Button_debounce/debounce_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y33    Button_debounce/debounce_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y31    Button_debounce/debounce_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y31    Button_debounce/debounce_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y29    Button_debounce/button_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X16Y29    Button_debounce/button_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y32    Button_debounce/button_pressed_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y32    Button_debounce/button_pressed_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y33    Button_debounce/counter_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y33    Button_debounce/counter_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y33    Button_debounce/debounce_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X17Y33    Button_debounce/debounce_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y31    Button_debounce/debounce_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y31    Button_debounce/debounce_counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/data_path/Instruction_Register/IR_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/Z_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.811ns  (logic 2.997ns (34.015%)  route 5.814ns (65.985%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     3.992 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     6.068    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.169 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.671     7.840    cpu/data_path/Instruction_Register/CLK
    SLICE_X6Y20          FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.524     8.364 r  cpu/data_path/Instruction_Register/IR_reg[0]/Q
                         net (fo=15, routed)          0.459     8.822    cpu/data_path/register_bank/regfile/Q[0]
    SLICE_X5Y20          LUT2 (Prop_lut2_I1_O)        0.124     8.946 r  cpu/data_path/register_bank/regfile/Z_reg_i_71/O
                         net (fo=1, routed)           0.000     8.946    cpu/data_path/register_bank/regfile/Z_reg_i_71_n_1
    SLICE_X5Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.478 r  cpu/data_path/register_bank/regfile/Z_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.478    cpu/data_path/register_bank/regfile/Z_reg_i_36_n_1
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.592 r  cpu/data_path/register_bank/regfile/RegFile_i_i_287/CO[3]
                         net (fo=1, routed)           0.000     9.592    cpu/data_path/register_bank/regfile/RegFile_i_i_287_n_1
    SLICE_X5Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.706 r  cpu/data_path/register_bank/regfile/RegFile_i_i_275/CO[3]
                         net (fo=1, routed)           0.000     9.706    cpu/data_path/register_bank/regfile/RegFile_i_i_275_n_1
    SLICE_X5Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.820 r  cpu/data_path/register_bank/regfile/RegFile_i_i_262/CO[3]
                         net (fo=1, routed)           0.000     9.820    cpu/data_path/register_bank/regfile/RegFile_i_i_262_n_1
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.934 r  cpu/data_path/register_bank/regfile/RegFile_i_i_249/CO[3]
                         net (fo=1, routed)           0.009     9.943    cpu/data_path/register_bank/regfile/RegFile_i_i_249_n_1
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.057 r  cpu/data_path/register_bank/regfile/RegFile_i_i_228/CO[3]
                         net (fo=1, routed)           0.000    10.057    cpu/data_path/register_bank/regfile/RegFile_i_i_228_n_1
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.171 r  cpu/data_path/register_bank/regfile/Z_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.171    cpu/data_path/register_bank/regfile/Z_reg_i_21_n_1
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.505 f  cpu/data_path/register_bank/regfile/N_reg_i_15/O[1]
                         net (fo=1, routed)           0.797    11.303    cpu/ctrl_unit/RegFile_i_i_46[0]
    SLICE_X6Y31          LUT5 (Prop_lut5_I1_O)        0.303    11.606 f  cpu/ctrl_unit/RegFile_i_i_105/O
                         net (fo=1, routed)           0.453    12.059    cpu/data_path/register_bank/regfile/RegFile_i_i_3
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.124    12.183 f  cpu/data_path/register_bank/regfile/RegFile_i_i_46/O
                         net (fo=2, routed)           1.014    13.196    cpu/data_path/register_bank/regfile/result[8]
    SLICE_X11Y26         LUT4 (Prop_lut4_I1_O)        0.124    13.320 f  cpu/data_path/register_bank/regfile/Z_reg_i_20/O
                         net (fo=1, routed)           1.113    14.433    cpu/data_path/register_bank/regfile/Z_reg_i_20_n_1
    SLICE_X10Y29         LUT5 (Prop_lut5_I4_O)        0.124    14.557 f  cpu/data_path/register_bank/regfile/Z_reg_i_8/O
                         net (fo=1, routed)           1.203    15.760    cpu/data_path/register_bank/regfile/Z_reg_i_8_n_1
    SLICE_X13Y25         LUT6 (Prop_lut6_I5_O)        0.124    15.884 r  cpu/data_path/register_bank/regfile/Z_reg_i_1/O
                         net (fo=1, routed)           0.767    16.650    cpu/data_path/arith_logic_unit/PC[7]_i_8
    SLICE_X17Y25         LDCE                                         r  cpu/data_path/arith_logic_unit/Z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/V_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.808ns  (logic 4.807ns (54.575%)  route 4.001ns (45.425%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.708     5.377    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.831 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.840     8.671    cpu/data_path/register_bank/regfile/doutb_0[1]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.795 r  cpu/data_path/register_bank/regfile/Z_reg_i_74/O
                         net (fo=1, routed)           0.000     8.795    cpu/data_path/register_bank/regfile/Z_reg_i_74_n_1
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  cpu/data_path/register_bank/regfile/Z_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.328    cpu/data_path/register_bank/regfile/Z_reg_i_37_n_1
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  cpu/data_path/register_bank/regfile/RegFile_i_i_288/CO[3]
                         net (fo=1, routed)           0.000     9.445    cpu/data_path/register_bank/regfile/RegFile_i_i_288_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  cpu/data_path/register_bank/regfile/RegFile_i_i_270/CO[3]
                         net (fo=1, routed)           0.000     9.562    cpu/data_path/register_bank/regfile/RegFile_i_i_270_n_1
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.679 r  cpu/data_path/register_bank/regfile/RegFile_i_i_263/CO[3]
                         net (fo=1, routed)           0.009     9.688    cpu/data_path/register_bank/regfile/RegFile_i_i_263_n_1
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.805 r  cpu/data_path/register_bank/regfile/RegFile_i_i_250/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/data_path/register_bank/regfile/RegFile_i_i_250_n_1
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.922 r  cpu/data_path/register_bank/regfile/RegFile_i_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.922    cpu/data_path/register_bank/regfile/RegFile_i_i_229_n_1
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.039 r  cpu/data_path/register_bank/regfile/Z_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.039    cpu/data_path/register_bank/regfile/Z_reg_i_22_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.354 r  cpu/data_path/register_bank/regfile/N_reg_i_17/O[3]
                         net (fo=2, routed)           0.508    10.862    cpu/data_path/register_bank/regfile/N_reg_i_17_n_5
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.307    11.169 f  cpu/data_path/register_bank/regfile/N_reg_i_12/O
                         net (fo=1, routed)           0.442    11.611    cpu/ctrl_unit/N_reg_i_1
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.735 r  cpu/ctrl_unit/N_reg_i_5/O
                         net (fo=1, routed)           0.554    12.289    cpu/data_path/register_bank/regfile/RegFile_i_i_1_1
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    12.413 r  cpu/data_path/register_bank/regfile/N_reg_i_1/O
                         net (fo=4, routed)           0.735    13.148    cpu/data_path/register_bank/regfile/result[10]
    SLICE_X15Y27         LUT3 (Prop_lut3_I0_O)        0.124    13.272 r  cpu/data_path/register_bank/regfile/V_reg_i_1/O
                         net (fo=1, routed)           0.913    14.185    cpu/data_path/arith_logic_unit/V0
    SLICE_X17Y25         LDCE                                         r  cpu/data_path/arith_logic_unit/V_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.630ns  (logic 3.966ns (45.953%)  route 4.664ns (54.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.657     5.326    cpu/CLK
    SLICE_X18Y25         FDRE                                         r  cpu/gr_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  cpu/gr_result_reg[3]/Q
                         net (fo=1, routed)           4.664    10.446    gr_result_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    13.956 r  gr_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.956    gr_result[3]
    D18                                                               r  gr_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.626ns  (logic 3.941ns (45.691%)  route 4.685ns (54.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.657     5.326    cpu/CLK
    SLICE_X18Y25         FDRE                                         r  cpu/gr_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  cpu/gr_result_reg[2]/Q
                         net (fo=1, routed)           4.685    10.467    gr_result_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    13.952 r  gr_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.952    gr_result[2]
    G14                                                               r  gr_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/C_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.182ns  (logic 4.675ns (57.139%)  route 3.507ns (42.861%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.708     5.377    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.831 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.840     8.671    cpu/data_path/register_bank/regfile/doutb_0[1]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.795 r  cpu/data_path/register_bank/regfile/Z_reg_i_74/O
                         net (fo=1, routed)           0.000     8.795    cpu/data_path/register_bank/regfile/Z_reg_i_74_n_1
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  cpu/data_path/register_bank/regfile/Z_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.328    cpu/data_path/register_bank/regfile/Z_reg_i_37_n_1
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  cpu/data_path/register_bank/regfile/RegFile_i_i_288/CO[3]
                         net (fo=1, routed)           0.000     9.445    cpu/data_path/register_bank/regfile/RegFile_i_i_288_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  cpu/data_path/register_bank/regfile/RegFile_i_i_270/CO[3]
                         net (fo=1, routed)           0.000     9.562    cpu/data_path/register_bank/regfile/RegFile_i_i_270_n_1
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.679 r  cpu/data_path/register_bank/regfile/RegFile_i_i_263/CO[3]
                         net (fo=1, routed)           0.009     9.688    cpu/data_path/register_bank/regfile/RegFile_i_i_263_n_1
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.805 r  cpu/data_path/register_bank/regfile/RegFile_i_i_250/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/data_path/register_bank/regfile/RegFile_i_i_250_n_1
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.922 r  cpu/data_path/register_bank/regfile/RegFile_i_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.922    cpu/data_path/register_bank/regfile/RegFile_i_i_229_n_1
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.039 r  cpu/data_path/register_bank/regfile/Z_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.039    cpu/data_path/register_bank/regfile/Z_reg_i_22_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.156 r  cpu/data_path/register_bank/regfile/N_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.156    cpu/data_path/register_bank/regfile/N_reg_i_17_n_1
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.410 f  cpu/data_path/register_bank/regfile/C_reg_i_7/CO[0]
                         net (fo=2, routed)           1.411    11.820    cpu/ctrl_unit/C_reg_i_1_0[0]
    SLICE_X14Y28         LUT5 (Prop_lut5_I0_O)        0.367    12.187 r  cpu/ctrl_unit/C_reg_i_5/O
                         net (fo=1, routed)           0.645    12.832    cpu/ctrl_unit/C_reg_i_5_n_1
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.956 r  cpu/ctrl_unit/C_reg_i_1/O
                         net (fo=1, routed)           0.603    13.559    cpu/data_path/arith_logic_unit/PC[7]_i_7_0
    SLICE_X14Y28         LDCE                                         r  cpu/data_path/arith_logic_unit/C_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/N_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.992ns  (logic 4.683ns (58.597%)  route 3.309ns (41.403%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.708     5.377    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.831 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=15, routed)          0.840     8.671    cpu/data_path/register_bank/regfile/doutb_0[1]
    SLICE_X6Y21          LUT2 (Prop_lut2_I1_O)        0.124     8.795 r  cpu/data_path/register_bank/regfile/Z_reg_i_74/O
                         net (fo=1, routed)           0.000     8.795    cpu/data_path/register_bank/regfile/Z_reg_i_74_n_1
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  cpu/data_path/register_bank/regfile/Z_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     9.328    cpu/data_path/register_bank/regfile/Z_reg_i_37_n_1
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  cpu/data_path/register_bank/regfile/RegFile_i_i_288/CO[3]
                         net (fo=1, routed)           0.000     9.445    cpu/data_path/register_bank/regfile/RegFile_i_i_288_n_1
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  cpu/data_path/register_bank/regfile/RegFile_i_i_270/CO[3]
                         net (fo=1, routed)           0.000     9.562    cpu/data_path/register_bank/regfile/RegFile_i_i_270_n_1
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.679 r  cpu/data_path/register_bank/regfile/RegFile_i_i_263/CO[3]
                         net (fo=1, routed)           0.009     9.688    cpu/data_path/register_bank/regfile/RegFile_i_i_263_n_1
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.805 r  cpu/data_path/register_bank/regfile/RegFile_i_i_250/CO[3]
                         net (fo=1, routed)           0.000     9.805    cpu/data_path/register_bank/regfile/RegFile_i_i_250_n_1
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.922 r  cpu/data_path/register_bank/regfile/RegFile_i_i_229/CO[3]
                         net (fo=1, routed)           0.000     9.922    cpu/data_path/register_bank/regfile/RegFile_i_i_229_n_1
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.039 r  cpu/data_path/register_bank/regfile/Z_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.039    cpu/data_path/register_bank/regfile/Z_reg_i_22_n_1
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.354 r  cpu/data_path/register_bank/regfile/N_reg_i_17/O[3]
                         net (fo=2, routed)           0.508    10.862    cpu/data_path/register_bank/regfile/N_reg_i_17_n_5
    SLICE_X13Y27         LUT6 (Prop_lut6_I0_O)        0.307    11.169 f  cpu/data_path/register_bank/regfile/N_reg_i_12/O
                         net (fo=1, routed)           0.442    11.611    cpu/ctrl_unit/N_reg_i_1
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.124    11.735 r  cpu/ctrl_unit/N_reg_i_5/O
                         net (fo=1, routed)           0.554    12.289    cpu/data_path/register_bank/regfile/RegFile_i_i_1_1
    SLICE_X9Y28          LUT6 (Prop_lut6_I2_O)        0.124    12.413 r  cpu/data_path/register_bank/regfile/N_reg_i_1/O
                         net (fo=4, routed)           0.956    13.369    cpu/data_path/arith_logic_unit/result[0]
    SLICE_X19Y26         LDCE                                         r  cpu/data_path/arith_logic_unit/N_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.535ns  (logic 3.987ns (52.917%)  route 3.548ns (47.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.659     5.328    cpu/CLK
    SLICE_X14Y25         FDRE                                         r  cpu/gr_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  cpu/gr_result_reg[0]/Q
                         net (fo=1, routed)           3.548     9.331    gr_result_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    12.862 r  gr_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.862    gr_result[0]
    M14                                                               r  gr_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.383ns  (logic 3.995ns (54.109%)  route 3.388ns (45.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.657     5.326    cpu/CLK
    SLICE_X18Y25         FDRE                                         r  cpu/gr_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  cpu/gr_result_reg[1]/Q
                         net (fo=1, routed)           3.388     9.170    gr_result_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    12.709 r  gr_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.709    gr_result[1]
    M15                                                               r  gr_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/Instruction_Register/IR_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/PC_reg[7]_i_16/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.723ns  (logic 0.707ns (18.992%)  route 3.016ns (81.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     3.992 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     6.068    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.169 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.671     7.840    cpu/data_path/Instruction_Register/CLK
    SLICE_X11Y29         FDRE                                         r  cpu/data_path/Instruction_Register/IR_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.459     8.299 r  cpu/data_path/Instruction_Register/IR_reg[16]/Q
                         net (fo=50, routed)          0.504     8.803    cpu/ctrl_unit/state_reg[4]_3[16]
    SLICE_X11Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.927 r  cpu/ctrl_unit/N_reg_i_13/O
                         net (fo=36, routed)          1.999    10.926    cpu/ctrl_unit/state_reg[3]_7
    SLICE_X17Y26         LUT5 (Prop_lut5_I3_O)        0.124    11.050 r  cpu/ctrl_unit/PC[7]_i_17/O
                         net (fo=1, routed)           0.512    11.562    cpu/data_path/PC[7]_i_13_0
    SLICE_X19Y26         LDCE                                         r  cpu/data_path/PC_reg[7]_i_16/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/PC_reg[7]_i_16/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.276ns (26.348%)  route 0.772ns (73.652%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.555     1.467    cpu/ctrl_unit/CLK
    SLICE_X14Y27         FDSE                                         r  cpu/ctrl_unit/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDSE (Prop_fdse_C_Q)         0.141     1.608 r  cpu/ctrl_unit/state_reg[0]/Q
                         net (fo=50, routed)          0.176     1.784    cpu/ctrl_unit/state[0]
    SLICE_X14Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  cpu/ctrl_unit/RegFile_i_i_100/O
                         net (fo=10, routed)          0.283     2.113    cpu/data_path/Instruction_Register/gr_result_reg[1]
    SLICE_X15Y26         LUT6 (Prop_lut6_I0_O)        0.045     2.158 r  cpu/data_path/Instruction_Register/memoryAf_i_i_37/O
                         net (fo=2, routed)           0.151     2.308    cpu/ctrl_unit/axi_bram_ctrl_0_bram_0
    SLICE_X17Y26         LUT5 (Prop_lut5_I1_O)        0.045     2.353 r  cpu/ctrl_unit/PC[7]_i_17/O
                         net (fo=1, routed)           0.161     2.515    cpu/data_path/PC[7]_i_13_0
    SLICE_X19Y26         LDCE                                         r  cpu/data_path/PC_reg[7]_i_16/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/C_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.142ns  (logic 0.231ns (20.231%)  route 0.911ns (79.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.555     1.467    cpu/ctrl_unit/CLK
    SLICE_X14Y27         FDRE                                         r  cpu/ctrl_unit/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  cpu/ctrl_unit/state_reg[2]/Q
                         net (fo=48, routed)          0.304     1.912    cpu/ctrl_unit/state[2]
    SLICE_X14Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.957 r  cpu/ctrl_unit/C_reg_i_5/O
                         net (fo=1, routed)           0.314     2.271    cpu/ctrl_unit/C_reg_i_5_n_1
    SLICE_X13Y28         LUT6 (Prop_lut6_I5_O)        0.045     2.316 r  cpu/ctrl_unit/C_reg_i_1/O
                         net (fo=1, routed)           0.293     2.609    cpu/data_path/arith_logic_unit/PC[7]_i_7_0
    SLICE_X14Y28         LDCE                                         r  cpu/data_path/arith_logic_unit/C_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/N_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.513ns  (logic 0.231ns (15.267%)  route 1.282ns (84.733%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.555     1.467    cpu/ctrl_unit/CLK
    SLICE_X14Y27         FDSE                                         r  cpu/ctrl_unit/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDSE (Prop_fdse_C_Q)         0.141     1.608 f  cpu/ctrl_unit/state_reg[0]/Q
                         net (fo=50, routed)          0.558     2.166    cpu/ctrl_unit/state[0]
    SLICE_X11Y29         LUT6 (Prop_lut6_I4_O)        0.045     2.211 r  cpu/ctrl_unit/N_reg_i_7/O
                         net (fo=2, routed)           0.306     2.517    cpu/data_path/register_bank/regfile/gr_result_reg[0]_1
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.045     2.562 r  cpu/data_path/register_bank/regfile/N_reg_i_1/O
                         net (fo=4, routed)           0.418     2.980    cpu/data_path/arith_logic_unit/result[0]
    SLICE_X19Y26         LDCE                                         r  cpu/data_path/arith_logic_unit/N_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/V_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 0.630ns (36.274%)  route 1.107ns (63.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.598     1.511    cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[15])
                                                      0.585     2.096 r  cpu/data_path/register_bank/regfile/RegFile_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=15, routed)          0.742     2.837    cpu/data_path/register_bank/regfile/doutb_0[31]
    SLICE_X15Y27         LUT3 (Prop_lut3_I1_O)        0.045     2.882 r  cpu/data_path/register_bank/regfile/V_reg_i_1/O
                         net (fo=1, routed)           0.365     3.247    cpu/data_path/arith_logic_unit/V0
    SLICE_X17Y25         LDCE                                         r  cpu/data_path/arith_logic_unit/V_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/ctrl_unit/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cpu/data_path/arith_logic_unit/Z_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 0.429ns (23.244%)  route 1.417ns (76.756%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.555     1.467    cpu/ctrl_unit/CLK
    SLICE_X15Y28         FDRE                                         r  cpu/ctrl_unit/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  cpu/ctrl_unit/state_reg[3]/Q
                         net (fo=50, routed)          0.510     2.118    cpu/ctrl_unit/state[3]
    SLICE_X11Y30         LUT6 (Prop_lut6_I5_O)        0.045     2.163 r  cpu/ctrl_unit/RegFile_i_i_103/O
                         net (fo=36, routed)          0.217     2.381    cpu/data_path/register_bank/regfile/RegFile_i_i_92
    SLICE_X12Y28         MUXF7 (Prop_muxf7_S_O)       0.090     2.471 f  cpu/data_path/register_bank/regfile/RegFile_i_i_48/O
                         net (fo=2, routed)           0.117     2.587    cpu/data_path/register_bank/regfile/result[7]
    SLICE_X13Y27         LUT5 (Prop_lut5_I2_O)        0.108     2.695 r  cpu/data_path/register_bank/regfile/Z_reg_i_5/O
                         net (fo=1, routed)           0.220     2.915    cpu/data_path/register_bank/regfile/Z_reg_i_5_n_1
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.045     2.960 r  cpu/data_path/register_bank/regfile/Z_reg_i_1/O
                         net (fo=1, routed)           0.353     3.313    cpu/data_path/arith_logic_unit/PC[7]_i_8
    SLICE_X17Y25         LDCE                                         r  cpu/data_path/arith_logic_unit/Z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.381ns (54.169%)  route 1.168ns (45.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.552     1.464    cpu/CLK
    SLICE_X18Y25         FDRE                                         r  cpu/gr_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cpu/gr_result_reg[1]/Q
                         net (fo=1, routed)           1.168     2.774    gr_result_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     4.013 r  gr_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.013    gr_result[1]
    M15                                                               r  gr_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.373ns (52.777%)  route 1.229ns (47.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.552     1.464    cpu/CLK
    SLICE_X14Y25         FDRE                                         r  cpu/gr_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cpu/gr_result_reg[0]/Q
                         net (fo=1, routed)           1.229     2.834    gr_result_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     4.066 r  gr_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.066    gr_result[0]
    M14                                                               r  gr_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.071ns  (logic 1.328ns (43.242%)  route 1.743ns (56.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.552     1.464    cpu/CLK
    SLICE_X18Y25         FDRE                                         r  cpu/gr_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cpu/gr_result_reg[2]/Q
                         net (fo=1, routed)           1.743     3.348    gr_result_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     4.535 r  gr_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.535    gr_result[2]
    G14                                                               r  gr_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu/gr_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gr_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.091ns  (logic 1.352ns (43.734%)  route 1.739ns (56.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.552     1.464    cpu/CLK
    SLICE_X18Y25         FDRE                                         r  cpu/gr_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  cpu/gr_result_reg[3]/Q
                         net (fo=1, routed)           1.739     3.345    gr_result_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     4.556 r  gr_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.556    gr_result[3]
    D18                                                               r  gr_result[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           173 Endpoints
Min Delay           173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/N_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PClow_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.000ns  (logic 2.190ns (27.376%)  route 5.810ns (72.624%))
  Logic Levels:           9  (CARRY4=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/N_reg/G
    SLICE_X19Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/data_path/arith_logic_unit/N_reg/Q
                         net (fo=1, routed)           0.655     1.214    cpu/data_path/arith_logic_unit/N_reg_n_1
    SLICE_X19Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.338 r  cpu/data_path/arith_logic_unit/PC[7]_i_13/O
                         net (fo=3, routed)           0.783     2.121    cpu/data_path/arith_logic_unit/N
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.245 r  cpu/data_path/arith_logic_unit/PC[7]_i_14/O
                         net (fo=1, routed)           0.264     2.509    cpu/data_path/arith_logic_unit/PC[7]_i_14_n_1
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.633 r  cpu/data_path/arith_logic_unit/PC[7]_i_7/O
                         net (fo=1, routed)           0.409     3.043    cpu/data_path/Instruction_Register/PC_reg[6]
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.167 r  cpu/data_path/Instruction_Register/PC[7]_i_4/O
                         net (fo=25, routed)          2.432     5.599    cpu/data_path/Program_Counter/PChigh_reg[7]_2
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.124     5.723 r  cpu/data_path/Program_Counter/i__carry__0_i_3/O
                         net (fo=1, routed)           0.195     5.918    cpu/data_path/Program_Counter/i__carry__0_i_3_n_1
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     6.474 r  cpu/data_path/Program_Counter/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.416     6.890    cpu/ctrl_unit/PClow__0[5]
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.302     7.192 r  cpu/ctrl_unit/PClow[6]_i_2/O
                         net (fo=1, routed)           0.655     7.847    cpu/ctrl_unit/PClow[6]_i_2_n_1
    SLICE_X0Y20          LUT3 (Prop_lut3_I2_O)        0.153     8.000 r  cpu/ctrl_unit/PClow[6]_i_1/O
                         net (fo=1, routed)           0.000     8.000    cpu/data_path/Program_Counter/PClow_reg[7]_1[5]
    SLICE_X0Y20          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.539     7.431    cpu/data_path/Program_Counter/CLK
    SLICE_X0Y20          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/N_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PClow_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.949ns  (logic 2.252ns (28.331%)  route 5.697ns (71.669%))
  Logic Levels:           9  (CARRY4=1 LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/N_reg/G
    SLICE_X19Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/data_path/arith_logic_unit/N_reg/Q
                         net (fo=1, routed)           0.655     1.214    cpu/data_path/arith_logic_unit/N_reg_n_1
    SLICE_X19Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.338 r  cpu/data_path/arith_logic_unit/PC[7]_i_13/O
                         net (fo=3, routed)           0.783     2.121    cpu/data_path/arith_logic_unit/N
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.245 r  cpu/data_path/arith_logic_unit/PC[7]_i_14/O
                         net (fo=1, routed)           0.264     2.509    cpu/data_path/arith_logic_unit/PC[7]_i_14_n_1
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.633 r  cpu/data_path/arith_logic_unit/PC[7]_i_7/O
                         net (fo=1, routed)           0.409     3.043    cpu/data_path/Instruction_Register/PC_reg[6]
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.167 r  cpu/data_path/Instruction_Register/PC[7]_i_4/O
                         net (fo=25, routed)          2.432     5.599    cpu/data_path/Program_Counter/PChigh_reg[7]_2
    SLICE_X3Y21          LUT4 (Prop_lut4_I1_O)        0.124     5.723 r  cpu/data_path/Program_Counter/i__carry__0_i_3/O
                         net (fo=1, routed)           0.195     5.918    cpu/data_path/Program_Counter/i__carry__0_i_3_n_1
    SLICE_X2Y21          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     6.533 r  cpu/data_path/Program_Counter/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.306     6.838    cpu/ctrl_unit/PClow__0[6]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.306     7.144 r  cpu/ctrl_unit/PClow[7]_i_3/O
                         net (fo=1, routed)           0.653     7.797    cpu/ctrl_unit/PClow[7]_i_3_n_1
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.152     7.949 r  cpu/ctrl_unit/PClow[7]_i_1/O
                         net (fo=1, routed)           0.000     7.949    cpu/data_path/Program_Counter/PClow_reg[7]_1[6]
    SLICE_X0Y21          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.538     7.430    cpu/data_path/Program_Counter/CLK
    SLICE_X0Y21          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Button_debounce/debounce_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.896ns  (logic 3.428ns (43.411%)  route 4.469ns (56.589%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=128, routed)         3.478     5.045    Button_debounce/rst_IBUF
    SLICE_X18Y29         LUT2 (Prop_lut2_I1_O)        0.124     5.169 r  Button_debounce/debounce_counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.169    Button_debounce/debounce_counter0_carry_i_5_n_1
    SLICE_X18Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.701 r  Button_debounce/debounce_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.701    Button_debounce/debounce_counter0_carry_n_1
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.815 r  Button_debounce/debounce_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.815    Button_debounce/debounce_counter0_carry__0_n_1
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.929 r  Button_debounce/debounce_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.929    Button_debounce/debounce_counter0_carry__1_n_1
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.043 r  Button_debounce/debounce_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.043    Button_debounce/debounce_counter0_carry__2_n_1
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.157 r  Button_debounce/debounce_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.157    Button_debounce/debounce_counter0_carry__3_n_1
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.271 r  Button_debounce/debounce_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.271    Button_debounce/debounce_counter0_carry__4_n_1
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.385 r  Button_debounce/debounce_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.385    Button_debounce/debounce_counter0_carry__5_n_1
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.607 r  Button_debounce/debounce_counter0_carry__6/O[0]
                         net (fo=1, routed)           0.991     7.597    Button_debounce/debounce_counter0_carry__6_n_8
    SLICE_X21Y32         LUT5 (Prop_lut5_I1_O)        0.299     7.896 r  Button_debounce/debounce_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     7.896    Button_debounce/debounce_counter[29]_i_1_n_1
    SLICE_X21Y32         FDRE                                         r  Button_debounce/debounce_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.494     4.886    Button_debounce/CLK
    SLICE_X21Y32         FDRE                                         r  Button_debounce/debounce_counter_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Button_debounce/button_pressed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.803ns  (logic 2.058ns (26.375%)  route 5.745ns (73.625%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=2)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=128, routed)         3.303     4.870    Button_debounce/rst_IBUF
    SLICE_X19Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.994 f  Button_debounce/debounce_counter[31]_i_6/O
                         net (fo=2, routed)           0.967     5.962    Button_debounce/debounce_counter[31]_i_6_n_1
    SLICE_X16Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.086 r  Button_debounce/button_pressed_i_4/O
                         net (fo=1, routed)           0.480     6.565    Button_debounce/button_pressed_i_4_n_1
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.689 r  Button_debounce/button_pressed_i_2/O
                         net (fo=2, routed)           0.489     7.178    Button_debounce/button_pressed_i_2_n_1
    SLICE_X17Y32         LUT4 (Prop_lut4_I3_O)        0.119     7.297 r  Button_debounce/button_pressed_i_1/O
                         net (fo=1, routed)           0.506     7.803    Button_debounce/button_pressed_i_1_n_1
    SLICE_X17Y32         FDRE                                         r  Button_debounce/button_pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.495     4.888    Button_debounce/CLK
    SLICE_X17Y32         FDRE                                         r  Button_debounce/button_pressed_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Button_debounce/debounce_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.791ns  (logic 2.063ns (26.478%)  route 5.728ns (73.522%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  rst_IBUF_inst/O
                         net (fo=128, routed)         2.658     4.225    Button_debounce/rst_IBUF
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.124     4.349 r  Button_debounce/debounce_counter[31]_i_10/O
                         net (fo=1, routed)           0.780     5.129    Button_debounce/debounce_counter[31]_i_10_n_1
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  Button_debounce/debounce_counter[31]_i_8/O
                         net (fo=1, routed)           0.958     6.211    Button_debounce/debounce_counter[31]_i_8_n_1
    SLICE_X19Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.335 r  Button_debounce/debounce_counter[31]_i_2/O
                         net (fo=32, routed)          1.332     7.667    Button_debounce/debounce_counter[31]_i_2_n_1
    SLICE_X20Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.791 r  Button_debounce/debounce_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     7.791    Button_debounce/debounce_counter[18]_i_1_n_1
    SLICE_X20Y33         FDRE                                         r  Button_debounce/debounce_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.495     4.887    Button_debounce/CLK
    SLICE_X20Y33         FDRE                                         r  Button_debounce/debounce_counter_reg[18]/C

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/N_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PClow_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.772ns  (logic 2.520ns (32.423%)  route 5.252ns (67.577%))
  Logic Levels:           10  (CARRY4=2 LDCE=1 LUT2=1 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/N_reg/G
    SLICE_X19Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cpu/data_path/arith_logic_unit/N_reg/Q
                         net (fo=1, routed)           0.655     1.214    cpu/data_path/arith_logic_unit/N_reg_n_1
    SLICE_X19Y26         LUT2 (Prop_lut2_I0_O)        0.124     1.338 r  cpu/data_path/arith_logic_unit/PC[7]_i_13/O
                         net (fo=3, routed)           0.783     2.121    cpu/data_path/arith_logic_unit/N
    SLICE_X17Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.245 r  cpu/data_path/arith_logic_unit/PC[7]_i_14/O
                         net (fo=1, routed)           0.264     2.509    cpu/data_path/arith_logic_unit/PC[7]_i_14_n_1
    SLICE_X17Y25         LUT6 (Prop_lut6_I5_O)        0.124     2.633 r  cpu/data_path/arith_logic_unit/PC[7]_i_7/O
                         net (fo=1, routed)           0.409     3.043    cpu/data_path/Instruction_Register/PC_reg[6]
    SLICE_X15Y25         LUT6 (Prop_lut6_I0_O)        0.124     3.167 r  cpu/data_path/Instruction_Register/PC[7]_i_4/O
                         net (fo=25, routed)          1.918     5.084    cpu/data_path/Instruction_Register/DI[0]
    SLICE_X3Y20          LUT3 (Prop_lut3_I1_O)        0.124     5.208 r  cpu/data_path/Instruction_Register/i__carry_i_1/O
                         net (fo=1, routed)           0.338     5.546    cpu/data_path/Program_Counter/PClow_reg[3]_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.126 r  cpu/data_path/Program_Counter/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.126    cpu/data_path/Program_Counter/_inferred__1/i__carry_n_1
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.460 r  cpu/data_path/Program_Counter/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.449     6.909    cpu/ctrl_unit/PClow__0[4]
    SLICE_X1Y21          LUT6 (Prop_lut6_I1_O)        0.303     7.212 r  cpu/ctrl_unit/PClow[5]_i_2/O
                         net (fo=1, routed)           0.436     7.648    cpu/ctrl_unit/PClow[5]_i_2_n_1
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.124     7.772 r  cpu/ctrl_unit/PClow[5]_i_1/O
                         net (fo=1, routed)           0.000     7.772    cpu/data_path/Program_Counter/PClow_reg[7]_1[4]
    SLICE_X0Y21          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     3.921 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.801    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.892 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.538     7.430    cpu/data_path/Program_Counter/CLK
    SLICE_X0Y21          FDRE                                         r  cpu/data_path/Program_Counter/PClow_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Button_debounce/debounce_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.737ns  (logic 3.448ns (44.563%)  route 4.289ns (55.437%))
  Logic Levels:           11  (CARRY4=8 IBUF=1 LUT2=1 LUT4=1)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=128, routed)         3.478     5.045    Button_debounce/rst_IBUF
    SLICE_X18Y29         LUT2 (Prop_lut2_I1_O)        0.124     5.169 r  Button_debounce/debounce_counter0_carry_i_5/O
                         net (fo=1, routed)           0.000     5.169    Button_debounce/debounce_counter0_carry_i_5_n_1
    SLICE_X18Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.701 r  Button_debounce/debounce_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.701    Button_debounce/debounce_counter0_carry_n_1
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.815 r  Button_debounce/debounce_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.815    Button_debounce/debounce_counter0_carry__0_n_1
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.929 r  Button_debounce/debounce_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.929    Button_debounce/debounce_counter0_carry__1_n_1
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.043 r  Button_debounce/debounce_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.043    Button_debounce/debounce_counter0_carry__2_n_1
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.157 r  Button_debounce/debounce_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.157    Button_debounce/debounce_counter0_carry__3_n_1
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.271 r  Button_debounce/debounce_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.271    Button_debounce/debounce_counter0_carry__4_n_1
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.385 r  Button_debounce/debounce_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.385    Button_debounce/debounce_counter0_carry__5_n_1
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.624 r  Button_debounce/debounce_counter0_carry__6/O[2]
                         net (fo=1, routed)           0.812     7.435    Button_debounce/debounce_counter0_carry__6_n_6
    SLICE_X19Y36         LUT4 (Prop_lut4_I1_O)        0.302     7.737 r  Button_debounce/debounce_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     7.737    Button_debounce/debounce_counter[31]_i_1_n_1
    SLICE_X19Y36         FDRE                                         r  Button_debounce/debounce_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.498     4.891    Button_debounce/CLK
    SLICE_X19Y36         FDRE                                         r  Button_debounce/debounce_counter_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Button_debounce/debounce_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.736ns  (logic 2.063ns (26.667%)  route 5.673ns (73.333%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  rst_IBUF_inst/O
                         net (fo=128, routed)         2.658     4.225    Button_debounce/rst_IBUF
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.124     4.349 r  Button_debounce/debounce_counter[31]_i_10/O
                         net (fo=1, routed)           0.780     5.129    Button_debounce/debounce_counter[31]_i_10_n_1
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  Button_debounce/debounce_counter[31]_i_8/O
                         net (fo=1, routed)           0.958     6.211    Button_debounce/debounce_counter[31]_i_8_n_1
    SLICE_X19Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.335 r  Button_debounce/debounce_counter[31]_i_2/O
                         net (fo=32, routed)          1.277     7.612    Button_debounce/debounce_counter[31]_i_2_n_1
    SLICE_X20Y33         LUT5 (Prop_lut5_I0_O)        0.124     7.736 r  Button_debounce/debounce_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     7.736    Button_debounce/debounce_counter[26]_i_1_n_1
    SLICE_X20Y33         FDRE                                         r  Button_debounce/debounce_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.495     4.887    Button_debounce/CLK
    SLICE_X20Y33         FDRE                                         r  Button_debounce/debounce_counter_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Button_debounce/counter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.697ns  (logic 2.089ns (27.139%)  route 5.608ns (72.861%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 f  rst_IBUF_inst/O
                         net (fo=128, routed)         3.303     4.870    Button_debounce/rst_IBUF
    SLICE_X19Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.994 f  Button_debounce/debounce_counter[31]_i_6/O
                         net (fo=2, routed)           0.967     5.962    Button_debounce/debounce_counter[31]_i_6_n_1
    SLICE_X16Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.086 r  Button_debounce/button_pressed_i_4/O
                         net (fo=1, routed)           0.480     6.565    Button_debounce/button_pressed_i_4_n_1
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.689 r  Button_debounce/button_pressed_i_2/O
                         net (fo=2, routed)           0.858     7.547    Button_debounce/button_pressed_i_2_n_1
    SLICE_X17Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.697 r  Button_debounce/counter_i_1/O
                         net (fo=1, routed)           0.000     7.697    Button_debounce/counter_i_1_n_1
    SLICE_X17Y33         FDRE                                         r  Button_debounce/counter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.496     4.889    Button_debounce/CLK
    SLICE_X17Y33         FDRE                                         r  Button_debounce/counter_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Button_debounce/debounce_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.654ns  (logic 2.063ns (26.951%)  route 5.591ns (73.049%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         1.567     1.567 r  rst_IBUF_inst/O
                         net (fo=128, routed)         2.658     4.225    Button_debounce/rst_IBUF
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.124     4.349 r  Button_debounce/debounce_counter[31]_i_10/O
                         net (fo=1, routed)           0.780     5.129    Button_debounce/debounce_counter[31]_i_10_n_1
    SLICE_X19Y33         LUT6 (Prop_lut6_I0_O)        0.124     5.253 r  Button_debounce/debounce_counter[31]_i_8/O
                         net (fo=1, routed)           0.958     6.211    Button_debounce/debounce_counter[31]_i_8_n_1
    SLICE_X19Y32         LUT6 (Prop_lut6_I4_O)        0.124     6.335 r  Button_debounce/debounce_counter[31]_i_2/O
                         net (fo=32, routed)          1.195     7.530    Button_debounce/debounce_counter[31]_i_2_n_1
    SLICE_X19Y29         LUT5 (Prop_lut5_I0_O)        0.124     7.654 r  Button_debounce/debounce_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     7.654    Button_debounce/debounce_counter[2]_i_1_n_1
    SLICE_X19Y29         FDRE                                         r  Button_debounce/debounce_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.492     4.885    Button_debounce/CLK
    SLICE_X19Y29         FDRE                                         r  Button_debounce/debounce_counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Button_debounce/debounce_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.379ns (29.281%)  route 0.915ns (70.719%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    Y16                  IBUF (Prop_ibuf_I_O)         0.334     0.334 f  rst_IBUF_inst/O
                         net (fo=128, routed)         0.915     1.249    Button_debounce/rst_IBUF
    SLICE_X21Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.294 r  Button_debounce/debounce_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.294    Button_debounce/debounce_counter[11]_i_1_n_1
    SLICE_X21Y35         FDRE                                         r  Button_debounce/debounce_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.827     1.986    Button_debounce/CLK
    SLICE_X21Y35         FDRE                                         r  Button_debounce/debounce_counter_reg[11]/C

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/Z_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PC_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.355ns (25.887%)  route 1.016ns (74.113%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/Z_reg/G
    SLICE_X17Y25         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  cpu/data_path/arith_logic_unit/Z_reg/Q
                         net (fo=3, routed)           0.215     0.435    cpu/data_path/Instruction_Register/Z
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.480 f  cpu/data_path/Instruction_Register/PC[7]_i_8/O
                         net (fo=1, routed)           0.228     0.708    cpu/data_path/Instruction_Register/PC[7]_i_8_n_1
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.753 r  cpu/data_path/Instruction_Register/PC[7]_i_4/O
                         net (fo=25, routed)          0.367     1.120    cpu/ctrl_unit/PChigh_reg[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.165 r  cpu/ctrl_unit/PC[7]_i_1/O
                         net (fo=24, routed)          0.206     1.371    cpu/data_path/Program_Counter/PChigh_reg[0]_1[0]
    SLICE_X10Y18         FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.827     4.486    cpu/data_path/Program_Counter/CLK
    SLICE_X10Y18         FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/Z_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PChigh_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.355ns (25.887%)  route 1.016ns (74.113%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/Z_reg/G
    SLICE_X17Y25         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  cpu/data_path/arith_logic_unit/Z_reg/Q
                         net (fo=3, routed)           0.215     0.435    cpu/data_path/Instruction_Register/Z
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.480 f  cpu/data_path/Instruction_Register/PC[7]_i_8/O
                         net (fo=1, routed)           0.228     0.708    cpu/data_path/Instruction_Register/PC[7]_i_8_n_1
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.753 r  cpu/data_path/Instruction_Register/PC[7]_i_4/O
                         net (fo=25, routed)          0.367     1.120    cpu/ctrl_unit/PChigh_reg[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.165 r  cpu/ctrl_unit/PC[7]_i_1/O
                         net (fo=24, routed)          0.206     1.371    cpu/data_path/Program_Counter/PChigh_reg[0]_1[0]
    SLICE_X10Y18         FDRE                                         r  cpu/data_path/Program_Counter/PChigh_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.827     4.486    cpu/data_path/Program_Counter/CLK
    SLICE_X10Y18         FDRE                                         r  cpu/data_path/Program_Counter/PChigh_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            spi_slave/CDC/cdc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.309ns (22.364%)  route 1.072ns (77.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    T12                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  CS_IBUF_inst/O
                         net (fo=1, routed)           1.072     1.381    spi_slave/CDC/D[0]
    SLICE_X22Y19         FDCE                                         r  spi_slave/CDC/cdc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.820     1.979    spi_slave/CDC/CLK
    SLICE_X22Y19         FDCE                                         r  spi_slave/CDC/cdc_reg[0]/C

Slack:                    inf
  Source:                 EA
                            (input port)
  Destination:            cpu/data_path/interrupt_control/ISR_vec_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.341ns (23.475%)  route 1.110ns (76.525%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 4.484 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  EA (IN)
                         net (fo=0)                   0.000     0.000    EA
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  EA_IBUF_inst/O
                         net (fo=4, routed)           1.110     1.406    cpu/data_path/interrupt_control/EA_IBUF
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.451 r  cpu/data_path/interrupt_control/ISR_vec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.451    cpu/data_path/interrupt_control/ISR_vec[0]_i_1_n_1
    SLICE_X16Y17         FDRE                                         r  cpu/data_path/interrupt_control/ISR_vec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.825     4.484    cpu/data_path/interrupt_control/CLK
    SLICE_X16Y17         FDRE                                         r  cpu/data_path/interrupt_control/ISR_vec_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/Z_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PC_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.355ns (24.078%)  route 1.119ns (75.922%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/Z_reg/G
    SLICE_X17Y25         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  cpu/data_path/arith_logic_unit/Z_reg/Q
                         net (fo=3, routed)           0.215     0.435    cpu/data_path/Instruction_Register/Z
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.480 f  cpu/data_path/Instruction_Register/PC[7]_i_8/O
                         net (fo=1, routed)           0.228     0.708    cpu/data_path/Instruction_Register/PC[7]_i_8_n_1
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.753 r  cpu/data_path/Instruction_Register/PC[7]_i_4/O
                         net (fo=25, routed)          0.367     1.120    cpu/ctrl_unit/PChigh_reg[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.165 r  cpu/ctrl_unit/PC[7]_i_1/O
                         net (fo=24, routed)          0.309     1.474    cpu/data_path/Program_Counter/PChigh_reg[0]_1[0]
    SLICE_X6Y17          FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.828     4.487    cpu/data_path/Program_Counter/CLK
    SLICE_X6Y17          FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/Z_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PC_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.355ns (24.078%)  route 1.119ns (75.922%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/Z_reg/G
    SLICE_X17Y25         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  cpu/data_path/arith_logic_unit/Z_reg/Q
                         net (fo=3, routed)           0.215     0.435    cpu/data_path/Instruction_Register/Z
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.480 f  cpu/data_path/Instruction_Register/PC[7]_i_8/O
                         net (fo=1, routed)           0.228     0.708    cpu/data_path/Instruction_Register/PC[7]_i_8_n_1
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.753 r  cpu/data_path/Instruction_Register/PC[7]_i_4/O
                         net (fo=25, routed)          0.367     1.120    cpu/ctrl_unit/PChigh_reg[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.165 r  cpu/ctrl_unit/PC[7]_i_1/O
                         net (fo=24, routed)          0.309     1.474    cpu/data_path/Program_Counter/PChigh_reg[0]_1[0]
    SLICE_X7Y17          FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.828     4.487    cpu/data_path/Program_Counter/CLK
    SLICE_X7Y17          FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/Z_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PChigh_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.355ns (24.078%)  route 1.119ns (75.922%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/Z_reg/G
    SLICE_X17Y25         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  cpu/data_path/arith_logic_unit/Z_reg/Q
                         net (fo=3, routed)           0.215     0.435    cpu/data_path/Instruction_Register/Z
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.480 f  cpu/data_path/Instruction_Register/PC[7]_i_8/O
                         net (fo=1, routed)           0.228     0.708    cpu/data_path/Instruction_Register/PC[7]_i_8_n_1
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.753 r  cpu/data_path/Instruction_Register/PC[7]_i_4/O
                         net (fo=25, routed)          0.367     1.120    cpu/ctrl_unit/PChigh_reg[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.165 r  cpu/ctrl_unit/PC[7]_i_1/O
                         net (fo=24, routed)          0.309     1.474    cpu/data_path/Program_Counter/PChigh_reg[0]_1[0]
    SLICE_X6Y17          FDRE                                         r  cpu/data_path/Program_Counter/PChigh_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.828     4.487    cpu/data_path/Program_Counter/CLK
    SLICE_X6Y17          FDRE                                         r  cpu/data_path/Program_Counter/PChigh_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/Z_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PChigh_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.355ns (23.540%)  route 1.153ns (76.460%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/Z_reg/G
    SLICE_X17Y25         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  cpu/data_path/arith_logic_unit/Z_reg/Q
                         net (fo=3, routed)           0.215     0.435    cpu/data_path/Instruction_Register/Z
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.480 f  cpu/data_path/Instruction_Register/PC[7]_i_8/O
                         net (fo=1, routed)           0.228     0.708    cpu/data_path/Instruction_Register/PC[7]_i_8_n_1
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.753 r  cpu/data_path/Instruction_Register/PC[7]_i_4/O
                         net (fo=25, routed)          0.367     1.120    cpu/ctrl_unit/PChigh_reg[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.165 r  cpu/ctrl_unit/PC[7]_i_1/O
                         net (fo=24, routed)          0.343     1.508    cpu/data_path/Program_Counter/PChigh_reg[0]_1[0]
    SLICE_X7Y16          FDRE                                         r  cpu/data_path/Program_Counter/PChigh_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.829     4.488    cpu/data_path/Program_Counter/CLK
    SLICE_X7Y16          FDRE                                         r  cpu/data_path/Program_Counter/PChigh_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 cpu/data_path/arith_logic_unit/Z_reg/G
                            (positive level-sensitive latch)
  Destination:            cpu/data_path/Program_Counter/PC_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.355ns (23.261%)  route 1.171ns (76.739%))
  Logic Levels:           4  (LDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         LDCE                         0.000     0.000 r  cpu/data_path/arith_logic_unit/Z_reg/G
    SLICE_X17Y25         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  cpu/data_path/arith_logic_unit/Z_reg/Q
                         net (fo=3, routed)           0.215     0.435    cpu/data_path/Instruction_Register/Z
    SLICE_X14Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.480 f  cpu/data_path/Instruction_Register/PC[7]_i_8/O
                         net (fo=1, routed)           0.228     0.708    cpu/data_path/Instruction_Register/PC[7]_i_8_n_1
    SLICE_X15Y25         LUT6 (Prop_lut6_I2_O)        0.045     0.753 r  cpu/data_path/Instruction_Register/PC[7]_i_4/O
                         net (fo=25, routed)          0.367     1.120    cpu/ctrl_unit/PChigh_reg[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.165 r  cpu/ctrl_unit/PC[7]_i_1/O
                         net (fo=24, routed)          0.361     1.526    cpu/data_path/Program_Counter/PChigh_reg[0]_1[0]
    SLICE_X6Y16          FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)        2.500     2.500 f  
    K17                                               0.000     2.500 f  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     2.947 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     3.630    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.659 f  clk_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.829     4.488    cpu/data_path/Program_Counter/CLK
    SLICE_X6Y16          FDRE                                         r  cpu/data_path/Program_Counter/PC_reg[2]/C  (IS_INVERTED)





