

================================================================
== Vitis HLS Report for 'convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'
================================================================
* Date:           Fri Dec 13 17:10:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1_VITIS_LOOP_19_2  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     110|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      60|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      60|     173|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln18_1_fu_124_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln18_fu_147_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln19_fu_206_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln21_fu_191_p2         |         +|   0|  0|  17|          10|          10|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_118_p2        |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln19_fu_153_p2        |      icmp|   0|  0|  14|           6|           7|
    |select_ln18_1_fu_167_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln18_fu_159_p3      |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 110|          54|          42|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |INPUT_r_blk_n_R                       |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |i_fu_64                               |   9|          2|    6|         12|
    |indvar_flatten_fu_68                  |   9|          2|   11|         22|
    |j_fu_60                               |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   37|         74|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |INPUT_r_addr_read_reg_252         |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_64                           |   6|   0|    6|          0|
    |indvar_flatten_fu_68              |  11|   0|   11|          0|
    |j_fu_60                           |   6|   0|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  60|   0|   60|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  convolution1_hls_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2|  return value|
|m_axi_INPUT_r_AWVALID   |  out|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWREADY   |   in|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWADDR    |  out|   64|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWID      |  out|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWLEN     |  out|   32|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWSIZE    |  out|    3|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWBURST   |  out|    2|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWLOCK    |  out|    2|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWCACHE   |  out|    4|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWPROT    |  out|    3|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWQOS     |  out|    4|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWREGION  |  out|    4|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_AWUSER    |  out|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WVALID    |  out|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WREADY    |   in|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WDATA     |  out|   32|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WSTRB     |  out|    4|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WLAST     |  out|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WID       |  out|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_WUSER     |  out|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARVALID   |  out|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARREADY   |   in|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARADDR    |  out|   64|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARID      |  out|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARLEN     |  out|   32|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARSIZE    |  out|    3|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARBURST   |  out|    2|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARLOCK    |  out|    2|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARCACHE   |  out|    4|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARPROT    |  out|    3|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARQOS     |  out|    4|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARREGION  |  out|    4|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_ARUSER    |  out|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RVALID    |   in|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RREADY    |  out|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RDATA     |   in|   32|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RLAST     |   in|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RID       |   in|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RFIFONUM  |   in|    9|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RUSER     |   in|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_RRESP     |   in|    2|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BVALID    |   in|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BREADY    |  out|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BRESP     |   in|    2|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BID       |   in|    1|       m_axi|                                                    INPUT_r|       pointer|
|m_axi_INPUT_r_BUSER     |   in|    1|       m_axi|                                                    INPUT_r|       pointer|
|sext_ln18               |   in|   62|     ap_none|                                                  sext_ln18|        scalar|
|local_input_address0    |  out|   10|   ap_memory|                                                local_input|         array|
|local_input_ce0         |  out|    1|   ap_memory|                                                local_input|         array|
|local_input_we0         |  out|    1|   ap_memory|                                                local_input|         array|
|local_input_d0          |  out|   32|   ap_memory|                                                local_input|         array|
+------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

