INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp4/exp4.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nand_gate
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2458] undeclared symbol wire2, assumed default net type wire [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp4/exp4.srcs/sources_1/new/modules.v:37]
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-311] analyzing module and_gate
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp4/exp4.srcs/sources_1/new/modules.v:62]
INFO: [VRFC 10-311] analyzing module check_rising
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-311] analyzing module sr_latch_with_en
INFO: [VRFC 10-311] analyzing module d_latch
INFO: [VRFC 10-311] analyzing module d_ff
INFO: [VRFC 10-2458] undeclared symbol out, assumed default net type wire [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp4/exp4.srcs/sources_1/new/modules.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp4/exp4.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_test
INFO: [VRFC 10-311] analyzing module sr_latch_with_en_test
INFO: [VRFC 10-311] analyzing module check_rising_edge_test
