Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 29 14:49:02 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file my_security_timing_summary_routed.rpt -pb my_security_timing_summary_routed.pb -rpx my_security_timing_summary_routed.rpx -warn_on_violation
| Design       : my_security
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   84          inf        0.000                      0                   84           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.182ns  (logic 4.347ns (53.125%)  route 3.836ns (46.875%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=8, routed)           0.850     1.306    curr_state_reg[1]
    SLICE_X43Y40         LUT3 (Prop_lut3_I0_O)        0.152     1.458 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.986     4.444    AN_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         3.739     8.182 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.182    AN[2]
    W16                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.037ns  (logic 4.342ns (54.021%)  route 3.695ns (45.979%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=8, routed)           0.850     1.306    curr_state_reg[1]
    SLICE_X43Y40         LUT3 (Prop_lut3_I0_O)        0.152     1.458 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.846     4.303    AN_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         3.734     8.037 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.037    AN[3]
    V16                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_5sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TEST_PIN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.856ns  (logic 4.301ns (54.742%)  route 3.555ns (45.258%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  cnt_5sec_reg[0]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cnt_5sec_reg[0]/Q
                         net (fo=8, routed)           0.868     1.324    cnt_5sec_reg[0]
    SLICE_X42Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.448 f  TEST_PIN_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.831     2.279    TEST_PIN_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y41         LUT4 (Prop_lut4_I3_O)        0.124     2.403 r  TEST_PIN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.856     4.259    TEST_PIN_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597     7.856 r  TEST_PIN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.856    TEST_PIN[2]
    T12                                                               r  TEST_PIN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 4.456ns (59.438%)  route 3.041ns (40.562%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=8, routed)           0.850     1.306    curr_state_reg[1]
    SLICE_X43Y40         LUT3 (Prop_lut3_I0_O)        0.152     1.458 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.191     3.649    AN_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.848     7.497 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.497    AN[6]
    Y14                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TEST_PIN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.400ns  (logic 4.096ns (55.346%)  route 3.304ns (44.654%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=8, routed)           0.850     1.306    curr_state_reg[1]
    SLICE_X43Y40         LUT2 (Prop_lut2_I0_O)        0.124     1.430 r  TEST_PIN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.455     3.884    TEST_PIN_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516     7.400 r  TEST_PIN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.400    TEST_PIN[1]
    H15                                                               r  TEST_PIN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.071ns  (logic 4.403ns (62.272%)  route 2.668ns (37.728%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[1]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  FSM_sequential_curr_state_reg[1]/Q
                         net (fo=8, routed)           0.850     1.306    curr_state_reg[1]
    SLICE_X43Y40         LUT3 (Prop_lut3_I0_O)        0.152     1.458 r  AN_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.818     3.276    AN_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.795     7.071 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.071    AN[1]
    V12                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ALARM_SIREN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.037ns  (logic 4.112ns (58.426%)  route 2.926ns (41.574%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[0]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_sequential_curr_state_reg[0]/Q
                         net (fo=8, routed)           0.669     1.125    curr_state_reg[0]
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.124     1.249 r  ALARM_SIREN_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.257     3.506    ALARM_SIREN_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532     7.037 r  ALARM_SIREN_OBUF_inst/O
                         net (fo=0)                   0.000     7.037    ALARM_SIREN
    N15                                                               r  ALARM_SIREN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tick_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            TEST_PIN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.255ns  (logic 3.970ns (63.467%)  route 2.285ns (36.533%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE                         0.000     0.000 r  tick_reg_lopt_replica/C
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tick_reg_lopt_replica/Q
                         net (fo=1, routed)           2.285     2.741    tick_reg_lopt_replica_1
    F16                  OBUF (Prop_obuf_I_O)         3.514     6.255 r  TEST_PIN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.255    TEST_PIN[3]
    F16                                                               r  TEST_PIN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            TEST_PIN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.167ns  (logic 4.073ns (66.051%)  route 2.094ns (33.949%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  CA_reg/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CA_reg/Q
                         net (fo=4, routed)           2.094     2.550    TEST_PIN_OBUF[0]
    W15                  OBUF (Prop_obuf_I_O)         3.617     6.167 r  TEST_PIN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.167    TEST_PIN[0]
    W15                                                               r  TEST_PIN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.002ns  (logic 4.094ns (68.207%)  route 1.908ns (31.793%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  CA_reg/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CA_reg/Q
                         net (fo=4, routed)           1.908     2.364    TEST_PIN_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.638     6.002 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     6.002    CA
    W14                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.136%)  route 0.158ns (45.864%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  FSM_sequential_curr_state_reg[0]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  FSM_sequential_curr_state_reg[0]/Q
                         net (fo=8, routed)           0.158     0.299    curr_state_reg[0]
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.344 r  FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    FSM_sequential_curr_state[1]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_5sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_5sec_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  cnt_5sec_reg[0]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_5sec_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    cnt_5sec_reg[0]
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.042     0.351 r  cnt_5sec[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    p_0_in[1]
    SLICE_X43Y43         FDRE                                         r  cnt_5sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_5sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_5sec_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  cnt_5sec_reg[0]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cnt_5sec_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    cnt_5sec_reg[0]
    SLICE_X43Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  cnt_5sec[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    p_0_in[0]
    SLICE_X43Y43         FDRE                                         r  cnt_5sec_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_5sec_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.946%)  route 0.221ns (61.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  tick_reg/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tick_reg/Q
                         net (fo=10, routed)          0.221     0.362    TEST_PIN_OBUF[3]
    SLICE_X42Y41         FDRE                                         r  cnt_5sec_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_5sec_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.946%)  route 0.221ns (61.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  tick_reg/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tick_reg/Q
                         net (fo=10, routed)          0.221     0.362    TEST_PIN_OBUF[3]
    SLICE_X42Y41         FDRE                                         r  cnt_5sec_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_5sec_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.141ns (38.946%)  route 0.221ns (61.054%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE                         0.000     0.000 r  tick_reg/C
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tick_reg/Q
                         net (fo=10, routed)          0.221     0.362    TEST_PIN_OBUF[3]
    SLICE_X42Y41         FDRE                                         r  cnt_5sec_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_5sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_5sec_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.905%)  route 0.179ns (49.095%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  cnt_5sec_reg[0]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_5sec_reg[0]/Q
                         net (fo=8, routed)           0.179     0.320    cnt_5sec_reg[0]
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.365 r  cnt_5sec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    p_0_in[2]
    SLICE_X42Y42         FDRE                                         r  cnt_5sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.602%)  route 0.182ns (49.398%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  CA_reg/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CA_reg/Q
                         net (fo=4, routed)           0.182     0.323    TEST_PIN_OBUF[0]
    SLICE_X43Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  CA_i_1/O
                         net (fo=1, routed)           0.000     0.368    CA_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  CA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_5sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_5sec_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.353%)  route 0.183ns (49.647%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  cnt_5sec_reg[0]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_5sec_reg[0]/Q
                         net (fo=8, routed)           0.183     0.324    cnt_5sec_reg[0]
    SLICE_X42Y42         LUT4 (Prop_lut4_I1_O)        0.045     0.369 r  cnt_5sec[3]_i_1/O
                         net (fo=1, routed)           0.000     0.369    p_0_in[3]
    SLICE_X42Y42         FDRE                                         r  cnt_5sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_5sec_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_5sec_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.189ns (50.753%)  route 0.183ns (49.247%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  cnt_5sec_reg[0]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_5sec_reg[0]/Q
                         net (fo=8, routed)           0.183     0.324    cnt_5sec_reg[0]
    SLICE_X42Y42         LUT5 (Prop_lut5_I3_O)        0.048     0.372 r  cnt_5sec[4]_i_1/O
                         net (fo=1, routed)           0.000     0.372    p_0_in[4]
    SLICE_X42Y42         FDRE                                         r  cnt_5sec_reg[4]/D
  -------------------------------------------------------------------    -------------------





