###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:27:15 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [25]                                     (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  5.235
= Slack Time                   -7.680
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.261
     = Beginpoint Arrival Time            0.861
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [25] ^ |         | 0.403 |       |   0.861 |   -6.819 | 
     | \tx_core/axi_master /U1012                         | A ^ -> Y v            | INVX2   | 0.357 | 0.265 |   1.126 |   -6.554 | 
     | \tx_core/axi_master /U259                          | A v -> Y ^            | INVX1   | 0.364 | 0.336 |   1.461 |   -6.218 | 
     | \tx_core/axi_master /U795                          | B ^ -> Y v            | AOI21X1 | 0.252 | 0.112 |   1.574 |   -6.106 | 
     | \tx_core/axi_master /U308                          | A v -> Y v            | BUFX2   | 0.089 | 0.084 |   1.658 |   -6.022 | 
     | \tx_core/axi_master /U775                          | A v -> Y v            | AND2X2  | 0.052 | 0.084 |   1.742 |   -5.938 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^            | INVX1   | 0.180 | 0.145 |   1.886 |   -5.794 | 
     | \tx_core/axi_master /U185                          | A ^ -> Y v            | NOR2X1  | 0.046 | 0.092 |   1.978 |   -5.702 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^            | NAND3X1 | 0.550 | 0.356 |   2.334 |   -5.346 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v            | INVX1   | 0.136 | 0.179 |   2.514 |   -5.166 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^            | INVX1   | 0.874 | 0.592 |   3.105 |   -4.575 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v            | AOI21X1 | 0.429 | 0.314 |   3.419 |   -4.261 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^            | INVX1   | 0.125 | 0.183 |   3.602 |   -4.078 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v            | NOR3X1  | 0.111 | 0.119 |   3.721 |   -3.959 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^            | NAND2X1 | 0.282 | 0.211 |   3.931 |   -3.749 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v            | INVX1   | 0.026 | 0.102 |   4.034 |   -3.646 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^            | NAND3X1 | 0.324 | 0.152 |   4.186 |   -3.494 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v            | INVX1   | 0.072 | 0.129 |   4.315 |   -3.365 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^            | INVX1   | 0.026 | 0.032 |   4.347 |   -3.333 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^            | BUFX2   | 0.316 | 0.197 |   4.544 |   -3.136 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^            | OR2X2   | 0.197 | 0.146 |   4.690 |   -2.990 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v            | INVX1   | 0.301 | 0.263 |   4.952 |   -2.727 | 
     | \tx_core/tx_crc/crcpkt0 /U239                      | B v -> Y v            | AND2X1  | 0.317 | 0.206 |   5.158 |   -2.522 | 
     | \tx_core/tx_crc/crcpkt0 /U467                      | A v -> Y v            | OR2X1   | 0.033 | 0.066 |   5.224 |   -2.455 | 
     | \tx_core/tx_crc/crcpkt0 /U468                      | A v -> Y ^            | INVX1   | 0.478 | 0.010 |   5.235 |   -2.445 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | D ^                   | LATCH   | 0.478 | 0.000 |   5.235 |   -2.445 | 
     | tch                                                |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    9.405 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    9.405 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    9.405 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    9.405 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    9.405 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    9.405 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    9.405 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin40_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                        (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  4.522
= Slack Time                   -6.967
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -5.867 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -5.580 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -5.397 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v         | NAND2X1 | 0.041 | 0.059 |   1.629 |   -5.338 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^         | AOI21X1 | 0.087 | 0.077 |   1.706 |   -5.261 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^         | AND2X2  | 0.415 | 0.253 |   1.959 |   -5.008 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v         | INVX8   | 0.197 | 0.146 |   2.105 |   -4.862 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^         | INVX4   | 0.132 | 0.132 |   2.237 |   -4.730 | 
     | \tx_core/axi_master /U2884                         | S ^ -> Y v         | MUX2X1  | 0.066 | 0.095 |   2.332 |   -4.635 | 
     | \tx_core/axi_master /U1129                         | A v -> Y ^         | INVX1   | 0.311 | 0.228 |   2.561 |   -4.406 | 
     | \tx_core/tx_crc/crcpkt2 /U511                      | A ^ -> Y v         | INVX1   | 0.031 | 0.100 |   2.661 |   -4.306 | 
     | \tx_core/tx_crc/crcpkt2 /U45                       | A v -> Y ^         | NAND2X1 | 0.200 | 0.142 |   2.802 |   -4.165 | 
     | \tx_core/tx_crc/crcpkt2 /U465                      | C ^ -> Y v         | NOR3X1  | 0.168 | 0.125 |   2.927 |   -4.040 | 
     | \tx_core/tx_crc/crcpkt2 /U32                       | A v -> Y v         | AND2X2  | 0.533 | 0.229 |   3.156 |   -3.811 | 
     | \tx_core/tx_crc/crcpkt2 /U313                      | A v -> Y ^         | INVX2   | 1.108 | 0.702 |   3.857 |   -3.110 | 
     | \tx_core/tx_crc/crcpkt2 /U2052                     | B ^ -> Y ^         | AND2X1  | 0.053 | 0.284 |   4.142 |   -2.826 | 
     | \tx_core/tx_crc/crcpkt2 /U2053                     | A ^ -> Y v         | INVX1   | 0.115 | 0.100 |   4.242 |   -2.725 | 
     | \tx_core/tx_crc/crcpkt2 /U297                      | A v -> Y v         | OR2X1   | 0.022 | 0.056 |   4.298 |   -2.670 | 
     | \tx_core/tx_crc/crcpkt2 /U644                      | A v -> Y ^         | INVX1   | 0.008 | 0.024 |   4.322 |   -2.645 | 
     | \tx_core/tx_crc/crcpkt2 /U113                      | A ^ -> Y ^         | AND2X1  | 0.092 | 0.070 |   4.392 |   -2.575 | 
     | \tx_core/tx_crc/crcpkt2 /U280                      | A ^ -> Y v         | INVX1   | 0.033 | 0.057 |   4.449 |   -2.518 | 
     | \tx_core/tx_crc/crcpkt2 /U515                      | B v -> Y v         | OR2X1   | 0.025 | 0.061 |   4.510 |   -2.457 | 
     | \tx_core/tx_crc/crcpkt2 /U516                      | A v -> Y ^         | INVX1   | 0.478 | 0.012 |   4.522 |   -2.445 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | D ^                | LATCH   | 0.478 | 0.000 |   4.522 |   -2.445 | 
     | tch                                                |                    |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    8.692 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.692 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    8.692 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.692 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    8.692 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/U1 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.692 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin40_d_reg/la | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    8.692 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin16_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                        (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  4.522
= Slack Time                   -6.967
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -5.867 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -5.580 | 
     | \tx_core/axi_master /U104                          | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -5.397 | 
     | \tx_core/axi_master /U205                          | A ^ -> Y v         | NAND2X1 | 0.041 | 0.059 |   1.629 |   -5.338 | 
     | \tx_core/axi_master /U204                          | B v -> Y ^         | AOI21X1 | 0.087 | 0.077 |   1.706 |   -5.261 | 
     | \tx_core/axi_master /U86                           | A ^ -> Y ^         | AND2X2  | 0.415 | 0.253 |   1.959 |   -5.008 | 
     | \tx_core/axi_master /U817                          | A ^ -> Y v         | INVX8   | 0.197 | 0.146 |   2.105 |   -4.862 | 
     | \tx_core/axi_master /U406                          | A v -> Y ^         | INVX4   | 0.132 | 0.132 |   2.237 |   -4.730 | 
     | \tx_core/axi_master /U2884                         | S ^ -> Y v         | MUX2X1  | 0.066 | 0.095 |   2.332 |   -4.634 | 
     | \tx_core/axi_master /U1129                         | A v -> Y ^         | INVX1   | 0.311 | 0.228 |   2.561 |   -4.406 | 
     | \tx_core/tx_crc/crcpkt2 /U511                      | A ^ -> Y v         | INVX1   | 0.031 | 0.100 |   2.661 |   -4.306 | 
     | \tx_core/tx_crc/crcpkt2 /U45                       | A v -> Y ^         | NAND2X1 | 0.200 | 0.142 |   2.802 |   -4.164 | 
     | \tx_core/tx_crc/crcpkt2 /U465                      | C ^ -> Y v         | NOR3X1  | 0.168 | 0.125 |   2.927 |   -4.040 | 
     | \tx_core/tx_crc/crcpkt2 /U32                       | A v -> Y v         | AND2X2  | 0.533 | 0.229 |   3.156 |   -3.811 | 
     | \tx_core/tx_crc/crcpkt2 /U313                      | A v -> Y ^         | INVX2   | 1.108 | 0.702 |   3.857 |   -3.109 | 
     | \tx_core/tx_crc/crcpkt2 /U2052                     | B ^ -> Y ^         | AND2X1  | 0.053 | 0.284 |   4.142 |   -2.825 | 
     | \tx_core/tx_crc/crcpkt2 /U2053                     | A ^ -> Y v         | INVX1   | 0.115 | 0.100 |   4.242 |   -2.725 | 
     | \tx_core/tx_crc/crcpkt2 /U297                      | A v -> Y v         | OR2X1   | 0.022 | 0.056 |   4.298 |   -2.669 | 
     | \tx_core/tx_crc/crcpkt2 /U644                      | A v -> Y ^         | INVX1   | 0.008 | 0.024 |   4.322 |   -2.645 | 
     | \tx_core/tx_crc/crcpkt2 /U113                      | A ^ -> Y ^         | AND2X1  | 0.092 | 0.070 |   4.392 |   -2.575 | 
     | \tx_core/tx_crc/crcpkt2 /U280                      | A ^ -> Y v         | INVX1   | 0.033 | 0.057 |   4.449 |   -2.518 | 
     | \tx_core/tx_crc/crcpkt2 /U513                      | B v -> Y v         | OR2X1   | 0.022 | 0.059 |   4.508 |   -2.459 | 
     | \tx_core/tx_crc/crcpkt2 /U514                      | A v -> Y ^         | INVX1   | 0.478 | 0.014 |   4.522 |   -2.445 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | D ^                | LATCH   | 0.478 | 0.000 |   4.522 |   -2.445 | 
     | tch                                                |                    |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    8.692 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.692 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    8.692 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.692 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    8.692 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/U1 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.692 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin16_d_reg/la | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    8.692 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt2 /
clk_gate_crcin64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [27]                                     (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  4.345
= Slack Time                   -6.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.143
     = Beginpoint Arrival Time            0.743
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [27] ^ |         | 0.203 |       |   0.743 |   -6.047 | 
     | \tx_core/axi_master /U1135                         | A ^ -> Y v            | INVX1   | 0.136 | 0.160 |   0.903 |   -5.887 | 
     | \tx_core/axi_master /U2403                         | A v -> Y ^            | INVX1   | 0.729 | 0.506 |   1.409 |   -5.381 | 
     | \tx_core/axi_master /U735                          | D ^ -> Y v            | AOI22X1 | 0.247 | 0.170 |   1.579 |   -5.211 | 
     | \tx_core/axi_master /U343                          | B v -> Y v            | AND2X2  | 0.057 | 0.102 |   1.681 |   -5.109 | 
     | \tx_core/axi_master /U344                          | A v -> Y ^            | INVX1   | 0.478 | 0.021 |   1.702 |   -5.089 | 
     | \tx_core/axi_master /U242                          | A ^ -> Y v            | NOR2X1  | 0.128 | 0.148 |   1.850 |   -4.941 | 
     | \tx_core/axi_master /U58                           | B v -> Y v            | AND2X2  | 0.106 | 0.134 |   1.984 |   -4.806 | 
     | \tx_core/axi_master /U57                           | C v -> Y ^            | NAND3X1 | 0.048 | 0.075 |   2.059 |   -4.731 | 
     | \tx_core/axi_master /U241                          | A ^ -> Y ^            | OR2X2   | 0.599 | 0.301 |   2.361 |   -4.430 | 
     | \tx_core/axi_master /U114                          | A ^ -> Y v            | NAND2X1 | 0.121 | 0.259 |   2.620 |   -4.170 | 
     | \tx_core/axi_master /U99                           | B v -> Y ^            | NAND2X1 | 0.100 | 0.095 |   2.715 |   -4.076 | 
     | \tx_core/axi_master /U239                          | A ^ -> Y v            | NOR2X1  | 0.018 | 0.052 |   2.767 |   -4.024 | 
     | \tx_core/axi_master /U156                          | B v -> Y v            | AND2X2  | 0.034 | 0.064 |   2.831 |   -3.960 | 
     | \tx_core/axi_master /U368                          | A v -> Y ^            | INVX1   | 0.102 | 0.088 |   2.919 |   -3.871 | 
     | \tx_core/axi_master /U240                          | B ^ -> Y v            | NOR2X1  | 0.300 | 0.178 |   3.097 |   -3.693 | 
     | \tx_core/tx_crc/crcpkt2 /U13                       | A v -> Y ^            | INVX1   | 0.214 | 0.223 |   3.320 |   -3.470 | 
     | \tx_core/tx_crc/crcpkt2 /U37                       | A ^ -> Y v            | INVX4   | 0.099 | 0.053 |   3.373 |   -3.417 | 
     | \tx_core/tx_crc/crcpkt2 /U36                       | B v -> Y v            | AND2X2  | 0.025 | 0.063 |   3.436 |   -3.354 | 
     | \tx_core/tx_crc/crcpkt2 /U2179                     | A v -> Y ^            | INVX1   | 0.506 | 0.336 |   3.772 |   -3.018 | 
     | \tx_core/tx_crc/crcpkt2 /U301                      | B ^ -> Y ^            | OR2X1   | 0.046 | 0.063 |   3.835 |   -2.955 | 
     | \tx_core/tx_crc/crcpkt2 /U2068                     | A ^ -> Y v            | INVX1   | 0.132 | 0.109 |   3.944 |   -2.846 | 
     | \tx_core/tx_crc/crcpkt2 /U645                      | B v -> Y v            | OR2X1   | 0.021 | 0.076 |   4.020 |   -2.771 | 
     | \tx_core/tx_crc/crcpkt2 /U300                      | A v -> Y ^            | INVX1   | 0.023 | 0.034 |   4.053 |   -2.737 | 
     | \tx_core/tx_crc/crcpkt2 /U119                      | A ^ -> Y ^            | AND2X1  | 0.039 | 0.036 |   4.089 |   -2.701 | 
     | \tx_core/tx_crc/crcpkt2 /U298                      | A ^ -> Y v            | INVX1   | 0.061 | 0.059 |   4.148 |   -2.643 | 
     | \tx_core/tx_crc/crcpkt2 /U5211                     | C v -> Y ^            | NOR3X1  | 0.085 | 0.063 |   4.211 |   -2.579 | 
     | \tx_core/tx_crc/crcpkt2 /U5212                     | C ^ -> Y v            | OAI21X1 | 0.023 | 0.044 |   4.255 |   -2.536 | 
     | \tx_core/tx_crc/crcpkt2 /U519                      | B v -> Y v            | OR2X1   | 0.044 | 0.073 |   4.327 |   -2.463 | 
     | \tx_core/tx_crc/crcpkt2 /U520                      | A v -> Y ^            | INVX1   | 0.478 | 0.018 |   4.345 |   -2.445 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | D ^                   | LATCH   | 0.478 | 0.000 |   4.345 |   -2.445 | 
     | tch                                                |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    8.515 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.515 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    8.515 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.515 | 
     | FECTS_clks_clk___L4_I10                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    8.515 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/U1 | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    8.515 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/la | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    8.515 | 
     | tch                                                |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][2][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][2][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  3.667
= Slack Time                   -6.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -6.112 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.644 | 1.447 |   1.447 |   -4.665 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.043 | 0.072 |   1.519 |   -4.593 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.061 | 0.060 |   1.579 |   -4.534 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.284 | 0.109 |   1.688 |   -4.425 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.384 | 0.404 |   2.092 |   -4.020 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.236 |   -3.876 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.313 |   -3.799 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.350 |   -3.763 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.401 |   -3.711 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.437 |   -3.675 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.474 |   -3.638 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.814 |   -3.298 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   3.021 |   -3.091 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   3.105 |   -3.007 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.232 |   -2.880 | 
     | \tx_core/dma_reg_tx /U4                            | B ^ -> Y ^   | AND2X1  | 0.292 | 0.207 |   3.439 |   -2.674 | 
     | \tx_core/dma_reg_tx /U1054                         | A ^ -> Y v   | INVX1   | 0.060 | 0.128 |   3.567 |   -2.545 | 
     | \tx_core/dma_reg_tx /U150                          | B v -> Y v   | OR2X1   | 0.044 | 0.079 |   3.646 |   -2.466 | 
     | \tx_core/dma_reg_tx /U151                          | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   3.667 |   -2.445 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.667 |   -2.445 | 
     | ][2][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.837 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.837 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.837 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.837 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.837 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.837 | 
     | ][2][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.837 | 
     | ][2][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][1][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][1][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  3.635
= Slack Time                   -6.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -6.081 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.644 | 1.447 |   1.447 |   -4.634 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.043 | 0.072 |   1.519 |   -4.562 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.061 | 0.060 |   1.579 |   -4.502 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.284 | 0.109 |   1.688 |   -4.393 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.384 | 0.404 |   2.092 |   -3.989 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.236 |   -3.845 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.313 |   -3.767 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.350 |   -3.731 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.401 |   -3.679 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.437 |   -3.643 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.474 |   -3.607 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.814 |   -3.267 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   3.021 |   -3.060 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   3.105 |   -2.976 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.232 |   -2.849 | 
     | \tx_core/dma_reg_tx /U4                            | B ^ -> Y ^   | AND2X1  | 0.292 | 0.207 |   3.439 |   -2.642 | 
     | \tx_core/dma_reg_tx /U7                            | A ^ -> Y v   | INVX1   | 0.061 | 0.128 |   3.567 |   -2.513 | 
     | \tx_core/dma_reg_tx /U152                          | B v -> Y v   | OR2X1   | 0.014 | 0.058 |   3.625 |   -2.455 | 
     | \tx_core/dma_reg_tx /U153                          | A v -> Y ^   | INVX1   | 0.478 | 0.010 |   3.635 |   -2.445 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.635 |   -2.445 | 
     | ][1][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.806 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.806 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.806 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.806 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.806 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.806 | 
     | ][1][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.806 | 
     | ][1][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][3][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][3][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  3.592
= Slack Time                   -6.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -6.037 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.644 | 1.447 |   1.447 |   -4.590 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.043 | 0.072 |   1.519 |   -4.518 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.061 | 0.060 |   1.579 |   -4.458 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.284 | 0.109 |   1.688 |   -4.350 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.384 | 0.404 |   2.092 |   -3.945 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.236 |   -3.801 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.313 |   -3.724 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.350 |   -3.687 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.401 |   -3.636 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.437 |   -3.600 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.474 |   -3.563 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.814 |   -3.223 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   3.021 |   -3.016 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   3.105 |   -2.932 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.232 |   -2.805 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.154 | 0.121 |   3.353 |   -2.684 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.106 | 0.127 |   3.481 |   -2.556 | 
     | \tx_core/dma_reg_tx /U148                          | B v -> Y v   | OR2X1   | 0.047 | 0.090 |   3.571 |   -2.466 | 
     | \tx_core/dma_reg_tx /U149                          | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   3.592 |   -2.445 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.592 |   -2.445 | 
     | ][3][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.762 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.762 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.762 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.762 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.762 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.762 | 
     | ][3][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.762 | 
     | ][3][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][5][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][5][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  3.583
= Slack Time                   -6.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -6.028 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.644 | 1.447 |   1.447 |   -4.581 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.043 | 0.072 |   1.519 |   -4.509 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.061 | 0.060 |   1.579 |   -4.449 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.284 | 0.109 |   1.688 |   -4.341 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.384 | 0.404 |   2.092 |   -3.936 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.236 |   -3.792 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.313 |   -3.715 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.350 |   -3.678 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.401 |   -3.627 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.437 |   -3.591 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.474 |   -3.554 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.814 |   -3.214 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   3.021 |   -3.007 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   3.105 |   -2.923 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.232 |   -2.796 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.154 | 0.121 |   3.353 |   -2.675 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.106 | 0.127 |   3.481 |   -2.547 | 
     | \tx_core/dma_reg_tx /U144                          | B v -> Y v   | OR2X1   | 0.038 | 0.085 |   3.565 |   -2.463 | 
     | \tx_core/dma_reg_tx /U145                          | A v -> Y ^   | INVX1   | 0.478 | 0.017 |   3.583 |   -2.445 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.583 |   -2.445 | 
     | ][5][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.753 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.753 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.753 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.753 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.753 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.753 | 
     | ][5][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.753 | 
     | ][5][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Latch Borrowed Time Check with Pin \tx_core/dma_reg_tx /\clk_
gate_clink_ptr_reg[l_reg][6][head_ptr] /latch/CLK 
Endpoint:   \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg][6][head_ptr] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \clks.rst                                                           
(v) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  3.580
= Slack Time                   -6.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.120 |       |   0.000 |   -6.025 | 
     | U3647                                              | A v -> Y ^   | INVX1   | 0.644 | 1.447 |   1.447 |   -4.578 | 
     | U1639                                              | A ^ -> Y ^   | OR2X1   | 0.043 | 0.072 |   1.519 |   -4.506 | 
     | U1640                                              | A ^ -> Y v   | INVX1   | 0.061 | 0.060 |   1.579 |   -4.447 | 
     | U1448                                              | A v -> Y v   | BUFX4   | 0.284 | 0.109 |   1.688 |   -4.338 | 
     | U3731                                              | D v -> Y ^   | AOI22X1 | 0.384 | 0.404 |   2.092 |   -3.933 | 
     | U3732                                              | A ^ -> Y v   | INVX1   | 0.084 | 0.144 |   2.236 |   -3.789 | 
     | \tx_core/dma_reg_tx /U12                           | B v -> Y v   | OR2X1   | 0.036 | 0.077 |   2.313 |   -3.712 | 
     | \tx_core/dma_reg_tx /U171                          | A v -> Y ^   | INVX1   | 0.021 | 0.036 |   2.350 |   -3.676 | 
     | \tx_core/dma_reg_tx /U124                          | A ^ -> Y ^   | AND2X1  | 0.064 | 0.051 |   2.401 |   -3.624 | 
     | \tx_core/dma_reg_tx /U1332                         | A ^ -> Y v   | INVX1   | 0.016 | 0.036 |   2.437 |   -3.588 | 
     | \tx_core/dma_reg_tx /U1461                         | C v -> Y ^   | NOR3X1  | 0.066 | 0.037 |   2.474 |   -3.551 | 
     | \tx_core/dma_reg_tx /U1468                         | A ^ -> Y v   | NAND3X1 | 0.586 | 0.340 |   2.814 |   -3.211 | 
     | \tx_core/dma_reg_tx /U177                          | A v -> Y v   | BUFX2   | 0.273 | 0.207 |   3.021 |   -3.004 | 
     | \tx_core/dma_reg_tx /U6                            | B v -> Y v   | OR2X1   | 0.281 | 0.084 |   3.105 |   -2.920 | 
     | \tx_core/dma_reg_tx /U9                            | A v -> Y ^   | INVX1   | 0.075 | 0.127 |   3.232 |   -2.793 | 
     | \tx_core/dma_reg_tx /U5                            | B ^ -> Y ^   | AND2X1  | 0.154 | 0.121 |   3.353 |   -2.672 | 
     | \tx_core/dma_reg_tx /U8                            | A ^ -> Y v   | INVX1   | 0.106 | 0.127 |   3.481 |   -2.544 | 
     | \tx_core/dma_reg_tx /U142                          | B v -> Y v   | OR2X1   | 0.039 | 0.084 |   3.565 |   -2.460 | 
     | \tx_core/dma_reg_tx /U143                          | A v -> Y ^   | INVX1   | 0.478 | 0.015 |   3.580 |   -2.445 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | D ^          | LATCH   | 0.478 | 0.000 |   3.580 |   -2.445 | 
     | ][6][head_ptr] /latch                              |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.750 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.750 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.750 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.750 | 
     | FECTS_clks_clk___L4_I13                            | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.750 | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.750 | 
     | ][6][head_ptr] /U1                                 |              |       |       |       |         |          | 
     | \tx_core/dma_reg_tx /\clk_gate_clink_ptr_reg[l_reg | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.750 | 
     | ][6][head_ptr] /latch                              |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Latch Borrowed Time Check with Pin \tx_core/axi_master /\link_
addr_2_fifo/clk_gate_data_mem_reg[1] /latch/CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/clk_gate_data_mem_reg[1] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                                    
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  3.368
= Slack Time                   -5.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -4.714 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -4.427 | 
     | \tx_core/axi_master /U370                          | A v -> Y v         | OR2X2   | 0.119 | 0.100 |   1.487 |   -4.327 | 
     | \tx_core/axi_master /U371                          | A v -> Y ^         | INVX1   | 0.016 | 0.042 |   1.529 |   -4.285 | 
     | \tx_core/axi_master /U672                          | A ^ -> Y v         | INVX1   | 0.111 | 0.086 |   1.615 |   -4.199 | 
     | \tx_core/axi_master /U356                          | B v -> Y v         | OR2X2   | 0.095 | 0.127 |   1.742 |   -4.072 | 
     | \tx_core/axi_master /U357                          | A v -> Y ^         | INVX1   | 0.677 | 0.449 |   2.190 |   -3.623 | 
     | \tx_core/axi_master /U258                          | A ^ -> Y v         | INVX2   | 0.304 | 0.111 |   2.301 |   -3.512 | 
     | \tx_core/axi_master /U510                          | A v -> Y ^         | INVX8   | 0.475 | 0.186 |   2.487 |   -3.326 | 
     | \tx_core/axi_master /U16                           | A ^ -> Y v         | INVX1   | 0.285 | 0.335 |   2.822 |   -2.992 | 
     | \tx_core/axi_master /U551                          | A v -> Y v         | OR2X1   | 0.010 | 0.054 |   2.876 |   -2.938 | 
     | \tx_core/axi_master /U1548                         | A v -> Y ^         | INVX1   | 0.046 | 0.045 |   2.922 |   -2.892 | 
     | \tx_core/axi_master /U3294                         | C ^ -> Y v         | NAND3X1 | 0.017 | 0.021 |   2.943 |   -2.871 | 
     | \tx_core/axi_master /U1181                         | A v -> Y v         | BUFX2   | 0.020 | 0.047 |   2.990 |   -2.824 | 
     | \tx_core/axi_master /U536                          | B v -> Y v         | AND2X1  | 0.027 | 0.053 |   3.042 |   -2.771 | 
     | \tx_core/axi_master /U1176                         | A v -> Y ^         | INVX1   | 0.034 | 0.042 |   3.084 |   -2.729 | 
     | \tx_core/axi_master /U522                          | B ^ -> Y ^         | AND2X1  | 0.053 | 0.056 |   3.140 |   -2.673 | 
     | \tx_core/axi_master /U1183                         | A ^ -> Y v         | INVX1   | 0.180 | 0.139 |   3.279 |   -2.535 | 
     | \tx_core/axi_master /U1164                         | B v -> Y v         | OR2X1   | 0.011 | 0.078 |   3.357 |   -2.457 | 
     | \tx_core/axi_master /U1165                         | A v -> Y ^         | INVX1   | 0.478 | 0.011 |   3.368 |   -2.445 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | D ^                | LATCH   | 0.478 | 0.000 |   3.368 |   -2.445 | 
     | ta_mem_reg[1] /latch                               |                    |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.539 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.539 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.539 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.539 | 
     | FECTS_clks_clk___L4_I5                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.539 | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.539 | 
     | ta_mem_reg[1] /U1                                  |              |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_2_fifo/clk_gate_da | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.539 | 
     | ta_mem_reg[1] /latch                               |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         2.048
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.152
- Arrival Time                  6.777
= Slack Time                   -5.625
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.525 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -4.238 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -4.138 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -4.068 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -4.034 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.964 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.896 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.869 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.724 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.506 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.427 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -3.027 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.891 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -2.355 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -2.174 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -2.077 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.767 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.533 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -1.279 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.468 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |   -0.175 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |   -0.034 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.073 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.230 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.447 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    0.796 | 
     | \tx_core/tx_crc/crcpkt0 /U4172             | C ^ -> Y v         | AOI22X1  | 0.172 | 0.293 |   6.714 |    1.089 | 
     | \tx_core/tx_crc/crcpkt0 /U4173             | A v -> Y ^         | INVX1    | 0.008 | 0.062 |   6.777 |    1.152 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19] | D ^                | DFFPOSX1 | 0.008 | 0.000 |   6.777 |    1.152 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.625 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.625 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.625 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.625 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.625 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.625 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.625 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.625 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[19]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.625 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.970
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.230
- Arrival Time                  6.854
= Slack Time                   -5.624
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.525 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -4.238 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -4.138 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -4.068 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -4.034 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.964 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.896 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.868 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.724 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.505 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.427 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -3.027 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.890 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -2.355 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -2.173 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -2.076 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.766 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.532 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -1.278 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.467 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |   -0.175 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |   -0.034 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.073 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.231 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.448 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    0.796 | 
     | \tx_core/tx_crc/crcpkt0 /U4283             | C ^ -> Y v         | AOI22X1  | 0.258 | 0.315 |   6.736 |    1.111 | 
     | \tx_core/tx_crc/crcpkt0 /U1744             | A v -> Y v         | BUFX2    | 0.093 | 0.085 |   6.820 |    1.196 | 
     | \tx_core/tx_crc/crcpkt0 /U4284             | A v -> Y ^         | INVX1    | 0.018 | 0.034 |   6.854 |    1.230 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[21] | D ^                | DFFPOSX1 | 0.018 | 0.000 |   6.854 |    1.230 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.624 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.624 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.624 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.624 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.624 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.624 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.624 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.624 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[21]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.624 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.997
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.203
- Arrival Time                  6.793
= Slack Time                   -5.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.490 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -4.203 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -4.103 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -4.033 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.999 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.929 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.861 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.833 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.689 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.470 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.392 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.992 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.855 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -2.320 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -2.138 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -2.041 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.732 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.498 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -1.244 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.432 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |   -0.140 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.001 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.108 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.265 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.482 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    0.831 | 
     | \tx_core/tx_crc/crcpkt0 /U3440            | C ^ -> Y v         | AOI22X1  | 0.167 | 0.307 |   6.727 |    1.138 | 
     | \tx_core/tx_crc/crcpkt0 /U3441            | A v -> Y ^         | INVX1    | 0.014 | 0.065 |   6.793 |    1.203 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8] | D ^                | DFFPOSX1 | 0.014 | 0.000 |   6.793 |    1.203 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.589 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.589 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.589 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.589 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.589 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.589 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.589 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.589 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.589 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.986
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.214
- Arrival Time                  6.789
= Slack Time                   -5.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.476 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -4.189 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -4.089 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -4.019 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.985 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.915 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.847 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.819 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.675 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.456 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.378 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.978 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.841 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -2.306 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -2.124 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -2.027 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.718 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.484 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -1.230 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.418 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |   -0.126 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.015 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.122 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.279 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.496 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    0.845 | 
     | \tx_core/tx_crc/crcpkt0 /U2591            | C ^ -> Y v         | AOI22X1  | 0.169 | 0.302 |   6.723 |    1.147 | 
     | \tx_core/tx_crc/crcpkt0 /U2592            | A v -> Y ^         | INVX1    | 0.016 | 0.067 |   6.789 |    1.214 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1] | D ^                | DFFPOSX1 | 0.016 | 0.000 |   6.789 |    1.214 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.575 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.575 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.575 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.575 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.575 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.575 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.575 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.575 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[1]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.575 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[6] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.997
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.203
- Arrival Time                  6.763
= Slack Time                   -5.561
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.461 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -4.174 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -4.074 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -4.004 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.971 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.900 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.832 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.805 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.661 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.442 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.364 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.964 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.827 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -2.292 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -2.110 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -2.013 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.703 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.469 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -1.215 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.404 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |   -0.111 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.030 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.137 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.294 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.511 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    0.860 | 
     | \tx_core/tx_crc/crcpkt0 /U3270            | C ^ -> Y v         | AOI22X1  | 0.202 | 0.267 |   6.688 |    1.127 | 
     | \tx_core/tx_crc/crcpkt0 /U3271            | A v -> Y ^         | INVX1    | 0.014 | 0.075 |   6.763 |    1.202 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[6] | D ^                | DFFPOSX1 | 0.014 | 0.000 |   6.763 |    1.203 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.561 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.561 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.561 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.561 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.561 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.561 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.561 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.561 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[6]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.561 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         2.045
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.155
- Arrival Time                  6.695
= Slack Time                   -5.541
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.441 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -4.154 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -4.054 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.984 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.950 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.880 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.812 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.785 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.640 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.421 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.343 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.943 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.806 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -2.271 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -2.090 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.993 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.683 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.449 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -1.195 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.384 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |   -0.091 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.050 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.157 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.314 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.531 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    0.880 | 
     | \tx_core/tx_crc/crcpkt0 /U4000             | C ^ -> Y v         | AOI22X1  | 0.160 | 0.214 |   6.635 |    1.095 | 
     | \tx_core/tx_crc/crcpkt0 /U4001             | A v -> Y ^         | INVX1    | 0.009 | 0.060 |   6.695 |    1.155 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16] | D ^                | DFFPOSX1 | 0.009 | 0.000 |   6.695 |    1.155 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.541 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.541 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.541 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.541 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.541 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.541 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.541 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.541 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[16]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.966
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.234
- Arrival Time                  6.754
= Slack Time                   -5.520
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.420 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -4.133 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -4.033 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.963 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.930 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.859 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.791 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.764 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.620 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.401 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.323 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.923 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.786 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -2.251 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -2.069 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.972 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.662 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.428 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -1.174 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.363 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |   -0.070 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.071 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.178 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.335 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.552 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    0.901 | 
     | \tx_core/tx_crc/crcpkt0 /U2370            | C ^ -> Y v         | AOI22X1  | 0.246 | 0.247 |   6.667 |    1.148 | 
     | \tx_core/tx_crc/crcpkt0 /U2371            | A v -> Y ^         | INVX1    | 0.018 | 0.086 |   6.754 |    1.234 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0] | D ^                | DFFPOSX1 | 0.018 | 0.000 |   6.754 |    1.234 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.520 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.520 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.520 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.520 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.520 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.520 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.520 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.520 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[0]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.520 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Latch Borrowed Time Check with Pin \tx_core/axi_master /\link_
addr_0_fifo/clk_gate_data_mem_reg[1] /latch/CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/clk_gate_data_mem_reg[1] /
latch/D (^) checked with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [25]                                                 
(^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -3.920
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.445
- Arrival Time                  3.051
= Slack Time                   -5.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.261
     = Beginpoint Arrival Time            0.861
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [25] ^ |         | 0.403 |       |   0.861 |   -4.635 | 
     | \tx_core/axi_master /U1012                         | A ^ -> Y v            | INVX2   | 0.357 | 0.265 |   1.126 |   -4.370 | 
     | \tx_core/axi_master /U259                          | A v -> Y ^            | INVX1   | 0.364 | 0.336 |   1.461 |   -4.034 | 
     | \tx_core/axi_master /U795                          | B ^ -> Y v            | AOI21X1 | 0.252 | 0.112 |   1.574 |   -3.922 | 
     | \tx_core/axi_master /U308                          | A v -> Y v            | BUFX2   | 0.089 | 0.084 |   1.658 |   -3.838 | 
     | \tx_core/axi_master /U775                          | A v -> Y v            | AND2X2  | 0.052 | 0.084 |   1.742 |   -3.754 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^            | INVX1   | 0.180 | 0.145 |   1.886 |   -3.609 | 
     | \tx_core/axi_master /U507                          | A ^ -> Y ^            | OR2X1   | 0.033 | 0.060 |   1.946 |   -3.549 | 
     | \tx_core/axi_master /U1051                         | A ^ -> Y v            | INVX1   | 0.023 | 0.031 |   1.977 |   -3.519 | 
     | \tx_core/axi_master /U550                          | A v -> Y v            | AND2X1  | 0.020 | 0.037 |   2.014 |   -3.482 | 
     | \tx_core/axi_master /U1080                         | A v -> Y ^            | INVX1   | 0.478 | 0.013 |   2.027 |   -3.469 | 
     | \tx_core/axi_master /U1136                         | C ^ -> Y v            | NOR3X1  | 0.205 | 0.215 |   2.242 |   -3.253 | 
     | \tx_core/axi_master /U260                          | B v -> Y v            | OR2X2   | 0.157 | 0.160 |   2.403 |   -3.093 | 
     | \tx_core/axi_master /U2240                         | A v -> Y ^            | INVX1   | 0.027 | 0.090 |   2.492 |   -3.003 | 
     | \tx_core/axi_master /U525                          | B ^ -> Y ^            | AND2X1  | 0.087 | 0.078 |   2.570 |   -2.926 | 
     | \tx_core/axi_master /U3296                         | C ^ -> Y v            | OAI21X1 | 0.038 | 0.049 |   2.620 |   -2.876 | 
     | \tx_core/axi_master /U521                          | B v -> Y v            | AND2X2  | 0.235 | 0.137 |   2.756 |   -2.740 | 
     | \tx_core/axi_master /U1734                         | A v -> Y ^            | INVX1   | 0.055 | 0.147 |   2.903 |   -2.592 | 
     | \tx_core/axi_master /U518                          | B ^ -> Y ^            | AND2X1  | 0.043 | 0.049 |   2.953 |   -2.543 | 
     | \tx_core/axi_master /U1180                         | A ^ -> Y v            | INVX1   | 0.016 | 0.030 |   2.982 |   -2.514 | 
     | \tx_core/axi_master /U1166                         | B v -> Y v            | OR2X1   | 0.022 | 0.055 |   3.037 |   -2.459 | 
     | \tx_core/axi_master /U1167                         | A v -> Y ^            | INVX1   | 0.478 | 0.014 |   3.051 |   -2.445 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | D ^                   | LATCH   | 0.478 | 0.000 |   3.051 |   -2.445 | 
     | ta_mem_reg[1] /latch                               |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    7.221 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.221 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.221 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.221 | 
     | FECTS_clks_clk___L4_I6                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    7.221 | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    7.221 | 
     | ta_mem_reg[1] /U1                                  |              |       |       |       |         |          | 
     | \tx_core/axi_master /\link_addr_0_fifo/clk_gate_da | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    7.221 | 
     | ta_mem_reg[1] /latch                               |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.853
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.347
- Arrival Time                  6.836
= Slack Time                   -5.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.390 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -4.103 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -4.003 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.933 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.899 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.829 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.761 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.733 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.589 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.370 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.292 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.892 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.755 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -2.220 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -2.038 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.941 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.632 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.397 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -1.143 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.332 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |   -0.040 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.101 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.208 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.365 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.582 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    0.931 | 
     | \tx_core/tx_crc/crcpkt0 /U4378             | C ^ -> Y v         | AOI22X1  | 0.260 | 0.319 |   6.740 |    1.250 | 
     | \tx_core/tx_crc/crcpkt0 /U4379             | A v -> Y ^         | INVX1    | 0.032 | 0.097 |   6.836 |    1.347 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23] | D ^                | DFFPOSX1 | 0.032 | 0.000 |   6.836 |    1.347 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.489 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.489 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.489 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.489 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.489 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.489 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.489 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.489 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[23]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.489 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[17] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.833
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.367
- Arrival Time                  6.770
= Slack Time                   -5.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.303 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -4.016 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.916 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.846 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.813 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.742 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.674 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.647 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.503 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.284 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.206 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.806 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.669 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -2.134 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.952 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.855 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.545 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.311 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -1.057 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.246 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.047 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.188 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.295 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.452 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.669 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    1.018 | 
     | \tx_core/tx_crc/crcpkt0 /U4067             | C ^ -> Y v         | AOI22X1  | 0.294 | 0.249 |   6.670 |    1.267 | 
     | \tx_core/tx_crc/crcpkt0 /U4068             | A v -> Y ^         | INVX1    | 0.034 | 0.100 |   6.770 |    1.367 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[17] | D ^                | DFFPOSX1 | 0.034 | 0.000 |   6.770 |    1.367 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.403 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.403 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.403 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.403 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.403 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.403 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.403 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.403 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[17]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.403 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.884
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.316
- Arrival Time                  6.702
= Slack Time                   -5.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.287 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -4.000 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.900 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.830 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.796 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.726 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.658 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.630 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.486 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.267 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.189 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.789 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.652 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -2.117 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.935 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.838 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.529 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.294 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -1.040 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.229 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.063 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.204 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.311 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.468 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.685 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    1.034 | 
     | \tx_core/tx_crc/crcpkt0 /U3659             | C ^ -> Y v         | AOI22X1  | 0.158 | 0.209 |   6.630 |    1.243 | 
     | \tx_core/tx_crc/crcpkt0 /U3660             | A v -> Y ^         | INVX1    | 0.028 | 0.072 |   6.702 |    1.315 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11] | D ^                | DFFPOSX1 | 0.028 | 0.000 |   6.702 |    1.316 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.386 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.386 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.386 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.386 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.386 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.386 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.386 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.386 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.386 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[15] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.584
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.616
- Arrival Time                  6.925
= Slack Time                   -5.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.209 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.922 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.822 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.752 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.718 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.648 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.580 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.553 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.408 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.190 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.111 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.711 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.575 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -2.039 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.858 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.761 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.451 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.217 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.963 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.152 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.141 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.282 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.389 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.546 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.763 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    1.112 | 
     | \tx_core/tx_crc/crcpkt0 /U231              | A ^ -> Y ^         | AND2X1   | 0.035 | 0.453 |   6.873 |    1.565 | 
     | \tx_core/tx_crc/crcpkt0 /U570              | A ^ -> Y v         | INVX1    | 0.014 | 0.026 |   6.899 |    1.590 | 
     | \tx_core/tx_crc/crcpkt0 /U3937             | C v -> Y ^         | OAI21X1  | 0.064 | 0.026 |   6.925 |    1.616 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[15] | D ^                | DFFPOSX1 | 0.064 | 0.000 |   6.925 |    1.616 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.309 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.309 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.309 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.309 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.309 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.309 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.309 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.309 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[15]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.309 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.678
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.522
- Arrival Time                  6.799
= Slack Time                   -5.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.177 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.890 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.790 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.720 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.686 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.616 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.548 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.521 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.376 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.158 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.079 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.679 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.543 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -2.007 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.826 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.729 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.419 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.185 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.931 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.120 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.173 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.314 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.421 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.578 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.795 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    1.144 | 
     | \tx_core/tx_crc/crcpkt0 /U3031            | C ^ -> Y v         | AOI22X1  | 0.319 | 0.264 |   6.684 |    1.408 | 
     | \tx_core/tx_crc/crcpkt0 /U3032            | A v -> Y ^         | INVX1    | 0.053 | 0.114 |   6.799 |    1.522 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4] | D ^                | DFFPOSX1 | 0.053 | 0.000 |   6.799 |    1.522 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.277 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.277 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.277 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.277 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.277 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.277 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.277 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.277 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.277 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.552
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.648
- Arrival Time                  6.894
= Slack Time                   -5.246
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.146 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.859 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.759 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.689 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.655 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.585 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.517 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.490 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.345 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.127 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.048 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.648 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.512 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.976 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.795 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.698 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.388 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.154 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.900 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.089 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.204 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.345 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.452 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.609 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.826 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    1.175 | 
     | \tx_core/tx_crc/crcpkt0 /U221              | A ^ -> Y ^         | AND2X1   | 0.036 | 0.418 |   6.839 |    1.593 | 
     | \tx_core/tx_crc/crcpkt0 /U767              | A ^ -> Y v         | INVX1    | 0.014 | 0.025 |   6.864 |    1.619 | 
     | \tx_core/tx_crc/crcpkt0 /U3721             | C v -> Y ^         | OAI21X1  | 0.068 | 0.030 |   6.894 |    1.648 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12] | D ^                | DFFPOSX1 | 0.068 | 0.000 |   6.894 |    1.648 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.246 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.246 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.246 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.246 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.246 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.246 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.246 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.246 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[12]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.246 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.510
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.690
- Arrival Time                  6.902
= Slack Time                   -5.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.112 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.825 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.725 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.655 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.621 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.551 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.483 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.455 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.311 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.092 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -3.014 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.614 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.477 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.942 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.760 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.663 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.353 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.119 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.865 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |   -0.054 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.238 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.379 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.486 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.644 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.861 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    1.210 | 
     | \tx_core/tx_crc/crcpkt0 /U232             | A ^ -> Y ^         | AND2X1   | 0.039 | 0.417 |   6.838 |    1.627 | 
     | \tx_core/tx_crc/crcpkt0 /U566             | A ^ -> Y v         | INVX1    | 0.018 | 0.029 |   6.867 |    1.656 | 
     | \tx_core/tx_crc/crcpkt0 /U2925            | C v -> Y ^         | OAI21X1  | 0.073 | 0.034 |   6.901 |    1.690 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3] | D ^                | DFFPOSX1 | 0.073 | 0.000 |   6.902 |    1.690 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.211 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.211 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.211 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.211 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.211 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.211 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.211 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.211 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[3]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.211 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[5] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.414
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.786
- Arrival Time                  6.921
= Slack Time                   -5.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -4.035 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.748 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.648 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.578 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.544 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.474 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.406 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.379 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.234 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -3.016 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -2.937 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.537 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.401 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.865 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.684 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.587 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.277 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.043 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.789 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    0.022 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.315 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.456 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.563 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.720 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.937 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    1.286 | 
     | \tx_core/tx_crc/crcpkt0 /U233             | A ^ -> Y ^         | AND2X1   | 0.033 | 0.449 |   6.869 |    1.735 | 
     | \tx_core/tx_crc/crcpkt0 /U841             | A ^ -> Y v         | INVX1    | 0.019 | 0.028 |   6.898 |    1.763 | 
     | \tx_core/tx_crc/crcpkt0 /U3172            | C v -> Y ^         | OAI21X1  | 0.085 | 0.023 |   6.921 |    1.786 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[5] | D ^                | DFFPOSX1 | 0.085 | 0.000 |   6.921 |    1.786 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.135 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.135 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.135 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.135 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.135 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.135 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.135 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.135 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[5]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.135 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.411
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.789
- Arrival Time                  6.887
= Slack Time                   -5.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.998 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.711 | 
     | \tx_core/axi_master /U370                 | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.611 | 
     | \tx_core/axi_master /U372                 | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.541 | 
     | \tx_core/axi_master /U122                 | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.507 | 
     | \tx_core/axi_master /U562                 | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.437 | 
     | \tx_core/axi_master /U182                 | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.369 | 
     | \tx_core/axi_master /U74                  | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.342 | 
     | \tx_core/axi_master /U75                  | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.197 | 
     | \tx_core/axi_master /U385                 | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -2.979 | 
     | \tx_core/axi_master /U900                 | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -2.901 | 
     | \tx_core/axi_master /U876                 | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.500 | 
     | \tx_core/axi_master /FE_OFC42_n2680       | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.364 | 
     | \tx_core/axi_master /U2938                | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.828 | 
     | \tx_core/tx_crc/crcpkt0 /U58              | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.647 | 
     | \tx_core/tx_crc/crcpkt0 /U59              | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.550 | 
     | \tx_core/tx_crc/crcpkt0 /U406             | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.240 | 
     | \tx_core/tx_crc/crcpkt0 /U11              | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -1.006 | 
     | \tx_core/tx_crc/crcpkt0 /U480             | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.752 | 
     | \tx_core/tx_crc/crcpkt0 /U71              | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    0.059 | 
     | \tx_core/tx_crc/crcpkt0 /U2038            | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.352 | 
     | \tx_core/tx_crc/crcpkt0 /U1838            | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.493 | 
     | \tx_core/tx_crc/crcpkt0 /U788             | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.600 | 
     | \tx_core/tx_crc/crcpkt0 /U844             | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.757 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970    | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.974 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970   | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    1.323 | 
     | \tx_core/tx_crc/crcpkt0 /U223             | A ^ -> Y ^         | AND2X1   | 0.041 | 0.417 |   6.837 |    1.739 | 
     | \tx_core/tx_crc/crcpkt0 /U765             | A ^ -> Y v         | INVX1    | 0.014 | 0.027 |   6.864 |    1.766 | 
     | \tx_core/tx_crc/crcpkt0 /U2777            | C v -> Y ^         | OAI21X1  | 0.085 | 0.023 |   6.887 |    1.789 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2] | D ^                | DFFPOSX1 | 0.085 | 0.000 |   6.887 |    1.789 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.098 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.098 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.098 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.098 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.098 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.098 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.098 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.098 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[2]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.098 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.383
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.817
- Arrival Time                  6.893
= Slack Time                   -5.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.977 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.690 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.590 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.520 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.486 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.416 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.348 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.320 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.176 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -2.957 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -2.879 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.479 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.342 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.807 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.625 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.528 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.218 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -0.984 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.730 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    0.081 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.373 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.514 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.621 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.779 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    0.996 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    1.344 | 
     | \tx_core/tx_crc/crcpkt0 /U222              | A ^ -> Y ^         | AND2X1   | 0.040 | 0.418 |   6.838 |    1.762 | 
     | \tx_core/tx_crc/crcpkt0 /U574              | A ^ -> Y v         | INVX1    | 0.014 | 0.027 |   6.865 |    1.789 | 
     | \tx_core/tx_crc/crcpkt0 /U4566             | C v -> Y ^         | OAI21X1  | 0.089 | 0.028 |   6.893 |    1.817 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27] | D ^                | DFFPOSX1 | 0.089 | 0.000 |   6.893 |    1.817 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    5.076 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.076 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.076 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.076 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.076 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    5.076 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    5.076 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    5.076 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[27]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    5.076 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[10] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.273
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.927
- Arrival Time                  6.913
= Slack Time                   -4.986
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.886 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.599 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.499 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.429 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.396 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.325 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.257 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.230 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.086 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -2.867 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -2.789 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.389 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.252 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.717 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.535 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.438 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.128 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -0.894 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.640 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    0.171 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.463 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.604 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.712 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.869 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    1.086 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    1.435 | 
     | \tx_core/tx_crc/crcpkt0 /U224              | A ^ -> Y ^         | AND2X1   | 0.032 | 0.433 |   6.854 |    1.868 | 
     | \tx_core/tx_crc/crcpkt0 /U766              | A ^ -> Y v         | INVX1    | 0.015 | 0.025 |   6.879 |    1.893 | 
     | \tx_core/tx_crc/crcpkt0 /U3597             | C v -> Y ^         | OAI21X1  | 0.102 | 0.033 |   6.912 |    1.926 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[10] | D ^                | DFFPOSX1 | 0.102 | 0.000 |   6.913 |    1.927 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.986 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.986 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.986 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.986 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.986 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.986 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.986 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.986 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[10]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.986 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.243
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.957
- Arrival Time                  6.941
= Slack Time                   -4.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.884 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.597 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.497 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.428 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.394 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.323 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.256 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.228 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.084 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -2.865 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -2.787 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.387 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.250 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.715 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.533 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.436 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.126 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -0.892 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.638 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    0.173 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.465 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.606 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.714 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.871 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    1.088 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    1.437 | 
     | \tx_core/tx_crc/crcpkt0 /U229              | A ^ -> Y ^         | AND2X1   | 0.037 | 0.461 |   6.881 |    1.897 | 
     | \tx_core/tx_crc/crcpkt0 /U768              | A ^ -> Y v         | INVX1    | 0.023 | 0.032 |   6.914 |    1.929 | 
     | \tx_core/tx_crc/crcpkt0 /U3792             | C v -> Y ^         | OAI21X1  | 0.106 | 0.028 |   6.941 |    1.957 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13] | D ^                | DFFPOSX1 | 0.106 | 0.000 |   6.941 |    1.957 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.984 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.984 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.984 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.984 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.984 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.984 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.984 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.984 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[13]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.984 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[25] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.861
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.339
- Arrival Time                  6.279
= Slack Time                   -4.941
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.841 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.554 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.454 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.384 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.350 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.280 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.212 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.185 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -3.040 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -2.822 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -2.743 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.343 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.207 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.671 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.490 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.393 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.083 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -0.849 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.595 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    0.216 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.509 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.650 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.757 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.914 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    1.131 | 
     | \tx_core/tx_crc/crcpkt0 /U4471             | C ^ -> Y v         | AOI22X1  | 0.262 | 0.112 |   6.183 |    1.243 | 
     | \tx_core/tx_crc/crcpkt0 /U4472             | A v -> Y ^         | INVX1    | 0.031 | 0.096 |   6.279 |    1.339 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[25] | D ^                | DFFPOSX1 | 0.031 | 0.000 |   6.279 |    1.339 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.941 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.941 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.941 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.941 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.941 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.941 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.941 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.941 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[25]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.941 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[21] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         2.068
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.132
- Arrival Time                  6.057
= Slack Time                   -4.925
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.825 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.538 | 
     | \tx_core/axi_master /U104                  | A v -> Y ^         | NAND2X1  | 0.147 | 0.184 |   1.570 |   -3.355 | 
     | \tx_core/axi_master /U233                  | B ^ -> Y v         | NAND2X1  | 0.024 | 0.058 |   1.628 |   -3.297 | 
     | \tx_core/axi_master /U126                  | A v -> Y ^         | NOR2X1   | 0.070 | 0.065 |   1.692 |   -3.232 | 
     | \tx_core/axi_master /U125                  | B ^ -> Y ^         | AND2X2   | 0.475 | 0.280 |   1.973 |   -2.952 | 
     | \tx_core/axi_master /U788                  | A ^ -> Y v         | INVX8    | 0.360 | 0.234 |   2.207 |   -2.718 | 
     | \tx_core/axi_master /U386                  | A v -> Y ^         | INVX8    | 0.228 | 0.191 |   2.397 |   -2.528 | 
     | \tx_core/axi_master /U2908                 | S ^ -> Y v         | MUX2X1   | 0.058 | 0.109 |   2.506 |   -2.419 | 
     | \tx_core/axi_master /U2909                 | A v -> Y ^         | INVX1    | 0.357 | 0.253 |   2.759 |   -2.166 | 
     | \tx_core/tx_crc/crcpkt1 /U23               | A ^ -> Y v         | NOR2X1   | 0.092 | 0.132 |   2.891 |   -2.034 | 
     | \tx_core/tx_crc/crcpkt1 /U22               | A v -> Y ^         | NAND2X1  | 0.064 | 0.071 |   2.962 |   -1.963 | 
     | \tx_core/tx_crc/crcpkt1 /U44               | A ^ -> Y v         | INVX1    | 0.057 | 0.064 |   3.025 |   -1.899 | 
     | \tx_core/tx_crc/crcpkt1 /U35               | B v -> Y v         | AND2X2   | 0.287 | 0.165 |   3.190 |   -1.734 | 
     | \tx_core/tx_crc/crcpkt1 /U36               | A v -> Y ^         | INVX1    | 0.370 | 0.372 |   3.562 |   -1.362 | 
     | \tx_core/tx_crc/crcpkt1 /U239              | A ^ -> Y v         | INVX1    | 0.073 | 0.139 |   3.701 |   -1.223 | 
     | \tx_core/tx_crc/crcpkt1 /U467              | B v -> Y v         | AND2X2   | 0.252 | 0.143 |   3.845 |   -1.080 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545   | A v -> Y v         | BUFX2    | 0.640 | 0.275 |   4.119 |   -0.805 | 
     | \tx_core/tx_crc/crcpkt1 /U9                | A v -> Y ^         | INVX2    | 0.826 | 0.812 |   4.931 |    0.006 | 
     | \tx_core/tx_crc/crcpkt1 /U2003             | C ^ -> Y v         | NAND3X1  | 0.281 | 0.226 |   5.157 |    0.232 | 
     | \tx_core/tx_crc/crcpkt1 /U1801             | A v -> Y v         | BUFX2    | 0.163 | 0.147 |   5.304 |    0.379 | 
     | \tx_core/tx_crc/crcpkt1 /U409              | B v -> Y v         | OR2X2    | 0.165 | 0.120 |   5.423 |    0.498 | 
     | \tx_core/tx_crc/crcpkt1 /U411              | A v -> Y ^         | INVX8    | 0.413 | 0.152 |   5.575 |    0.650 | 
     | \tx_core/tx_crc/crcpkt1 /U4266             | C ^ -> Y v         | AOI22X1  | 0.287 | 0.346 |   5.921 |    0.996 | 
     | \tx_core/tx_crc/crcpkt1 /U1707             | A v -> Y v         | BUFX2    | 0.112 | 0.090 |   6.011 |    1.086 | 
     | \tx_core/tx_crc/crcpkt1 /U4267             | A v -> Y ^         | INVX1    | 0.006 | 0.046 |   6.057 |    1.132 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[21] | D ^                | DFFPOSX1 | 0.006 | 0.000 |   6.057 |    1.132 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.925 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.925 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.925 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.925 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.925 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.925 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.925 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.925 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[21]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.925 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.809
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.391
- Arrival Time                  6.263
= Slack Time                   -4.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.772 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.485 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.385 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.315 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.281 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.211 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.143 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.115 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.971 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -2.752 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -2.674 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.274 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.137 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.602 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.420 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.323 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -1.013 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -0.779 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.525 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    0.286 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.578 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.719 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.826 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.984 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    1.201 | 
     | \tx_core/tx_crc/crcpkt0 /U4660             | C ^ -> Y v         | AOI22X1  | 0.111 | 0.124 |   6.196 |    1.325 | 
     | \tx_core/tx_crc/crcpkt0 /U4661             | A v -> Y ^         | INVX1    | 0.037 | 0.066 |   6.262 |    1.391 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[29] | D ^                | DFFPOSX1 | 0.037 | 0.000 |   6.263 |    1.391 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.871 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.871 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.871 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.871 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.871 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.871 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.871 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I2            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.871 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[29]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.871 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.796
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.404
- Arrival Time                  6.260
= Slack Time                   -4.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.756 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.469 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.369 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.299 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.265 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.195 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.127 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.100 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.955 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -2.737 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -2.658 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.258 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.122 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.586 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.405 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.308 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -0.998 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -0.764 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.510 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    0.301 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.594 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.735 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.842 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    0.999 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    1.216 | 
     | \tx_core/tx_crc/crcpkt0 /U4125             | C ^ -> Y v         | AOI22X1  | 0.113 | 0.120 |   6.192 |    1.336 | 
     | \tx_core/tx_crc/crcpkt0 /U4126             | A v -> Y ^         | INVX1    | 0.039 | 0.068 |   6.259 |    1.403 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18] | D ^                | DFFPOSX1 | 0.039 | 0.000 |   6.260 |    1.404 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.856 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.856 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.856 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.856 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.856 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.856 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.856 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.856 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[18]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.856 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         2.068
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.132
- Arrival Time                  5.985
= Slack Time                   -4.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.753 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.466 | 
     | \tx_core/axi_master /U104                  | A v -> Y ^         | NAND2X1  | 0.147 | 0.184 |   1.570 |   -3.282 | 
     | \tx_core/axi_master /U233                  | B ^ -> Y v         | NAND2X1  | 0.024 | 0.058 |   1.628 |   -3.225 | 
     | \tx_core/axi_master /U126                  | A v -> Y ^         | NOR2X1   | 0.070 | 0.065 |   1.692 |   -3.160 | 
     | \tx_core/axi_master /U125                  | B ^ -> Y ^         | AND2X2   | 0.475 | 0.280 |   1.973 |   -2.880 | 
     | \tx_core/axi_master /U788                  | A ^ -> Y v         | INVX8    | 0.360 | 0.234 |   2.207 |   -2.646 | 
     | \tx_core/axi_master /U386                  | A v -> Y ^         | INVX8    | 0.228 | 0.191 |   2.397 |   -2.455 | 
     | \tx_core/axi_master /U2908                 | S ^ -> Y v         | MUX2X1   | 0.058 | 0.109 |   2.506 |   -2.347 | 
     | \tx_core/axi_master /U2909                 | A v -> Y ^         | INVX1    | 0.357 | 0.253 |   2.759 |   -2.094 | 
     | \tx_core/tx_crc/crcpkt1 /U23               | A ^ -> Y v         | NOR2X1   | 0.092 | 0.132 |   2.891 |   -1.962 | 
     | \tx_core/tx_crc/crcpkt1 /U22               | A v -> Y ^         | NAND2X1  | 0.064 | 0.071 |   2.962 |   -1.891 | 
     | \tx_core/tx_crc/crcpkt1 /U44               | A ^ -> Y v         | INVX1    | 0.057 | 0.064 |   3.025 |   -1.827 | 
     | \tx_core/tx_crc/crcpkt1 /U35               | B v -> Y v         | AND2X2   | 0.287 | 0.165 |   3.190 |   -1.662 | 
     | \tx_core/tx_crc/crcpkt1 /U36               | A v -> Y ^         | INVX1    | 0.370 | 0.372 |   3.562 |   -1.290 | 
     | \tx_core/tx_crc/crcpkt1 /U239              | A ^ -> Y v         | INVX1    | 0.073 | 0.139 |   3.701 |   -1.151 | 
     | \tx_core/tx_crc/crcpkt1 /U467              | B v -> Y v         | AND2X2   | 0.252 | 0.143 |   3.845 |   -1.008 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545   | A v -> Y v         | BUFX2    | 0.640 | 0.275 |   4.119 |   -0.733 | 
     | \tx_core/tx_crc/crcpkt1 /U9                | A v -> Y ^         | INVX2    | 0.826 | 0.812 |   4.931 |    0.079 | 
     | \tx_core/tx_crc/crcpkt1 /U2003             | C ^ -> Y v         | NAND3X1  | 0.281 | 0.226 |   5.157 |    0.304 | 
     | \tx_core/tx_crc/crcpkt1 /U1801             | A v -> Y v         | BUFX2    | 0.163 | 0.147 |   5.304 |    0.451 | 
     | \tx_core/tx_crc/crcpkt1 /U409              | B v -> Y v         | OR2X2    | 0.165 | 0.120 |   5.423 |    0.571 | 
     | \tx_core/tx_crc/crcpkt1 /U411              | A v -> Y ^         | INVX8    | 0.413 | 0.152 |   5.575 |    0.723 | 
     | \tx_core/tx_crc/crcpkt1 /U4644             | C ^ -> Y v         | AOI22X1  | 0.166 | 0.350 |   5.925 |    1.073 | 
     | \tx_core/tx_crc/crcpkt1 /U4645             | A v -> Y ^         | INVX1    | 0.006 | 0.059 |   5.985 |    1.132 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29] | D ^                | DFFPOSX1 | 0.006 | 0.000 |   5.985 |    1.132 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.853 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.853 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.853 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.853 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.853 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.853 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.853 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I0            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.853 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[29]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.853 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         2.064
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.136
- Arrival Time                  5.985
= Slack Time                   -4.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.749 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.462 | 
     | \tx_core/axi_master /U104                 | A v -> Y ^         | NAND2X1  | 0.147 | 0.184 |   1.570 |   -3.279 | 
     | \tx_core/axi_master /U233                 | B ^ -> Y v         | NAND2X1  | 0.024 | 0.058 |   1.628 |   -3.221 | 
     | \tx_core/axi_master /U126                 | A v -> Y ^         | NOR2X1   | 0.070 | 0.065 |   1.693 |   -3.156 | 
     | \tx_core/axi_master /U125                 | B ^ -> Y ^         | AND2X2   | 0.475 | 0.280 |   1.973 |   -2.876 | 
     | \tx_core/axi_master /U788                 | A ^ -> Y v         | INVX8    | 0.360 | 0.234 |   2.207 |   -2.642 | 
     | \tx_core/axi_master /U386                 | A v -> Y ^         | INVX8    | 0.228 | 0.191 |   2.397 |   -2.451 | 
     | \tx_core/axi_master /U2908                | S ^ -> Y v         | MUX2X1   | 0.058 | 0.109 |   2.506 |   -2.343 | 
     | \tx_core/axi_master /U2909                | A v -> Y ^         | INVX1    | 0.357 | 0.253 |   2.759 |   -2.090 | 
     | \tx_core/tx_crc/crcpkt1 /U23              | A ^ -> Y v         | NOR2X1   | 0.092 | 0.132 |   2.891 |   -1.958 | 
     | \tx_core/tx_crc/crcpkt1 /U22              | A v -> Y ^         | NAND2X1  | 0.064 | 0.071 |   2.962 |   -1.887 | 
     | \tx_core/tx_crc/crcpkt1 /U44              | A ^ -> Y v         | INVX1    | 0.057 | 0.064 |   3.026 |   -1.823 | 
     | \tx_core/tx_crc/crcpkt1 /U35              | B v -> Y v         | AND2X2   | 0.287 | 0.165 |   3.190 |   -1.658 | 
     | \tx_core/tx_crc/crcpkt1 /U36              | A v -> Y ^         | INVX1    | 0.370 | 0.372 |   3.563 |   -1.286 | 
     | \tx_core/tx_crc/crcpkt1 /U239             | A ^ -> Y v         | INVX1    | 0.073 | 0.139 |   3.701 |   -1.147 | 
     | \tx_core/tx_crc/crcpkt1 /U467             | B v -> Y v         | AND2X2   | 0.252 | 0.143 |   3.845 |   -1.004 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545  | A v -> Y v         | BUFX2    | 0.640 | 0.275 |   4.119 |   -0.729 | 
     | \tx_core/tx_crc/crcpkt1 /U9               | A v -> Y ^         | INVX2    | 0.826 | 0.812 |   4.931 |    0.083 | 
     | \tx_core/tx_crc/crcpkt1 /U2003            | C ^ -> Y v         | NAND3X1  | 0.281 | 0.226 |   5.157 |    0.308 | 
     | \tx_core/tx_crc/crcpkt1 /U1801            | A v -> Y v         | BUFX2    | 0.163 | 0.147 |   5.304 |    0.455 | 
     | \tx_core/tx_crc/crcpkt1 /U409             | B v -> Y v         | OR2X2    | 0.165 | 0.120 |   5.423 |    0.575 | 
     | \tx_core/tx_crc/crcpkt1 /U411             | A v -> Y ^         | INVX8    | 0.413 | 0.152 |   5.575 |    0.726 | 
     | \tx_core/tx_crc/crcpkt1 /U3421            | C ^ -> Y v         | AOI22X1  | 0.164 | 0.351 |   5.926 |    1.077 | 
     | \tx_core/tx_crc/crcpkt1 /U3422            | A v -> Y ^         | INVX1    | 0.006 | 0.059 |   5.985 |    1.136 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8] | D ^                | DFFPOSX1 | 0.006 | 0.000 |   5.985 |    1.136 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.849 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.849 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.849 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.849 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.849 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.849 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.849 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I4            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.849 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[8]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.849 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[31] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.645
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.555
- Arrival Time                  6.385
= Slack Time                   -4.830
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.731 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.444 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.344 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.274 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.240 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.170 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.102 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.074 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.930 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -2.711 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -2.633 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.233 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.096 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.561 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.379 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.282 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -0.973 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -0.739 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.485 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    0.327 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.619 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.760 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.867 | 
     | \tx_core/tx_crc/crcpkt0 /U64               | A v -> Y ^         | INVX4    | 1.071 | 0.342 |   6.040 |    1.210 | 
     | \tx_core/tx_crc/crcpkt0 /U139              | A ^ -> Y ^         | AND2X1   | 0.125 | 0.272 |   6.312 |    1.481 | 
     | \tx_core/tx_crc/crcpkt0 /U845              | A ^ -> Y v         | INVX1    | 0.012 | 0.052 |   6.364 |    1.534 | 
     | \tx_core/tx_crc/crcpkt0 /U4760             | C v -> Y ^         | OAI21X1  | 0.057 | 0.021 |   6.385 |    1.555 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[31] | D ^                | DFFPOSX1 | 0.057 | 0.000 |   6.385 |    1.555 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.830 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.830 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.830 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.830 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.830 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.830 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.830 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I2            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.830 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[31]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.830 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.586
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.614
- Arrival Time                  6.403
= Slack Time                   -4.790
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.690 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.403 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.303 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.233 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.199 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.129 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -3.061 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -3.034 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.889 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -2.670 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -2.592 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.192 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -2.055 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.520 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.339 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.241 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -0.932 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -0.698 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.444 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    0.368 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.660 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.801 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.908 | 
     | \tx_core/tx_crc/crcpkt0 /U64               | A v -> Y ^         | INVX4    | 1.071 | 0.342 |   6.040 |    1.251 | 
     | \tx_core/tx_crc/crcpkt0 /U137              | A ^ -> Y ^         | AND2X1   | 0.124 | 0.286 |   6.327 |    1.537 | 
     | \tx_core/tx_crc/crcpkt0 /U842              | A ^ -> Y v         | INVX1    | 0.010 | 0.051 |   6.378 |    1.588 | 
     | \tx_core/tx_crc/crcpkt0 /U4618             | C v -> Y ^         | OAI21X1  | 0.064 | 0.025 |   6.403 |    1.613 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28] | D ^                | DFFPOSX1 | 0.064 | 0.000 |   6.403 |    1.614 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.790 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.790 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.790 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.790 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.790 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.790 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.790 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I2            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.790 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[28]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.790 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_data64_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                       (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -1.476
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -0.001
- Arrival Time                  4.728
= Slack Time                   -4.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew |  Delay | Arrival | Required | 
     |                                                    |                    |         |       |        |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+--------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |        |   1.100 |   -3.630 | 
     | \tx_core/axi_master /U746                          | A ^ -> Y ^         | BUFX2   | 0.052 |  0.179 |   1.279 |   -3.450 | 
     | \tx_core/axi_master /U677                          | A ^ -> Y v         | INVX1   | 0.012 |  0.029 |   1.308 |   -3.421 | 
     | \tx_core/axi_master /U718                          | A v -> Y v         | AND2X2  | 0.379 |  0.166 |   1.475 |   -3.255 | 
     | \tx_core/axi_master /U1122                         | A v -> Y ^         | INVX1   | 0.565 |  0.452 |   1.927 |   -2.802 | 
     | \tx_core/axi_master /U273                          | B ^ -> Y ^         | OR2X2   | 0.168 | -0.022 |   1.905 |   -2.824 | 
     | \tx_core/axi_master /U274                          | A ^ -> Y v         | INVX1   | 0.003 |  0.060 |   1.965 |   -2.764 | 
     | \tx_core/axi_master /U390                          | A v -> Y ^         | INVX1   | 0.088 |  0.070 |   2.035 |   -2.694 | 
     | \tx_core/axi_master /U289                          | A ^ -> Y ^         | OR2X2   | 0.161 |  0.058 |   2.093 |   -2.636 | 
     | \tx_core/axi_master /U290                          | A ^ -> Y v         | INVX1   | 0.006 |  0.060 |   2.153 |   -2.576 | 
     | \tx_core/axi_master /U198                          | B v -> Y ^         | NAND2X1 | 0.961 |  0.546 |   2.700 |   -2.030 | 
     | \tx_core/axi_master /U168                          | B ^ -> Y v         | NAND2X1 | 0.368 |  0.281 |   2.980 |   -1.749 | 
     | \tx_core/axi_master /U158                          | A v -> Y ^         | INVX2   | 0.235 |  0.176 |   3.156 |   -1.573 | 
     | \tx_core/axi_master /U878                          | A ^ -> Y v         | AOI21X1 | 0.028 |  0.078 |   3.234 |   -1.495 | 
     | \tx_core/axi_master /U195                          | B v -> Y ^         | NAND3X1 | 0.073 |  0.062 |   3.297 |   -1.433 | 
     | \tx_core/axi_master /U88                           | A ^ -> Y v         | INVX1   | 0.008 |  0.033 |   3.330 |   -1.399 | 
     | \tx_core/axi_master /U499                          | A v -> Y ^         | INVX1   | 0.246 |  0.171 |   3.501 |   -1.228 | 
     | \tx_core/tx_crc/crcpkt1 /U399                      | A ^ -> Y v         | INVX2   | 0.521 |  0.231 |   3.733 |   -0.997 | 
     | \tx_core/tx_crc/crcpkt1 /U447                      | C v -> Y ^         | NAND3X1 | 0.380 |  0.216 |   3.948 |   -0.781 | 
     | \tx_core/tx_crc/crcpkt1 /U433                      | A ^ -> Y ^         | BUFX2   | 0.136 |  0.041 |   3.989 |   -0.740 | 
     | \tx_core/tx_crc/crcpkt1 /U231                      | A ^ -> Y ^         | OR2X2   | 0.772 |  0.368 |   4.358 |   -0.371 | 
     | \tx_core/tx_crc/crcpkt1 /U2025                     | A ^ -> Y v         | OAI21X1 | 0.236 |  0.370 |   4.727 |   -0.002 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/lat | D v                | LATCH   | 0.236 |  0.000 |   4.728 |   -0.001 | 
     | ch                                                 |                    |         |       |        |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    6.454 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.454 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    6.454 | 
     | FECTS_clks_clk___L3_I1                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.454 | 
     | FECTS_clks_clk___L4_I9                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    6.454 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/U1  | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.454 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_data64_d_reg/lat | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    6.454 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[26] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.780
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.420
- Arrival Time                  6.141
= Slack Time                   -4.721
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.621 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.334 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.234 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.164 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.130 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.060 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.992 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -2.965 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.820 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -2.602 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -2.523 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.123 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.987 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.451 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.270 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.173 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -0.863 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -0.629 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.375 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    0.436 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.729 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.870 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.977 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    1.134 | 
     | \tx_core/tx_crc/crcpkt0 /U4520             | C ^ -> Y v         | AOI22X1  | 0.290 | 0.180 |   6.035 |    1.314 | 
     | \tx_core/tx_crc/crcpkt0 /U4521             | A v -> Y ^         | INVX1    | 0.041 | 0.106 |   6.141 |    1.420 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[26] | D ^                | DFFPOSX1 | 0.041 | 0.000 |   6.141 |    1.420 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.721 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.721 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.721 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.721 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.721 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.721 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.721 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I2            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.721 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[26]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.721 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin8_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[20] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.980
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 2.220
- Arrival Time                  6.939
= Slack Time                   -4.720
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.620 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.333 | 
     | \tx_core/axi_master /U370                  | A v -> Y v         | OR2X2    | 0.119 | 0.100 |   1.487 |   -3.233 | 
     | \tx_core/axi_master /U372                  | A v -> Y ^         | INVX1    | 0.040 | 0.070 |   1.557 |   -3.163 | 
     | \tx_core/axi_master /U122                  | B ^ -> Y v         | NAND2X1  | 0.036 | 0.034 |   1.590 |   -3.129 | 
     | \tx_core/axi_master /U562                  | A v -> Y ^         | INVX1    | 0.074 | 0.070 |   1.661 |   -3.059 | 
     | \tx_core/axi_master /U182                  | B ^ -> Y ^         | OR2X2    | 0.038 | 0.068 |   1.729 |   -2.991 | 
     | \tx_core/axi_master /U74                   | A ^ -> Y v         | INVX1    | 0.015 | 0.027 |   1.756 |   -2.964 | 
     | \tx_core/axi_master /U75                   | A v -> Y v         | AND2X2   | 0.329 | 0.144 |   1.900 |   -2.819 | 
     | \tx_core/axi_master /U385                  | A v -> Y ^         | INVX4    | 0.207 | 0.219 |   2.119 |   -2.601 | 
     | \tx_core/axi_master /U900                  | A ^ -> Y v         | INVX8    | 0.182 | 0.078 |   2.197 |   -2.522 | 
     | \tx_core/axi_master /U876                  | S v -> Y v         | MUX2X1   | 0.109 | 0.400 |   2.597 |   -2.122 | 
     | \tx_core/axi_master /FE_OFC42_n2680        | A v -> Y v         | BUFX2    | 0.187 | 0.137 |   2.734 |   -1.986 | 
     | \tx_core/axi_master /U2938                 | A v -> Y ^         | INVX1    | 0.746 | 0.535 |   3.269 |   -1.450 | 
     | \tx_core/tx_crc/crcpkt0 /U58               | A ^ -> Y ^         | OR2X2    | 0.252 | 0.182 |   3.451 |   -1.269 | 
     | \tx_core/tx_crc/crcpkt0 /U59               | A ^ -> Y v         | INVX1    | 0.019 | 0.097 |   3.548 |   -1.172 | 
     | \tx_core/tx_crc/crcpkt0 /U406              | A v -> Y ^         | NAND3X1  | 0.465 | 0.310 |   3.858 |   -0.862 | 
     | \tx_core/tx_crc/crcpkt0 /U11               | A ^ -> Y v         | INVX1    | 0.204 | 0.234 |   4.092 |   -0.628 | 
     | \tx_core/tx_crc/crcpkt0 /U480              | B v -> Y v         | AND2X2   | 0.721 | 0.254 |   4.346 |   -0.374 | 
     | \tx_core/tx_crc/crcpkt0 /U71               | A v -> Y ^         | INVX2    | 0.932 | 0.811 |   5.157 |    0.437 | 
     | \tx_core/tx_crc/crcpkt0 /U2038             | B ^ -> Y v         | NAND3X1  | 0.239 | 0.293 |   5.450 |    0.730 | 
     | \tx_core/tx_crc/crcpkt0 /U1838             | A v -> Y v         | BUFX2    | 0.137 | 0.141 |   5.590 |    0.871 | 
     | \tx_core/tx_crc/crcpkt0 /U788              | B v -> Y v         | OR2X2    | 0.128 | 0.107 |   5.698 |    0.978 | 
     | \tx_core/tx_crc/crcpkt0 /U844              | A v -> Y ^         | INVX4    | 0.283 | 0.157 |   5.855 |    1.135 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC3_n2970     | A ^ -> Y ^         | BUFX2    | 0.324 | 0.217 |   6.072 |    1.352 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFC39_n2970    | A ^ -> Y ^         | BUFX4    | 0.746 | 0.349 |   6.421 |    1.701 | 
     | \tx_core/tx_crc/crcpkt0 /U234              | A ^ -> Y ^         | AND2X1   | 0.040 | 0.462 |   6.883 |    2.163 | 
     | \tx_core/tx_crc/crcpkt0 /U571              | A ^ -> Y v         | INVX1    | 0.013 | 0.026 |   6.909 |    2.189 | 
     | \tx_core/tx_crc/crcpkt0 /U4231             | C v -> Y ^         | OAI21X1  | 0.138 | 0.030 |   6.939 |    2.219 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[20] | D ^                | DFFPOSX1 | 0.138 | 0.000 |   6.939 |    2.220 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.720 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.720 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.720 | 
     | FECTS_clks_clk___L3_I3                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.720 | 
     | FECTS_clks_clk___L4_I17                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.720 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.720 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.720 | 
     | \tx_core/tx_crc/crcpkt0 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.720 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin8_d_reg[20]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.720 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.984
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.216
- Arrival Time                  5.926
= Slack Time                   -4.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.610 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.323 | 
     | \tx_core/axi_master /U104                  | A v -> Y ^         | NAND2X1  | 0.147 | 0.184 |   1.570 |   -3.140 | 
     | \tx_core/axi_master /U233                  | B ^ -> Y v         | NAND2X1  | 0.024 | 0.058 |   1.628 |   -3.082 | 
     | \tx_core/axi_master /U126                  | A v -> Y ^         | NOR2X1   | 0.070 | 0.065 |   1.692 |   -3.017 | 
     | \tx_core/axi_master /U125                  | B ^ -> Y ^         | AND2X2   | 0.475 | 0.280 |   1.973 |   -2.737 | 
     | \tx_core/axi_master /U788                  | A ^ -> Y v         | INVX8    | 0.360 | 0.234 |   2.207 |   -2.503 | 
     | \tx_core/axi_master /U386                  | A v -> Y ^         | INVX8    | 0.228 | 0.191 |   2.397 |   -2.313 | 
     | \tx_core/axi_master /U2908                 | S ^ -> Y v         | MUX2X1   | 0.058 | 0.109 |   2.506 |   -2.204 | 
     | \tx_core/axi_master /U2909                 | A v -> Y ^         | INVX1    | 0.357 | 0.253 |   2.759 |   -1.951 | 
     | \tx_core/tx_crc/crcpkt1 /U23               | A ^ -> Y v         | NOR2X1   | 0.092 | 0.132 |   2.891 |   -1.819 | 
     | \tx_core/tx_crc/crcpkt1 /U22               | A v -> Y ^         | NAND2X1  | 0.064 | 0.071 |   2.962 |   -1.748 | 
     | \tx_core/tx_crc/crcpkt1 /U44               | A ^ -> Y v         | INVX1    | 0.057 | 0.064 |   3.025 |   -1.684 | 
     | \tx_core/tx_crc/crcpkt1 /U35               | B v -> Y v         | AND2X2   | 0.287 | 0.165 |   3.190 |   -1.520 | 
     | \tx_core/tx_crc/crcpkt1 /U36               | A v -> Y ^         | INVX1    | 0.370 | 0.372 |   3.562 |   -1.147 | 
     | \tx_core/tx_crc/crcpkt1 /U239              | A ^ -> Y v         | INVX1    | 0.073 | 0.139 |   3.701 |   -1.009 | 
     | \tx_core/tx_crc/crcpkt1 /U467              | B v -> Y v         | AND2X2   | 0.252 | 0.143 |   3.845 |   -0.865 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545   | A v -> Y v         | BUFX2    | 0.640 | 0.275 |   4.119 |   -0.591 | 
     | \tx_core/tx_crc/crcpkt1 /U9                | A v -> Y ^         | INVX2    | 0.826 | 0.812 |   4.931 |    0.221 | 
     | \tx_core/tx_crc/crcpkt1 /U2003             | C ^ -> Y v         | NAND3X1  | 0.281 | 0.226 |   5.157 |    0.447 | 
     | \tx_core/tx_crc/crcpkt1 /U1801             | A v -> Y v         | BUFX2    | 0.163 | 0.147 |   5.304 |    0.594 | 
     | \tx_core/tx_crc/crcpkt1 /U409              | B v -> Y v         | OR2X2    | 0.165 | 0.120 |   5.423 |    0.713 | 
     | \tx_core/tx_crc/crcpkt1 /U411              | A v -> Y ^         | INVX8    | 0.413 | 0.152 |   5.575 |    0.865 | 
     | \tx_core/tx_crc/crcpkt1 /U4108             | C ^ -> Y v         | AOI22X1  | 0.176 | 0.282 |   5.857 |    1.147 | 
     | \tx_core/tx_crc/crcpkt1 /U4109             | A v -> Y ^         | INVX1    | 0.016 | 0.069 |   5.926 |    1.216 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18] | D ^                | DFFPOSX1 | 0.016 | 0.000 |   5.926 |    1.216 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.710 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.710 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.710 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.710 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.710 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.710 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.710 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I5            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.710 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[18]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.710 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[11] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.945
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.255
- Arrival Time                  5.964
= Slack Time                   -4.709
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.609 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.322 | 
     | \tx_core/axi_master /U104                  | A v -> Y ^         | NAND2X1  | 0.147 | 0.184 |   1.570 |   -3.139 | 
     | \tx_core/axi_master /U233                  | B ^ -> Y v         | NAND2X1  | 0.024 | 0.058 |   1.628 |   -3.081 | 
     | \tx_core/axi_master /U126                  | A v -> Y ^         | NOR2X1   | 0.070 | 0.065 |   1.693 |   -3.017 | 
     | \tx_core/axi_master /U125                  | B ^ -> Y ^         | AND2X2   | 0.475 | 0.280 |   1.973 |   -2.736 | 
     | \tx_core/axi_master /U788                  | A ^ -> Y v         | INVX8    | 0.360 | 0.234 |   2.207 |   -2.502 | 
     | \tx_core/axi_master /U386                  | A v -> Y ^         | INVX8    | 0.228 | 0.191 |   2.397 |   -2.312 | 
     | \tx_core/axi_master /U2908                 | S ^ -> Y v         | MUX2X1   | 0.058 | 0.109 |   2.506 |   -2.203 | 
     | \tx_core/axi_master /U2909                 | A v -> Y ^         | INVX1    | 0.357 | 0.253 |   2.759 |   -1.950 | 
     | \tx_core/tx_crc/crcpkt1 /U23               | A ^ -> Y v         | NOR2X1   | 0.092 | 0.132 |   2.891 |   -1.818 | 
     | \tx_core/tx_crc/crcpkt1 /U22               | A v -> Y ^         | NAND2X1  | 0.064 | 0.071 |   2.962 |   -1.747 | 
     | \tx_core/tx_crc/crcpkt1 /U44               | A ^ -> Y v         | INVX1    | 0.057 | 0.064 |   3.026 |   -1.684 | 
     | \tx_core/tx_crc/crcpkt1 /U35               | B v -> Y v         | AND2X2   | 0.287 | 0.165 |   3.190 |   -1.519 | 
     | \tx_core/tx_crc/crcpkt1 /U36               | A v -> Y ^         | INVX1    | 0.370 | 0.372 |   3.563 |   -1.147 | 
     | \tx_core/tx_crc/crcpkt1 /U239              | A ^ -> Y v         | INVX1    | 0.073 | 0.139 |   3.701 |   -1.008 | 
     | \tx_core/tx_crc/crcpkt1 /U467              | B v -> Y v         | AND2X2   | 0.252 | 0.143 |   3.845 |   -0.864 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545   | A v -> Y v         | BUFX2    | 0.640 | 0.275 |   4.119 |   -0.590 | 
     | \tx_core/tx_crc/crcpkt1 /U9                | A v -> Y ^         | INVX2    | 0.826 | 0.812 |   4.931 |    0.222 | 
     | \tx_core/tx_crc/crcpkt1 /U2003             | C ^ -> Y v         | NAND3X1  | 0.281 | 0.226 |   5.157 |    0.448 | 
     | \tx_core/tx_crc/crcpkt1 /U1801             | A v -> Y v         | BUFX2    | 0.163 | 0.147 |   5.304 |    0.595 | 
     | \tx_core/tx_crc/crcpkt1 /U409              | B v -> Y v         | OR2X2    | 0.165 | 0.120 |   5.423 |    0.714 | 
     | \tx_core/tx_crc/crcpkt1 /U411              | A v -> Y ^         | INVX8    | 0.413 | 0.152 |   5.575 |    0.866 | 
     | \tx_core/tx_crc/crcpkt1 /U3642             | C ^ -> Y v         | AOI22X1  | 0.161 | 0.321 |   5.896 |    1.187 | 
     | \tx_core/tx_crc/crcpkt1 /U3643             | A v -> Y ^         | INVX1    | 0.021 | 0.068 |   5.964 |    1.255 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[11] | D ^                | DFFPOSX1 | 0.021 | 0.000 |   5.964 |    1.255 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.709 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.709 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.709 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.709 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.709 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.709 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.709 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I1            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.709 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[11]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.709 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.875
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.325
- Arrival Time                  6.004
= Slack Time                   -4.680
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |          |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.580 | 
     | \tx_core/axi_master /U852                  | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.293 | 
     | \tx_core/axi_master /U104                  | A v -> Y ^         | NAND2X1  | 0.147 | 0.184 |   1.570 |   -3.109 | 
     | \tx_core/axi_master /U233                  | B ^ -> Y v         | NAND2X1  | 0.024 | 0.058 |   1.628 |   -3.052 | 
     | \tx_core/axi_master /U126                  | A v -> Y ^         | NOR2X1   | 0.070 | 0.065 |   1.693 |   -2.987 | 
     | \tx_core/axi_master /U125                  | B ^ -> Y ^         | AND2X2   | 0.475 | 0.280 |   1.973 |   -2.707 | 
     | \tx_core/axi_master /U788                  | A ^ -> Y v         | INVX8    | 0.360 | 0.234 |   2.207 |   -2.473 | 
     | \tx_core/axi_master /U386                  | A v -> Y ^         | INVX8    | 0.228 | 0.191 |   2.397 |   -2.282 | 
     | \tx_core/axi_master /U2908                 | S ^ -> Y v         | MUX2X1   | 0.058 | 0.109 |   2.506 |   -2.174 | 
     | \tx_core/axi_master /U2909                 | A v -> Y ^         | INVX1    | 0.357 | 0.253 |   2.759 |   -1.921 | 
     | \tx_core/tx_crc/crcpkt1 /U23               | A ^ -> Y v         | NOR2X1   | 0.092 | 0.132 |   2.891 |   -1.789 | 
     | \tx_core/tx_crc/crcpkt1 /U22               | A v -> Y ^         | NAND2X1  | 0.064 | 0.071 |   2.962 |   -1.718 | 
     | \tx_core/tx_crc/crcpkt1 /U44               | A ^ -> Y v         | INVX1    | 0.057 | 0.064 |   3.026 |   -1.654 | 
     | \tx_core/tx_crc/crcpkt1 /U35               | B v -> Y v         | AND2X2   | 0.287 | 0.165 |   3.190 |   -1.489 | 
     | \tx_core/tx_crc/crcpkt1 /U36               | A v -> Y ^         | INVX1    | 0.370 | 0.372 |   3.563 |   -1.117 | 
     | \tx_core/tx_crc/crcpkt1 /U239              | A ^ -> Y v         | INVX1    | 0.073 | 0.139 |   3.701 |   -0.978 | 
     | \tx_core/tx_crc/crcpkt1 /U467              | B v -> Y v         | AND2X2   | 0.252 | 0.143 |   3.845 |   -0.835 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545   | A v -> Y v         | BUFX2    | 0.640 | 0.275 |   4.119 |   -0.560 | 
     | \tx_core/tx_crc/crcpkt1 /U9                | A v -> Y ^         | INVX2    | 0.826 | 0.812 |   4.931 |    0.252 | 
     | \tx_core/tx_crc/crcpkt1 /U2003             | C ^ -> Y v         | NAND3X1  | 0.281 | 0.226 |   5.157 |    0.477 | 
     | \tx_core/tx_crc/crcpkt1 /U1801             | A v -> Y v         | BUFX2    | 0.163 | 0.147 |   5.304 |    0.624 | 
     | \tx_core/tx_crc/crcpkt1 /U409              | B v -> Y v         | OR2X2    | 0.165 | 0.120 |   5.423 |    0.744 | 
     | \tx_core/tx_crc/crcpkt1 /U411              | A v -> Y ^         | INVX8    | 0.413 | 0.152 |   5.575 |    0.896 | 
     | \tx_core/tx_crc/crcpkt1 /U4455             | C ^ -> Y v         | AOI22X1  | 0.215 | 0.342 |   5.917 |    1.237 | 
     | \tx_core/tx_crc/crcpkt1 /U4456             | A v -> Y ^         | INVX1    | 0.029 | 0.087 |   6.004 |    1.325 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25] | D ^                | DFFPOSX1 | 0.029 | 0.000 |   6.004 |    1.325 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.680 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.680 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.680 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.680 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.680 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.680 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.680 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I2            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.680 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[25]         | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.680 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data32_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [25]                                    (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -1.007
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 0.468
- Arrival Time                  5.110
= Slack Time                   -4.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.261
     = Beginpoint Arrival Time            0.861
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RDATA [25] ^ |         | 0.403 |       |   0.861 |   -3.782 | 
     | \tx_core/axi_master /U1012                         | A ^ -> Y v            | INVX2   | 0.357 | 0.265 |   1.126 |   -3.516 | 
     | \tx_core/axi_master /U259                          | A v -> Y ^            | INVX1   | 0.364 | 0.336 |   1.461 |   -3.181 | 
     | \tx_core/axi_master /U795                          | B ^ -> Y v            | AOI21X1 | 0.252 | 0.112 |   1.574 |   -3.068 | 
     | \tx_core/axi_master /U308                          | A v -> Y v            | BUFX2   | 0.089 | 0.084 |   1.658 |   -2.985 | 
     | \tx_core/axi_master /U775                          | A v -> Y v            | AND2X2  | 0.052 | 0.084 |   1.742 |   -2.901 | 
     | \tx_core/axi_master /U564                          | A v -> Y ^            | INVX1   | 0.180 | 0.145 |   1.886 |   -2.756 | 
     | \tx_core/axi_master /U185                          | A ^ -> Y v            | NOR2X1  | 0.046 | 0.092 |   1.978 |   -2.664 | 
     | \tx_core/axi_master /U135                          | C v -> Y ^            | NAND3X1 | 0.550 | 0.356 |   2.334 |   -2.308 | 
     | \tx_core/axi_master /U64                           | A ^ -> Y v            | INVX1   | 0.136 | 0.179 |   2.514 |   -2.129 | 
     | \tx_core/axi_master /U59                           | A v -> Y ^            | INVX1   | 0.874 | 0.592 |   3.105 |   -1.537 | 
     | \tx_core/axi_master /U870                          | B ^ -> Y v            | AOI21X1 | 0.429 | 0.314 |   3.419 |   -1.223 | 
     | \tx_core/axi_master /U477                          | A v -> Y ^            | INVX1   | 0.125 | 0.183 |   3.602 |   -1.040 | 
     | \tx_core/axi_master /U501                          | B ^ -> Y v            | NOR3X1  | 0.111 | 0.119 |   3.721 |   -0.922 | 
     | \tx_core/axi_master /U94                           | B v -> Y ^            | NAND2X1 | 0.282 | 0.211 |   3.931 |   -0.711 | 
     | \tx_core/tx_crc/crcpkt0 /U416                      | A ^ -> Y v            | INVX1   | 0.026 | 0.102 |   4.034 |   -0.609 | 
     | \tx_core/tx_crc/crcpkt0 /U55                       | B v -> Y ^            | NAND3X1 | 0.324 | 0.152 |   4.186 |   -0.457 | 
     | \tx_core/tx_crc/crcpkt0 /U461                      | A ^ -> Y v            | INVX1   | 0.072 | 0.129 |   4.315 |   -0.327 | 
     | \tx_core/tx_crc/crcpkt0 /U67                       | A v -> Y ^            | INVX1   | 0.026 | 0.032 |   4.347 |   -0.295 | 
     | \tx_core/tx_crc/crcpkt0 /U422                      | A ^ -> Y ^            | BUFX2   | 0.316 | 0.197 |   4.544 |   -0.098 | 
     | \tx_core/tx_crc/crcpkt0 /U243                      | A ^ -> Y ^            | OR2X2   | 0.197 | 0.146 |   4.690 |    0.048 | 
     | \tx_core/tx_crc/crcpkt0 /U2029                     | A ^ -> Y v            | INVX1   | 0.301 | 0.263 |   4.952 |    0.310 | 
     | \tx_core/tx_crc/crcpkt0 /U242                      | B v -> Y v            | AND2X1  | 0.208 | 0.156 |   5.109 |    0.466 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/lat | D v                   | LATCH   | 0.208 | 0.002 |   5.110 |    0.468 | 
     | ch                                                 |                       |         |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    6.367 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.367 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    6.367 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.367 | 
     | FECTS_clks_clk___L4_I1                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    6.367 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/U1  | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.367 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data32_d_reg/lat | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    6.367 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[0] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.833
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.367
- Arrival Time                  5.972
= Slack Time                   -4.605
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.505 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.218 | 
     | \tx_core/axi_master /U104                 | A v -> Y ^         | NAND2X1  | 0.147 | 0.184 |   1.570 |   -3.035 | 
     | \tx_core/axi_master /U233                 | B ^ -> Y v         | NAND2X1  | 0.024 | 0.058 |   1.628 |   -2.977 | 
     | \tx_core/axi_master /U126                 | A v -> Y ^         | NOR2X1   | 0.070 | 0.065 |   1.693 |   -2.912 | 
     | \tx_core/axi_master /U125                 | B ^ -> Y ^         | AND2X2   | 0.475 | 0.280 |   1.973 |   -2.632 | 
     | \tx_core/axi_master /U788                 | A ^ -> Y v         | INVX8    | 0.360 | 0.234 |   2.207 |   -2.398 | 
     | \tx_core/axi_master /U386                 | A v -> Y ^         | INVX8    | 0.228 | 0.191 |   2.397 |   -2.208 | 
     | \tx_core/axi_master /U2908                | S ^ -> Y v         | MUX2X1   | 0.058 | 0.109 |   2.506 |   -2.099 | 
     | \tx_core/axi_master /U2909                | A v -> Y ^         | INVX1    | 0.357 | 0.253 |   2.759 |   -1.846 | 
     | \tx_core/tx_crc/crcpkt1 /U23              | A ^ -> Y v         | NOR2X1   | 0.092 | 0.132 |   2.891 |   -1.714 | 
     | \tx_core/tx_crc/crcpkt1 /U22              | A v -> Y ^         | NAND2X1  | 0.064 | 0.071 |   2.962 |   -1.643 | 
     | \tx_core/tx_crc/crcpkt1 /U44              | A ^ -> Y v         | INVX1    | 0.057 | 0.064 |   3.026 |   -1.579 | 
     | \tx_core/tx_crc/crcpkt1 /U35              | B v -> Y v         | AND2X2   | 0.287 | 0.165 |   3.190 |   -1.414 | 
     | \tx_core/tx_crc/crcpkt1 /U36              | A v -> Y ^         | INVX1    | 0.370 | 0.372 |   3.563 |   -1.042 | 
     | \tx_core/tx_crc/crcpkt1 /U239             | A ^ -> Y v         | INVX1    | 0.073 | 0.139 |   3.701 |   -0.903 | 
     | \tx_core/tx_crc/crcpkt1 /U467             | B v -> Y v         | AND2X2   | 0.252 | 0.143 |   3.845 |   -0.760 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545  | A v -> Y v         | BUFX2    | 0.640 | 0.275 |   4.119 |   -0.485 | 
     | \tx_core/tx_crc/crcpkt1 /U9               | A v -> Y ^         | INVX2    | 0.826 | 0.812 |   4.931 |    0.326 | 
     | \tx_core/tx_crc/crcpkt1 /U2003            | C ^ -> Y v         | NAND3X1  | 0.281 | 0.226 |   5.157 |    0.552 | 
     | \tx_core/tx_crc/crcpkt1 /U1801            | A v -> Y v         | BUFX2    | 0.163 | 0.147 |   5.304 |    0.699 | 
     | \tx_core/tx_crc/crcpkt1 /U409             | B v -> Y v         | OR2X2    | 0.165 | 0.120 |   5.423 |    0.818 | 
     | \tx_core/tx_crc/crcpkt1 /U411             | A v -> Y ^         | INVX8    | 0.413 | 0.152 |   5.575 |    0.970 | 
     | \tx_core/tx_crc/crcpkt1 /U2338            | C ^ -> Y v         | AOI22X1  | 0.293 | 0.296 |   5.871 |    1.267 | 
     | \tx_core/tx_crc/crcpkt1 /U2339            | A v -> Y ^         | INVX1    | 0.034 | 0.100 |   5.972 |    1.367 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[0] | D ^                | DFFPOSX1 | 0.034 | 0.000 |   5.972 |    1.367 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.605 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.605 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.605 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.605 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.605 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.605 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.605 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I5            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.605 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[0]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt0 /
clk_gate_data56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/latch/D (v) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                       (^) 
triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          1.725
+ Time Given                   -0.717
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                 0.758
- Arrival Time                  5.358
= Slack Time                   -4.601
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                    |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                                    | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -3.501 | 
     | \tx_core/axi_master /U852                          | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -3.214 | 
     | \tx_core/axi_master /U370                          | A v -> Y v         | OR2X2   | 0.119 | 0.100 |   1.487 |   -3.114 | 
     | \tx_core/axi_master /U372                          | A v -> Y ^         | INVX1   | 0.040 | 0.070 |   1.557 |   -3.044 | 
     | \tx_core/axi_master /U122                          | B ^ -> Y v         | NAND2X1 | 0.036 | 0.034 |   1.590 |   -3.010 | 
     | \tx_core/axi_master /U562                          | A v -> Y ^         | INVX1   | 0.074 | 0.070 |   1.661 |   -2.940 | 
     | \tx_core/axi_master /U182                          | B ^ -> Y ^         | OR2X2   | 0.038 | 0.068 |   1.729 |   -2.872 | 
     | \tx_core/axi_master /U74                           | A ^ -> Y v         | INVX1   | 0.015 | 0.027 |   1.756 |   -2.845 | 
     | \tx_core/axi_master /U75                           | A v -> Y v         | AND2X2  | 0.329 | 0.144 |   1.900 |   -2.700 | 
     | \tx_core/axi_master /U385                          | A v -> Y ^         | INVX4   | 0.207 | 0.219 |   2.119 |   -2.482 | 
     | \tx_core/axi_master /U384                          | A ^ -> Y v         | INVX4   | 0.425 | 0.157 |   2.276 |   -2.325 | 
     | \tx_core/axi_master /U2941                         | S v -> Y ^         | MUX2X1  | 0.210 | 0.355 |   2.631 |   -1.969 | 
     | \tx_core/axi_master /U527                          | A ^ -> Y v         | INVX2   | 0.768 | 0.230 |   2.861 |   -1.740 | 
     | \tx_core/tx_crc/crcpkt0 /U2030                     | B v -> Y ^         | NAND3X1 | 0.510 | 0.654 |   3.515 |   -1.085 | 
     | \tx_core/tx_crc/crcpkt0 /U2033                     | A ^ -> Y v         | INVX1   | 0.132 | 0.165 |   3.680 |   -0.920 | 
     | \tx_core/tx_crc/crcpkt0 /U778                      | A v -> Y ^         | INVX1   | 0.069 | 0.092 |   3.773 |   -0.828 | 
     | \tx_core/tx_crc/crcpkt0 /U249                      | A ^ -> Y ^         | OR2X1   | 0.043 | 0.057 |   3.829 |   -0.771 | 
     | \tx_core/tx_crc/crcpkt0 /U246                      | B ^ -> Y ^         | OR2X1   | 0.128 | 0.123 |   3.953 |   -0.648 | 
     | \tx_core/tx_crc/crcpkt0 /U2036                     | B ^ -> Y ^         | OR2X2   | 0.956 | 0.414 |   4.367 |   -0.234 | 
     | \tx_core/tx_crc/crcpkt0 /U3                        | A ^ -> Y v         | INVX2   | 0.843 | 0.823 |   5.190 |    0.589 | 
     | \tx_core/tx_crc/crcpkt0 /U5083                     | A v -> Y v         | AND2X1  | 0.191 | 0.168 |   5.358 |    0.758 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | D v                | LATCH   | 0.191 | 0.000 |   5.358 |    0.758 | 
     | ch                                                 |                    |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      1.725
     = Beginpoint Arrival Time            1.725
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                                    |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  v |       | 0.000 |       |   1.725 |    6.326 | 
     | FECTS_clks_clk___L1_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.326 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    6.326 | 
     | FECTS_clks_clk___L3_I0                             | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.326 | 
     | FECTS_clks_clk___L4_I0                             | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   1.725 |    6.326 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/U1  | A v -> Y ^   | INVX8 | 0.000 | 0.000 |   1.725 |    6.326 | 
     | \tx_core/tx_crc/crcpkt0 /clk_gate_data56_d_reg/lat | CLK ^        | LATCH | 0.000 | 0.000 |   1.725 |    6.326 | 
     | ch                                                 |              |       |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[29] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.138
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.062
- Arrival Time                  7.652
= Slack Time                   -4.591
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -3.491 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -3.204 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -3.020 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.963 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.898 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.618 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -2.384 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -2.193 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -2.061 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.872 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.767 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.736 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.637 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -1.412 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -1.107 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.979 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.804 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |   -0.439 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.179 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    0.502 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    0.648 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    0.776 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.082 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    1.436 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.012 | 
     | \tx_core/tx_crc/crcpkt1 /U1699              | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    2.862 | 
     | \tx_core/tx_crc/crcpkt1 /U5128              | B ^ -> Y v         | OAI21X1 | 0.257 | 0.198 |   7.651 |    3.060 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[29] | D v                | DFFSR   | 0.257 | 0.001 |   7.652 |    3.062 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    4.591 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    4.591 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.591 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    4.591 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.591 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |    4.591 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.000 | 0.000 |   0.000 |    4.591 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.591 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[29]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    4.591 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin8_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         1.869
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 1.331
- Arrival Time                  5.919
= Slack Time                   -4.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |          |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+----------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] ^ |          | 0.838 |       |   1.100 |   -3.488 | 
     | \tx_core/axi_master /U852                 | A ^ -> Y v         | INVX1    | 0.272 | 0.287 |   1.387 |   -3.201 | 
     | \tx_core/axi_master /U104                 | A v -> Y ^         | NAND2X1  | 0.147 | 0.184 |   1.570 |   -3.018 | 
     | \tx_core/axi_master /U233                 | B ^ -> Y v         | NAND2X1  | 0.024 | 0.058 |   1.628 |   -2.960 | 
     | \tx_core/axi_master /U126                 | A v -> Y ^         | NOR2X1   | 0.070 | 0.065 |   1.692 |   -2.895 | 
     | \tx_core/axi_master /U125                 | B ^ -> Y ^         | AND2X2   | 0.475 | 0.280 |   1.973 |   -2.615 | 
     | \tx_core/axi_master /U788                 | A ^ -> Y v         | INVX8    | 0.360 | 0.234 |   2.207 |   -2.381 | 
     | \tx_core/axi_master /U386                 | A v -> Y ^         | INVX8    | 0.228 | 0.191 |   2.397 |   -2.191 | 
     | \tx_core/axi_master /U2908                | S ^ -> Y v         | MUX2X1   | 0.058 | 0.109 |   2.506 |   -2.082 | 
     | \tx_core/axi_master /U2909                | A v -> Y ^         | INVX1    | 0.357 | 0.253 |   2.759 |   -1.829 | 
     | \tx_core/tx_crc/crcpkt1 /U23              | A ^ -> Y v         | NOR2X1   | 0.092 | 0.132 |   2.891 |   -1.697 | 
     | \tx_core/tx_crc/crcpkt1 /U22              | A v -> Y ^         | NAND2X1  | 0.064 | 0.071 |   2.962 |   -1.626 | 
     | \tx_core/tx_crc/crcpkt1 /U44              | A ^ -> Y v         | INVX1    | 0.057 | 0.064 |   3.025 |   -1.562 | 
     | \tx_core/tx_crc/crcpkt1 /U35              | B v -> Y v         | AND2X2   | 0.287 | 0.165 |   3.190 |   -1.397 | 
     | \tx_core/tx_crc/crcpkt1 /U36              | A v -> Y ^         | INVX1    | 0.370 | 0.372 |   3.562 |   -1.025 | 
     | \tx_core/tx_crc/crcpkt1 /U239             | A ^ -> Y v         | INVX1    | 0.073 | 0.139 |   3.701 |   -0.886 | 
     | \tx_core/tx_crc/crcpkt1 /U467             | B v -> Y v         | AND2X2   | 0.252 | 0.143 |   3.845 |   -0.743 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545  | A v -> Y v         | BUFX2    | 0.640 | 0.275 |   4.119 |   -0.468 | 
     | \tx_core/tx_crc/crcpkt1 /U9               | A v -> Y ^         | INVX2    | 0.826 | 0.812 |   4.931 |    0.343 | 
     | \tx_core/tx_crc/crcpkt1 /U2003            | C ^ -> Y v         | NAND3X1  | 0.281 | 0.226 |   5.157 |    0.569 | 
     | \tx_core/tx_crc/crcpkt1 /U1801            | A v -> Y v         | BUFX2    | 0.163 | 0.147 |   5.304 |    0.716 | 
     | \tx_core/tx_crc/crcpkt1 /U409             | B v -> Y v         | OR2X2    | 0.165 | 0.120 |   5.423 |    0.835 | 
     | \tx_core/tx_crc/crcpkt1 /U411             | A v -> Y ^         | INVX8    | 0.413 | 0.152 |   5.575 |    0.987 | 
     | \tx_core/tx_crc/crcpkt1 /U3010            | C ^ -> Y v         | AOI22X1  | 0.253 | 0.249 |   5.824 |    1.236 | 
     | \tx_core/tx_crc/crcpkt1 /U3011            | A v -> Y ^         | INVX1    | 0.030 | 0.095 |   5.919 |    1.331 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4] | D ^                | DFFPOSX1 | 0.030 | 0.000 |   5.919 |    1.331 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    4.588 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.588 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.588 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.588 | 
     | FECTS_clks_clk___L4_I14                            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.588 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin8_d_reg/mai | B ^ -> Y ^   | AND2X2   | 0.000 | 0.000 |   0.000 |    4.588 | 
     | n_gate                                             |              |          |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L1_I0            | A ^ -> Y v   | INVX8    | 0.000 | 0.000 |   0.000 |    4.588 | 
     | \tx_core/tx_crc/crcpkt1 /net6832__L2_I3            | A v -> Y ^   | INVX8    | 0.000 | 0.000 |   0.000 |    4.588 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin8_d_reg[4]          | CLK ^        | DFFPOSX1 | 0.000 | 0.000 |   0.000 |    4.588 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[26] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.135
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                 3.065
- Arrival Time                  7.645
= Slack Time                   -4.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.500
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.838 |       |   1.100 |   -3.481 | 
     | \tx_core/axi_master /U852                   | A ^ -> Y v         | INVX1   | 0.272 | 0.287 |   1.387 |   -3.194 | 
     | \tx_core/axi_master /U104                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.184 |   1.570 |   -3.010 | 
     | \tx_core/axi_master /U233                   | B ^ -> Y v         | NAND2X1 | 0.024 | 0.058 |   1.628 |   -2.953 | 
     | \tx_core/axi_master /U126                   | A v -> Y ^         | NOR2X1  | 0.070 | 0.065 |   1.693 |   -2.888 | 
     | \tx_core/axi_master /U125                   | B ^ -> Y ^         | AND2X2  | 0.475 | 0.280 |   1.973 |   -2.607 | 
     | \tx_core/axi_master /U788                   | A ^ -> Y v         | INVX8   | 0.360 | 0.234 |   2.207 |   -2.374 | 
     | \tx_core/axi_master /U386                   | A v -> Y ^         | INVX8   | 0.228 | 0.191 |   2.397 |   -2.183 | 
     | \tx_core/axi_master /U2908                  | S ^ -> Y ^         | MUX2X1  | 0.112 | 0.132 |   2.530 |   -2.051 | 
     | \tx_core/axi_master /U2909                  | A ^ -> Y v         | INVX1   | 0.228 | 0.189 |   2.719 |   -1.862 | 
     | \tx_core/tx_crc/crcpkt1 /U23                | A v -> Y ^         | NOR2X1  | 0.046 | 0.105 |   2.824 |   -1.757 | 
     | \tx_core/tx_crc/crcpkt1 /U22                | A ^ -> Y v         | NAND2X1 | 0.138 | 0.031 |   2.855 |   -1.726 | 
     | \tx_core/tx_crc/crcpkt1 /U44                | A v -> Y ^         | INVX1   | 0.077 | 0.099 |   2.954 |   -1.627 | 
     | \tx_core/tx_crc/crcpkt1 /U35                | B ^ -> Y ^         | AND2X2  | 0.379 | 0.225 |   3.179 |   -1.401 | 
     | \tx_core/tx_crc/crcpkt1 /U36                | A ^ -> Y v         | INVX1   | 0.271 | 0.305 |   3.484 |   -1.097 | 
     | \tx_core/tx_crc/crcpkt1 /U239               | A v -> Y ^         | INVX1   | 0.057 | 0.128 |   3.611 |   -0.969 | 
     | \tx_core/tx_crc/crcpkt1 /U467               | B ^ -> Y ^         | AND2X2  | 0.350 | 0.175 |   3.787 |   -0.794 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC761_n4545    | A ^ -> Y ^         | BUFX2   | 0.743 | 0.365 |   4.151 |   -0.429 | 
     | \tx_core/tx_crc/crcpkt1 /U9                 | A ^ -> Y v         | INVX2   | 0.684 | 0.619 |   4.770 |    0.190 | 
     | \tx_core/tx_crc/crcpkt1 /U2003              | C v -> Y ^         | NAND3X1 | 0.194 | 0.323 |   5.093 |    0.512 | 
     | \tx_core/tx_crc/crcpkt1 /U1801              | A ^ -> Y ^         | BUFX2   | 0.181 | 0.146 |   5.239 |    0.658 | 
     | \tx_core/tx_crc/crcpkt1 /U409               | B ^ -> Y ^         | OR2X2   | 0.280 | 0.128 |   5.366 |    0.786 | 
     | \tx_core/tx_crc/crcpkt1 /U49                | A ^ -> Y v         | INVX4   | 0.884 | 0.306 |   5.672 |    1.092 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFC5_n4808      | A v -> Y v         | BUFX4   | 0.764 | 0.354 |   6.027 |    1.447 | 
     | \tx_core/tx_crc/crcpkt1 /U57                | A v -> Y v         | AND2X2  | 0.685 | 0.576 |   6.603 |    2.023 | 
     | \tx_core/tx_crc/crcpkt1 /U1699              | A v -> Y ^         | INVX1   | 0.959 | 0.850 |   7.453 |    2.873 | 
     | \tx_core/tx_crc/crcpkt1 /U5122              | B ^ -> Y v         | OAI21X1 | 0.243 | 0.192 |   7.645 |    3.065 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[26] | D v                | DFFSR   | 0.243 | 0.001 |   7.645 |    3.065 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |              |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |        | 0.000 |       |   0.000 |    4.580 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    4.580 | 
     | FECTS_clks_clk___L2_I0                             | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.580 | 
     | FECTS_clks_clk___L3_I2                             | A ^ -> Y v   | INVX8  | 0.000 | 0.000 |   0.000 |    4.580 | 
     | FECTS_clks_clk___L4_I15                            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.580 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2 | 0.000 | 0.000 |   0.000 |    4.580 | 
     | in_gate                                            |              |        |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y v   | INVX4  | 0.000 | 0.000 |   0.000 |    4.580 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L2_I0            | A v -> Y ^   | INVX8  | 0.000 | 0.000 |   0.000 |    4.580 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[26]        | CLK ^        | DFFSR  | 0.000 | 0.000 |   0.000 |    4.580 | 
     +-----------------------------------------------------------------------------------------------------------------+ 

