HelpInfo,D:\Libero_SoC\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\Libero_SoC\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:MAIN_TOP
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element pt_MUX1. Add a syn_preserve attribute to the element to prevent sharing.||MAIN_TOP.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/50||adc_acq.v(214);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\hdl\adc_acq.v'/linenumber/214
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to adc_pwdn_out[3:0] assign 1, register removed by optimization.||MAIN_TOP.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/51||adc_acq.v(194);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\hdl\adc_acq.v'/linenumber/194
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rst_20M_reg0. Make sure that there are no unused intermediate registers.||MAIN_TOP.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/52||adc_acq.v(73);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\hdl\adc_acq.v'/linenumber/73
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rst_20M_reg. Make sure that there are no unused intermediate registers.||MAIN_TOP.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/53||adc_acq.v(80);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\hdl\adc_acq.v'/linenumber/80
Implementation;Synthesis|| CG133 ||@W:Object mux1_en_close is declared but not assigned. Either assign a value or remove the declaration.||MAIN_TOP.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/60||address_encoder.v(59);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\hdl\address_encoder.v'/linenumber/59
Implementation;Synthesis|| CG133 ||@W:Object mux2_en_close is declared but not assigned. Either assign a value or remove the declaration.||MAIN_TOP.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/61||address_encoder.v(60);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\hdl\address_encoder.v'/linenumber/60
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal tst_state[1:0]; possible missing assignment in an if or case statement.||MAIN_TOP.srr(70);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/70||cmd_decoder.v(106);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\hdl\cmd_decoder.v'/linenumber/106
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of m7_loadone_reg[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||MAIN_TOP.srr(117);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/117||edib_ctrl_reg.v(79);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\hdl\edib_ctrl_reg.v'/linenumber/79
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of m5_loadone_reg[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||MAIN_TOP.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/118||edib_ctrl_reg.v(79);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\hdl\edib_ctrl_reg.v'/linenumber/79
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of m2_sendone_reg[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||MAIN_TOP.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/119||edib_ctrl_reg.v(79);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\hdl\edib_ctrl_reg.v'/linenumber/79
Implementation;Synthesis|| FX105 ||@W:Found combinational loop at m2_send||MAIN_TOP.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/143||address_encoder.v(272);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\hdl\address_encoder.v'/linenumber/272
Implementation;Synthesis|| BN137 ||@W:Found combinational loop during mapping at net address_encoder_0.m2_send||MAIN_TOP.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/233||address_encoder.v(272);liberoaction://cross_probe/hdl/file/'c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\address_encoder.v'/linenumber/272
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 5 sequential elements including cmd_decoder_0.tst_state[1:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||MAIN_TOP.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/266||cmd_decoder.v(106);liberoaction://cross_probe/hdl/file/'c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\cmd_decoder.v'/linenumber/106
Implementation;Synthesis|| MT530 ||@W:Found inferred clock MAIN_TOP|dsp_clk which controls 122 sequential elements including ADC_TOP_0.ads_trans_fsm_0.cnt_60_5[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||MAIN_TOP.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/267||adc_acq.v(173);liberoaction://cross_probe/hdl/file/'c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\adc_acq.v'/linenumber/173
Implementation;Synthesis|| MT530 ||@W:Found inferred clock edib_m5m7_clkgen|clk_m5m7_inferred_clock which controls 262 sequential elements including trans_m5m7_0.m5_t_no_shiftreg[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||MAIN_TOP.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/268||trans_m5m7.v(160);liberoaction://cross_probe/hdl/file/'c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\trans_m5m7.v'/linenumber/160
Implementation;Synthesis|| MT530 ||@W:Found inferred clock edib_mode2_clkgen|clk_send_inferred_clock which controls 134 sequential elements including address_encoder_0.state[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||MAIN_TOP.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/269||address_encoder.v(294);liberoaction://cross_probe/hdl/file/'c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\address_encoder.v'/linenumber/294
Implementation;Synthesis|| MT530 ||@W:Found inferred clock MAIN_TOP|CLKA which controls 20 sequential elements including edib_m2m5m7_clkgen_0.counter[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||MAIN_TOP.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/270||edib_m2m5m7_clkgen.v(14);liberoaction://cross_probe/hdl/file/'c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\edib_m2m5m7_clkgen.v'/linenumber/14
Implementation;Synthesis|| MT530 ||@W:Found inferred clock edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock which controls 175 sequential elements including cmd_decoder_0.state[9:0]. This clock has no specified timing constraint which may adversely impact design performance. ||MAIN_TOP.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/271||cmd_decoder.v(79);liberoaction://cross_probe/hdl/file/'c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\cmd_decoder.v'/linenumber/79
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ads_trans_fsm|sam_clk_5M_out_inferred_clock which controls 89 sequential elements including ADC_TOP_0.ads_trans_fsm_0.curr_sta[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||MAIN_TOP.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/272||adc_acq.v(247);liberoaction://cross_probe/hdl/file/'c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\adc_acq.v'/linenumber/247
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ads_trans_fsm|convert_over_out_inferred_clock which controls 4 sequential elements including ADC_TOP_0.ads_trans_fsm_0.pt_MUX2_1[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||MAIN_TOP.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/273||adc_acq.v(214);liberoaction://cross_probe/hdl/file/'c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\adc_acq.v'/linenumber/214
Implementation;Synthesis|| BN137 ||@W:Found combinational loop during mapping at net address_encoder_0.m2_send_4||MAIN_TOP.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/375||address_encoder.v(264);liberoaction://cross_probe/hdl/file/'c:\users\administrator\desktop\multiemrt_main_fpga_20200804\hdl\address_encoder.v'/linenumber/264
Implementation;Synthesis|| BN137 ||@W:Found combinational loop during mapping at net address_encoder_0.N_64||MAIN_TOP.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/623||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock MAIN_TOP|CLKA with period 1000.00ns. Please declare a user-defined clock on object "p:CLKA"||MAIN_TOP.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/635||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock MAIN_TOP|dsp_clk with period 1000.00ns. Please declare a user-defined clock on object "p:dsp_clk"||MAIN_TOP.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/636||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock edib_mode2_clkgen|clk_send_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:edib_mode2_clkgen_0.clk_send"||MAIN_TOP.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/637||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock edib_m5m7_clkgen|clk_m5m7_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:edib_m5m7_clkgen_0.clk_m5m7"||MAIN_TOP.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/638||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:edib_m2m5m7_clkgen_0.clk_m2_rcv"||MAIN_TOP.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/639||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ads_trans_fsm|convert_over_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:ADC_TOP_0.ads_trans_fsm_0.convert_over_out"||MAIN_TOP.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/640||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ads_trans_fsm|sam_clk_5M_out_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:ADC_TOP_0.ads_trans_fsm_0.sam_clk_5M_out"||MAIN_TOP.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/641||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||MAIN_TOP.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/657||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||MAIN_TOP.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP.srr'/linenumber/659||null;null
Implementation;Compile;RootName:MAIN_TOP
Implementation;Compile||(null)||Please refer to the log file for details about 1 Warning(s) , 1 Info(s)||MAIN_TOP_compile_log.rpt;liberoaction://open_report/file/MAIN_TOP_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:MAIN_TOP
