if {![file exists "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/sim0512A.mpf"]} { 
	project new "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A" sim0512A
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/opto_ram.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/time_stamp.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/division.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/index_calculate.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/parameter_init.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/time_stamp_ntp.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/ntp_calculate.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/ntp_send_make.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/ntp_receive_parser.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/datagram_parser_udp.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/packet_data_ram.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/eth_data_ram.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/datagram_parser.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/eth_send_ram.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/tcp_recv_fifo.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_master_eth.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_w5500_cmd.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_w5500_top_3.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/w5500_control.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_master.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_flash_cmd.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_flash_top.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/flash_control.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/sram_control.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/calib_packet.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_packet.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/distance_ram.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/data_process_3.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/div_rill.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/multiplier.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/rssi_cal.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_cal.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/index_cal.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/data_pre.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_calculate.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/SPI_Master_2.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/as6500_ctrl.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/as6500_control.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/measure_para.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_measure.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/laser_control.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/pluse_average.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/adc_to_dist.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/multiplier3.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/adc_to_temp.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/adc_to_dac.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/DA_SPI.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/AD_SPI.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/adc_control.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/self_inspection.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/random_number_generator.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/encoder_generate.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/motor_control_2.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/motor_control.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/opto_switch_filter.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/rotate_control.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/c25x_pll.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/c25x_fpga.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_filter.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/cache_opto_ram.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/c25x_fpga_ip.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/opto_packet.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/motor_drive.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/TB_as6500_control.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/datagram_cmd_defines.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/parameter_ident_define.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/w5500_cmd_defines.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/w5500_reg_defines.v"
	project addfile "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/USRMCLK.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/opto_ram.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/time_stamp.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/division.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/index_calculate.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/parameter_init.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/time_stamp_ntp.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/ntp_calculate.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/ntp_send_make.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/ntp_receive_parser.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/datagram_parser_udp.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/packet_data_ram.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/eth_data_ram.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/datagram_parser.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/eth_send_ram.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/tcp_recv_fifo.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_master_eth.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_w5500_cmd.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_w5500_top_3.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/w5500_control.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_master.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_flash_cmd.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/spi_flash_top.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/flash_control.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/sram_control.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/calib_packet.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_packet.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/distance_ram.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/data_process_3.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/div_rill.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/multiplier.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/rssi_cal.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_cal.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/index_cal.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/data_pre.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_calculate.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/SPI_Master_2.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/as6500_ctrl.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/as6500_control.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/measure_para.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_measure.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/laser_control.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/pluse_average.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/adc_to_dist.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/multiplier3.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/adc_to_temp.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/adc_to_dac.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/DA_SPI.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/AD_SPI.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/adc_control.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/self_inspection.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/random_number_generator.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/encoder_generate.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/motor_control_2.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/motor_control.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/opto_switch_filter.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/rotate_control.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/c25x_pll.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/c25x_fpga.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/dist_filter.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/cache_opto_ram.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/c25x_fpga_ip.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/opto_packet.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/motor_drive.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/TB_as6500_control.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/datagram_cmd_defines.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/parameter_ident_define.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/w5500_cmd_defines.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/w5500_reg_defines.v"
	vlog  +incdir+D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A  -work work  "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/USRMCLK.v"
} else {
	project open "D:/Project/H100_FPGA/sim/sim_as6500_control/sim0512A/sim0512A"
	project compileoutofdate
}
vsim -L work -L pmi_work -L ovi_ecp5u  c25x_fpga
view wave
add wave /*
run 1000ns
