#ifndef _ISP_REG_MASK_
#define _ISP_REG_MASK_

// ISP_CORE_VI_ID
#define ISP_CORE_VI_ID__AIVA_REV_ID_MASK                    0xffffffffL

// ISP_CORE_VI_CCL
#define ISP_CORE_VI_CCL__AIVA_VI_CCL_DIS_STATUS_MASK        0x00000002L
#define ISP_CORE_VI_CCL__AIVA_VI_CCL_DIS_MASK               0x00000004L

// ISP_CORE_VI_ICCL
#define ISP_CORE_VI_ICCL__AIVA_VI_PREP_CLK_ENABLE_MASK      0x00000001L
#define ISP_CORE_VI_ICCL__AIVA_VI_ISP_CLK_ENABLE_MASK       0x00000002L
#define ISP_CORE_VI_ICCL__AIVA_VI_CP_CLK_ENABLE_MASK        0x00000004L
#define ISP_CORE_VI_ICCL__AIVA_VI_YCSP_CLK_ENABLE_MASK      0x00000008L
#define ISP_CORE_VI_ICCL__AIVA_VI_MRSZ_CLK_ENABLE_MASK      0x00000010L
#define ISP_CORE_VI_ICCL__AIVA_VI_VRSZ_CLK_ENABLE_MASK      0x00000020L
#define ISP_CORE_VI_ICCL__AIVA_VI_PRSZ_CLK_ENABLE_MASK      0x00000040L
#define ISP_CORE_VI_ICCL__AIVA_VI_HFLIP_CLK_ENABLE_MASK     0x00000080L
#define ISP_CORE_VI_ICCL__AIVA_VI_MI_MP_CLK_ENABLE_MASK     0x00000100L
#define ISP_CORE_VI_ICCL__AIVA_VI_MI_VP_CLK_ENABLE_MASK     0x00000200L
#define ISP_CORE_VI_ICCL__AIVA_VI_MI_PP_CLK_ENABLE_MASK     0x00000400L
#define ISP_CORE_VI_ICCL__AIVA_VI_MI_RD_CLK_ENABLE_MASK     0x00000800L

// ISP_CORE_VI_IRCL
#define ISP_CORE_VI_IRCL__AIVA_VI_PREP_SOFT_RST_MASK        0x00000001L
#define ISP_CORE_VI_IRCL__AIVA_VI_ISP_SOFT_RST_MASK         0x00000002L
#define ISP_CORE_VI_IRCL__AIVA_VI_CP_SOFT_RST_MASK          0x00000004L
#define ISP_CORE_VI_IRCL__AIVA_VI_YCSP_SOFT_RST_MASK        0x00000008L
#define ISP_CORE_VI_IRCL__AIVA_VI_MRSZ_SOFT_RST_MASK        0x00000010L
#define ISP_CORE_VI_IRCL__AIVA_VI_VRSZ_SOFT_RST_MASK        0x00000020L
#define ISP_CORE_VI_IRCL__AIVA_VI_PRSZ_SOFT_RST_MASK        0x00000040L
#define ISP_CORE_VI_IRCL__AIVA_VI_HFLIP_SOFT_RST_MASK       0x00000080L
#define ISP_CORE_VI_IRCL__AIVA_VI_MI_MP_SOFT_RST_MASK       0x00000100L
#define ISP_CORE_VI_IRCL__AIVA_VI_MI_VP_SOFT_RST_MASK       0x00000200L
#define ISP_CORE_VI_IRCL__AIVA_VI_MI_PP_SOFT_RST_MASK       0x00000400L
#define ISP_CORE_VI_IRCL__AIVA_VI_MI_RD_SOFT_RST_MASK       0x00000800L
#define ISP_CORE_VI_IRCL__AIVA_VI_MARVIN_RST_MASK           0x00001000L

// ISP_CORE_VI_DPCL
#define ISP_CORE_VI_DPCL__AIVA_IF_SELECT_MASK               0x00000003L
#define ISP_CORE_VI_DPCL__AIVA_VI_MP_EN_MASK                0x00000004L
#define ISP_CORE_VI_DPCL__AIVA_VI_VP_EN_MASK                0x00000008L
#define ISP_CORE_VI_DPCL__AIVA_VI_PP_EN_MASK                0x00000010L
#define ISP_CORE_VI_DPCL__AIVA_VI_MP_MUX_MASK               0x00000060L
#define ISP_CORE_VI_DPCL__AIVA_VI_DMA_SWITCH_MASK           0x00000180L
#define ISP_CORE_VI_DPCL__AIVA_VI_YCSP_MUX_MASK             0x00000200L
#define ISP_CORE_VI_DPCL__AIVA_VI_ISP_MUX_MASK              0x00000400L
#define ISP_CORE_VI_DPCL__AIVA_VI_ONE_FRM_SHOT_MASK         0x00000800L
#define ISP_CORE_VI_DPCL__AIVA_VI_MEM_PKT_FMT_MASK          0x00003000L
#define ISP_CORE_VI_DPCL__AIVA_VI_DATA_TYPE_MASK            0x0001c000L
#define ISP_CORE_VI_DPCL__AIVA_VI_RGBIR_SWAP_MASK           0x00020000L

// ISP_CORE_VI_CFG_UPD
#define ISP_CORE_VI_CFG_UPD__AIVA_VI_CFG_UPD_MASK           0x00000001L

// ISP_CORE_RMC_LSC_CTRL
#define ISP_CORE_RMC_LSC_CTRL__AIVA_RMC_LSC_SEL_MASK        0x00000001L
#define ISP_CORE_RMC_LSC_CTRL__AIVA_RMC_LSC_RAM_HW_SEL_MASK 0x0000000eL
#define ISP_CORE_RMC_LSC_CTRL__AIVA_RMC_LSC_RAM_FW_SEL_MASK 0x00000070L

// ISP_CORE_RMC_LSC_R_START
#define ISP_CORE_RMC_LSC_R_START__AIVA_RMC_LSC_R_START_MASK 0x00000001L
#define ISP_CORE_RMC_LSC_R_START__AIVA_RMC_LSC_R_START_FLAG_MASK 0x00000002L

// ISP_CORE_RMC_LSC_R_DAT
#define ISP_CORE_RMC_LSC_R_DAT__AIVA_RMC_LSC_R_DAT_MASK     0x00ffffffL

// ISP_CORE_RMC_LSC_GR_START
#define ISP_CORE_RMC_LSC_GR_START__AIVA_RMC_LSC_GR_START_MASK 0x00000001L
#define ISP_CORE_RMC_LSC_GR_START__AIVA_RMC_LSC_GR_START_FLAG_MASK 0x00000002L

// ISP_CORE_RMC_LSC_GR_DAT
#define ISP_CORE_RMC_LSC_GR_DAT__AIVA_RMC_LSC_GR_DAT_MASK   0x00ffffffL

// ISP_CORE_RMC_LSC_B_START
#define ISP_CORE_RMC_LSC_B_START__AIVA_RMC_LSC_B_START_MASK 0x00000001L
#define ISP_CORE_RMC_LSC_B_START__AIVA_RMC_LSC_B_START_FLAG_MASK 0x00000002L

// ISP_CORE_RMC_LSC_B_DAT
#define ISP_CORE_RMC_LSC_B_DAT__AIVA_RMC_LSC_B_DAT_MASK     0x00ffffffL

// ISP_CORE_RMC_LSC_GB_START
#define ISP_CORE_RMC_LSC_GB_START__AIVA_RMC_LSC_GB_START_MASK 0x00000001L
#define ISP_CORE_RMC_LSC_GB_START__AIVA_RMC_LSC_GB_START_FLAG_MASK 0x00000002L

// ISP_CORE_RMC_LSC_GB_DAT
#define ISP_CORE_RMC_LSC_GB_DAT__AIVA_RMC_LSC_GB_DAT_MASK   0x00ffffffL

// ISP_CORE_RMC_DPC_BP_CTRL
#define ISP_CORE_RMC_DPC_BP_CTRL__AIVA_RMC_DPC_HW_SEL_MASK 0x00000003L
#define ISP_CORE_RMC_DPC_BP_CTRL__AIVA_RMC_DPC_FW_SEL_MASK 0x0000000cL

// ISP_CORE_RMC_DPC_BP_NUM
#define ISP_CORE_RMC_DPC_BP_NUM__AIVA_RMC_DPC_BP_NUM_MASK 0x000007ffL

// ISP_CORE_RMC_DPC_BP_START
#define ISP_CORE_RMC_DPC_BP_START__AIVA_RMC_DPC_BP_START_MASK 0x00000001L
#define ISP_CORE_RMC_DPC_BP_START__AIVA_RMC_DPC_BP_START_FLAG_MASK 0x00000002L

// ISP_CORE_RMC_DPC_BP_DAT
#define ISP_CORE_RMC_DPC_BP_DAT__AIVA_RMC_DPC_BP_DAT_MASK 0x01ffffffL

// ISP_CORE_ISP_CTRL
#define ISP_CORE_ISP_CTRL__AIVA_ISP_ENABLE_MASK             0x00000001L
#define ISP_CORE_ISP_CTRL__AIVA_ISP_MODE_MASK               0x0000000eL
#define ISP_CORE_ISP_CTRL__AIVA_ISP_INFORM_ENABLE_MASK      0x00000010L
#define ISP_CORE_ISP_CTRL__AIVA_ISP_GAMMA_IN_ENABLE_MASK    0x00000040L
#define ISP_CORE_ISP_CTRL__AIVA_ISP_AWB_ENABLE_MASK         0x00000080L
#define ISP_CORE_ISP_CTRL__AIVA_ISP_CFG_UPD_MASK            0x00000200L
#define ISP_CORE_ISP_CTRL__AIVA_ISP_GEN_CFG_UPD_MASK        0x00000400L
#define ISP_CORE_ISP_CTRL__AIVA_ISP_GAMMA_OUT_ENABLE_MASK   0x00000800L
#define ISP_CORE_ISP_CTRL__AIVA_ISP_FLASH_MODE_MASK         0x00001000L
#define ISP_CORE_ISP_CTRL__AIVA_ISP_CSM_Y_RANGE_MASK        0x00002000L
#define ISP_CORE_ISP_CTRL__AIVA_ISP_CSM_C_RANGE_MASK        0x00004000L
#define ISP_CORE_ISP_CTRL__AIVA_ISP_CTRL_RESERVED_2_MASK    0x00008000L
#define ISP_CORE_ISP_CTRL__AIVA_ISP_CTRL_RESERVED_1_MASK    0x00010000L
#define ISP_CORE_ISP_CTRL__AIVA_ISP_CNR_EN_MASK             0x00020000L

// ISP_CORE_ISP_ACQ_PROP
#define ISP_CORE_ISP_ACQ_PROP__AIVA_ISP_SAMPLE_EDGE_MASK    0x00000001L
#define ISP_CORE_ISP_ACQ_PROP__AIVA_ISP_HSYNC_POL_MASK      0x00000002L
#define ISP_CORE_ISP_ACQ_PROP__AIVA_ISP_VSYNC_POL_MASK      0x00000004L
#define ISP_CORE_ISP_ACQ_PROP__AIVA_ISP_BAYER_PAT_MASK      0x00000018L
#define ISP_CORE_ISP_ACQ_PROP__AIVA_ISP_CONV_422_MASK       0x00000060L
#define ISP_CORE_ISP_ACQ_PROP__AIVA_ISP_CCIR_SEQ_MASK       0x00000180L
#define ISP_CORE_ISP_ACQ_PROP__AIVA_ISP_FIELD_SELECTION_MASK 0x00000600L
#define ISP_CORE_ISP_ACQ_PROP__AIVA_ISP_FIELD_INV_MASK      0x00000800L
#define ISP_CORE_ISP_ACQ_PROP__AIVA_ISP_INPUT_SELECTION_MASK 0x00007000L
#define ISP_CORE_ISP_ACQ_PROP__DMA_RGB_SELECTION_MASK      0x00008000L
#define ISP_CORE_ISP_ACQ_PROP__DMA_YUV_SELECTION_MASK      0x00010000L
#define ISP_CORE_ISP_ACQ_PROP__DMA_SRC_IS_PREP_MASK        0x00020000L

// ISP_CORE_ISP_ACQ_H_OFFS
#define ISP_CORE_ISP_ACQ_H_OFFS__AIVA_ISP_ACQ_H_OFFS_MASK   0x00007fffL

// ISP_CORE_ISP_ACQ_V_OFFS
#define ISP_CORE_ISP_ACQ_V_OFFS__AIVA_ISP_ACQ_V_OFFS_MASK   0x00003fffL

// ISP_CORE_ISP_ACQ_H_SIZE
#define ISP_CORE_ISP_ACQ_H_SIZE__AIVA_ISP_ACQ_H_SIZE_MASK   0x00007fffL

// ISP_CORE_ISP_ACQ_V_SIZE
#define ISP_CORE_ISP_ACQ_V_SIZE__AIVA_ISP_ACQ_V_SIZE_MASK   0x00003fffL

// ISP_CORE_ISP_ACQ_NR_FRAMES
#define ISP_CORE_ISP_ACQ_NR_FRAMES__AIVA_ISP_ACQ_NR_FRAMES_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_DX_LO
#define ISP_CORE_ISP_GAMMA_DX_LO__AIVA_ISP_GAMMA_DX_1_MASK  0x00000007L
#define ISP_CORE_ISP_GAMMA_DX_LO__AIVA_ISP_GAMMA_DX_2_MASK  0x00000070L
#define ISP_CORE_ISP_GAMMA_DX_LO__AIVA_ISP_GAMMA_DX_3_MASK  0x00000700L
#define ISP_CORE_ISP_GAMMA_DX_LO__AIVA_ISP_GAMMA_DX_4_MASK  0x00007000L
#define ISP_CORE_ISP_GAMMA_DX_LO__AIVA_ISP_GAMMA_DX_5_MASK  0x00070000L
#define ISP_CORE_ISP_GAMMA_DX_LO__AIVA_ISP_GAMMA_DX_6_MASK  0x00700000L
#define ISP_CORE_ISP_GAMMA_DX_LO__AIVA_ISP_GAMMA_DX_7_MASK  0x07000000L
#define ISP_CORE_ISP_GAMMA_DX_LO__AIVA_ISP_GAMMA_DX_8_MASK  0x70000000L

// ISP_CORE_ISP_GAMMA_DX_HI
#define ISP_CORE_ISP_GAMMA_DX_HI__AIVA_ISP_GAMMA_DX_9_MASK  0x00000007L
#define ISP_CORE_ISP_GAMMA_DX_HI__AIVA_ISP_GAMMA_DX_10_MASK 0x00000070L
#define ISP_CORE_ISP_GAMMA_DX_HI__AIVA_ISP_GAMMA_DX_11_MASK 0x00000700L
#define ISP_CORE_ISP_GAMMA_DX_HI__AIVA_ISP_GAMMA_DX_12_MASK 0x00007000L
#define ISP_CORE_ISP_GAMMA_DX_HI__AIVA_ISP_GAMMA_DX_13_MASK 0x00070000L
#define ISP_CORE_ISP_GAMMA_DX_HI__AIVA_ISP_GAMMA_DX_14_MASK 0x00700000L
#define ISP_CORE_ISP_GAMMA_DX_HI__AIVA_ISP_GAMMA_DX_15_MASK 0x07000000L
#define ISP_CORE_ISP_GAMMA_DX_HI__AIVA_ISP_GAMMA_DX_16_MASK 0x70000000L

// ISP_CORE_ISP_GAMMA_R_Y_0
#define ISP_CORE_ISP_GAMMA_R_Y_0__AIVA_ISP_GAMMA_R_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_1
#define ISP_CORE_ISP_GAMMA_R_Y_1__AIVA_ISP_GAMMA_R_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_2
#define ISP_CORE_ISP_GAMMA_R_Y_2__AIVA_ISP_GAMMA_R_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_3
#define ISP_CORE_ISP_GAMMA_R_Y_3__AIVA_ISP_GAMMA_R_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_4
#define ISP_CORE_ISP_GAMMA_R_Y_4__AIVA_ISP_GAMMA_R_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_5
#define ISP_CORE_ISP_GAMMA_R_Y_5__AIVA_ISP_GAMMA_R_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_6
#define ISP_CORE_ISP_GAMMA_R_Y_6__AIVA_ISP_GAMMA_R_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_7
#define ISP_CORE_ISP_GAMMA_R_Y_7__AIVA_ISP_GAMMA_R_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_8
#define ISP_CORE_ISP_GAMMA_R_Y_8__AIVA_ISP_GAMMA_R_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_9
#define ISP_CORE_ISP_GAMMA_R_Y_9__AIVA_ISP_GAMMA_R_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_10
#define ISP_CORE_ISP_GAMMA_R_Y_10__AIVA_ISP_GAMMA_R_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_11
#define ISP_CORE_ISP_GAMMA_R_Y_11__AIVA_ISP_GAMMA_R_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_12
#define ISP_CORE_ISP_GAMMA_R_Y_12__AIVA_ISP_GAMMA_R_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_13
#define ISP_CORE_ISP_GAMMA_R_Y_13__AIVA_ISP_GAMMA_R_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_14
#define ISP_CORE_ISP_GAMMA_R_Y_14__AIVA_ISP_GAMMA_R_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_15
#define ISP_CORE_ISP_GAMMA_R_Y_15__AIVA_ISP_GAMMA_R_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_R_Y_16
#define ISP_CORE_ISP_GAMMA_R_Y_16__AIVA_ISP_GAMMA_R_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_0
#define ISP_CORE_ISP_GAMMA_G_Y_0__AIVA_ISP_GAMMA_G_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_1
#define ISP_CORE_ISP_GAMMA_G_Y_1__AIVA_ISP_GAMMA_G_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_2
#define ISP_CORE_ISP_GAMMA_G_Y_2__AIVA_ISP_GAMMA_G_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_3
#define ISP_CORE_ISP_GAMMA_G_Y_3__AIVA_ISP_GAMMA_G_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_4
#define ISP_CORE_ISP_GAMMA_G_Y_4__AIVA_ISP_GAMMA_G_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_5
#define ISP_CORE_ISP_GAMMA_G_Y_5__AIVA_ISP_GAMMA_G_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_6
#define ISP_CORE_ISP_GAMMA_G_Y_6__AIVA_ISP_GAMMA_G_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_7
#define ISP_CORE_ISP_GAMMA_G_Y_7__AIVA_ISP_GAMMA_G_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_8
#define ISP_CORE_ISP_GAMMA_G_Y_8__AIVA_ISP_GAMMA_G_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_9
#define ISP_CORE_ISP_GAMMA_G_Y_9__AIVA_ISP_GAMMA_G_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_10
#define ISP_CORE_ISP_GAMMA_G_Y_10__AIVA_ISP_GAMMA_G_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_11
#define ISP_CORE_ISP_GAMMA_G_Y_11__AIVA_ISP_GAMMA_G_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_12
#define ISP_CORE_ISP_GAMMA_G_Y_12__AIVA_ISP_GAMMA_G_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_13
#define ISP_CORE_ISP_GAMMA_G_Y_13__AIVA_ISP_GAMMA_G_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_14
#define ISP_CORE_ISP_GAMMA_G_Y_14__AIVA_ISP_GAMMA_G_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_15
#define ISP_CORE_ISP_GAMMA_G_Y_15__AIVA_ISP_GAMMA_G_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_G_Y_16
#define ISP_CORE_ISP_GAMMA_G_Y_16__AIVA_ISP_GAMMA_G_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_0
#define ISP_CORE_ISP_GAMMA_B_Y_0__AIVA_ISP_GAMMA_B_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_1
#define ISP_CORE_ISP_GAMMA_B_Y_1__AIVA_ISP_GAMMA_B_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_2
#define ISP_CORE_ISP_GAMMA_B_Y_2__AIVA_ISP_GAMMA_B_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_3
#define ISP_CORE_ISP_GAMMA_B_Y_3__AIVA_ISP_GAMMA_B_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_4
#define ISP_CORE_ISP_GAMMA_B_Y_4__AIVA_ISP_GAMMA_B_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_5
#define ISP_CORE_ISP_GAMMA_B_Y_5__AIVA_ISP_GAMMA_B_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_6
#define ISP_CORE_ISP_GAMMA_B_Y_6__AIVA_ISP_GAMMA_B_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_7
#define ISP_CORE_ISP_GAMMA_B_Y_7__AIVA_ISP_GAMMA_B_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_8
#define ISP_CORE_ISP_GAMMA_B_Y_8__AIVA_ISP_GAMMA_B_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_9
#define ISP_CORE_ISP_GAMMA_B_Y_9__AIVA_ISP_GAMMA_B_Y_MASK   0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_10
#define ISP_CORE_ISP_GAMMA_B_Y_10__AIVA_ISP_GAMMA_B_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_11
#define ISP_CORE_ISP_GAMMA_B_Y_11__AIVA_ISP_GAMMA_B_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_12
#define ISP_CORE_ISP_GAMMA_B_Y_12__AIVA_ISP_GAMMA_B_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_13
#define ISP_CORE_ISP_GAMMA_B_Y_13__AIVA_ISP_GAMMA_B_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_14
#define ISP_CORE_ISP_GAMMA_B_Y_14__AIVA_ISP_GAMMA_B_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_15
#define ISP_CORE_ISP_GAMMA_B_Y_15__AIVA_ISP_GAMMA_B_Y_MASK  0x00000fffL

// ISP_CORE_ISP_GAMMA_B_Y_16
#define ISP_CORE_ISP_GAMMA_B_Y_16__AIVA_ISP_GAMMA_B_Y_MASK  0x00000fffL

// ISP_CORE_ISP_AWB_PROP
#define ISP_CORE_ISP_AWB_PROP__AIVA_ISP_AWB_MODE_MASK       0x00000003L
#define ISP_CORE_ISP_AWB_PROP__AIVA_ISP_AWB_MAX_EN_MASK     0x00000004L
#define ISP_CORE_ISP_AWB_PROP__AIVA_ISP_AWB_MEAS_MODE_MASK  0x80000000L

// ISP_CORE_ISP_AWB_H_OFFS
#define ISP_CORE_ISP_AWB_H_OFFS__AIVA_ISP_AWB_H_OFFS_MASK   0x00001fffL

// ISP_CORE_ISP_AWB_V_OFFS
#define ISP_CORE_ISP_AWB_V_OFFS__AIVA_ISP_AWB_V_OFFS_MASK   0x00001fffL

// ISP_CORE_ISP_AWB_H_SIZE
#define ISP_CORE_ISP_AWB_H_SIZE__AIVA_ISP_AWB_H_SIZE_MASK   0x00003fffL

// ISP_CORE_ISP_AWB_V_SIZE
#define ISP_CORE_ISP_AWB_V_SIZE__AIVA_ISP_AWB_V_SIZE_MASK   0x00003fffL

// ISP_CORE_ISP_AWB_FRAMES
#define ISP_CORE_ISP_AWB_FRAMES__AIVA_ISP_AWB_FRAMES_MASK   0x00000007L

// ISP_CORE_ISP_AWB_REF
#define ISP_CORE_ISP_AWB_REF__AIVA_ISP_AWB_REF_CB_MAX_B_MASK 0x000000ffL
#define ISP_CORE_ISP_AWB_REF__AIVA_ISP_AWB_REF_CR_MAX_R_MASK 0x0000ff00L

// ISP_CORE_ISP_AWB_THRESH
#define ISP_CORE_ISP_AWB_THRESH__AIVA_ISP_AWB_MIN_C_MASK    0x000000ffL
#define ISP_CORE_ISP_AWB_THRESH__AIVA_ISP_AWB_MAX_CSUM_MASK 0x0000ff00L
#define ISP_CORE_ISP_AWB_THRESH__AIVA_ISP_AWB_MIN_Y_MAX_G_MASK 0x00ff0000L
#define ISP_CORE_ISP_AWB_THRESH__AIVA_ISP_AWB_MAX_Y_MASK    0xff000000L

// ISP_CORE_ISP_AWB_GAIN_G
#define ISP_CORE_ISP_AWB_GAIN_G__AIVA_ISP_AWB_GAIN_GB_MASK  0x000003ffL
#define ISP_CORE_ISP_AWB_GAIN_G__AIVA_ISP_AWB_GAIN_GR_MASK  0x03ff0000L

// ISP_CORE_ISP_AWB_GAIN_RB
#define ISP_CORE_ISP_AWB_GAIN_RB__AIVA_ISP_AWB_GAIN_B_MASK  0x000003ffL
#define ISP_CORE_ISP_AWB_GAIN_RB__AIVA_ISP_AWB_GAIN_R_MASK  0x03ff0000L

// ISP_CORE_ISP_AWB_WHITE_CNT
#define ISP_CORE_ISP_AWB_WHITE_CNT__AIVA_ISP_AWB_WHITE_CNT_MASK 0x03ffffffL

// ISP_CORE_ISP_AWB_MEAN
#define ISP_CORE_ISP_AWB_MEAN__AIVA_ISP_AWB_MEAN_CR_R_MASK  0x000000ffL
#define ISP_CORE_ISP_AWB_MEAN__AIVA_ISP_AWB_MEAN_CB_B_MASK  0x0000ff00L
#define ISP_CORE_ISP_AWB_MEAN__AIVA_ISP_AWB_MEAN_Y_G_MASK   0x00ff0000L

// ISP_CORE_ISP_CC_COEFF_0
#define ISP_CORE_ISP_CC_COEFF_0__AIVA_ISP_CC_COEFF_0_MASK   0x000001ffL

// ISP_CORE_ISP_CC_COEFF_1
#define ISP_CORE_ISP_CC_COEFF_1__AIVA_ISP_CC_COEFF_1_MASK   0x000001ffL

// ISP_CORE_ISP_CC_COEFF_2
#define ISP_CORE_ISP_CC_COEFF_2__AIVA_ISP_CC_COEFF_2_MASK   0x000001ffL

// ISP_CORE_ISP_CC_COEFF_3
#define ISP_CORE_ISP_CC_COEFF_3__AIVA_ISP_CC_COEFF_3_MASK   0x000001ffL

// ISP_CORE_ISP_CC_COEFF_4
#define ISP_CORE_ISP_CC_COEFF_4__AIVA_ISP_CC_COEFF_4_MASK   0x000001ffL

// ISP_CORE_ISP_CC_COEFF_5
#define ISP_CORE_ISP_CC_COEFF_5__AIVA_ISP_CC_COEFF_5_MASK   0x000001ffL

// ISP_CORE_ISP_CC_COEFF_6
#define ISP_CORE_ISP_CC_COEFF_6__AIVA_ISP_CC_COEFF_6_MASK   0x000001ffL

// ISP_CORE_ISP_CC_COEFF_7
#define ISP_CORE_ISP_CC_COEFF_7__AIVA_ISP_CC_COEFF_7_MASK   0x000001ffL

// ISP_CORE_ISP_CC_COEFF_8
#define ISP_CORE_ISP_CC_COEFF_8__AIVA_ISP_CC_COEFF_8_MASK   0x000001ffL

// ISP_CORE_ISP_OUT_H_OFFS
#define ISP_CORE_ISP_OUT_H_OFFS__AIVA_ISP_OUT_H_OFFS_MASK   0x00003fffL

// ISP_CORE_ISP_OUT_V_OFFS
#define ISP_CORE_ISP_OUT_V_OFFS__AIVA_ISP_OUT_V_OFFS_MASK   0x00003fffL

// ISP_CORE_ISP_OUT_H_SIZE
#define ISP_CORE_ISP_OUT_H_SIZE__AIVA_ISP_OUT_H_SIZE_MASK   0x00007fffL

// ISP_CORE_ISP_OUT_V_SIZE
#define ISP_CORE_ISP_OUT_V_SIZE__AIVA_ISP_OUT_V_SIZE_MASK   0x00003fffL

// ISP_CORE_ISP_DEMOSAIC
#define ISP_CORE_ISP_DEMOSAIC__AIVA_ISP_DEMOSAIC_TH_MASK    0x000000ffL
#define ISP_CORE_ISP_DEMOSAIC__AIVA_ISP_DEMOSAIC_BYPASS_MASK 0x00000400L

// ISP_CORE_ISP_FLAGS_SHD
#define ISP_CORE_ISP_FLAGS_SHD__AIVA_ISP_ENABLE_SHD_MASK    0x00000001L
#define ISP_CORE_ISP_FLAGS_SHD__AIVA_ISP_INFORM_ENABLE_SHD_MASK 0x00000002L
#define ISP_CORE_ISP_FLAGS_SHD__AIVA_ISP_INFORM_FIELD_MASK  0x00000004L
#define ISP_CORE_ISP_FLAGS_SHD__AIVA_ISP_S_DATA_MASK        0x0fff0000L
#define ISP_CORE_ISP_FLAGS_SHD__AIVA_ISP_S_VSYNC_MASK       0x40000000L
#define ISP_CORE_ISP_FLAGS_SHD__AIVA_ISP_S_HSYNC_MASK       0x80000000L

// ISP_CORE_ISP_OUT_H_OFFS_SHD
#define ISP_CORE_ISP_OUT_H_OFFS_SHD__AIVA_ISP_OUT_H_OFFS_SHD_MASK 0x00003fffL

// ISP_CORE_ISP_OUT_V_OFFS_SHD
#define ISP_CORE_ISP_OUT_V_OFFS_SHD__AIVA_ISP_OUT_V_OFFS_SHD_MASK 0x00003fffL

// ISP_CORE_ISP_OUT_H_SIZE_SHD
#define ISP_CORE_ISP_OUT_H_SIZE_SHD__AIVA_ISP_OUT_H_SIZE_SHD_MASK 0x00007fffL

// ISP_CORE_ISP_OUT_V_SIZE_SHD
#define ISP_CORE_ISP_OUT_V_SIZE_SHD__AIVA_ISP_OUT_V_SIZE_SHD_MASK 0x00003fffL

// ISP_CORE_ISP_IMSC
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_ISP_OFF_MASK       0x00000001L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_FRAME_MASK         0x00000002L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_DATA_LOSS_MASK     0x00000004L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_PIC_SIZE_ERR_MASK  0x00000008L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_AWB_DONE_MASK      0x00000010L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_FRAME_IN_MASK      0x00000020L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_V_START_MASK       0x00000040L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_H_START_MASK       0x00000080L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_FLASH_ON_MASK      0x00000100L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_FLASH_OFF_MASK     0x00000200L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_SHUTTER_ON_MASK    0x00000400L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_SHUTTER_OFF_MASK   0x00000800L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_AFM_SUM_OF_MASK    0x00001000L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_AFM_LUM_OF_MASK    0x00002000L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_AFM_FIN_MASK       0x00004000L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_HIST_MEASURE_RDY_MASK 0x00008000L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_RESERVED_1_MASK    0x00010000L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_FLASH_CAP_MASK     0x00020000L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_EXP_END_MASK       0x00040000L
#define ISP_CORE_ISP_IMSC__AIVA_ISP_IMSC_VSM_END_MASK       0x00080000L

// ISP_CORE_ISP_RIS
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_ISP_OFF_MASK         0x00000001L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_FRAME_MASK           0x00000002L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_DATA_LOSS_MASK       0x00000004L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_PIC_SIZE_ERR_MASK    0x00000008L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_AWB_DONE_MASK        0x00000010L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_FRAME_IN_MASK        0x00000020L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_V_START_MASK         0x00000040L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_H_START_MASK         0x00000080L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_FLASH_ON_MASK        0x00000100L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_FLASH_OFF_MASK       0x00000200L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_SHUTTER_ON_MASK      0x00000400L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_SHUTTER_OFF_MASK     0x00000800L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_AFM_SUM_OF_MASK      0x00001000L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_AFM_LUM_OF_MASK      0x00002000L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_AFM_FIN_MASK         0x00004000L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_HIST_MEASURE_RDY_MASK 0x00008000L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_RESERVED_1_MASK      0x00010000L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_FLASH_CAP_MASK       0x00020000L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_EXP_END_MASK         0x00040000L
#define ISP_CORE_ISP_RIS__AIVA_ISP_RIS_VSM_END_MASK         0x00080000L

// ISP_CORE_ISP_MIS
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_ISP_OFF_MASK         0x00000001L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_FRAME_MASK           0x00000002L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_DATA_LOSS_MASK       0x00000004L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_PIC_SIZE_ERR_MASK    0x00000008L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_AWB_DONE_MASK        0x00000010L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_FRAME_IN_MASK        0x00000020L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_V_START_MASK         0x00000040L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_H_START_MASK         0x00000080L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_FLASH_ON_MASK        0x00000100L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_FLASH_OFF_MASK       0x00000200L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_SHUTTER_ON_MASK      0x00000400L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_SHUTTER_OFF_MASK     0x00000800L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_AFM_SUM_OF_MASK      0x00001000L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_AFM_LUM_OF_MASK      0x00002000L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_AFM_FIN_MASK         0x00004000L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_HIST_MEASURE_RDY_MASK 0x00008000L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_RESERVED_1_MASK      0x00010000L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_FLASH_CAP_MASK       0x00020000L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_EXP_END_MASK         0x00040000L
#define ISP_CORE_ISP_MIS__AIVA_ISP_MIS_VSM_END_MASK         0x00080000L

// ISP_CORE_ISP_ICR
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_ISP_OFF_MASK         0x00000001L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_FRAME_MASK           0x00000002L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_DATA_LOSS_MASK       0x00000004L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_PIC_SIZE_ERR_MASK    0x00000008L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_AWB_DONE_MASK        0x00000010L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_FRAME_IN_MASK        0x00000020L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_V_START_MASK         0x00000040L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_H_START_MASK         0x00000080L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_FLASH_ON_MASK        0x00000100L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_FLASH_OFF_MASK       0x00000200L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_SHUTTER_ON_MASK      0x00000400L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_SHUTTER_OFF_MASK     0x00000800L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_AFM_SUM_OF_MASK      0x00001000L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_AFM_LUM_OF_MASK      0x00002000L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_AFM_FIN_MASK         0x00004000L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_HIST_MEASURE_RDY_MASK 0x00008000L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_RESERVED_1_MASK      0x00010000L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_FLASH_CAP_MASK       0x00020000L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_EXP_END_MASK         0x00040000L
#define ISP_CORE_ISP_ICR__AIVA_ISP_ICR_VSM_END_MASK         0x00080000L

// ISP_CORE_ISP_ISR
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_ISP_OFF_MASK         0x00000001L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_FRAME_MASK           0x00000002L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_DATA_LOSS_MASK       0x00000004L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_PIC_SIZE_ERR_MASK    0x00000008L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_AWB_DONE_MASK        0x00000010L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_FRAME_IN_MASK        0x00000020L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_V_START_MASK         0x00000040L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_H_START_MASK         0x00000080L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_FLASH_ON_MASK        0x00000100L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_FLASH_OFF_MASK       0x00000200L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_SHUTTER_ON_MASK      0x00000400L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_SHUTTER_OFF_MASK     0x00000800L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_AFM_SUM_OF_MASK      0x00001000L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_AFM_LUM_OF_MASK      0x00002000L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_AFM_FIN_MASK         0x00004000L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_HIST_MEASURE_RDY_MASK 0x00008000L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_RESERVED_1_MASK      0x00010000L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_FLASH_CAP_MASK       0x00020000L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_EXP_END_MASK         0x00040000L
#define ISP_CORE_ISP_ISR__AIVA_ISP_ISR_VSM_END_MASK         0x00080000L

// ISP_CORE_ISP_CT_COEFF_0
#define ISP_CORE_ISP_CT_COEFF_0__AIVA_ISP_CT_COEFF_MASK     0x000007ffL

// ISP_CORE_ISP_CT_COEFF_1
#define ISP_CORE_ISP_CT_COEFF_1__AIVA_ISP_CT_COEFF_MASK     0x000007ffL

// ISP_CORE_ISP_CT_COEFF_2
#define ISP_CORE_ISP_CT_COEFF_2__AIVA_ISP_CT_COEFF_MASK     0x000007ffL

// ISP_CORE_ISP_CT_COEFF_3
#define ISP_CORE_ISP_CT_COEFF_3__AIVA_ISP_CT_COEFF_MASK     0x000007ffL

// ISP_CORE_ISP_CT_COEFF_4
#define ISP_CORE_ISP_CT_COEFF_4__AIVA_ISP_CT_COEFF_MASK     0x000007ffL

// ISP_CORE_ISP_CT_COEFF_5
#define ISP_CORE_ISP_CT_COEFF_5__AIVA_ISP_CT_COEFF_MASK     0x000007ffL

// ISP_CORE_ISP_CT_COEFF_6
#define ISP_CORE_ISP_CT_COEFF_6__AIVA_ISP_CT_COEFF_MASK     0x000007ffL

// ISP_CORE_ISP_CT_COEFF_7
#define ISP_CORE_ISP_CT_COEFF_7__AIVA_ISP_CT_COEFF_MASK     0x000007ffL

// ISP_CORE_ISP_CT_COEFF_8
#define ISP_CORE_ISP_CT_COEFF_8__AIVA_ISP_CT_COEFF_MASK     0x000007ffL

// ISP_CORE_ISP_GAMMA_OUT_MODE
#define ISP_CORE_ISP_GAMMA_OUT_MODE__AIVA_ISP_EQU_SEGM_MASK 0x00000001L

// ISP_CORE_ISP_GAMMA_OUT_Y_0
#define ISP_CORE_ISP_GAMMA_OUT_Y_0__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_1
#define ISP_CORE_ISP_GAMMA_OUT_Y_1__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_2
#define ISP_CORE_ISP_GAMMA_OUT_Y_2__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_3
#define ISP_CORE_ISP_GAMMA_OUT_Y_3__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_4
#define ISP_CORE_ISP_GAMMA_OUT_Y_4__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_5
#define ISP_CORE_ISP_GAMMA_OUT_Y_5__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_6
#define ISP_CORE_ISP_GAMMA_OUT_Y_6__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_7
#define ISP_CORE_ISP_GAMMA_OUT_Y_7__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_8
#define ISP_CORE_ISP_GAMMA_OUT_Y_8__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_9
#define ISP_CORE_ISP_GAMMA_OUT_Y_9__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_10
#define ISP_CORE_ISP_GAMMA_OUT_Y_10__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_11
#define ISP_CORE_ISP_GAMMA_OUT_Y_11__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_12
#define ISP_CORE_ISP_GAMMA_OUT_Y_12__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_13
#define ISP_CORE_ISP_GAMMA_OUT_Y_13__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_14
#define ISP_CORE_ISP_GAMMA_OUT_Y_14__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_15
#define ISP_CORE_ISP_GAMMA_OUT_Y_15__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_GAMMA_OUT_Y_16
#define ISP_CORE_ISP_GAMMA_OUT_Y_16__AIVA_ISP_GAMMA_OUT_Y_MASK 0x000003ffL

// ISP_CORE_ISP_ERR
#define ISP_CORE_ISP_ERR__AIVA_ISP_INFORM_SIZE_ERR_MASK     0x00000001L
#define ISP_CORE_ISP_ERR__AIVA_ISP_IS_SIZE_ERR_MASK         0x00000002L
#define ISP_CORE_ISP_ERR__AIVA_ISP_OUTFORM_SIZE_ERR_MASK    0x00000004L

// ISP_CORE_ISP_ERR_CLR
#define ISP_CORE_ISP_ERR_CLR__AIVA_ISP_INFORM_SIZE_ERR_CLR_MASK 0x00000001L
#define ISP_CORE_ISP_ERR_CLR__AIVA_ISP_IS_SIZE_ERR_CLR_MASK 0x00000002L
#define ISP_CORE_ISP_ERR_CLR__AIVA_ISP_OUTFORM_SIZE_ERR_CLR_MASK 0x00000004L

// ISP_CORE_ISP_FRAME_COUNT
#define ISP_CORE_ISP_FRAME_COUNT__AIVA_ISP_FRAME_COUNTER_MASK 0x000003ffL

// ISP_CORE_ISP_CT_OFFSET_R
#define ISP_CORE_ISP_CT_OFFSET_R__AIVA_ISP_CT_OFFSET_R_MASK 0x00000fffL

// ISP_CORE_ISP_CT_OFFSET_G
#define ISP_CORE_ISP_CT_OFFSET_G__AIVA_ISP_CT_OFFSET_G_MASK 0x00000fffL

// ISP_CORE_ISP_CT_OFFSET_B
#define ISP_CORE_ISP_CT_OFFSET_B__AIVA_ISP_CT_OFFSET_B_MASK 0x00000fffL

// ISP_CORE_ISP_CNR_LINESIZE
#define ISP_CORE_ISP_CNR_LINESIZE__AIVA_ISP_CNR_LINESIZE_MASK 0x00003fffL

// ISP_CORE_ISP_CNR_THRESHOLD_C1
#define ISP_CORE_ISP_CNR_THRESHOLD_C1__AIVA_ISP_CNR_THRESHOLD_C1_MASK 0x00000fffL

// ISP_CORE_ISP_CNR_THRESHOLD_C2
#define ISP_CORE_ISP_CNR_THRESHOLD_C2__AIVA_ISP_CNR_THRESHOLD_C2_MASK 0x00000fffL

// ISP_CORE_ISP_FLASH_CMD
#define ISP_CORE_ISP_FLASH_CMD__AIVA_FLASH_PRELIGHT_ON_MASK 0x00000001L
#define ISP_CORE_ISP_FLASH_CMD__AIVA_FLASH_ON_MASK          0x00000002L
#define ISP_CORE_ISP_FLASH_CMD__AIVA_FLASH_PREFLASH_ON_MASK 0x00000004L

// ISP_CORE_ISP_FLASH_CONFIG
#define ISP_CORE_ISP_FLASH_CONFIG__AIVA_FLASH_PRELIGHT_MODE_MASK 0x00000001L
#define ISP_CORE_ISP_FLASH_CONFIG__AIVA_FLASH_VS_IN_EDGE_MASK 0x00000002L
#define ISP_CORE_ISP_FLASH_CONFIG__AIVA_FLASH_FL_POL_MASK   0x00000004L
#define ISP_CORE_ISP_FLASH_CONFIG__AIVA_FLASH_FL_TRIG_SRC_MASK 0x00000008L
#define ISP_CORE_ISP_FLASH_CONFIG__AIVA_FLASH_FL_CAP_DEL_MASK 0x000000f0L

// ISP_CORE_ISP_FLASH_PREDIV
#define ISP_CORE_ISP_FLASH_PREDIV__AIVA_FLASH_FL_PRE_DIV_MASK 0x000003ffL

// ISP_CORE_ISP_FLASH_DELAY
#define ISP_CORE_ISP_FLASH_DELAY__AIVA_FLASH_FL_DELAY_MASK  0x0003ffffL

// ISP_CORE_ISP_FLASH_TIME
#define ISP_CORE_ISP_FLASH_TIME__AIVA_FLASH_FL_TIME_MASK    0x0003ffffL

// ISP_CORE_ISP_FLASH_MAXP
#define ISP_CORE_ISP_FLASH_MAXP__AIVA_FLASH_FL_MAXP_MASK    0x0000ffffL

// ISP_CORE_ISP_SH_CTRL
#define ISP_CORE_ISP_SH_CTRL__AIVA_SHUT_SH_EN_MASK          0x00000001L
#define ISP_CORE_ISP_SH_CTRL__AIVA_SHUT_SH_REP_EN_MASK      0x00000002L
#define ISP_CORE_ISP_SH_CTRL__AIVA_SHUT_SH_TRIG_SRC_MASK    0x00000004L
#define ISP_CORE_ISP_SH_CTRL__AIVA_SHUT_SH_TRIG_EN_MASK     0x00000008L
#define ISP_CORE_ISP_SH_CTRL__AIVA_SHUT_SH_OPEN_POL_MASK    0x00000010L

// ISP_CORE_ISP_SH_PREDIV
#define ISP_CORE_ISP_SH_PREDIV__AIVA_SHUT_SH_PRE_DIV_MASK   0x000003ffL

// ISP_CORE_ISP_SH_DELAY
#define ISP_CORE_ISP_SH_DELAY__AIVA_SHUT_SH_DELAY_MASK      0x000fffffL

// ISP_CORE_ISP_SH_TIME
#define ISP_CORE_ISP_SH_TIME__AIVA_SHUT_SH_TIME_MASK        0x000fffffL

// ISP_CORE_ISP_AFM_CTRL
#define ISP_CORE_ISP_AFM_CTRL__AIVA_AFM_EN_MASK             0x00000001L

// ISP_CORE_ISP_AFM_LT_A
#define ISP_CORE_ISP_AFM_LT_A__AIVA_AFM_A_V_T_MASK          0x00001fffL
#define ISP_CORE_ISP_AFM_LT_A__AIVA_AFM_A_H_L_MASK          0x1fff0000L

// ISP_CORE_ISP_AFM_RB_A
#define ISP_CORE_ISP_AFM_RB_A__AIVA_AFM_A_V_B_MASK          0x00001fffL
#define ISP_CORE_ISP_AFM_RB_A__AIVA_AFM_A_H_R_MASK          0x1fff0000L

// ISP_CORE_ISP_AFM_LT_B
#define ISP_CORE_ISP_AFM_LT_B__AIVA_AFM_B_V_T_MASK          0x00001fffL
#define ISP_CORE_ISP_AFM_LT_B__AIVA_AFM_B_H_L_MASK          0x1fff0000L

// ISP_CORE_ISP_AFM_RB_B
#define ISP_CORE_ISP_AFM_RB_B__AIVA_AFM_B_V_B_MASK          0x00001fffL
#define ISP_CORE_ISP_AFM_RB_B__AIVA_AFM_B_H_R_MASK          0x1fff0000L

// ISP_CORE_ISP_AFM_LT_C
#define ISP_CORE_ISP_AFM_LT_C__AIVA_AFM_C_V_T_MASK          0x00001fffL
#define ISP_CORE_ISP_AFM_LT_C__AIVA_AFM_C_H_L_MASK          0x1fff0000L

// ISP_CORE_ISP_AFM_RB_C
#define ISP_CORE_ISP_AFM_RB_C__AIVA_AFM_C_V_B_MASK          0x00001fffL
#define ISP_CORE_ISP_AFM_RB_C__AIVA_AFM_C_H_R_MASK          0x1fff0000L

// ISP_CORE_ISP_AFM_THRES
#define ISP_CORE_ISP_AFM_THRES__AIVA_AFM_THRES_MASK         0x0000ffffL

// ISP_CORE_ISP_AFM_VAR_SHIFT
#define ISP_CORE_ISP_AFM_VAR_SHIFT__AIVA_AFM_VAR_SHIFT_MASK 0x00000007L
#define ISP_CORE_ISP_AFM_VAR_SHIFT__AIVA_AFM_LUM_VAR_SHIFT_MASK 0x00070000L

// ISP_CORE_ISP_AFM_SUM_A
#define ISP_CORE_ISP_AFM_SUM_A__AIVA_AFM_SUM_A_MASK         0xffffffffL

// ISP_CORE_ISP_AFM_SUM_B
#define ISP_CORE_ISP_AFM_SUM_B__AIVA_AFM_SUM_B_MASK         0xffffffffL

// ISP_CORE_ISP_AFM_SUM_C
#define ISP_CORE_ISP_AFM_SUM_C__AIVA_AFM_SUM_C_MASK         0xffffffffL

// ISP_CORE_ISP_AFM_LUM_A
#define ISP_CORE_ISP_AFM_LUM_A__AIVA_AFM_LUM_A_MASK         0x00ffffffL

// ISP_CORE_ISP_AFM_LUM_B
#define ISP_CORE_ISP_AFM_LUM_B__AIVA_AFM_LUM_B_MASK         0x00ffffffL

// ISP_CORE_ISP_AFM_LUM_C
#define ISP_CORE_ISP_AFM_LUM_C__AIVA_AFM_LUM_C_MASK         0x00ffffffL

// ISP_CORE_ISP_VSM_MODE
#define ISP_CORE_ISP_VSM_MODE__ISP_VSM_MEAS_EN_MASK        0x00000001L
#define ISP_CORE_ISP_VSM_MODE__ISP_VSM_MEAS_IRQ_ENABLE_MASK 0x00000002L

// ISP_CORE_ISP_VSM_H_OFFS
#define ISP_CORE_ISP_VSM_H_OFFS__ISP_VSM_H_OFFSET_MASK     0x00001fffL

// ISP_CORE_ISP_VSM_V_OFFS
#define ISP_CORE_ISP_VSM_V_OFFS__ISP_VSM_V_OFFSET_MASK     0x00001fffL

// ISP_CORE_ISP_VSM_H_SIZE
#define ISP_CORE_ISP_VSM_H_SIZE__ISP_VSM_H_SIZE_MASK       0x000007feL

// ISP_CORE_ISP_VSM_V_SIZE
#define ISP_CORE_ISP_VSM_V_SIZE__ISP_VSM_V_SIZE_MASK       0x000007feL

// ISP_CORE_ISP_VSM_H_SEGMENTS
#define ISP_CORE_ISP_VSM_H_SEGMENTS__ISP_VSM_H_SEGMENTS_MASK 0x000000ffL

// ISP_CORE_ISP_VSM_V_SEGMENTS
#define ISP_CORE_ISP_VSM_V_SEGMENTS__ISP_VSM_V_SEGMENTS_MASK 0x000000ffL

// ISP_CORE_ISP_VSM_DELTA_H
#define ISP_CORE_ISP_VSM_DELTA_H__ISP_VSM_DELTA_H_MASK     0x00000fffL

// ISP_CORE_ISP_VSM_DELTA_V
#define ISP_CORE_ISP_VSM_DELTA_V__ISP_VSM_DELTA_V_MASK     0x00000fffL

// ISP_CORE_ISP_LSC_CTRL
#define ISP_CORE_ISP_LSC_CTRL__AIVA_LSC_EN_MASK             0x00000001L

// ISP_CORE_ISP_LSC_R_TABLE_ADDR
#define ISP_CORE_ISP_LSC_R_TABLE_ADDR__AIVA_LSC_R_RAM_ADDR_MASK 0x000001ffL

// ISP_CORE_ISP_LSC_GR_TABLE_ADDR
#define ISP_CORE_ISP_LSC_GR_TABLE_ADDR__AIVA_LSC_GR_RAM_ADDR_MASK 0x000001ffL

// ISP_CORE_ISP_LSC_B_TABLE_ADDR
#define ISP_CORE_ISP_LSC_B_TABLE_ADDR__AIVA_LSC_B_RAM_ADDR_MASK 0x000001ffL

// ISP_CORE_ISP_LSC_GB_TABLE_ADDR
#define ISP_CORE_ISP_LSC_GB_TABLE_ADDR__AIVA_LSC_GB_RAM_ADDR_MASK 0x000001ffL

// ISP_CORE_ISP_LSC_R_TABLE_DATA
#define ISP_CORE_ISP_LSC_R_TABLE_DATA__AIVA_LSC_R_SAMPLE_0_MASK 0x00000fffL
#define ISP_CORE_ISP_LSC_R_TABLE_DATA__AIVA_LSC_R_SAMPLE_1_MASK 0x00fff000L

// ISP_CORE_ISP_LSC_GR_TABLE_DATA
#define ISP_CORE_ISP_LSC_GR_TABLE_DATA__AIVA_LSC_GR_SAMPLE_0_MASK 0x00000fffL
#define ISP_CORE_ISP_LSC_GR_TABLE_DATA__AIVA_LSC_GR_SAMPLE_1_MASK 0x00fff000L

// ISP_CORE_ISP_LSC_B_TABLE_DATA
#define ISP_CORE_ISP_LSC_B_TABLE_DATA__AIVA_LSC_B_SAMPLE_0_MASK 0x00000fffL
#define ISP_CORE_ISP_LSC_B_TABLE_DATA__AIVA_LSC_B_SAMPLE_1_MASK 0x00fff000L

// ISP_CORE_ISP_LSC_GB_TABLE_DATA
#define ISP_CORE_ISP_LSC_GB_TABLE_DATA__AIVA_LSC_GB_SAMPLE_0_MASK 0x00000fffL
#define ISP_CORE_ISP_LSC_GB_TABLE_DATA__AIVA_LSC_GB_SAMPLE_1_MASK 0x00fff000L

// ISP_CORE_ISP_LSC_XGRAD_01
#define ISP_CORE_ISP_LSC_XGRAD_01__AIVA_LSC_XGRAD_0_MASK    0x00000fffL
#define ISP_CORE_ISP_LSC_XGRAD_01__AIVA_LSC_XGRAD_1_MASK    0x0fff0000L

// ISP_CORE_ISP_LSC_XGRAD_23
#define ISP_CORE_ISP_LSC_XGRAD_23__AIVA_LSC_XGRAD_2_MASK    0x00000fffL
#define ISP_CORE_ISP_LSC_XGRAD_23__AIVA_LSC_XGRAD_3_MASK    0x0fff0000L

// ISP_CORE_ISP_LSC_XGRAD_45
#define ISP_CORE_ISP_LSC_XGRAD_45__AIVA_LSC_XGRAD_4_MASK    0x00000fffL
#define ISP_CORE_ISP_LSC_XGRAD_45__AIVA_LSC_XGRAD_5_MASK    0x0fff0000L

// ISP_CORE_ISP_LSC_XGRAD_67
#define ISP_CORE_ISP_LSC_XGRAD_67__AIVA_LSC_XGRAD_6_MASK    0x00000fffL
#define ISP_CORE_ISP_LSC_XGRAD_67__AIVA_LSC_XGRAD_7_MASK    0x0fff0000L

// ISP_CORE_ISP_LSC_YGRAD_01
#define ISP_CORE_ISP_LSC_YGRAD_01__AIVA_LSC_YGRAD_0_MASK    0x00000fffL
#define ISP_CORE_ISP_LSC_YGRAD_01__AIVA_LSC_YGRAD_1_MASK    0x0fff0000L

// ISP_CORE_ISP_LSC_YGRAD_23
#define ISP_CORE_ISP_LSC_YGRAD_23__AIVA_LSC_YGRAD_2_MASK    0x00000fffL
#define ISP_CORE_ISP_LSC_YGRAD_23__AIVA_LSC_YGRAD_3_MASK    0x0fff0000L

// ISP_CORE_ISP_LSC_YGRAD_45
#define ISP_CORE_ISP_LSC_YGRAD_45__AIVA_LSC_YGRAD_4_MASK    0x00000fffL
#define ISP_CORE_ISP_LSC_YGRAD_45__AIVA_LSC_YGRAD_5_MASK    0x0fff0000L

// ISP_CORE_ISP_LSC_YGRAD_67
#define ISP_CORE_ISP_LSC_YGRAD_67__AIVA_LSC_YGRAD_6_MASK    0x00000fffL
#define ISP_CORE_ISP_LSC_YGRAD_67__AIVA_LSC_YGRAD_7_MASK    0x0fff0000L

// ISP_CORE_ISP_LSC_XSIZE_01
#define ISP_CORE_ISP_LSC_XSIZE_01__AIVA_LSC_X_SECT_SIZE_0_MASK 0x000003ffL
#define ISP_CORE_ISP_LSC_XSIZE_01__AIVA_LSC_X_SECT_SIZE_1_MASK 0x03ff0000L

// ISP_CORE_ISP_LSC_XSIZE_23
#define ISP_CORE_ISP_LSC_XSIZE_23__AIVA_LSC_X_SECT_SIZE_2_MASK 0x000003ffL
#define ISP_CORE_ISP_LSC_XSIZE_23__AIVA_LSC_X_SECT_SIZE_3_MASK 0x03ff0000L

// ISP_CORE_ISP_LSC_XSIZE_45
#define ISP_CORE_ISP_LSC_XSIZE_45__AIVA_LSC_X_SECT_SIZE_4_MASK 0x000003ffL
#define ISP_CORE_ISP_LSC_XSIZE_45__AIVA_LSC_X_SECT_SIZE_5_MASK 0x03ff0000L

// ISP_CORE_ISP_LSC_XSIZE_67
#define ISP_CORE_ISP_LSC_XSIZE_67__AIVA_LSC_X_SECT_SIZE_6_MASK 0x000003ffL
#define ISP_CORE_ISP_LSC_XSIZE_67__AIVA_LSC_X_SECT_SIZE_7_MASK 0x03ff0000L

// ISP_CORE_ISP_LSC_YSIZE_01
#define ISP_CORE_ISP_LSC_YSIZE_01__AIVA_LSC_Y_SECT_SIZE_0_MASK 0x000003ffL
#define ISP_CORE_ISP_LSC_YSIZE_01__AIVA_LSC_Y_SECT_SIZE_1_MASK 0x03ff0000L

// ISP_CORE_ISP_LSC_YSIZE_23
#define ISP_CORE_ISP_LSC_YSIZE_23__AIVA_LSC_Y_SECT_SIZE_2_MASK 0x000003ffL
#define ISP_CORE_ISP_LSC_YSIZE_23__AIVA_LSC_Y_SECT_SIZE_3_MASK 0x03ff0000L

// ISP_CORE_ISP_LSC_YSIZE_45
#define ISP_CORE_ISP_LSC_YSIZE_45__AIVA_LSC_Y_SECT_SIZE_4_MASK 0x000003ffL
#define ISP_CORE_ISP_LSC_YSIZE_45__AIVA_LSC_Y_SECT_SIZE_5_MASK 0x03ff0000L

// ISP_CORE_ISP_LSC_YSIZE_67
#define ISP_CORE_ISP_LSC_YSIZE_67__AIVA_LSC_Y_SECT_SIZE_6_MASK 0x000003ffL
#define ISP_CORE_ISP_LSC_YSIZE_67__AIVA_LSC_Y_SECT_SIZE_7_MASK 0x03ff0000L

// ISP_CORE_ISP_LSC_TABLE_SEL
#define ISP_CORE_ISP_LSC_TABLE_SEL__AIVA_LSC_TABLE_SEL_MASK 0x00000001L

// ISP_CORE_ISP_LSC_STATUS
#define ISP_CORE_ISP_LSC_STATUS__AIVA_LSC_EN_STATUS_MASK    0x00000001L
#define ISP_CORE_ISP_LSC_STATUS__AIVA_LSC_ACTIVE_TABLE_MASK 0x00000002L

// ISP_CORE_ISP_IS_CTRL
#define ISP_CORE_ISP_IS_CTRL__AIVA_IS_EN_MASK               0x00000001L
#define ISP_CORE_ISP_IS_CTRL__AIVA_IS_FIX_MASK              0x00000002L

// ISP_CORE_ISP_IS_RECENTER
#define ISP_CORE_ISP_IS_RECENTER__AIVA_IS_RECENTER_MASK     0x00000007L

// ISP_CORE_ISP_IS_H_OFFS
#define ISP_CORE_ISP_IS_H_OFFS__AIVA_IS_H_OFFS_MASK         0x00003fffL

// ISP_CORE_ISP_IS_V_OFFS
#define ISP_CORE_ISP_IS_V_OFFS__AIVA_IS_V_OFFS_MASK         0x00003fffL

// ISP_CORE_ISP_IS_H_SIZE
#define ISP_CORE_ISP_IS_H_SIZE__AIVA_IS_H_SIZE_MASK         0x00003fffL

// ISP_CORE_ISP_IS_V_SIZE
#define ISP_CORE_ISP_IS_V_SIZE__AIVA_IS_V_SIZE_MASK         0x00003fffL

// ISP_CORE_ISP_IS_MAX_DX
#define ISP_CORE_ISP_IS_MAX_DX__AIVA_IS_MAX_DX_MASK         0x00001fffL

// ISP_CORE_ISP_IS_MAX_DY
#define ISP_CORE_ISP_IS_MAX_DY__AIVA_IS_MAX_DY_MASK         0x00001fffL

// ISP_CORE_ISP_IS_DISPLACE
#define ISP_CORE_ISP_IS_DISPLACE__AIVA_IS_DX_MASK           0x00001fffL
#define ISP_CORE_ISP_IS_DISPLACE__AIVA_IS_DY_MASK           0x1fff0000L

// ISP_CORE_ISP_IS_H_OFFS_SHD
#define ISP_CORE_ISP_IS_H_OFFS_SHD__AIVA_IS_H_OFFS_SHD_MASK 0x00003fffL

// ISP_CORE_ISP_IS_V_OFFS_SHD
#define ISP_CORE_ISP_IS_V_OFFS_SHD__AIVA_IS_V_OFFS_SHD_MASK 0x00003fffL

// ISP_CORE_ISP_IS_H_SIZE_SHD
#define ISP_CORE_ISP_IS_H_SIZE_SHD__AIVA_IS_ISP_H_SIZE_SHD_MASK 0x00003fffL

// ISP_CORE_ISP_IS_V_SIZE_SHD
#define ISP_CORE_ISP_IS_V_SIZE_SHD__AIVA_IS_ISP_V_SIZE_SHD_MASK 0x00003fffL

// ISP_CORE_ISP_HIST_PROP
#define ISP_CORE_ISP_HIST_PROP__AIVA_HIST_MODE_MASK         0x00000007L
#define ISP_CORE_ISP_HIST_PROP__AIVA_HIST_STEPSIZE_MASK     0x000003f8L

// ISP_CORE_ISP_HIST_H_OFFS
#define ISP_CORE_ISP_HIST_H_OFFS__AIVA_HIST_H_OFFSET_MASK   0x00001fffL

// ISP_CORE_ISP_HIST_V_OFFS
#define ISP_CORE_ISP_HIST_V_OFFS__AIVA_HIST_V_OFFSET_MASK   0x00001fffL

// ISP_CORE_ISP_HIST_H_SIZE
#define ISP_CORE_ISP_HIST_H_SIZE__AIVA_HIST_H_SIZE_MASK     0x000007ffL

// ISP_CORE_ISP_HIST_V_SIZE
#define ISP_CORE_ISP_HIST_V_SIZE__AIVA_HIST_V_SIZE_MASK     0x000007ffL

// ISP_CORE_ISP_HIST_BIN_0
#define ISP_CORE_ISP_HIST_BIN_0__AIVA_HIST_BIN_N_MASK       0x000fffffL

// ISP_CORE_ISP_HIST_BIN_1
#define ISP_CORE_ISP_HIST_BIN_1__AIVA_HIST_BIN_N_MASK       0x000fffffL

// ISP_CORE_ISP_HIST_BIN_2
#define ISP_CORE_ISP_HIST_BIN_2__AIVA_HIST_BIN_N_MASK       0x000fffffL

// ISP_CORE_ISP_HIST_BIN_3
#define ISP_CORE_ISP_HIST_BIN_3__AIVA_HIST_BIN_N_MASK       0x000fffffL

// ISP_CORE_ISP_HIST_BIN_4
#define ISP_CORE_ISP_HIST_BIN_4__AIVA_HIST_BIN_N_MASK       0x000fffffL

// ISP_CORE_ISP_HIST_BIN_5
#define ISP_CORE_ISP_HIST_BIN_5__AIVA_HIST_BIN_N_MASK       0x000fffffL

// ISP_CORE_ISP_HIST_BIN_6
#define ISP_CORE_ISP_HIST_BIN_6__AIVA_HIST_BIN_N_MASK       0x000fffffL

// ISP_CORE_ISP_HIST_BIN_7
#define ISP_CORE_ISP_HIST_BIN_7__AIVA_HIST_BIN_N_MASK       0x000fffffL

// ISP_CORE_ISP_HIST_BIN_8
#define ISP_CORE_ISP_HIST_BIN_8__AIVA_HIST_BIN_N_MASK       0x000fffffL

// ISP_CORE_ISP_HIST_BIN_9
#define ISP_CORE_ISP_HIST_BIN_9__AIVA_HIST_BIN_N_MASK       0x000fffffL

// ISP_CORE_ISP_HIST_BIN_10
#define ISP_CORE_ISP_HIST_BIN_10__AIVA_HIST_BIN_N_MASK      0x000fffffL

// ISP_CORE_ISP_HIST_BIN_11
#define ISP_CORE_ISP_HIST_BIN_11__AIVA_HIST_BIN_N_MASK      0x000fffffL

// ISP_CORE_ISP_HIST_BIN_12
#define ISP_CORE_ISP_HIST_BIN_12__AIVA_HIST_BIN_N_MASK      0x000fffffL

// ISP_CORE_ISP_HIST_BIN_13
#define ISP_CORE_ISP_HIST_BIN_13__AIVA_HIST_BIN_N_MASK      0x000fffffL

// ISP_CORE_ISP_HIST_BIN_14
#define ISP_CORE_ISP_HIST_BIN_14__AIVA_HIST_BIN_N_MASK      0x000fffffL

// ISP_CORE_ISP_HIST_BIN_15
#define ISP_CORE_ISP_HIST_BIN_15__AIVA_HIST_BIN_N_MASK      0x000fffffL

// ISP_CORE_ISP_HIST_WEIGHT_00TO30
#define ISP_CORE_ISP_HIST_WEIGHT_00TO30__AIVA_HIST_WEIGHT_00_MASK 0x0000001fL
#define ISP_CORE_ISP_HIST_WEIGHT_00TO30__AIVA_HIST_WEIGHT_10_MASK 0x00001f00L
#define ISP_CORE_ISP_HIST_WEIGHT_00TO30__AIVA_HIST_WEIGHT_20_MASK 0x001f0000L
#define ISP_CORE_ISP_HIST_WEIGHT_00TO30__AIVA_HIST_WEIGHT_30_MASK 0x1f000000L

// ISP_CORE_ISP_HIST_WEIGHT_40TO21
#define ISP_CORE_ISP_HIST_WEIGHT_40TO21__AIVA_HIST_WEIGHT_40_MASK 0x0000001fL
#define ISP_CORE_ISP_HIST_WEIGHT_40TO21__AIVA_HIST_WEIGHT_01_MASK 0x00001f00L
#define ISP_CORE_ISP_HIST_WEIGHT_40TO21__AIVA_HIST_WEIGHT_11_MASK 0x001f0000L
#define ISP_CORE_ISP_HIST_WEIGHT_40TO21__AIVA_HIST_WEIGHT_21_MASK 0x1f000000L

// ISP_CORE_ISP_HIST_WEIGHT_31TO12
#define ISP_CORE_ISP_HIST_WEIGHT_31TO12__AIVA_HIST_WEIGHT_31_MASK 0x0000001fL
#define ISP_CORE_ISP_HIST_WEIGHT_31TO12__AIVA_HIST_WEIGHT_41_MASK 0x00001f00L
#define ISP_CORE_ISP_HIST_WEIGHT_31TO12__AIVA_HIST_WEIGHT_02_MASK 0x001f0000L
#define ISP_CORE_ISP_HIST_WEIGHT_31TO12__AIVA_HIST_WEIGHT_12_MASK 0x1f000000L

// ISP_CORE_ISP_HIST_WEIGHT_22TO03
#define ISP_CORE_ISP_HIST_WEIGHT_22TO03__AIVA_HIST_WEIGHT_22_MASK 0x0000001fL
#define ISP_CORE_ISP_HIST_WEIGHT_22TO03__AIVA_HIST_WEIGHT_32_MASK 0x00001f00L
#define ISP_CORE_ISP_HIST_WEIGHT_22TO03__AIVA_HIST_WEIGHT_42_MASK 0x001f0000L
#define ISP_CORE_ISP_HIST_WEIGHT_22TO03__AIVA_HIST_WEIGHT_03_MASK 0x1f000000L

// ISP_CORE_ISP_HIST_WEIGHT_13TO43
#define ISP_CORE_ISP_HIST_WEIGHT_13TO43__AIVA_HIST_WEIGHT_13_MASK 0x0000001fL
#define ISP_CORE_ISP_HIST_WEIGHT_13TO43__AIVA_HIST_WEIGHT_23_MASK 0x00001f00L
#define ISP_CORE_ISP_HIST_WEIGHT_13TO43__AIVA_HIST_WEIGHT_33_MASK 0x001f0000L
#define ISP_CORE_ISP_HIST_WEIGHT_13TO43__AIVA_HIST_WEIGHT_43_MASK 0x1f000000L

// ISP_CORE_ISP_HIST_WEIGHT_04TO34
#define ISP_CORE_ISP_HIST_WEIGHT_04TO34__AIVA_HIST_WEIGHT_04_MASK 0x0000001fL
#define ISP_CORE_ISP_HIST_WEIGHT_04TO34__AIVA_HIST_WEIGHT_14_MASK 0x00001f00L
#define ISP_CORE_ISP_HIST_WEIGHT_04TO34__AIVA_HIST_WEIGHT_24_MASK 0x001f0000L
#define ISP_CORE_ISP_HIST_WEIGHT_04TO34__AIVA_HIST_WEIGHT_34_MASK 0x1f000000L

// ISP_CORE_ISP_HIST_WEIGHT_44
#define ISP_CORE_ISP_HIST_WEIGHT_44__AIVA_HIST_WEIGHT_44_MASK 0x0000001fL

// ISP_CORE_ISP_FILT_MODE
#define ISP_CORE_ISP_FILT_MODE__AIVA_FILT_ENABLE_MASK       0x00000001L
#define ISP_CORE_ISP_FILT_MODE__AIVA_FILT_MODE_MASK         0x00000002L
#define ISP_CORE_ISP_FILT_MODE__AIVA_FILT_CHR_V_MODE_MASK   0x00000030L
#define ISP_CORE_ISP_FILT_MODE__AIVA_FILT_CHR_H_MODE_MASK   0x000000c0L
#define ISP_CORE_ISP_FILT_MODE__AIVA_FILT_STAGE1_SELECT_MASK 0x00000f00L

// ISP_CORE_ISP_FILT_THRESH_BL0
#define ISP_CORE_ISP_FILT_THRESH_BL0__AIVA_FILT_THRESH_BL0_MASK 0x000003ffL

// ISP_CORE_ISP_FILT_THRESH_BL1
#define ISP_CORE_ISP_FILT_THRESH_BL1__AIVA_FILT_THRESH_BL1_MASK 0x000003ffL

// ISP_CORE_ISP_FILT_THRESH_SH0
#define ISP_CORE_ISP_FILT_THRESH_SH0__AIVA_FILT_THRESH_SH0_MASK 0x000003ffL

// ISP_CORE_ISP_FILT_THRESH_SH1
#define ISP_CORE_ISP_FILT_THRESH_SH1__AIVA_FILT_THRESH_SH1_MASK 0x000003ffL

// ISP_CORE_ISP_FILT_LUM_WEIGHT
#define ISP_CORE_ISP_FILT_LUM_WEIGHT__AIVA_FILT_LUM_WEIGHT_MIN_MASK 0x000000ffL
#define ISP_CORE_ISP_FILT_LUM_WEIGHT__AIVA_FILT_LUM_WEIGHT_KINK_MASK 0x0000ff00L
#define ISP_CORE_ISP_FILT_LUM_WEIGHT__AIVA_FILT_LUM_WEIGHT_GAIN_MASK 0x00070000L

// ISP_CORE_ISP_FILT_FAC_SH1
#define ISP_CORE_ISP_FILT_FAC_SH1__AIVA_FILT_FAC_SH1_MASK   0x0000003fL

// ISP_CORE_ISP_FILT_FAC_SH0
#define ISP_CORE_ISP_FILT_FAC_SH0__AIVA_FILT_FAC_SH0_MASK   0x0000003fL

// ISP_CORE_ISP_FILT_FAC_MID
#define ISP_CORE_ISP_FILT_FAC_MID__AIVA_FILT_FAC_MID_MASK   0x0000003fL

// ISP_CORE_ISP_FILT_FAC_BL0
#define ISP_CORE_ISP_FILT_FAC_BL0__AIVA_FILT_FAC_BL0_MASK   0x0000003fL

// ISP_CORE_ISP_FILT_FAC_BL1
#define ISP_CORE_ISP_FILT_FAC_BL1__AIVA_FILT_FAC_BL1_MASK   0x0000003fL

// ISP_CORE_ISP_CAC_CTRL
#define ISP_CORE_ISP_CAC_CTRL__AIVA_CAC_EN_MASK             0x00000001L
#define ISP_CORE_ISP_CAC_CTRL__AIVA_CAC_V_CLIP_MODE_MASK    0x00000006L
#define ISP_CORE_ISP_CAC_CTRL__AIVA_CAC_H_CLIP_MODE_MASK    0x00000008L

// ISP_CORE_ISP_CAC_COUNT_START
#define ISP_CORE_ISP_CAC_COUNT_START__AIVA_CAC_H_COUNT_START_MASK 0x00001fffL
#define ISP_CORE_ISP_CAC_COUNT_START__AIVA_CAC_V_COUNT_START_MASK 0x1fff0000L

// ISP_CORE_ISP_CAC_A
#define ISP_CORE_ISP_CAC_A__AIVA_CAC_A_RED_MASK             0x000001ffL
#define ISP_CORE_ISP_CAC_A__AIVA_CAC_A_BLUE_MASK            0x01ff0000L

// ISP_CORE_ISP_CAC_B
#define ISP_CORE_ISP_CAC_B__AIVA_CAC_B_RED_MASK             0x000001ffL
#define ISP_CORE_ISP_CAC_B__AIVA_CAC_B_BLUE_MASK            0x01ff0000L

// ISP_CORE_ISP_CAC_C
#define ISP_CORE_ISP_CAC_C__AIVA_CAC_C_RED_MASK             0x000001ffL
#define ISP_CORE_ISP_CAC_C__AIVA_CAC_C_BLUE_MASK            0x01ff0000L

// ISP_CORE_ISP_CAC_X_NORM
#define ISP_CORE_ISP_CAC_X_NORM__AIVA_CAC_X_NF_MASK         0x0000001fL
#define ISP_CORE_ISP_CAC_X_NORM__AIVA_CAC_X_NS_MASK         0x000f0000L

// ISP_CORE_ISP_CAC_Y_NORM
#define ISP_CORE_ISP_CAC_Y_NORM__AIVA_CAC_Y_NF_MASK         0x0000001fL
#define ISP_CORE_ISP_CAC_Y_NORM__AIVA_CAC_Y_NS_MASK         0x000f0000L

// ISP_CORE_ISP_EXP_CTRL
#define ISP_CORE_ISP_EXP_CTRL__AIVA_AE_EXP_START_MASK       0x00000001L
#define ISP_CORE_ISP_EXP_CTRL__AIVA_AE_AUTOSTOP_MASK        0x00000002L
#define ISP_CORE_ISP_EXP_CTRL__AIVA_AE_EXP_MEAS_MODE_MASK   0x80000000L

// ISP_CORE_ISP_EXP_H_OFFSET
#define ISP_CORE_ISP_EXP_H_OFFSET__AIVA_AE_ISP_EXP_H_OFFSET_MASK 0x00001fffL

// ISP_CORE_ISP_EXP_V_OFFSET
#define ISP_CORE_ISP_EXP_V_OFFSET__AIVA_AE_ISP_EXP_V_OFFSET_MASK 0x00001fffL

// ISP_CORE_ISP_EXP_H_SIZE
#define ISP_CORE_ISP_EXP_H_SIZE__AIVA_AE_ISP_EXP_H_SIZE_MASK 0x000007ffL

// ISP_CORE_ISP_EXP_V_SIZE
#define ISP_CORE_ISP_EXP_V_SIZE__AIVA_AE_ISP_EXP_V_SIZE_MASK 0x000003ffL

// ISP_CORE_ISP_EXP_MEAN_00
#define ISP_CORE_ISP_EXP_MEAN_00__AIVA_AE_ISP_EXP_MEAN_00_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_10
#define ISP_CORE_ISP_EXP_MEAN_10__AIVA_AE_ISP_EXP_MEAN_10_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_20
#define ISP_CORE_ISP_EXP_MEAN_20__AIVA_AE_ISP_EXP_MEAN_20_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_30
#define ISP_CORE_ISP_EXP_MEAN_30__AIVA_AE_ISP_EXP_MEAN_30_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_40
#define ISP_CORE_ISP_EXP_MEAN_40__AIVA_AE_ISP_EXP_MEAN_40_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_01
#define ISP_CORE_ISP_EXP_MEAN_01__AIVA_AE_ISP_EXP_MEAN_01_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_11
#define ISP_CORE_ISP_EXP_MEAN_11__AIVA_AE_ISP_EXP_MEAN_11_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_21
#define ISP_CORE_ISP_EXP_MEAN_21__AIVA_AE_ISP_EXP_MEAN_21_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_31
#define ISP_CORE_ISP_EXP_MEAN_31__AIVA_AE_ISP_EXP_MEAN_31_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_41
#define ISP_CORE_ISP_EXP_MEAN_41__AIVA_AE_ISP_EXP_MEAN_41_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_02
#define ISP_CORE_ISP_EXP_MEAN_02__AIVA_AE_ISP_EXP_MEAN_02_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_12
#define ISP_CORE_ISP_EXP_MEAN_12__AIVA_AE_ISP_EXP_MEAN_12_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_22
#define ISP_CORE_ISP_EXP_MEAN_22__AIVA_AE_ISP_EXP_MEAN_22_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_32
#define ISP_CORE_ISP_EXP_MEAN_32__AIVA_AE_ISP_EXP_MEAN_32_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_42
#define ISP_CORE_ISP_EXP_MEAN_42__AIVA_AE_ISP_EXP_MEAN_42_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_03
#define ISP_CORE_ISP_EXP_MEAN_03__AIVA_AE_ISP_EXP_MEAN_03_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_13
#define ISP_CORE_ISP_EXP_MEAN_13__AIVA_AE_ISP_EXP_MEAN_13_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_23
#define ISP_CORE_ISP_EXP_MEAN_23__AIVA_AE_ISP_EXP_MEAN_23_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_33
#define ISP_CORE_ISP_EXP_MEAN_33__AIVA_AE_ISP_EXP_MEAN_33_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_43
#define ISP_CORE_ISP_EXP_MEAN_43__AIVA_AE_ISP_EXP_MEAN_43_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_04
#define ISP_CORE_ISP_EXP_MEAN_04__AIVA_AE_ISP_EXP_MEAN_04_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_14
#define ISP_CORE_ISP_EXP_MEAN_14__AIVA_AE_ISP_EXP_MEAN_14_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_24
#define ISP_CORE_ISP_EXP_MEAN_24__AIVA_AE_ISP_EXP_MEAN_24_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_34
#define ISP_CORE_ISP_EXP_MEAN_34__AIVA_AE_ISP_EXP_MEAN_34_MASK 0x000000ffL

// ISP_CORE_ISP_EXP_MEAN_44
#define ISP_CORE_ISP_EXP_MEAN_44__AIVA_AE_ISP_EXP_MEAN_44_MASK 0x000000ffL

// ISP_CORE_ISP_BLS_CTRL
#define ISP_CORE_ISP_BLS_CTRL__AIVA_BLS_ENABLE_MASK         0x00000001L
#define ISP_CORE_ISP_BLS_CTRL__AIVA_BLS_MODE_MASK           0x00000002L
#define ISP_CORE_ISP_BLS_CTRL__AIVA_BLS_WINDOW_ENABLE_MASK  0x0000000cL

// ISP_CORE_ISP_BLS_SAMPLES
#define ISP_CORE_ISP_BLS_SAMPLES__AIVA_BLS_SAMPLES_MASK     0x0000001fL

// ISP_CORE_ISP_BLS_H1_START
#define ISP_CORE_ISP_BLS_H1_START__AIVA_BLS_H1_START_MASK   0x00003fffL

// ISP_CORE_ISP_BLS_H1_STOP
#define ISP_CORE_ISP_BLS_H1_STOP__AIVA_BLS_H1_STOP_MASK     0x00003fffL

// ISP_CORE_ISP_BLS_V1_START
#define ISP_CORE_ISP_BLS_V1_START__AIVA_BLS_V1_START_MASK   0x00003fffL

// ISP_CORE_ISP_BLS_V1_STOP
#define ISP_CORE_ISP_BLS_V1_STOP__AIVA_BLS_V1_STOP_MASK     0x00003fffL

// ISP_CORE_ISP_BLS_H2_START
#define ISP_CORE_ISP_BLS_H2_START__AIVA_BLS_H2_START_MASK   0x00003fffL

// ISP_CORE_ISP_BLS_H2_STOP
#define ISP_CORE_ISP_BLS_H2_STOP__AIVA_BLS_H2_STOP_MASK     0x00003fffL

// ISP_CORE_ISP_BLS_V2_START
#define ISP_CORE_ISP_BLS_V2_START__AIVA_BLS_V2_START_MASK   0x00003fffL

// ISP_CORE_ISP_BLS_V2_STOP
#define ISP_CORE_ISP_BLS_V2_STOP__AIVA_BLS_V2_STOP_MASK     0x00003fffL

// ISP_CORE_ISP_BLS_A_FIXED
#define ISP_CORE_ISP_BLS_A_FIXED__AIVA_BLS_A_FIXED_MASK     0x00001fffL

// ISP_CORE_ISP_BLS_B_FIXED
#define ISP_CORE_ISP_BLS_B_FIXED__AIVA_BLS_B_FIXED_MASK     0x00001fffL

// ISP_CORE_ISP_BLS_C_FIXED
#define ISP_CORE_ISP_BLS_C_FIXED__AIVA_BLS_C_FIXED_MASK     0x00001fffL

// ISP_CORE_ISP_BLS_D_FIXED
#define ISP_CORE_ISP_BLS_D_FIXED__AIVA_BLS_D_FIXED_MASK     0x00001fffL

// ISP_CORE_ISP_BLS_A_MEASURED
#define ISP_CORE_ISP_BLS_A_MEASURED__AIVA_BLS_A_MEASURED_MASK 0x00000fffL

// ISP_CORE_ISP_BLS_B_MEASURED
#define ISP_CORE_ISP_BLS_B_MEASURED__AIVA_BLS_B_MEASURED_MASK 0x00000fffL

// ISP_CORE_ISP_BLS_C_MEASURED
#define ISP_CORE_ISP_BLS_C_MEASURED__AIVA_BLS_C_MEASURED_MASK 0x00000fffL

// ISP_CORE_ISP_BLS_D_MEASURED
#define ISP_CORE_ISP_BLS_D_MEASURED__AIVA_BLS_D_MEASURED_MASK 0x00000fffL

// ISP_CORE_ISP_BNR_MODE
#define ISP_CORE_ISP_BNR_MODE__AIVA_BNR_ENABLE_MASK         0x00000001L
#define ISP_CORE_ISP_BNR_MODE__AIVA_BNR_B_FILTER_OFF_MASK   0x00000002L
#define ISP_CORE_ISP_BNR_MODE__AIVA_BNR_GB_FILTER_OFF_MASK  0x00000004L
#define ISP_CORE_ISP_BNR_MODE__AIVA_BNR_GR_FILTER_OFF_MASK  0x00000008L
#define ISP_CORE_ISP_BNR_MODE__AIVA_BNR_R_FILTER_OFF_MASK   0x00000010L
#define ISP_CORE_ISP_BNR_MODE__AIVA_BNR_RB_FILTER_SIZE_MASK 0x00000020L
#define ISP_CORE_ISP_BNR_MODE__AIVA_BNR_NLL_SEGMENTATION_MASK 0x00000040L
#define ISP_CORE_ISP_BNR_MODE__AIVA_BNR_AWB_GAIN_COMP_MASK  0x00000080L
#define ISP_CORE_ISP_BNR_MODE__AIVA_BNR_LSC_GAIN_COMP_MASK  0x00000100L
#define ISP_CORE_ISP_BNR_MODE__AIVA_BNR_USE_NF_GAIN_MASK    0x00000200L

// ISP_CORE_ISP_BNR_STRENGTH_R
#define ISP_CORE_ISP_BNR_STRENGTH_R__AIVA_BNR_INV_WEIGHT_R_MASK 0x000000ffL

// ISP_CORE_ISP_BNR_STRENGTH_G
#define ISP_CORE_ISP_BNR_STRENGTH_G__AIVA_BNR_INV_WEIGHT_G_MASK 0x000000ffL

// ISP_CORE_ISP_BNR_STRENGTH_B
#define ISP_CORE_ISP_BNR_STRENGTH_B__AIVA_BNR_INV_WEIGHT_B_MASK 0x000000ffL

// ISP_CORE_ISP_BNR_S_WEIGHT_G_1_4
#define ISP_CORE_ISP_BNR_S_WEIGHT_G_1_4__AIVA_BNR_S_WEIGHT_G1_MASK 0x0000001fL
#define ISP_CORE_ISP_BNR_S_WEIGHT_G_1_4__AIVA_BNR_S_WEIGHT_G2_MASK 0x00001f00L
#define ISP_CORE_ISP_BNR_S_WEIGHT_G_1_4__AIVA_BNR_S_WEIGHT_G3_MASK 0x001f0000L
#define ISP_CORE_ISP_BNR_S_WEIGHT_G_1_4__AIVA_BNR_S_WEIGHT_G4_MASK 0x1f000000L

// ISP_CORE_ISP_BNR_S_WEIGHT_G_5_6
#define ISP_CORE_ISP_BNR_S_WEIGHT_G_5_6__AIVA_BNR_S_WEIGHT_G5_MASK 0x0000001fL
#define ISP_CORE_ISP_BNR_S_WEIGHT_G_5_6__AIVA_BNR_S_WEIGHT_G6_MASK 0x00001f00L

// ISP_CORE_ISP_BNR_S_WEIGHT_RB_1_4
#define ISP_CORE_ISP_BNR_S_WEIGHT_RB_1_4__AIVA_BNR_S_WEIGHT_RB1_MASK 0x0000001fL
#define ISP_CORE_ISP_BNR_S_WEIGHT_RB_1_4__AIVA_BNR_S_WEIGHT_RB2_MASK 0x00001f00L
#define ISP_CORE_ISP_BNR_S_WEIGHT_RB_1_4__AIVA_BNR_S_WEIGHT_RB3_MASK 0x001f0000L
#define ISP_CORE_ISP_BNR_S_WEIGHT_RB_1_4__AIVA_BNR_S_WEIGHT_RB4_MASK 0x1f000000L

// ISP_CORE_ISP_BNR_S_WEIGHT_RB_5_6
#define ISP_CORE_ISP_BNR_S_WEIGHT_RB_5_6__AIVA_BNR_S_WEIGHT_RB5_MASK 0x0000001fL
#define ISP_CORE_ISP_BNR_S_WEIGHT_RB_5_6__AIVA_BNR_S_WEIGHT_RB6_MASK 0x00001f00L

// ISP_CORE_ISP_BNR_NLL_COEFF_0
#define ISP_CORE_ISP_BNR_NLL_COEFF_0__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_1
#define ISP_CORE_ISP_BNR_NLL_COEFF_1__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_2
#define ISP_CORE_ISP_BNR_NLL_COEFF_2__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_3
#define ISP_CORE_ISP_BNR_NLL_COEFF_3__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_4
#define ISP_CORE_ISP_BNR_NLL_COEFF_4__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_5
#define ISP_CORE_ISP_BNR_NLL_COEFF_5__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_6
#define ISP_CORE_ISP_BNR_NLL_COEFF_6__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_7
#define ISP_CORE_ISP_BNR_NLL_COEFF_7__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_8
#define ISP_CORE_ISP_BNR_NLL_COEFF_8__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_9
#define ISP_CORE_ISP_BNR_NLL_COEFF_9__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_10
#define ISP_CORE_ISP_BNR_NLL_COEFF_10__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_11
#define ISP_CORE_ISP_BNR_NLL_COEFF_11__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_12
#define ISP_CORE_ISP_BNR_NLL_COEFF_12__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_13
#define ISP_CORE_ISP_BNR_NLL_COEFF_13__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_14
#define ISP_CORE_ISP_BNR_NLL_COEFF_14__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_15
#define ISP_CORE_ISP_BNR_NLL_COEFF_15__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NLL_COEFF_16
#define ISP_CORE_ISP_BNR_NLL_COEFF_16__AIVA_BNR_NLL_COEFF_N_MASK 0x000003ffL

// ISP_CORE_ISP_BNR_NF_GAIN_R
#define ISP_CORE_ISP_BNR_NF_GAIN_R__AIVA_BNR_NF_GAIN_R_MASK 0x00000fffL

// ISP_CORE_ISP_BNR_NF_GAIN_GR
#define ISP_CORE_ISP_BNR_NF_GAIN_GR__AIVA_BNR_NF_GAIN_GR_MASK 0x00000fffL

// ISP_CORE_ISP_BNR_NF_GAIN_GB
#define ISP_CORE_ISP_BNR_NF_GAIN_GB__AIVA_BNR_NF_GAIN_GB_MASK 0x00000fffL

// ISP_CORE_ISP_BNR_NF_GAIN_B
#define ISP_CORE_ISP_BNR_NF_GAIN_B__AIVA_BNR_NF_GAIN_B_MASK 0x00000fffL

// ISP_CORE_ISP_DPC_MODE
#define ISP_CORE_ISP_DPC_MODE__AIVA_DPC_ISP_DPC_ENABLE_MASK 0x00000001L
#define ISP_CORE_ISP_DPC_MODE__AIVA_DPC_GRAYSCALE_MODE_MASK 0x00000002L
#define ISP_CORE_ISP_DPC_MODE__AIVA_DPC_STAGE1_ENABLE_MASK 0x00000004L

// ISP_CORE_ISP_DPC_OUTPUT_MODE
#define ISP_CORE_ISP_DPC_OUTPUT_MODE__AIVA_DPC_STAGE1_INCL_GREEN_CENTER_MASK 0x00000001L
#define ISP_CORE_ISP_DPC_OUTPUT_MODE__AIVA_DPC_STAGE1_INCL_RB_CENTER_MASK 0x00000002L
#define ISP_CORE_ISP_DPC_OUTPUT_MODE__AIVA_DPC_STAGE1_G_3X3_MASK 0x00000004L
#define ISP_CORE_ISP_DPC_OUTPUT_MODE__AIVA_DPC_STAGE1_RB_3X3_MASK 0x00000008L

// ISP_CORE_ISP_DPC_SET_USE
#define ISP_CORE_ISP_DPC_SET_USE__AIVA_DPC_STAGE1_USE_SET_1_MASK 0x00000001L
#define ISP_CORE_ISP_DPC_SET_USE__AIVA_DPC_STAGE1_USE_SET_2_MASK 0x00000002L
#define ISP_CORE_ISP_DPC_SET_USE__AIVA_DPC_STAGE1_USE_SET_3_MASK 0x00000004L
#define ISP_CORE_ISP_DPC_SET_USE__AIVA_DPC_STAGE1_USE_FIX_SET_MASK 0x00000008L

// ISP_CORE_ISP_DPC_METHODS_SET_1
#define ISP_CORE_ISP_DPC_METHODS_SET_1__AIVA_DPC_PG_GREEN1_ENABLE_MASK 0x00000001L
#define ISP_CORE_ISP_DPC_METHODS_SET_1__AIVA_DPC_LC_GREEN1_ENABLE_MASK 0x00000002L
#define ISP_CORE_ISP_DPC_METHODS_SET_1__AIVA_DPC_RO_GREEN1_ENABLE_MASK 0x00000004L
#define ISP_CORE_ISP_DPC_METHODS_SET_1__AIVA_DPC_RND_GREEN1_ENABLE_MASK 0x00000008L
#define ISP_CORE_ISP_DPC_METHODS_SET_1__AIVA_DPC_RG_GREEN1_ENABLE_MASK 0x00000010L
#define ISP_CORE_ISP_DPC_METHODS_SET_1__AIVA_DPC_PG_RED_BLUE1_ENABLE_MASK 0x00000100L
#define ISP_CORE_ISP_DPC_METHODS_SET_1__AIVA_DPC_LC_RED_BLUE1_ENABLE_MASK 0x00000200L
#define ISP_CORE_ISP_DPC_METHODS_SET_1__AIVA_DPC_RO_RED_BLUE1_ENABLE_MASK 0x00000400L
#define ISP_CORE_ISP_DPC_METHODS_SET_1__AIVA_DPC_RND_RED_BLUE1_ENABLE_MASK 0x00000800L
#define ISP_CORE_ISP_DPC_METHODS_SET_1__AIVA_DPC_RG_RED_BLUE1_ENABLE_MASK 0x00001000L

// ISP_CORE_ISP_DPC_METHODS_SET_2
#define ISP_CORE_ISP_DPC_METHODS_SET_2__AIVA_DPC_PG_GREEN2_ENABLE_MASK 0x00000001L
#define ISP_CORE_ISP_DPC_METHODS_SET_2__AIVA_DPC_LC_GREEN2_ENABLE_MASK 0x00000002L
#define ISP_CORE_ISP_DPC_METHODS_SET_2__AIVA_DPC_RO_GREEN2_ENABLE_MASK 0x00000004L
#define ISP_CORE_ISP_DPC_METHODS_SET_2__AIVA_DPC_RND_GREEN2_ENABLE_MASK 0x00000008L
#define ISP_CORE_ISP_DPC_METHODS_SET_2__AIVA_DPC_RG_GREEN2_ENABLE_MASK 0x00000010L
#define ISP_CORE_ISP_DPC_METHODS_SET_2__AIVA_DPC_PG_RED_BLUE2_ENABLE_MASK 0x00000100L
#define ISP_CORE_ISP_DPC_METHODS_SET_2__AIVA_DPC_LC_RED_BLUE2_ENABLE_MASK 0x00000200L
#define ISP_CORE_ISP_DPC_METHODS_SET_2__AIVA_DPC_RO_RED_BLUE2_ENABLE_MASK 0x00000400L
#define ISP_CORE_ISP_DPC_METHODS_SET_2__AIVA_DPC_RND_RED_BLUE2_ENABLE_MASK 0x00000800L
#define ISP_CORE_ISP_DPC_METHODS_SET_2__AIVA_DPC_RG_RED_BLUE2_ENABLE_MASK 0x00001000L

// ISP_CORE_ISP_DPC_METHODS_SET_3
#define ISP_CORE_ISP_DPC_METHODS_SET_3__AIVA_DPC_PG_GREEN3_ENABLE_MASK 0x00000001L
#define ISP_CORE_ISP_DPC_METHODS_SET_3__AIVA_DPC_LC_GREEN3_ENABLE_MASK 0x00000002L
#define ISP_CORE_ISP_DPC_METHODS_SET_3__AIVA_DPC_RO_GREEN3_ENABLE_MASK 0x00000004L
#define ISP_CORE_ISP_DPC_METHODS_SET_3__AIVA_DPC_RND_GREEN3_ENABLE_MASK 0x00000008L
#define ISP_CORE_ISP_DPC_METHODS_SET_3__AIVA_DPC_RG_GREEN3_ENABLE_MASK 0x00000010L
#define ISP_CORE_ISP_DPC_METHODS_SET_3__AIVA_DPC_PG_RED_BLUE3_ENABLE_MASK 0x00000100L
#define ISP_CORE_ISP_DPC_METHODS_SET_3__AIVA_DPC_LC_RED_BLUE3_ENABLE_MASK 0x00000200L
#define ISP_CORE_ISP_DPC_METHODS_SET_3__AIVA_DPC_RO_RED_BLUE3_ENABLE_MASK 0x00000400L
#define ISP_CORE_ISP_DPC_METHODS_SET_3__AIVA_DPC_RND_RED_BLUE3_ENABLE_MASK 0x00000800L
#define ISP_CORE_ISP_DPC_METHODS_SET_3__AIVA_DPC_RG_RED_BLUE3_ENABLE_MASK 0x00001000L

// ISP_CORE_ISP_DPC_LINE_THRESH_1
#define ISP_CORE_ISP_DPC_LINE_THRESH_1__AIVA_DPC_LINE_THR_1_G_MASK 0x000000ffL
#define ISP_CORE_ISP_DPC_LINE_THRESH_1__AIVA_DPC_LINE_THR_1_RB_MASK 0x0000ff00L

// ISP_CORE_ISP_DPC_LINE_MAD_FAC_1
#define ISP_CORE_ISP_DPC_LINE_MAD_FAC_1__AIVA_DPC_LINE_MAD_FAC_1_G_MASK 0x0000003fL
#define ISP_CORE_ISP_DPC_LINE_MAD_FAC_1__AIVA_DPC_LINE_MAD_FAC_1_RB_MASK 0x00003f00L

// ISP_CORE_ISP_DPC_PG_FAC_1
#define ISP_CORE_ISP_DPC_PG_FAC_1__AIVA_DPC_PG_FAC_1_G_MASK 0x0000003fL
#define ISP_CORE_ISP_DPC_PG_FAC_1__AIVA_DPC_PG_FAC_1_RB_MASK 0x00003f00L

// ISP_CORE_ISP_DPC_RND_THRESH_1
#define ISP_CORE_ISP_DPC_RND_THRESH_1__AIVA_DPC_RND_THR_1_G_MASK 0x000000ffL
#define ISP_CORE_ISP_DPC_RND_THRESH_1__AIVA_DPC_RND_THR_1_RB_MASK 0x0000ff00L

// ISP_CORE_ISP_DPC_RG_FAC_1
#define ISP_CORE_ISP_DPC_RG_FAC_1__AIVA_DPC_RG_FAC_1_G_MASK 0x0000003fL
#define ISP_CORE_ISP_DPC_RG_FAC_1__AIVA_DPC_RG_FAC_1_RB_MASK 0x00003f00L

// ISP_CORE_ISP_DPC_LINE_THRESH_2
#define ISP_CORE_ISP_DPC_LINE_THRESH_2__AIVA_DPC_LINE_THR_2_G_MASK 0x000000ffL
#define ISP_CORE_ISP_DPC_LINE_THRESH_2__AIVA_DPC_LINE_THR_2_RB_MASK 0x0000ff00L

// ISP_CORE_ISP_DPC_LINE_MAD_FAC_2
#define ISP_CORE_ISP_DPC_LINE_MAD_FAC_2__AIVA_DPC_LINE_MAD_FAC_2_G_MASK 0x0000003fL
#define ISP_CORE_ISP_DPC_LINE_MAD_FAC_2__AIVA_DPC_LINE_MAD_FAC_2_RB_MASK 0x00003f00L

// ISP_CORE_ISP_DPC_PG_FAC_2
#define ISP_CORE_ISP_DPC_PG_FAC_2__AIVA_DPC_PG_FAC_2_G_MASK 0x0000003fL
#define ISP_CORE_ISP_DPC_PG_FAC_2__AIVA_DPC_PG_FAC_2_RB_MASK 0x00003f00L

// ISP_CORE_ISP_DPC_RND_THRESH_2
#define ISP_CORE_ISP_DPC_RND_THRESH_2__AIVA_DPC_RND_THR_2_G_MASK 0x000000ffL
#define ISP_CORE_ISP_DPC_RND_THRESH_2__AIVA_DPC_RND_THR_2_RB_MASK 0x0000ff00L

// ISP_CORE_ISP_DPC_RG_FAC_2
#define ISP_CORE_ISP_DPC_RG_FAC_2__AIVA_DPC_RG_FAC_2_G_MASK 0x0000003fL
#define ISP_CORE_ISP_DPC_RG_FAC_2__AIVA_DPC_RG_FAC_2_RB_MASK 0x00003f00L

// ISP_CORE_ISP_DPC_LINE_THRESH_3
#define ISP_CORE_ISP_DPC_LINE_THRESH_3__AIVA_DPC_LINE_THR_3_G_MASK 0x000000ffL
#define ISP_CORE_ISP_DPC_LINE_THRESH_3__AIVA_DPC_LINE_THR_3_RB_MASK 0x0000ff00L

// ISP_CORE_ISP_DPC_LINE_MAD_FAC_3
#define ISP_CORE_ISP_DPC_LINE_MAD_FAC_3__AIVA_DPC_LINE_MAD_FAC_3_G_MASK 0x0000003fL
#define ISP_CORE_ISP_DPC_LINE_MAD_FAC_3__AIVA_DPC_LINE_MAD_FAC_3_RB_MASK 0x00003f00L

// ISP_CORE_ISP_DPC_PG_FAC_3
#define ISP_CORE_ISP_DPC_PG_FAC_3__AIVA_DPC_PG_FAC_3_G_MASK 0x0000003fL
#define ISP_CORE_ISP_DPC_PG_FAC_3__AIVA_DPC_PG_FAC_3_RB_MASK 0x00003f00L

// ISP_CORE_ISP_DPC_RND_THRESH_3
#define ISP_CORE_ISP_DPC_RND_THRESH_3__AIVA_DPC_RND_THR_3_G_MASK 0x000000ffL
#define ISP_CORE_ISP_DPC_RND_THRESH_3__AIVA_DPC_RND_THR_3_RB_MASK 0x0000ff00L

// ISP_CORE_ISP_DPC_RG_FAC_3
#define ISP_CORE_ISP_DPC_RG_FAC_3__AIVA_DPC_RG_FAC_3_G_MASK 0x0000003fL
#define ISP_CORE_ISP_DPC_RG_FAC_3__AIVA_DPC_RG_FAC_3_RB_MASK 0x00003f00L

// ISP_CORE_ISP_DPC_RO_LIMITS
#define ISP_CORE_ISP_DPC_RO_LIMITS__AIVA_DPC_RO_LIM_1_G_MASK 0x00000003L
#define ISP_CORE_ISP_DPC_RO_LIMITS__AIVA_DPC_RO_LIM_1_RB_MASK 0x0000000cL
#define ISP_CORE_ISP_DPC_RO_LIMITS__AIVA_DPC_RO_LIM_2_G_MASK 0x00000030L
#define ISP_CORE_ISP_DPC_RO_LIMITS__AIVA_DPC_RO_LIM_2_RB_MASK 0x000000c0L
#define ISP_CORE_ISP_DPC_RO_LIMITS__AIVA_DPC_RO_LIM_3_G_MASK 0x00000300L
#define ISP_CORE_ISP_DPC_RO_LIMITS__AIVA_DPC_RO_LIM_3_RB_MASK 0x00000c00L

// ISP_CORE_ISP_DPC_RND_OFFS
#define ISP_CORE_ISP_DPC_RND_OFFS__AIVA_DPC_RND_OFFS_1_G_MASK 0x00000003L
#define ISP_CORE_ISP_DPC_RND_OFFS__AIVA_DPC_RND_OFFS_1_RB_MASK 0x0000000cL
#define ISP_CORE_ISP_DPC_RND_OFFS__AIVA_DPC_RND_OFFS_2_G_MASK 0x00000030L
#define ISP_CORE_ISP_DPC_RND_OFFS__AIVA_DPC_RND_OFFS_2_RB_MASK 0x000000c0L
#define ISP_CORE_ISP_DPC_RND_OFFS__AIVA_DPC_RND_OFFS_3_G_MASK 0x00000300L
#define ISP_CORE_ISP_DPC_RND_OFFS__AIVA_DPC_RND_OFFS_3_RB_MASK 0x00000c00L

// ISP_CORE_ISP_DPC_BPT_CTRL
#define ISP_CORE_ISP_DPC_BPT_CTRL__AIVA_DPC_BPT_DET_EN_MASK 0x00000001L
#define ISP_CORE_ISP_DPC_BPT_CTRL__AIVA_DPC_BPT_COR_EN_MASK 0x00000002L
#define ISP_CORE_ISP_DPC_BPT_CTRL__AIVA_DPC_BPT_USE_SET_1_MASK 0x00000010L
#define ISP_CORE_ISP_DPC_BPT_CTRL__AIVA_DPC_BPT_USE_SET_2_MASK 0x00000020L
#define ISP_CORE_ISP_DPC_BPT_CTRL__AIVA_DPC_BPT_USE_SET_3_MASK 0x00000040L
#define ISP_CORE_ISP_DPC_BPT_CTRL__AIVA_DPC_BPT_USE_FIX_SET_MASK 0x00000080L
#define ISP_CORE_ISP_DPC_BPT_CTRL__AIVA_DPC_BPT_INCL_GREEN_CENTER_MASK 0x00000100L
#define ISP_CORE_ISP_DPC_BPT_CTRL__AIVA_DPC_BPT_INCL_RB_CENTER_MASK 0x00000200L
#define ISP_CORE_ISP_DPC_BPT_CTRL__AIVA_DPC_BPT_G_3X3_MASK 0x00000400L
#define ISP_CORE_ISP_DPC_BPT_CTRL__AIVA_DPC_BPT_RB_3X3_MASK 0x00000800L

// ISP_CORE_ISP_DPC_BPT_NUMBER
#define ISP_CORE_ISP_DPC_BPT_NUMBER__AIVA_DPC_BP_NUMBER_MASK 0x00000fffL

// ISP_CORE_ISP_DPC_BPT_ADDR
#define ISP_CORE_ISP_DPC_BPT_ADDR__AIVA_DPC_BP_TABLE_ADDR_MASK 0x000007ffL

// ISP_CORE_ISP_DPC_BPT_DATA
#define ISP_CORE_ISP_DPC_BPT_DATA__AIVA_DPC_BPT_H_ADDR_MASK 0x00001fffL
#define ISP_CORE_ISP_DPC_BPT_DATA__AIVA_DPC_BPT_V_ADDR_MASK 0x0fff0000L

// ISP_CORE_ISP_WDR_CTRL
#define ISP_CORE_ISP_WDR_CTRL__AIVA_WDR_ENABLE_MASK         0x00000001L
#define ISP_CORE_ISP_WDR_CTRL__AIVA_WDR_COLOR_SPACE_SELECT_MASK 0x00000002L
#define ISP_CORE_ISP_WDR_CTRL__AIVA_WDR_CR_MAPPING_DISABLE_MASK 0x00000004L
#define ISP_CORE_ISP_WDR_CTRL__AIVA_WDR_USE_IREF_MASK       0x00000008L
#define ISP_CORE_ISP_WDR_CTRL__AIVA_WDR_USE_Y9_8_MASK       0x00000010L
#define ISP_CORE_ISP_WDR_CTRL__AIVA_WDR_USE_RGB7_8_MASK     0x00000020L
#define ISP_CORE_ISP_WDR_CTRL__AIVA_WDR_DISABLE_TRANSIENT_MASK 0x00000040L
#define ISP_CORE_ISP_WDR_CTRL__AIVA_WDR_RGB_FACTOR_MASK     0x00000f00L

// ISP_CORE_ISP_WDR_TONECURVE_1
#define ISP_CORE_ISP_WDR_TONECURVE_1__AIVA_WDR_DY1_MASK     0x00000007L
#define ISP_CORE_ISP_WDR_TONECURVE_1__AIVA_WDR_DY2_MASK     0x00000070L
#define ISP_CORE_ISP_WDR_TONECURVE_1__AIVA_WDR_DY3_MASK     0x00000700L
#define ISP_CORE_ISP_WDR_TONECURVE_1__AIVA_WDR_DY4_MASK     0x00007000L
#define ISP_CORE_ISP_WDR_TONECURVE_1__AIVA_WDR_DY5_MASK     0x00070000L
#define ISP_CORE_ISP_WDR_TONECURVE_1__AIVA_WDR_DY6_MASK     0x00700000L
#define ISP_CORE_ISP_WDR_TONECURVE_1__AIVA_WDR_DY7_MASK     0x07000000L
#define ISP_CORE_ISP_WDR_TONECURVE_1__AIVA_WDR_DY8_MASK     0x70000000L

// ISP_CORE_ISP_WDR_TONECURVE_2
#define ISP_CORE_ISP_WDR_TONECURVE_2__AIVA_WDR_DY9_MASK     0x00000007L
#define ISP_CORE_ISP_WDR_TONECURVE_2__AIVA_WDR_DY10_MASK    0x00000070L
#define ISP_CORE_ISP_WDR_TONECURVE_2__AIVA_WDR_DY11_MASK    0x00000700L
#define ISP_CORE_ISP_WDR_TONECURVE_2__AIVA_WDR_DY12_MASK    0x00007000L
#define ISP_CORE_ISP_WDR_TONECURVE_2__AIVA_WDR_DY13_MASK    0x00070000L
#define ISP_CORE_ISP_WDR_TONECURVE_2__AIVA_WDR_DY14_MASK    0x00700000L
#define ISP_CORE_ISP_WDR_TONECURVE_2__AIVA_WDR_DY15_MASK    0x07000000L
#define ISP_CORE_ISP_WDR_TONECURVE_2__AIVA_WDR_DY16_MASK    0x70000000L

// ISP_CORE_ISP_WDR_TONECURVE_3
#define ISP_CORE_ISP_WDR_TONECURVE_3__AIVA_WDR_DY17_MASK    0x00000007L
#define ISP_CORE_ISP_WDR_TONECURVE_3__AIVA_WDR_DY18_MASK    0x00000070L
#define ISP_CORE_ISP_WDR_TONECURVE_3__AIVA_WDR_DY19_MASK    0x00000700L
#define ISP_CORE_ISP_WDR_TONECURVE_3__AIVA_WDR_DY20_MASK    0x00007000L
#define ISP_CORE_ISP_WDR_TONECURVE_3__AIVA_WDR_DY21_MASK    0x00070000L
#define ISP_CORE_ISP_WDR_TONECURVE_3__AIVA_WDR_DY22_MASK    0x00700000L
#define ISP_CORE_ISP_WDR_TONECURVE_3__AIVA_WDR_DY23_MASK    0x07000000L
#define ISP_CORE_ISP_WDR_TONECURVE_3__AIVA_WDR_DY24_MASK    0x70000000L

// ISP_CORE_ISP_WDR_TONECURVE_4
#define ISP_CORE_ISP_WDR_TONECURVE_4__AIVA_WDR_DY25_MASK    0x00000007L
#define ISP_CORE_ISP_WDR_TONECURVE_4__AIVA_WDR_DY26_MASK    0x00000070L
#define ISP_CORE_ISP_WDR_TONECURVE_4__AIVA_WDR_DY27_MASK    0x00000700L
#define ISP_CORE_ISP_WDR_TONECURVE_4__AIVA_WDR_DY28_MASK    0x00007000L
#define ISP_CORE_ISP_WDR_TONECURVE_4__AIVA_WDR_DY29_MASK    0x00070000L
#define ISP_CORE_ISP_WDR_TONECURVE_4__AIVA_WDR_DY30_MASK    0x00700000L
#define ISP_CORE_ISP_WDR_TONECURVE_4__AIVA_WDR_DY31_MASK    0x07000000L
#define ISP_CORE_ISP_WDR_TONECURVE_4__AIVA_WDR_DY32_MASK    0x70000000L

// ISP_CORE_ISP_WDR_TONECURVE_YM_0
#define ISP_CORE_ISP_WDR_TONECURVE_YM_0__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_1
#define ISP_CORE_ISP_WDR_TONECURVE_YM_1__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_2
#define ISP_CORE_ISP_WDR_TONECURVE_YM_2__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_3
#define ISP_CORE_ISP_WDR_TONECURVE_YM_3__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_4
#define ISP_CORE_ISP_WDR_TONECURVE_YM_4__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_5
#define ISP_CORE_ISP_WDR_TONECURVE_YM_5__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_6
#define ISP_CORE_ISP_WDR_TONECURVE_YM_6__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_7
#define ISP_CORE_ISP_WDR_TONECURVE_YM_7__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_8
#define ISP_CORE_ISP_WDR_TONECURVE_YM_8__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_9
#define ISP_CORE_ISP_WDR_TONECURVE_YM_9__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_10
#define ISP_CORE_ISP_WDR_TONECURVE_YM_10__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_11
#define ISP_CORE_ISP_WDR_TONECURVE_YM_11__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_12
#define ISP_CORE_ISP_WDR_TONECURVE_YM_12__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_13
#define ISP_CORE_ISP_WDR_TONECURVE_YM_13__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_14
#define ISP_CORE_ISP_WDR_TONECURVE_YM_14__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_15
#define ISP_CORE_ISP_WDR_TONECURVE_YM_15__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_16
#define ISP_CORE_ISP_WDR_TONECURVE_YM_16__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_17
#define ISP_CORE_ISP_WDR_TONECURVE_YM_17__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_18
#define ISP_CORE_ISP_WDR_TONECURVE_YM_18__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_19
#define ISP_CORE_ISP_WDR_TONECURVE_YM_19__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_20
#define ISP_CORE_ISP_WDR_TONECURVE_YM_20__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_21
#define ISP_CORE_ISP_WDR_TONECURVE_YM_21__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_22
#define ISP_CORE_ISP_WDR_TONECURVE_YM_22__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_23
#define ISP_CORE_ISP_WDR_TONECURVE_YM_23__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_24
#define ISP_CORE_ISP_WDR_TONECURVE_YM_24__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_25
#define ISP_CORE_ISP_WDR_TONECURVE_YM_25__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_26
#define ISP_CORE_ISP_WDR_TONECURVE_YM_26__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_27
#define ISP_CORE_ISP_WDR_TONECURVE_YM_27__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_28
#define ISP_CORE_ISP_WDR_TONECURVE_YM_28__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_29
#define ISP_CORE_ISP_WDR_TONECURVE_YM_29__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_30
#define ISP_CORE_ISP_WDR_TONECURVE_YM_30__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_31
#define ISP_CORE_ISP_WDR_TONECURVE_YM_31__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_32
#define ISP_CORE_ISP_WDR_TONECURVE_YM_32__AIVA_WDR_TONECURVE_YM_N_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_OFFSET
#define ISP_CORE_ISP_WDR_OFFSET__AIVA_WDR_RGB_OFFSET_MASK   0x00000fffL
#define ISP_CORE_ISP_WDR_OFFSET__AIVA_WDR_LUM_OFFSET_MASK   0x0fff0000L

// ISP_CORE_ISP_WDR_DELTAMIN
#define ISP_CORE_ISP_WDR_DELTAMIN__AIVA_WDR_DMIN_THRESH_MASK 0x00000fffL
#define ISP_CORE_ISP_WDR_DELTAMIN__AIVA_WDR_DMIN_STRENGTH_MASK 0x001f0000L

// ISP_CORE_ISP_WDR_TONECURVE_1_SHD
#define ISP_CORE_ISP_WDR_TONECURVE_1_SHD__AIVA_WDR_DY1_MASK 0x00000007L
#define ISP_CORE_ISP_WDR_TONECURVE_1_SHD__AIVA_WDR_DY2_MASK 0x00000070L
#define ISP_CORE_ISP_WDR_TONECURVE_1_SHD__AIVA_WDR_DY3_MASK 0x00000700L
#define ISP_CORE_ISP_WDR_TONECURVE_1_SHD__AIVA_WDR_DY4_MASK 0x00007000L
#define ISP_CORE_ISP_WDR_TONECURVE_1_SHD__AIVA_WDR_DY5_MASK 0x00070000L
#define ISP_CORE_ISP_WDR_TONECURVE_1_SHD__AIVA_WDR_DY6_MASK 0x00700000L
#define ISP_CORE_ISP_WDR_TONECURVE_1_SHD__AIVA_WDR_DY7_MASK 0x07000000L
#define ISP_CORE_ISP_WDR_TONECURVE_1_SHD__AIVA_WDR_DY8_MASK 0x70000000L

// ISP_CORE_ISP_WDR_TONECURVE_2_SHD
#define ISP_CORE_ISP_WDR_TONECURVE_2_SHD__AIVA_WDR_DY9_MASK 0x00000007L
#define ISP_CORE_ISP_WDR_TONECURVE_2_SHD__AIVA_WDR_DY10_MASK 0x00000070L
#define ISP_CORE_ISP_WDR_TONECURVE_2_SHD__AIVA_WDR_DY11_MASK 0x00000700L
#define ISP_CORE_ISP_WDR_TONECURVE_2_SHD__AIVA_WDR_DY12_MASK 0x00007000L
#define ISP_CORE_ISP_WDR_TONECURVE_2_SHD__AIVA_WDR_DY13_MASK 0x00070000L
#define ISP_CORE_ISP_WDR_TONECURVE_2_SHD__AIVA_WDR_DY14_MASK 0x00700000L
#define ISP_CORE_ISP_WDR_TONECURVE_2_SHD__AIVA_WDR_DY15_MASK 0x07000000L
#define ISP_CORE_ISP_WDR_TONECURVE_2_SHD__AIVA_WDR_DY16_MASK 0x70000000L

// ISP_CORE_ISP_WDR_TONECURVE_3_SHD
#define ISP_CORE_ISP_WDR_TONECURVE_3_SHD__AIVA_WDR_DY17_MASK 0x00000007L
#define ISP_CORE_ISP_WDR_TONECURVE_3_SHD__AIVA_WDR_DY18_MASK 0x00000070L
#define ISP_CORE_ISP_WDR_TONECURVE_3_SHD__AIVA_WDR_DY19_MASK 0x00000700L
#define ISP_CORE_ISP_WDR_TONECURVE_3_SHD__AIVA_WDR_DY20_MASK 0x00007000L
#define ISP_CORE_ISP_WDR_TONECURVE_3_SHD__AIVA_WDR_DY21_MASK 0x00070000L
#define ISP_CORE_ISP_WDR_TONECURVE_3_SHD__AIVA_WDR_DY22_MASK 0x00700000L
#define ISP_CORE_ISP_WDR_TONECURVE_3_SHD__AIVA_WDR_DY23_MASK 0x07000000L
#define ISP_CORE_ISP_WDR_TONECURVE_3_SHD__AIVA_WDR_DY24_MASK 0x70000000L

// ISP_CORE_ISP_WDR_TONECURVE_4_SHD
#define ISP_CORE_ISP_WDR_TONECURVE_4_SHD__AIVA_WDR_DY25_MASK 0x00000007L
#define ISP_CORE_ISP_WDR_TONECURVE_4_SHD__AIVA_WDR_DY26_MASK 0x00000070L
#define ISP_CORE_ISP_WDR_TONECURVE_4_SHD__AIVA_WDR_DY27_MASK 0x00000700L
#define ISP_CORE_ISP_WDR_TONECURVE_4_SHD__AIVA_WDR_DY28_MASK 0x00007000L
#define ISP_CORE_ISP_WDR_TONECURVE_4_SHD__AIVA_WDR_DY29_MASK 0x00070000L
#define ISP_CORE_ISP_WDR_TONECURVE_4_SHD__AIVA_WDR_DY30_MASK 0x00700000L
#define ISP_CORE_ISP_WDR_TONECURVE_4_SHD__AIVA_WDR_DY31_MASK 0x07000000L
#define ISP_CORE_ISP_WDR_TONECURVE_4_SHD__AIVA_WDR_DY32_MASK 0x70000000L

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_0
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_0__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_1
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_1__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_2
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_2__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_3
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_3__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_4
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_4__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_5
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_5__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_6
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_6__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_7
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_7__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_8
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_8__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_9
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_9__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_10
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_10__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_11
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_11__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_12
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_12__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_13
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_13__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_14
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_14__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_15
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_15__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_16
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_16__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_17
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_17__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_18
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_18__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_19
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_19__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_20
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_20__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_21
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_21__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_22
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_22__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_23
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_23__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_24
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_24__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_25
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_25__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_26
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_26__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_27
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_27__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_28
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_28__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_29
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_29__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_30
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_30__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_31
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_31__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_32
#define ISP_CORE_ISP_WDR_TONECURVE_YM_SHD_32__AIVA_WDR_TONECURVE_YM_N_SHD_MASK 0x00001fffL

// ISP_CORE_CPROC_CTRL
#define ISP_CORE_CPROC_CTRL__AIVA_CPROC_ENABLE_MASK         0x00000001L
#define ISP_CORE_CPROC_CTRL__AIVA_CPROC_Y_OUT_RANGE_MASK    0x00000002L
#define ISP_CORE_CPROC_CTRL__AIVA_CPROC_Y_IN_RANGE_MASK     0x00000004L
#define ISP_CORE_CPROC_CTRL__AIVA_CPROC_C_OUT_RANGE_MASK    0x00000008L
#define ISP_CORE_CPROC_CTRL__AIVA_CPROC_CFG_UPD_MASK        0x00000010L

// ISP_CORE_CPROC_CONTRAST
#define ISP_CORE_CPROC_CONTRAST__AIVA_CPROC_CONTRAST_MASK   0x000000ffL

// ISP_CORE_CPROC_BRIGHTNESS
#define ISP_CORE_CPROC_BRIGHTNESS__AIVA_CPROC_BRIGHTNESS_MASK 0x000000ffL

// ISP_CORE_CPROC_SATURATION
#define ISP_CORE_CPROC_SATURATION__AIVA_CPROC_SATURATION_MASK 0x000000ffL

// ISP_CORE_CPROC_HUE
#define ISP_CORE_CPROC_HUE__AIVA_CPROC_HUE_MASK             0x000000ffL

// ISP_CORE_H_FLIP_Y_PIC_WIDTH_INIT
#define ISP_CORE_H_FLIP_Y_PIC_WIDTH_INIT__AIVA_H_FLIP_Y_PIC_WIDTH_INIT_MASK 0x00001fffL

// ISP_CORE_H_FLIP_CTRL
#define ISP_CORE_H_FLIP_CTRL__AIVA_H_FLIP_ENABLE_MASK       0x00000001L
#define ISP_CORE_H_FLIP_CTRL__AIVA_H_FLIP_SOFT_UPD_MASK     0x00000002L
#define ISP_CORE_H_FLIP_CTRL__AIVA_H_FLIP_AUTO_UPD_MASK     0x00000004L

// ISP_CORE_H_FLIP_Y_PIC_WIDTH_SHD
#define ISP_CORE_H_FLIP_Y_PIC_WIDTH_SHD__AIVA_H_FLIP_Y_PIC_WIDTH_SHD_MASK 0x00001fffL

// ISP_CORE_H_FLIP_CTRL_SHD
#define ISP_CORE_H_FLIP_CTRL_SHD__AIVA_H_FLIP_ENABLE_SHD_MASK 0x00000001L

// ISP_CORE_MRSZ_CTRL
#define ISP_CORE_MRSZ_CTRL__AIVA_MRSZ_SCALE_HY_ENABLE_MASK  0x00000001L
#define ISP_CORE_MRSZ_CTRL__AIVA_MRSZ_SCALE_HC_ENABLE_MASK  0x00000002L
#define ISP_CORE_MRSZ_CTRL__AIVA_MRSZ_SCALE_VY_ENABLE_MASK  0x00000004L
#define ISP_CORE_MRSZ_CTRL__AIVA_MRSZ_SCALE_VC_ENABLE_MASK  0x00000008L
#define ISP_CORE_MRSZ_CTRL__AIVA_MRSZ_SCALE_HY_UP_MASK      0x00000010L
#define ISP_CORE_MRSZ_CTRL__AIVA_MRSZ_SCALE_HC_UP_MASK      0x00000020L
#define ISP_CORE_MRSZ_CTRL__AIVA_MRSZ_SCALE_VY_UP_MASK      0x00000040L
#define ISP_CORE_MRSZ_CTRL__AIVA_MRSZ_SCALE_VC_UP_MASK      0x00000080L
#define ISP_CORE_MRSZ_CTRL__AIVA_MRSZ_CFG_UPD_MASK          0x00000100L
#define ISP_CORE_MRSZ_CTRL__AIVA_MRSZ_GEN_CFG_UPD_MASK      0x00000200L
#define ISP_CORE_MRSZ_CTRL__AIVA_MRSZ_SCALE_YUV420_MASK     0x00004000L
#define ISP_CORE_MRSZ_CTRL__AIVA_MRSZ_SCALE_CLIP_MASK       0x00008000L

// ISP_CORE_MRSZ_SCALE_HY
#define ISP_CORE_MRSZ_SCALE_HY__AIVA_MRSZ_SCALE_HY_MASK     0x0000ffffL

// ISP_CORE_MRSZ_SCALE_HCB
#define ISP_CORE_MRSZ_SCALE_HCB__AIVA_MRSZ_SCALE_HCB_MASK   0x0000ffffL

// ISP_CORE_MRSZ_SCALE_HCR
#define ISP_CORE_MRSZ_SCALE_HCR__AIVA_MRSZ_SCALE_HCR_MASK   0x0000ffffL

// ISP_CORE_MRSZ_SCALE_VY
#define ISP_CORE_MRSZ_SCALE_VY__AIVA_MRSZ_SCALE_VY_MASK     0x0000ffffL

// ISP_CORE_MRSZ_SCALE_VC
#define ISP_CORE_MRSZ_SCALE_VC__AIVA_MRSZ_SCALE_VC_MASK     0x0000ffffL

// ISP_CORE_MRSZ_PHASE_HY
#define ISP_CORE_MRSZ_PHASE_HY__AIVA_MRSZ_PHASE_HY_MASK     0x0000ffffL

// ISP_CORE_MRSZ_PHASE_HC
#define ISP_CORE_MRSZ_PHASE_HC__AIVA_MRSZ_PHASE_HC_MASK     0x0000ffffL

// ISP_CORE_MRSZ_PHASE_VY
#define ISP_CORE_MRSZ_PHASE_VY__AIVA_MRSZ_PHASE_VY_MASK     0x0000ffffL

// ISP_CORE_MRSZ_PHASE_VC
#define ISP_CORE_MRSZ_PHASE_VC__AIVA_MRSZ_PHASE_VC_MASK     0x0000ffffL

// ISP_CORE_MRSZ_SCALE_LUT_ADDR
#define ISP_CORE_MRSZ_SCALE_LUT_ADDR__AIVA_MRSZ_SCALE_LUT_ADDR_MASK 0x0000007fL

// ISP_CORE_MRSZ_SCALE_LUT
#define ISP_CORE_MRSZ_SCALE_LUT__AIVA_MRSZ_SCALE_LUT_MASK   0x00000fffL

// ISP_CORE_MRSZ_CTRL_SHD
#define ISP_CORE_MRSZ_CTRL_SHD__AIVA_MRSZ_SCALE_HY_ENABLE_SHD_MASK 0x00000001L
#define ISP_CORE_MRSZ_CTRL_SHD__AIVA_MRSZ_SCALE_HC_ENABLE_SHD_MASK 0x00000002L
#define ISP_CORE_MRSZ_CTRL_SHD__AIVA_MRSZ_SCALE_VY_ENABLE_SHD_MASK 0x00000004L
#define ISP_CORE_MRSZ_CTRL_SHD__AIVA_MRSZ_SCALE_VC_ENABLE_SHD_MASK 0x00000008L
#define ISP_CORE_MRSZ_CTRL_SHD__AIVA_MRSZ_SCALE_HY_UP_SHD_MASK 0x00000010L
#define ISP_CORE_MRSZ_CTRL_SHD__AIVA_MRSZ_SCALE_HC_UP_SHD_MASK 0x00000020L
#define ISP_CORE_MRSZ_CTRL_SHD__AIVA_MRSZ_SCALE_VY_UP_SHD_MASK 0x00000040L
#define ISP_CORE_MRSZ_CTRL_SHD__AIVA_MRSZ_SCALE_VC_UP_SHD_MASK 0x00000080L
#define ISP_CORE_MRSZ_CTRL_SHD__AIVA_MRSZ_SCALE_YUV420_SHD_MASK 0x00004000L
#define ISP_CORE_MRSZ_CTRL_SHD__AIVA_MRSZ_SCALE_CLIP_SHD_MASK 0x00008000L

// ISP_CORE_MRSZ_SCALE_HY_SHD
#define ISP_CORE_MRSZ_SCALE_HY_SHD__AIVA_MRSZ_SCALE_HY_SHD_MASK 0x0000ffffL

// ISP_CORE_MRSZ_SCALE_HCB_SHD
#define ISP_CORE_MRSZ_SCALE_HCB_SHD__AIVA_MRSZ_SCALE_HCB_SHD_MASK 0x0000ffffL

// ISP_CORE_MRSZ_SCALE_HCR_SHD
#define ISP_CORE_MRSZ_SCALE_HCR_SHD__AIVA_MRSZ_SCALE_HCR_SHD_MASK 0x0000ffffL

// ISP_CORE_MRSZ_SCALE_VY_SHD
#define ISP_CORE_MRSZ_SCALE_VY_SHD__AIVA_MRSZ_SCALE_VY_SHD_MASK 0x0000ffffL

// ISP_CORE_MRSZ_SCALE_VC_SHD
#define ISP_CORE_MRSZ_SCALE_VC_SHD__AIVA_MRSZ_SCALE_VC_SHD_MASK 0x0000ffffL

// ISP_CORE_MRSZ_PHASE_HY_SHD
#define ISP_CORE_MRSZ_PHASE_HY_SHD__AIVA_MRSZ_PHASE_HY_SHD_MASK 0x0000ffffL

// ISP_CORE_MRSZ_PHASE_HC_SHD
#define ISP_CORE_MRSZ_PHASE_HC_SHD__AIVA_MRSZ_PHASE_HC_SHD_MASK 0x0000ffffL

// ISP_CORE_MRSZ_PHASE_VY_SHD
#define ISP_CORE_MRSZ_PHASE_VY_SHD__AIVA_MRSZ_PHASE_VY_SHD_MASK 0x0000ffffL

// ISP_CORE_MRSZ_PHASE_VC_SHD
#define ISP_CORE_MRSZ_PHASE_VC_SHD__AIVA_MRSZ_PHASE_VC_SHD_MASK 0x0000ffffL

// ISP_CORE_MRSZ_HEIGHT_SRC
#define ISP_CORE_MRSZ_HEIGHT_SRC__AIVA_MRSZ_HEIGHT_SRC_MASK 0x0000ffffL

// ISP_CORE_MRSZ_COEFF_SUM_HY
#define ISP_CORE_MRSZ_COEFF_SUM_HY__AIVA_MRSZ_COEFF_SUM_HY_MASK 0x0007ffffL

// ISP_CORE_MRSZ_COEFF_SUM_VY
#define ISP_CORE_MRSZ_COEFF_SUM_VY__AIVA_MRSZ_COEFF_SUM_VY_MASK 0x0007ffffL

// ISP_CORE_MRSZ_COEFF_SUM_HC
#define ISP_CORE_MRSZ_COEFF_SUM_HC__AIVA_MRSZ_COEFF_SUM_HC_MASK 0x0007ffffL

// ISP_CORE_MRSZ_COEFF_SUM_VC
#define ISP_CORE_MRSZ_COEFF_SUM_VC__AIVA_MRSZ_COEFF_SUM_VC_MASK 0x0007ffffL

// ISP_CORE_MRSZ_HEIGHT_SRC_SHD
#define ISP_CORE_MRSZ_HEIGHT_SRC_SHD__AIVA_MRSZ_HEIGHT_SRC_SHD_MASK 0x0000ffffL

// ISP_CORE_MRSZ_COEFF_SUM_HY_SHD
#define ISP_CORE_MRSZ_COEFF_SUM_HY_SHD__AIVA_MRSZ_COEFF_SUM_HY_SHD_MASK 0x0007ffffL

// ISP_CORE_MRSZ_COEFF_SUM_VY_SHD
#define ISP_CORE_MRSZ_COEFF_SUM_VY_SHD__AIVA_MRSZ_COEFF_SUM_VY_SHD_MASK 0x0007ffffL

// ISP_CORE_MRSZ_COEFF_SUM_HC_SHD
#define ISP_CORE_MRSZ_COEFF_SUM_HC_SHD__AIVA_MRSZ_COEFF_SUM_HC_SHD_MASK 0x0007ffffL

// ISP_CORE_MRSZ_COEFF_SUM_VC_SHD
#define ISP_CORE_MRSZ_COEFF_SUM_VC_SHD__AIVA_MRSZ_COEFF_SUM_VC_SHD_MASK 0x0007ffffL

// ISP_CORE_VRSZ_CTRL
#define ISP_CORE_VRSZ_CTRL__AIVA_VRSZ_SCALE_HY_ENABLE_MASK  0x00000001L
#define ISP_CORE_VRSZ_CTRL__AIVA_VRSZ_SCALE_HC_ENABLE_MASK  0x00000002L
#define ISP_CORE_VRSZ_CTRL__AIVA_VRSZ_SCALE_VY_ENABLE_MASK  0x00000004L
#define ISP_CORE_VRSZ_CTRL__AIVA_VRSZ_SCALE_VC_ENABLE_MASK  0x00000008L
#define ISP_CORE_VRSZ_CTRL__AIVA_VRSZ_SCALE_HY_UP_MASK      0x00000010L
#define ISP_CORE_VRSZ_CTRL__AIVA_VRSZ_SCALE_HC_UP_MASK      0x00000020L
#define ISP_CORE_VRSZ_CTRL__AIVA_VRSZ_SCALE_VY_UP_MASK      0x00000040L
#define ISP_CORE_VRSZ_CTRL__AIVA_VRSZ_SCALE_VC_UP_MASK      0x00000080L
#define ISP_CORE_VRSZ_CTRL__AIVA_VRSZ_CFG_UPD_MASK          0x00000100L
#define ISP_CORE_VRSZ_CTRL__AIVA_VRSZ_GEN_CFG_UPD_MASK      0x00000200L
#define ISP_CORE_VRSZ_CTRL__AIVA_VRSZ_SCALE_YUV420_MASK     0x00004000L
#define ISP_CORE_VRSZ_CTRL__AIVA_VRSZ_SCALE_CLIP_MASK       0x00008000L

// ISP_CORE_VRSZ_SCALE_HY
#define ISP_CORE_VRSZ_SCALE_HY__AIVA_VRSZ_SCALE_HY_MASK     0x0000ffffL

// ISP_CORE_VRSZ_SCALE_HCB
#define ISP_CORE_VRSZ_SCALE_HCB__AIVA_VRSZ_SCALE_HCB_MASK   0x0000ffffL

// ISP_CORE_VRSZ_SCALE_HCR
#define ISP_CORE_VRSZ_SCALE_HCR__AIVA_VRSZ_SCALE_HCR_MASK   0x0000ffffL

// ISP_CORE_VRSZ_SCALE_VY
#define ISP_CORE_VRSZ_SCALE_VY__AIVA_VRSZ_SCALE_VY_MASK     0x0000ffffL

// ISP_CORE_VRSZ_SCALE_VC
#define ISP_CORE_VRSZ_SCALE_VC__AIVA_VRSZ_SCALE_VC_MASK     0x0000ffffL

// ISP_CORE_VRSZ_PHASE_HY
#define ISP_CORE_VRSZ_PHASE_HY__AIVA_VRSZ_PHASE_HY_MASK     0x0000ffffL

// ISP_CORE_VRSZ_PHASE_HC
#define ISP_CORE_VRSZ_PHASE_HC__AIVA_VRSZ_PHASE_HC_MASK     0x0000ffffL

// ISP_CORE_VRSZ_PHASE_VY
#define ISP_CORE_VRSZ_PHASE_VY__AIVA_VRSZ_PHASE_VY_MASK     0x0000ffffL

// ISP_CORE_VRSZ_PHASE_VC
#define ISP_CORE_VRSZ_PHASE_VC__AIVA_VRSZ_PHASE_VC_MASK     0x0000ffffL

// ISP_CORE_VRSZ_SCALE_LUT_ADDR
#define ISP_CORE_VRSZ_SCALE_LUT_ADDR__AIVA_VRSZ_SCALE_LUT_ADDR_MASK 0x0000007fL

// ISP_CORE_VRSZ_SCALE_LUT
#define ISP_CORE_VRSZ_SCALE_LUT__AIVA_VRSZ_SCALE_LUT_MASK   0x00000fffL

// ISP_CORE_VRSZ_CTRL_SHD
#define ISP_CORE_VRSZ_CTRL_SHD__AIVA_VRSZ_SCALE_HY_ENABLE_SHD_MASK 0x00000001L
#define ISP_CORE_VRSZ_CTRL_SHD__AIVA_VRSZ_SCALE_HC_ENABLE_SHD_MASK 0x00000002L
#define ISP_CORE_VRSZ_CTRL_SHD__AIVA_VRSZ_SCALE_VY_ENABLE_SHD_MASK 0x00000004L
#define ISP_CORE_VRSZ_CTRL_SHD__AIVA_VRSZ_SCALE_VC_ENABLE_SHD_MASK 0x00000008L
#define ISP_CORE_VRSZ_CTRL_SHD__AIVA_VRSZ_SCALE_HY_UP_SHD_MASK 0x00000010L
#define ISP_CORE_VRSZ_CTRL_SHD__AIVA_VRSZ_SCALE_HC_UP_SHD_MASK 0x00000020L
#define ISP_CORE_VRSZ_CTRL_SHD__AIVA_VRSZ_SCALE_VY_UP_SHD_MASK 0x00000040L
#define ISP_CORE_VRSZ_CTRL_SHD__AIVA_VRSZ_SCALE_VC_UP_SHD_MASK 0x00000080L
#define ISP_CORE_VRSZ_CTRL_SHD__AIVA_VRSZ_SCALE_YUV420_SHD_MASK 0x00004000L
#define ISP_CORE_VRSZ_CTRL_SHD__AIVA_VRSZ_SCALE_CLIP_SHD_MASK 0x00008000L

// ISP_CORE_VRSZ_SCALE_HY_SHD
#define ISP_CORE_VRSZ_SCALE_HY_SHD__AIVA_VRSZ_SCALE_HY_SHD_MASK 0x0000ffffL

// ISP_CORE_VRSZ_SCALE_HCB_SHD
#define ISP_CORE_VRSZ_SCALE_HCB_SHD__AIVA_VRSZ_SCALE_HCB_SHD_MASK 0x0000ffffL

// ISP_CORE_VRSZ_SCALE_HCR_SHD
#define ISP_CORE_VRSZ_SCALE_HCR_SHD__AIVA_VRSZ_SCALE_HCR_SHD_MASK 0x0000ffffL

// ISP_CORE_VRSZ_SCALE_VY_SHD
#define ISP_CORE_VRSZ_SCALE_VY_SHD__AIVA_VRSZ_SCALE_VY_SHD_MASK 0x0000ffffL

// ISP_CORE_VRSZ_SCALE_VC_SHD
#define ISP_CORE_VRSZ_SCALE_VC_SHD__AIVA_VRSZ_SCALE_VC_SHD_MASK 0x0000ffffL

// ISP_CORE_VRSZ_PHASE_HY_SHD
#define ISP_CORE_VRSZ_PHASE_HY_SHD__AIVA_VRSZ_PHASE_HY_SHD_MASK 0x0000ffffL

// ISP_CORE_VRSZ_PHASE_HC_SHD
#define ISP_CORE_VRSZ_PHASE_HC_SHD__AIVA_VRSZ_PHASE_HC_SHD_MASK 0x0000ffffL

// ISP_CORE_VRSZ_PHASE_VY_SHD
#define ISP_CORE_VRSZ_PHASE_VY_SHD__AIVA_VRSZ_PHASE_VY_SHD_MASK 0x0000ffffL

// ISP_CORE_VRSZ_PHASE_VC_SHD
#define ISP_CORE_VRSZ_PHASE_VC_SHD__AIVA_VRSZ_PHASE_VC_SHD_MASK 0x0000ffffL

// ISP_CORE_VRSZ_HEIGHT_SRC
#define ISP_CORE_VRSZ_HEIGHT_SRC__AIVA_VRSZ_HEIGHT_SRC_MASK 0x0000ffffL

// ISP_CORE_VRSZ_COEFF_SUM_HY
#define ISP_CORE_VRSZ_COEFF_SUM_HY__AIVA_VRSZ_COEFF_SUM_HY_MASK 0x0007ffffL

// ISP_CORE_VRSZ_COEFF_SUM_VY
#define ISP_CORE_VRSZ_COEFF_SUM_VY__AIVA_VRSZ_COEFF_SUM_VY_MASK 0x0007ffffL

// ISP_CORE_VRSZ_COEFF_SUM_HC
#define ISP_CORE_VRSZ_COEFF_SUM_HC__AIVA_VRSZ_COEFF_SUM_HC_MASK 0x0007ffffL

// ISP_CORE_VRSZ_COEFF_SUM_VC
#define ISP_CORE_VRSZ_COEFF_SUM_VC__AIVA_VRSZ_COEFF_SUM_VC_MASK 0x0007ffffL

// ISP_CORE_VRSZ_HEIGHT_SRC_SHD
#define ISP_CORE_VRSZ_HEIGHT_SRC_SHD__AIVA_VRSZ_HEIGHT_SRC_SHD_MASK 0x0000ffffL

// ISP_CORE_VRSZ_COEFF_SUM_HY_SHD
#define ISP_CORE_VRSZ_COEFF_SUM_HY_SHD__AIVA_VRSZ_COEFF_SUM_HY_SHD_MASK 0x0007ffffL

// ISP_CORE_VRSZ_COEFF_SUM_VY_SHD
#define ISP_CORE_VRSZ_COEFF_SUM_VY_SHD__AIVA_VRSZ_COEFF_SUM_VY_SHD_MASK 0x0007ffffL

// ISP_CORE_VRSZ_COEFF_SUM_HC_SHD
#define ISP_CORE_VRSZ_COEFF_SUM_HC_SHD__AIVA_VRSZ_COEFF_SUM_HC_SHD_MASK 0x0007ffffL

// ISP_CORE_VRSZ_COEFF_SUM_VC_SHD
#define ISP_CORE_VRSZ_COEFF_SUM_VC_SHD__AIVA_VRSZ_COEFF_SUM_VC_SHD_MASK 0x0007ffffL

// ISP_CORE_PRSZ_CTRL
#define ISP_CORE_PRSZ_CTRL__AIVA_PRSZ_SCALE_HY_ENABLE_MASK  0x00000001L
#define ISP_CORE_PRSZ_CTRL__AIVA_PRSZ_SCALE_HC_ENABLE_MASK  0x00000002L
#define ISP_CORE_PRSZ_CTRL__AIVA_PRSZ_SCALE_VY_ENABLE_MASK  0x00000004L
#define ISP_CORE_PRSZ_CTRL__AIVA_PRSZ_SCALE_VC_ENABLE_MASK  0x00000008L
#define ISP_CORE_PRSZ_CTRL__AIVA_PRSZ_SCALE_HY_UP_MASK      0x00000010L
#define ISP_CORE_PRSZ_CTRL__AIVA_PRSZ_SCALE_HC_UP_MASK      0x00000020L
#define ISP_CORE_PRSZ_CTRL__AIVA_PRSZ_SCALE_VY_UP_MASK      0x00000040L
#define ISP_CORE_PRSZ_CTRL__AIVA_PRSZ_SCALE_VC_UP_MASK      0x00000080L
#define ISP_CORE_PRSZ_CTRL__AIVA_PRSZ_CFG_UPD_MASK          0x00000100L
#define ISP_CORE_PRSZ_CTRL__AIVA_PRSZ_GEN_CFG_UPD_MASK      0x00000200L
#define ISP_CORE_PRSZ_CTRL__AIVA_PRSZ_SCALE_YUV420_MASK     0x00004000L
#define ISP_CORE_PRSZ_CTRL__AIVA_PRSZ_SCALE_CLIP_MASK       0x00008000L

// ISP_CORE_PRSZ_SCALE_HY
#define ISP_CORE_PRSZ_SCALE_HY__AIVA_PRSZ_SCALE_HY_MASK     0x0000ffffL

// ISP_CORE_PRSZ_SCALE_HCB
#define ISP_CORE_PRSZ_SCALE_HCB__AIVA_PRSZ_SCALE_HCB_MASK   0x0000ffffL

// ISP_CORE_PRSZ_SCALE_HCR
#define ISP_CORE_PRSZ_SCALE_HCR__AIVA_PRSZ_SCALE_HCR_MASK   0x0000ffffL

// ISP_CORE_PRSZ_SCALE_VY
#define ISP_CORE_PRSZ_SCALE_VY__AIVA_PRSZ_SCALE_VY_MASK     0x0000ffffL

// ISP_CORE_PRSZ_SCALE_VC
#define ISP_CORE_PRSZ_SCALE_VC__AIVA_PRSZ_SCALE_VC_MASK     0x0000ffffL

// ISP_CORE_PRSZ_PHASE_HY
#define ISP_CORE_PRSZ_PHASE_HY__AIVA_PRSZ_PHASE_HY_MASK     0x0000ffffL

// ISP_CORE_PRSZ_PHASE_HC
#define ISP_CORE_PRSZ_PHASE_HC__AIVA_PRSZ_PHASE_HC_MASK     0x0000ffffL

// ISP_CORE_PRSZ_PHASE_VY
#define ISP_CORE_PRSZ_PHASE_VY__AIVA_PRSZ_PHASE_VY_MASK     0x0000ffffL

// ISP_CORE_PRSZ_PHASE_VC
#define ISP_CORE_PRSZ_PHASE_VC__AIVA_PRSZ_PHASE_VC_MASK     0x0000ffffL

// ISP_CORE_PRSZ_SCALE_LUT_ADDR
#define ISP_CORE_PRSZ_SCALE_LUT_ADDR__AIVA_PRSZ_SCALE_LUT_ADDR_MASK 0x0000007fL

// ISP_CORE_PRSZ_SCALE_LUT
#define ISP_CORE_PRSZ_SCALE_LUT__AIVA_PRSZ_SCALE_LUT_MASK   0x00000fffL

// ISP_CORE_PRSZ_CTRL_SHD
#define ISP_CORE_PRSZ_CTRL_SHD__AIVA_PRSZ_SCALE_HY_ENABLE_SHD_MASK 0x00000001L
#define ISP_CORE_PRSZ_CTRL_SHD__AIVA_PRSZ_SCALE_HC_ENABLE_SHD_MASK 0x00000002L
#define ISP_CORE_PRSZ_CTRL_SHD__AIVA_PRSZ_SCALE_VY_ENABLE_SHD_MASK 0x00000004L
#define ISP_CORE_PRSZ_CTRL_SHD__AIVA_PRSZ_SCALE_VC_ENABLE_SHD_MASK 0x00000008L
#define ISP_CORE_PRSZ_CTRL_SHD__AIVA_PRSZ_SCALE_HY_UP_SHD_MASK 0x00000010L
#define ISP_CORE_PRSZ_CTRL_SHD__AIVA_PRSZ_SCALE_HC_UP_SHD_MASK 0x00000020L
#define ISP_CORE_PRSZ_CTRL_SHD__AIVA_PRSZ_SCALE_VY_UP_SHD_MASK 0x00000040L
#define ISP_CORE_PRSZ_CTRL_SHD__AIVA_PRSZ_SCALE_VC_UP_SHD_MASK 0x00000080L
#define ISP_CORE_PRSZ_CTRL_SHD__AIVA_PRSZ_SCALE_YUV420_SHD_MASK 0x00004000L
#define ISP_CORE_PRSZ_CTRL_SHD__AIVA_PRSZ_SCALE_CLIP_SHD_MASK 0x00008000L

// ISP_CORE_PRSZ_SCALE_HY_SHD
#define ISP_CORE_PRSZ_SCALE_HY_SHD__AIVA_PRSZ_SCALE_HY_SHD_MASK 0x0000ffffL

// ISP_CORE_PRSZ_SCALE_HCB_SHD
#define ISP_CORE_PRSZ_SCALE_HCB_SHD__AIVA_PRSZ_SCALE_HCB_SHD_MASK 0x0000ffffL

// ISP_CORE_PRSZ_SCALE_HCR_SHD
#define ISP_CORE_PRSZ_SCALE_HCR_SHD__AIVA_PRSZ_SCALE_HCR_SHD_MASK 0x0000ffffL

// ISP_CORE_PRSZ_SCALE_VY_SHD
#define ISP_CORE_PRSZ_SCALE_VY_SHD__AIVA_PRSZ_SCALE_VY_SHD_MASK 0x0000ffffL

// ISP_CORE_PRSZ_SCALE_VC_SHD
#define ISP_CORE_PRSZ_SCALE_VC_SHD__AIVA_PRSZ_SCALE_VC_SHD_MASK 0x0000ffffL

// ISP_CORE_PRSZ_PHASE_HY_SHD
#define ISP_CORE_PRSZ_PHASE_HY_SHD__AIVA_PRSZ_PHASE_HY_SHD_MASK 0x0000ffffL

// ISP_CORE_PRSZ_PHASE_HC_SHD
#define ISP_CORE_PRSZ_PHASE_HC_SHD__AIVA_PRSZ_PHASE_HC_SHD_MASK 0x0000ffffL

// ISP_CORE_PRSZ_PHASE_VY_SHD
#define ISP_CORE_PRSZ_PHASE_VY_SHD__AIVA_PRSZ_PHASE_VY_SHD_MASK 0x0000ffffL

// ISP_CORE_PRSZ_PHASE_VC_SHD
#define ISP_CORE_PRSZ_PHASE_VC_SHD__AIVA_PRSZ_PHASE_VC_SHD_MASK 0x0000ffffL

// ISP_CORE_PRSZ_HEIGHT_SRC
#define ISP_CORE_PRSZ_HEIGHT_SRC__AIVA_PRSZ_HEIGHT_SRC_MASK 0x0000ffffL

// ISP_CORE_PRSZ_COEFF_SUM_HY
#define ISP_CORE_PRSZ_COEFF_SUM_HY__AIVA_PRSZ_COEFF_SUM_HY_MASK 0x0007ffffL

// ISP_CORE_PRSZ_COEFF_SUM_VY
#define ISP_CORE_PRSZ_COEFF_SUM_VY__AIVA_PRSZ_COEFF_SUM_VY_MASK 0x0007ffffL

// ISP_CORE_PRSZ_COEFF_SUM_HC
#define ISP_CORE_PRSZ_COEFF_SUM_HC__AIVA_PRSZ_COEFF_SUM_HC_MASK 0x0007ffffL

// ISP_CORE_PRSZ_COEFF_SUM_VC
#define ISP_CORE_PRSZ_COEFF_SUM_VC__AIVA_PRSZ_COEFF_SUM_VC_MASK 0x0007ffffL

// ISP_CORE_PRSZ_HEIGHT_SRC_SHD
#define ISP_CORE_PRSZ_HEIGHT_SRC_SHD__AIVA_PRSZ_HEIGHT_SRC_SHD_MASK 0x0000ffffL

// ISP_CORE_PRSZ_COEFF_SUM_HY_SHD
#define ISP_CORE_PRSZ_COEFF_SUM_HY_SHD__AIVA_PRSZ_COEFF_SUM_HY_SHD_MASK 0x0007ffffL

// ISP_CORE_PRSZ_COEFF_SUM_VY_SHD
#define ISP_CORE_PRSZ_COEFF_SUM_VY_SHD__AIVA_PRSZ_COEFF_SUM_VY_SHD_MASK 0x0007ffffL

// ISP_CORE_PRSZ_COEFF_SUM_HC_SHD
#define ISP_CORE_PRSZ_COEFF_SUM_HC_SHD__AIVA_PRSZ_COEFF_SUM_HC_SHD_MASK 0x0007ffffL

// ISP_CORE_PRSZ_COEFF_SUM_VC_SHD
#define ISP_CORE_PRSZ_COEFF_SUM_VC_SHD__AIVA_PRSZ_COEFF_SUM_VC_SHD_MASK 0x0007ffffL

// ISP_CORE_PREP_CTRL
#define ISP_CORE_PREP_CTRL__EXT_DBG_EN_MASK                0x00000001L
#define ISP_CORE_PREP_CTRL__AIVA_PREP_INTF_TYPE_MASK        0x0000000eL
#define ISP_CORE_PREP_CTRL__AIVA_PREP_INFORM_ENABLE_MASK    0x00000010L
#define ISP_CORE_PREP_CTRL__AIVA_PREP_BYPASS_STNR_MASK      0x00000020L
#define ISP_CORE_PREP_CTRL__AIVA_PREP_CLSC_CFG_UPD_MASK     0x00000100L
#define ISP_CORE_PREP_CTRL__AIVA_PREP_SNR_CFG_UPD_MASK      0x00000200L
#define ISP_CORE_PREP_CTRL__AIVA_PREP_TNR_CFG_UPD_MASK      0x00000400L
#define ISP_CORE_PREP_CTRL__AIVA_PREP_WDMA_CFG_UPD_MASK     0x00000800L
#define ISP_CORE_PREP_CTRL__AIVA_PREP_GEN_CFG_UPD_MASK      0x00008000L

// ISP_CORE_PREP_IMSC
#define ISP_CORE_PREP_IMSC__AIVA_PREP_IMSC_INFORM_H_START_MASK 0x00000001L
#define ISP_CORE_PREP_IMSC__AIVA_PREP_IMSC_INFORM_V_START_MASK 0x00000002L
#define ISP_CORE_PREP_IMSC__AIVA_PREP_IMSC_INFORM_SIZE_ERR_MASK 0x00000004L
#define ISP_CORE_PREP_IMSC__AIVA_PREP_IMSC_INFORM_FRAME_START_MASK 0x00000008L
#define ISP_CORE_PREP_IMSC__AIVA_PREP_IMSC_INFORM_FRAME_END_MASK 0x00000010L
#define ISP_CORE_PREP_IMSC__AIVA_PREP_IMSC_INFORM_OFF_MASK  0x00000020L
#define ISP_CORE_PREP_IMSC__AIVA_PREP_IMSC_OUTFORM_SIZE_ERR_MASK 0x00000040L
#define ISP_CORE_PREP_IMSC__AIVA_PREP_IMSC_OUTFORM_FRAME_START_MASK 0x00000080L
#define ISP_CORE_PREP_IMSC__AIVA_PREP_IMSC_OUTFORM_FRAME_END_MASK 0x00000100L

// ISP_CORE_PREP_RIS
#define ISP_CORE_PREP_RIS__AIVA_PREP_RIS_INFORM_H_START_MASK 0x00000001L
#define ISP_CORE_PREP_RIS__AIVA_PREP_RIS_INFORM_V_START_MASK 0x00000002L
#define ISP_CORE_PREP_RIS__AIVA_PREP_RIS_INFORM_SIZE_ERR_MASK 0x00000004L
#define ISP_CORE_PREP_RIS__AIVA_PREP_RIS_INFORM_FRAME_START_MASK 0x00000008L
#define ISP_CORE_PREP_RIS__AIVA_PREP_RIS_INFORM_FRAME_END_MASK 0x00000010L
#define ISP_CORE_PREP_RIS__AIVA_PREP_RIS_INFORM_OFF_MASK    0x00000020L
#define ISP_CORE_PREP_RIS__AIVA_PREP_RIS_OUTFORM_SIZE_ERR_MASK 0x00000040L
#define ISP_CORE_PREP_RIS__AIVA_PREP_RIS_OUTFORM_FRAME_START_MASK 0x00000080L
#define ISP_CORE_PREP_RIS__AIVA_PREP_RIS_OUTFORM_FRAME_END_MASK 0x00000100L

// ISP_CORE_PREP_MIS
#define ISP_CORE_PREP_MIS__AIVA_PREP_MIS_INFORM_H_START_MASK 0x00000001L
#define ISP_CORE_PREP_MIS__AIVA_PREP_MIS_INFORM_V_START_MASK 0x00000002L
#define ISP_CORE_PREP_MIS__AIVA_PREP_MIS_INFORM_SIZE_ERR_MASK 0x00000004L
#define ISP_CORE_PREP_MIS__AIVA_PREP_MIS_INFORM_FRAME_START_MASK 0x00000008L
#define ISP_CORE_PREP_MIS__AIVA_PREP_MIS_INFORM_FRAME_END_MASK 0x00000010L
#define ISP_CORE_PREP_MIS__AIVA_PREP_MIS_INFORM_OFF_MASK    0x00000020L
#define ISP_CORE_PREP_MIS__AIVA_PREP_MIS_OUTFORM_SIZE_ERR_MASK 0x00000040L
#define ISP_CORE_PREP_MIS__AIVA_PREP_MIS_OUTFORM_FRAME_START_MASK 0x00000080L
#define ISP_CORE_PREP_MIS__AIVA_PREP_MIS_OUTFORM_FRAME_END_MASK 0x00000100L

// ISP_CORE_PREP_ICR
#define ISP_CORE_PREP_ICR__AIVA_PREP_ICR_INFORM_H_START_MASK 0x00000001L
#define ISP_CORE_PREP_ICR__AIVA_PREP_ICR_INFORM_V_START_MASK 0x00000002L
#define ISP_CORE_PREP_ICR__AIVA_PREP_ICR_INFORM_SIZE_ERR_MASK 0x00000004L
#define ISP_CORE_PREP_ICR__AIVA_PREP_ICR_INFORM_FRAME_START_MASK 0x00000008L
#define ISP_CORE_PREP_ICR__AIVA_PREP_ICR_INFORM_FRAME_END_MASK 0x00000010L
#define ISP_CORE_PREP_ICR__AIVA_PREP_ICR_INFORM_OFF_MASK    0x00000020L
#define ISP_CORE_PREP_ICR__AIVA_PREP_ICR_OUTFORM_SIZE_ERR_MASK 0x00000040L
#define ISP_CORE_PREP_ICR__AIVA_PREP_ICR_OUTFORM_FRAME_START_MASK 0x00000080L
#define ISP_CORE_PREP_ICR__AIVA_PREP_ICR_OUTFORM_FRAME_END_MASK 0x00000100L

// ISP_CORE_PREP_ISR
#define ISP_CORE_PREP_ISR__AIVA_PREP_ISR_INFORM_H_START_MASK 0x00000001L
#define ISP_CORE_PREP_ISR__AIVA_PREP_ISR_INFORM_V_START_MASK 0x00000002L
#define ISP_CORE_PREP_ISR__AIVA_PREP_ISR_INFORM_SIZE_ERR_MASK 0x00000004L
#define ISP_CORE_PREP_ISR__AIVA_PREP_ISR_INFORM_FRAME_START_MASK 0x00000008L
#define ISP_CORE_PREP_ISR__AIVA_PREP_ISR_INFORM_FRAME_END_MASK 0x00000010L
#define ISP_CORE_PREP_ISR__AIVA_PREP_ISR_INFORM_OFF_MASK    0x00000020L
#define ISP_CORE_PREP_ISR__AIVA_PREP_ISR_OUTFORM_SIZE_ERR_MASK 0x00000040L
#define ISP_CORE_PREP_ISR__AIVA_PREP_ISR_OUTFORM_FRAME_START_MASK 0x00000080L
#define ISP_CORE_PREP_ISR__AIVA_PREP_ISR_OUTFORM_FRAME_END_MASK 0x00000100L

// ISP_CORE_PREP_FLAGS_SHD
#define ISP_CORE_PREP_FLAGS_SHD__AIVA_PREP_INFORM_EN_SHD_MASK 0x00000001L
#define ISP_CORE_PREP_FLAGS_SHD__AIVA_PREP_INFORM_FIELD_SHD_MASK 0x00000002L

// ISP_CORE_PREP_ACQ_PROP
#define ISP_CORE_PREP_ACQ_PROP__AIVA_PREP_HSYNC_POL_MASK    0x00000001L
#define ISP_CORE_PREP_ACQ_PROP__AIVA_PREP_VSYNC_POL_MASK    0x00000002L
#define ISP_CORE_PREP_ACQ_PROP__AIVA_PREP_BAYER_PAT_MASK    0x0000000cL
#define ISP_CORE_PREP_ACQ_PROP__AIVA_PREP_FIELD_SELECTION_MASK 0x00000030L
#define ISP_CORE_PREP_ACQ_PROP__AIVA_PREP_FIELD_INV_MASK    0x00000040L
#define ISP_CORE_PREP_ACQ_PROP__AIVA_PREP_INPUT_SELECTION_MASK 0x00000380L
#define ISP_CORE_PREP_ACQ_PROP__DMA_SELECTION_MASK         0x00000400L

// ISP_CORE_PREP_ACQ_H_OFFS
#define ISP_CORE_PREP_ACQ_H_OFFS__AIVA_PREP_ACQ_H_OFFS_MASK 0x00007fffL

// ISP_CORE_PREP_ACQ_V_OFFS
#define ISP_CORE_PREP_ACQ_V_OFFS__AIVA_PREP_ACQ_V_OFFS_MASK 0x00003fffL

// ISP_CORE_PREP_ACQ_H_SIZE
#define ISP_CORE_PREP_ACQ_H_SIZE__AIVA_PREP_ACQ_H_SIZE_MASK 0x00007fffL

// ISP_CORE_PREP_ACQ_V_SIZE
#define ISP_CORE_PREP_ACQ_V_SIZE__AIVA_PREP_ACQ_V_SIZE_MASK 0x00003fffL

// ISP_CORE_PREP_OUT_H_OFFS
#define ISP_CORE_PREP_OUT_H_OFFS__AIVA_PREP_OUT_H_OFFS_MASK 0x00003fffL

// ISP_CORE_PREP_OUT_V_OFFS
#define ISP_CORE_PREP_OUT_V_OFFS__AIVA_PREP_OUT_V_OFFS_MASK 0x00003fffL

// ISP_CORE_PREP_OUT_H_SIZE
#define ISP_CORE_PREP_OUT_H_SIZE__AIVA_PREP_OUT_H_SIZE_MASK 0x00007fffL

// ISP_CORE_PREP_OUT_V_SIZE
#define ISP_CORE_PREP_OUT_V_SIZE__AIVA_PREP_OUT_V_SIZE_MASK 0x00003fffL

// ISP_CORE_PREP_ERR
#define ISP_CORE_PREP_ERR__AIVA_PREP_INFORM_SIZE_ERR_MASK   0x00000001L
#define ISP_CORE_PREP_ERR__AIVA_PREP_OUTFORM_SIZE_ERR_MASK  0x00000002L

// ISP_CORE_PREP_ERR_CLR
#define ISP_CORE_PREP_ERR_CLR__AIVA_PREP_INFORM_SIZE_ERR_CLR_MASK 0x00000001L
#define ISP_CORE_PREP_ERR_CLR__AIVA_PREP_OUTFORM_SIZE_ERR_CLR_MASK 0x00000002L

// ISP_CORE_PREP_BLS_CTRL
#define ISP_CORE_PREP_BLS_CTRL__AIVA_BLS_ENABLE_MASK        0x00000001L
#define ISP_CORE_PREP_BLS_CTRL__AIVA_BLS_MODE_MASK          0x00000002L
#define ISP_CORE_PREP_BLS_CTRL__AIVA_BLS_WINDOW_ENABLE_MASK 0x0000000cL

// ISP_CORE_PREP_BLS_SAMPLES
#define ISP_CORE_PREP_BLS_SAMPLES__AIVA_BLS_SAMPLES_MASK    0x0000001fL

// ISP_CORE_PREP_BLS_H1_START
#define ISP_CORE_PREP_BLS_H1_START__AIVA_BLS_H1_START_MASK  0x00003fffL

// ISP_CORE_PREP_BLS_H1_STOP
#define ISP_CORE_PREP_BLS_H1_STOP__AIVA_BLS_H1_STOP_MASK    0x00003fffL

// ISP_CORE_PREP_BLS_V1_START
#define ISP_CORE_PREP_BLS_V1_START__AIVA_BLS_V1_START_MASK  0x00003fffL

// ISP_CORE_PREP_BLS_V1_STOP
#define ISP_CORE_PREP_BLS_V1_STOP__AIVA_BLS_V1_STOP_MASK    0x00003fffL

// ISP_CORE_PREP_BLS_A_FIXED
#define ISP_CORE_PREP_BLS_A_FIXED__AIVA_BLS_A_FIXED_MASK    0x00001fffL

// ISP_CORE_PREP_BLS_B_FIXED
#define ISP_CORE_PREP_BLS_B_FIXED__AIVA_BLS_B_FIXED_MASK    0x00001fffL

// ISP_CORE_PREP_BLS_C_FIXED
#define ISP_CORE_PREP_BLS_C_FIXED__AIVA_BLS_C_FIXED_MASK    0x00001fffL

// ISP_CORE_PREP_BLS_D_FIXED
#define ISP_CORE_PREP_BLS_D_FIXED__AIVA_BLS_D_FIXED_MASK    0x00001fffL

// ISP_CORE_PREP_BLS_A_MEASURED
#define ISP_CORE_PREP_BLS_A_MEASURED__AIVA_BLS_A_MEASURED_MASK 0x00000fffL

// ISP_CORE_PREP_BLS_B_MEASURED
#define ISP_CORE_PREP_BLS_B_MEASURED__AIVA_BLS_B_MEASURED_MASK 0x00000fffL

// ISP_CORE_PREP_BLS_C_MEASURED
#define ISP_CORE_PREP_BLS_C_MEASURED__AIVA_BLS_C_MEASURED_MASK 0x00000fffL

// ISP_CORE_PREP_BLS_D_MEASURED
#define ISP_CORE_PREP_BLS_D_MEASURED__AIVA_BLS_D_MEASURED_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_CTRL
#define ISP_CORE_PREP_GAMMA_CTRL__AIVA_PREP_GAMMA_EN_MASK   0x00000001L

// ISP_CORE_PREP_GAMMA_DX_LO
#define ISP_CORE_PREP_GAMMA_DX_LO__AIVA_PREP_GAMMA_DX_1_MASK 0x00000007L
#define ISP_CORE_PREP_GAMMA_DX_LO__AIVA_PREP_GAMMA_DX_2_MASK 0x00000070L
#define ISP_CORE_PREP_GAMMA_DX_LO__AIVA_PREP_GAMMA_DX_3_MASK 0x00000700L
#define ISP_CORE_PREP_GAMMA_DX_LO__AIVA_PREP_GAMMA_DX_4_MASK 0x00007000L
#define ISP_CORE_PREP_GAMMA_DX_LO__AIVA_PREP_GAMMA_DX_5_MASK 0x00070000L
#define ISP_CORE_PREP_GAMMA_DX_LO__AIVA_PREP_GAMMA_DX_6_MASK 0x00700000L
#define ISP_CORE_PREP_GAMMA_DX_LO__AIVA_PREP_GAMMA_DX_7_MASK 0x07000000L
#define ISP_CORE_PREP_GAMMA_DX_LO__AIVA_PREP_GAMMA_DX_8_MASK 0x70000000L

// ISP_CORE_PREP_GAMMA_DX_HI
#define ISP_CORE_PREP_GAMMA_DX_HI__AIVA_PREP_GAMMA_DX_9_MASK 0x00000007L
#define ISP_CORE_PREP_GAMMA_DX_HI__AIVA_PREP_GAMMA_DX_10_MASK 0x00000070L
#define ISP_CORE_PREP_GAMMA_DX_HI__AIVA_PREP_GAMMA_DX_11_MASK 0x00000700L
#define ISP_CORE_PREP_GAMMA_DX_HI__AIVA_PREP_GAMMA_DX_12_MASK 0x00007000L
#define ISP_CORE_PREP_GAMMA_DX_HI__AIVA_PREP_GAMMA_DX_13_MASK 0x00070000L
#define ISP_CORE_PREP_GAMMA_DX_HI__AIVA_PREP_GAMMA_DX_14_MASK 0x00700000L
#define ISP_CORE_PREP_GAMMA_DX_HI__AIVA_PREP_GAMMA_DX_15_MASK 0x07000000L
#define ISP_CORE_PREP_GAMMA_DX_HI__AIVA_PREP_GAMMA_DX_16_MASK 0x70000000L

// ISP_CORE_PREP_GAMMA_R_Y_0
#define ISP_CORE_PREP_GAMMA_R_Y_0__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_1
#define ISP_CORE_PREP_GAMMA_R_Y_1__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_2
#define ISP_CORE_PREP_GAMMA_R_Y_2__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_3
#define ISP_CORE_PREP_GAMMA_R_Y_3__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_4
#define ISP_CORE_PREP_GAMMA_R_Y_4__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_5
#define ISP_CORE_PREP_GAMMA_R_Y_5__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_6
#define ISP_CORE_PREP_GAMMA_R_Y_6__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_7
#define ISP_CORE_PREP_GAMMA_R_Y_7__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_8
#define ISP_CORE_PREP_GAMMA_R_Y_8__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_9
#define ISP_CORE_PREP_GAMMA_R_Y_9__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_10
#define ISP_CORE_PREP_GAMMA_R_Y_10__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_11
#define ISP_CORE_PREP_GAMMA_R_Y_11__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_12
#define ISP_CORE_PREP_GAMMA_R_Y_12__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_13
#define ISP_CORE_PREP_GAMMA_R_Y_13__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_14
#define ISP_CORE_PREP_GAMMA_R_Y_14__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_15
#define ISP_CORE_PREP_GAMMA_R_Y_15__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_R_Y_16
#define ISP_CORE_PREP_GAMMA_R_Y_16__AIVA_PREP_GAMMA_R_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_0
#define ISP_CORE_PREP_GAMMA_G_Y_0__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_1
#define ISP_CORE_PREP_GAMMA_G_Y_1__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_2
#define ISP_CORE_PREP_GAMMA_G_Y_2__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_3
#define ISP_CORE_PREP_GAMMA_G_Y_3__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_4
#define ISP_CORE_PREP_GAMMA_G_Y_4__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_5
#define ISP_CORE_PREP_GAMMA_G_Y_5__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_6
#define ISP_CORE_PREP_GAMMA_G_Y_6__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_7
#define ISP_CORE_PREP_GAMMA_G_Y_7__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_8
#define ISP_CORE_PREP_GAMMA_G_Y_8__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_9
#define ISP_CORE_PREP_GAMMA_G_Y_9__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_10
#define ISP_CORE_PREP_GAMMA_G_Y_10__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_11
#define ISP_CORE_PREP_GAMMA_G_Y_11__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_12
#define ISP_CORE_PREP_GAMMA_G_Y_12__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_13
#define ISP_CORE_PREP_GAMMA_G_Y_13__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_14
#define ISP_CORE_PREP_GAMMA_G_Y_14__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_15
#define ISP_CORE_PREP_GAMMA_G_Y_15__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_G_Y_16
#define ISP_CORE_PREP_GAMMA_G_Y_16__AIVA_PREP_GAMMA_G_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_0
#define ISP_CORE_PREP_GAMMA_B_Y_0__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_1
#define ISP_CORE_PREP_GAMMA_B_Y_1__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_2
#define ISP_CORE_PREP_GAMMA_B_Y_2__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_3
#define ISP_CORE_PREP_GAMMA_B_Y_3__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_4
#define ISP_CORE_PREP_GAMMA_B_Y_4__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_5
#define ISP_CORE_PREP_GAMMA_B_Y_5__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_6
#define ISP_CORE_PREP_GAMMA_B_Y_6__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_7
#define ISP_CORE_PREP_GAMMA_B_Y_7__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_8
#define ISP_CORE_PREP_GAMMA_B_Y_8__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_9
#define ISP_CORE_PREP_GAMMA_B_Y_9__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_10
#define ISP_CORE_PREP_GAMMA_B_Y_10__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_11
#define ISP_CORE_PREP_GAMMA_B_Y_11__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_12
#define ISP_CORE_PREP_GAMMA_B_Y_12__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_13
#define ISP_CORE_PREP_GAMMA_B_Y_13__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_14
#define ISP_CORE_PREP_GAMMA_B_Y_14__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_15
#define ISP_CORE_PREP_GAMMA_B_Y_15__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_GAMMA_B_Y_16
#define ISP_CORE_PREP_GAMMA_B_Y_16__AIVA_PREP_GAMMA_B_Y_MASK 0x00000fffL

// ISP_CORE_PREP_LSC_CTRL
#define ISP_CORE_PREP_LSC_CTRL__AIVA_LSC_EN_MASK            0x00000001L

// ISP_CORE_PREP_LSC_R_TABLE_ADDR
#define ISP_CORE_PREP_LSC_R_TABLE_ADDR__AIVA_LSC_R_RAM_ADDR_MASK 0x000001ffL

// ISP_CORE_PREP_LSC_GR_TABLE_ADDR
#define ISP_CORE_PREP_LSC_GR_TABLE_ADDR__AIVA_LSC_GR_RAM_ADDR_MASK 0x000001ffL

// ISP_CORE_PREP_LSC_B_TABLE_ADDR
#define ISP_CORE_PREP_LSC_B_TABLE_ADDR__AIVA_LSC_B_RAM_ADDR_MASK 0x000001ffL

// ISP_CORE_PREP_LSC_GB_TABLE_ADDR
#define ISP_CORE_PREP_LSC_GB_TABLE_ADDR__AIVA_LSC_GB_RAM_ADDR_MASK 0x000001ffL

// ISP_CORE_PREP_LSC_R_TABLE_DATA
#define ISP_CORE_PREP_LSC_R_TABLE_DATA__AIVA_LSC_R_SAMPLE_0_MASK 0x00000fffL
#define ISP_CORE_PREP_LSC_R_TABLE_DATA__AIVA_LSC_R_SAMPLE_1_MASK 0x00fff000L

// ISP_CORE_PREP_LSC_GR_TABLE_DATA
#define ISP_CORE_PREP_LSC_GR_TABLE_DATA__AIVA_LSC_GR_SAMPLE_0_MASK 0x00000fffL
#define ISP_CORE_PREP_LSC_GR_TABLE_DATA__AIVA_LSC_GR_SAMPLE_1_MASK 0x00fff000L

// ISP_CORE_PREP_LSC_B_TABLE_DATA
#define ISP_CORE_PREP_LSC_B_TABLE_DATA__AIVA_LSC_B_SAMPLE_0_MASK 0x00000fffL
#define ISP_CORE_PREP_LSC_B_TABLE_DATA__AIVA_LSC_B_SAMPLE_1_MASK 0x00fff000L

// ISP_CORE_PREP_LSC_GB_TABLE_DATA
#define ISP_CORE_PREP_LSC_GB_TABLE_DATA__AIVA_LSC_GB_SAMPLE_0_MASK 0x00000fffL
#define ISP_CORE_PREP_LSC_GB_TABLE_DATA__AIVA_LSC_GB_SAMPLE_1_MASK 0x00fff000L

// ISP_CORE_PREP_LSC_XGRAD_01
#define ISP_CORE_PREP_LSC_XGRAD_01__AIVA_LSC_XGRAD_0_MASK   0x00000fffL
#define ISP_CORE_PREP_LSC_XGRAD_01__AIVA_LSC_XGRAD_1_MASK   0x0fff0000L

// ISP_CORE_PREP_LSC_XGRAD_23
#define ISP_CORE_PREP_LSC_XGRAD_23__AIVA_LSC_XGRAD_2_MASK   0x00000fffL
#define ISP_CORE_PREP_LSC_XGRAD_23__AIVA_LSC_XGRAD_3_MASK   0x0fff0000L

// ISP_CORE_PREP_LSC_XGRAD_45
#define ISP_CORE_PREP_LSC_XGRAD_45__AIVA_LSC_XGRAD_4_MASK   0x00000fffL
#define ISP_CORE_PREP_LSC_XGRAD_45__AIVA_LSC_XGRAD_5_MASK   0x0fff0000L

// ISP_CORE_PREP_LSC_XGRAD_67
#define ISP_CORE_PREP_LSC_XGRAD_67__AIVA_LSC_XGRAD_6_MASK   0x00000fffL
#define ISP_CORE_PREP_LSC_XGRAD_67__AIVA_LSC_XGRAD_7_MASK   0x0fff0000L

// ISP_CORE_PREP_LSC_YGRAD_01
#define ISP_CORE_PREP_LSC_YGRAD_01__AIVA_LSC_YGRAD_0_MASK   0x00000fffL
#define ISP_CORE_PREP_LSC_YGRAD_01__AIVA_LSC_YGRAD_1_MASK   0x0fff0000L

// ISP_CORE_PREP_LSC_YGRAD_23
#define ISP_CORE_PREP_LSC_YGRAD_23__AIVA_LSC_YGRAD_2_MASK   0x00000fffL
#define ISP_CORE_PREP_LSC_YGRAD_23__AIVA_LSC_YGRAD_3_MASK   0x0fff0000L

// ISP_CORE_PREP_LSC_YGRAD_45
#define ISP_CORE_PREP_LSC_YGRAD_45__AIVA_LSC_YGRAD_4_MASK   0x00000fffL
#define ISP_CORE_PREP_LSC_YGRAD_45__AIVA_LSC_YGRAD_5_MASK   0x0fff0000L

// ISP_CORE_PREP_LSC_YGRAD_67
#define ISP_CORE_PREP_LSC_YGRAD_67__AIVA_LSC_YGRAD_6_MASK   0x00000fffL
#define ISP_CORE_PREP_LSC_YGRAD_67__AIVA_LSC_YGRAD_7_MASK   0x0fff0000L

// ISP_CORE_PREP_LSC_XSIZE_01
#define ISP_CORE_PREP_LSC_XSIZE_01__AIVA_LSC_X_SECT_SIZE_0_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_XSIZE_01__AIVA_LSC_X_SECT_SIZE_1_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_XSIZE_23
#define ISP_CORE_PREP_LSC_XSIZE_23__AIVA_LSC_X_SECT_SIZE_2_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_XSIZE_23__AIVA_LSC_X_SECT_SIZE_3_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_XSIZE_45
#define ISP_CORE_PREP_LSC_XSIZE_45__AIVA_LSC_X_SECT_SIZE_4_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_XSIZE_45__AIVA_LSC_X_SECT_SIZE_5_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_XSIZE_67
#define ISP_CORE_PREP_LSC_XSIZE_67__AIVA_LSC_X_SECT_SIZE_6_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_XSIZE_67__AIVA_LSC_X_SECT_SIZE_7_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_XSIZE_89
#define ISP_CORE_PREP_LSC_XSIZE_89__AIVA_LSC_X_SECT_SIZE_8_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_XSIZE_89__AIVA_LSC_X_SECT_SIZE_9_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_XSIZE_AB
#define ISP_CORE_PREP_LSC_XSIZE_AB__AIVA_LSC_X_SECT_SIZE_10_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_XSIZE_AB__AIVA_LSC_X_SECT_SIZE_11_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_XSIZE_CD
#define ISP_CORE_PREP_LSC_XSIZE_CD__AIVA_LSC_X_SECT_SIZE_12_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_XSIZE_CD__AIVA_LSC_X_SECT_SIZE_13_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_XSIZE_EF
#define ISP_CORE_PREP_LSC_XSIZE_EF__AIVA_LSC_X_SECT_SIZE_14_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_XSIZE_EF__AIVA_LSC_X_SECT_SIZE_15_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_YSIZE_01
#define ISP_CORE_PREP_LSC_YSIZE_01__AIVA_LSC_Y_SECT_SIZE_0_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_YSIZE_01__AIVA_LSC_Y_SECT_SIZE_1_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_YSIZE_23
#define ISP_CORE_PREP_LSC_YSIZE_23__AIVA_LSC_Y_SECT_SIZE_2_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_YSIZE_23__AIVA_LSC_Y_SECT_SIZE_3_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_YSIZE_45
#define ISP_CORE_PREP_LSC_YSIZE_45__AIVA_LSC_Y_SECT_SIZE_4_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_YSIZE_45__AIVA_LSC_Y_SECT_SIZE_5_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_YSIZE_67
#define ISP_CORE_PREP_LSC_YSIZE_67__AIVA_LSC_Y_SECT_SIZE_6_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_YSIZE_67__AIVA_LSC_Y_SECT_SIZE_7_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_YSIZE_89
#define ISP_CORE_PREP_LSC_YSIZE_89__AIVA_LSC_Y_SECT_SIZE_8_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_YSIZE_89__AIVA_LSC_Y_SECT_SIZE_9_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_YSIZE_AB
#define ISP_CORE_PREP_LSC_YSIZE_AB__AIVA_LSC_Y_SECT_SIZE_10_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_YSIZE_AB__AIVA_LSC_Y_SECT_SIZE_11_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_YSIZE_CD
#define ISP_CORE_PREP_LSC_YSIZE_CD__AIVA_LSC_Y_SECT_SIZE_12_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_YSIZE_CD__AIVA_LSC_Y_SECT_SIZE_13_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_YSIZE_EF
#define ISP_CORE_PREP_LSC_YSIZE_EF__AIVA_LSC_Y_SECT_SIZE_14_MASK 0x0000ffffL
#define ISP_CORE_PREP_LSC_YSIZE_EF__AIVA_LSC_Y_SECT_SIZE_15_MASK 0xffff0000L

// ISP_CORE_PREP_LSC_TL_OFFSET
#define ISP_CORE_PREP_LSC_TL_OFFSET__AIVA_LSC_H_OFFSET_TL_MASK 0x00003fffL
#define ISP_CORE_PREP_LSC_TL_OFFSET__AIVA_LSC_V_OFFSET_TL_MASK 0x3fff0000L

// ISP_CORE_PREP_LSC_BR_OFFSET
#define ISP_CORE_PREP_LSC_BR_OFFSET__AIVA_LSC_H_OFFSET_BR_MASK 0x00003fffL
#define ISP_CORE_PREP_LSC_BR_OFFSET__AIVA_LSC_V_OFFSET_BR_MASK 0x3fff0000L

// ISP_CORE_PREP_LSC_TABLE_SEL
#define ISP_CORE_PREP_LSC_TABLE_SEL__AIVA_LSC_TABLE_SEL_MASK 0x00000001L

// ISP_CORE_PREP_LSC_STATUS
#define ISP_CORE_PREP_LSC_STATUS__AIVA_LSC_EN_STATUS_MASK   0x00000001L
#define ISP_CORE_PREP_LSC_STATUS__AIVA_LSC_ACTIVE_TABLE_MASK 0x00000002L

// ISP_CORE_MI_MP_CTRL
#define ISP_CORE_MI_MP_CTRL__AIVA_MI_PATH_ENABLE_MASK       0x00000007L
#define ISP_CORE_MI_MP_CTRL__AIVA_MI_MIPI_SEL_MASK          0x00000008L
#define ISP_CORE_MI_MP_CTRL__AIVA_MI_ISP_AUTO_UPD_MASK      0x00000020L
#define ISP_CORE_MI_MP_CTRL__AIVA_MI_BYTE_SWAP_MASK         0x00000080L
#define ISP_CORE_MI_MP_CTRL__AIVA_MI_UV_SWAP_MASK           0x00002000L
#define ISP_CORE_MI_MP_CTRL__AIVA_MI_YUV_FORMAT_MASK        0x00004000L
#define ISP_CORE_MI_MP_CTRL__AIVA_MI_BURST_LEN_LUM_MASK     0x00030000L
#define ISP_CORE_MI_MP_CTRL__AIVA_MI_BURST_LEN_CHROM_MASK   0x000c0000L
#define ISP_CORE_MI_MP_CTRL__AIVA_MI_INIT_BASE_EN_MASK      0x00100000L
#define ISP_CORE_MI_MP_CTRL__AIVA_MI_ISP_WRITE_FORMAT_MASK  0x00c00000L

// ISP_CORE_MI_MP_CTRL2
#define ISP_CORE_MI_MP_CTRL2__AIVA_MI_AUTO_UPD_MCH0_MASK    0x00000001L
#define ISP_CORE_MI_MP_CTRL2__AIVA_MI_AUTO_UPD_MCH1_MASK    0x00000002L
#define ISP_CORE_MI_MP_CTRL2__AIVA_MI_AUTO_UPD_MCH2_MASK    0x00000004L
#define ISP_CORE_MI_MP_CTRL2__AIVA_MI_MODE_8BIT_MCH0_MASK   0x00000010L
#define ISP_CORE_MI_MP_CTRL2__AIVA_MI_MODE_8BIT_MCH1_MASK   0x00000020L
#define ISP_CORE_MI_MP_CTRL2__AIVA_MI_MODE_8BIT_MCH2_MASK   0x00000040L
#define ISP_CORE_MI_MP_CTRL2__AIVA_MI_BURST_LEN_MCH0_MASK   0x00000300L
#define ISP_CORE_MI_MP_CTRL2__AIVA_MI_BURST_LEN_MCH1_MASK   0x00000c00L
#define ISP_CORE_MI_MP_CTRL2__AIVA_MI_BURST_LEN_MCH2_MASK   0x00003000L
#define ISP_CORE_MI_MP_CTRL2__AIVA_MI_INIT_BASE_EN_MCH0_MASK 0x00010000L
#define ISP_CORE_MI_MP_CTRL2__AIVA_MI_INIT_BASE_EN_MCH1_MASK 0x00020000L
#define ISP_CORE_MI_MP_CTRL2__AIVA_MI_INIT_BASE_EN_MCH2_MASK 0x00040000L

// ISP_CORE_MI_MP_INIT
#define ISP_CORE_MI_MP_INIT__AIVA_MI_CFG_UPD_MASK           0x00000010L

// ISP_CORE_MI_MP_INIT2
#define ISP_CORE_MI_MP_INIT2__AIVA_MI_CFG_UPD_MCH0_MASK     0x00000001L
#define ISP_CORE_MI_MP_INIT2__AIVA_MI_CFG_UPD_MCH1_MASK     0x00000002L
#define ISP_CORE_MI_MP_INIT2__AIVA_MI_CFG_UPD_MCH2_MASK     0x00000004L

// ISP_CORE_MI_MP_Y_BASE_AD_INIT
#define ISP_CORE_MI_MP_Y_BASE_AD_INIT__AIVA_MI_Y_BASE_AD_INIT_MASK 0xffffffe0L

// ISP_CORE_MI_MP_Y_BASE_AD_H_INIT
#define ISP_CORE_MI_MP_Y_BASE_AD_H_INIT__AIVA_MI_Y_BASE_AD_H_INIT_MASK 0xffffffffL

// ISP_CORE_MI_MP_Y_SIZE_INIT
#define ISP_CORE_MI_MP_Y_SIZE_INIT__AIVA_MI_Y_SIZE_INIT_MASK 0x1fffffe0L

// ISP_CORE_MI_MP_Y_IRQ_OFFS_INIT
#define ISP_CORE_MI_MP_Y_IRQ_OFFS_INIT__AIVA_MI_Y_IRQ_OFFS_INIT_MASK 0x1fffffe0L

// ISP_CORE_MI_MP_Y_LLENGTH_INIT
#define ISP_CORE_MI_MP_Y_LLENGTH_INIT__AIVA_MI_Y_LLENGTH_INIT_MASK 0x00007fffL

// ISP_CORE_MI_MP_CB_BASE_AD_INIT
#define ISP_CORE_MI_MP_CB_BASE_AD_INIT__AIVA_MI_CB_BASE_AD_INIT_MASK 0xffffffe0L

// ISP_CORE_MI_MP_CB_BASE_AD_H_INIT
#define ISP_CORE_MI_MP_CB_BASE_AD_H_INIT__AIVA_MI_CB_BASE_AD_H_INIT_MASK 0xffffffffL

// ISP_CORE_MI_MP_CB_SIZE_INIT
#define ISP_CORE_MI_MP_CB_SIZE_INIT__AIVA_MI_CB_SIZE_INIT_MASK 0x0fffffe0L

// ISP_CORE_MI_MP_CB_IRQ_OFFS_INIT
#define ISP_CORE_MI_MP_CB_IRQ_OFFS_INIT__AIVA_MI_CB_IRQ_OFFS_INIT_MASK 0x0fffffe0L

// ISP_CORE_MI_MP_CB_LLENGTH_INIT
#define ISP_CORE_MI_MP_CB_LLENGTH_INIT__AIVA_MI_CB_LLENGTH_INIT_MASK 0x00007fffL

// ISP_CORE_MI_MP_CR_BASE_AD_INIT
#define ISP_CORE_MI_MP_CR_BASE_AD_INIT__AIVA_MI_CR_BASE_AD_INIT_MASK 0xffffffe0L

// ISP_CORE_MI_MP_CR_BASE_AD_H_INIT
#define ISP_CORE_MI_MP_CR_BASE_AD_H_INIT__AIVA_MI_CR_BASE_AD_H_INIT_MASK 0xffffffffL

// ISP_CORE_MI_MP_CR_SIZE_INIT
#define ISP_CORE_MI_MP_CR_SIZE_INIT__AIVA_MI_CR_SIZE_INIT_MASK 0x0fffffe0L

// ISP_CORE_MI_MP_CR_IRQ_OFFS_INIT
#define ISP_CORE_MI_MP_CR_IRQ_OFFS_INIT__AIVA_MI_CR_IRQ_OFFS_INIT_MASK 0x0fffffe0L

// ISP_CORE_MI_MP_CR_LLENGTH_INIT
#define ISP_CORE_MI_MP_CR_LLENGTH_INIT__AIVA_MI_CR_LLENGTH_INIT_MASK 0x00007fffL

// ISP_CORE_MI_MP_CTRL_SHD
#define ISP_CORE_MI_MP_CTRL_SHD__AIVA_MI_PATH_ENABLE_IN_MASK 0x0000007fL
#define ISP_CORE_MI_MP_CTRL_SHD__AIVA_MI_PATH_ENABLE_OUT_MASK 0x007f0000L

// ISP_CORE_MI_MP_Y_BASE_AD_SHD
#define ISP_CORE_MI_MP_Y_BASE_AD_SHD__AIVA_MI_Y_BASE_AD_MASK 0xffffffe0L

// ISP_CORE_MI_MP_Y_BASE_AD_H_SHD
#define ISP_CORE_MI_MP_Y_BASE_AD_H_SHD__AIVA_MI_Y_BASE_AD_H_SHD_MASK 0xffffffffL

// ISP_CORE_MI_MP_Y_SIZE_SHD
#define ISP_CORE_MI_MP_Y_SIZE_SHD__AIVA_MI_Y_SIZE_MASK      0x1fffffe0L

// ISP_CORE_MI_MP_Y_IRQ_OFFS_SHD
#define ISP_CORE_MI_MP_Y_IRQ_OFFS_SHD__AIVA_MI_Y_IRQ_OFFS_MASK 0x1fffffe0L

// ISP_CORE_MI_MP_Y_LLENGTH_SHD
#define ISP_CORE_MI_MP_Y_LLENGTH_SHD__AIVA_MI_Y_LLENGTH_SHD_MASK 0x00007fffL

// ISP_CORE_MI_MP_CB_BASE_AD_SHD
#define ISP_CORE_MI_MP_CB_BASE_AD_SHD__AIVA_MI_CB_BASE_AD_MASK 0xffffffe0L

// ISP_CORE_MI_MP_CB_BASE_AD_H_SHD
#define ISP_CORE_MI_MP_CB_BASE_AD_H_SHD__AIVA_MI_CB_BASE_AD_H_SHD_MASK 0xffffffffL

// ISP_CORE_MI_MP_CB_SIZE_SHD
#define ISP_CORE_MI_MP_CB_SIZE_SHD__AIVA_MI_CB_SIZE_MASK    0x1fffffe0L

// ISP_CORE_MI_MP_CB_IRQ_OFFS_SHD
#define ISP_CORE_MI_MP_CB_IRQ_OFFS_SHD__AIVA_MI_CB_IRQ_OFFS_MASK 0x0fffffe0L

// ISP_CORE_MI_MP_CB_LLENGTH_SHD
#define ISP_CORE_MI_MP_CB_LLENGTH_SHD__AIVA_MI_CB_LLENGTH_SHD_MASK 0x00007fffL

// ISP_CORE_MI_MP_CR_BASE_AD_SHD
#define ISP_CORE_MI_MP_CR_BASE_AD_SHD__AIVA_MI_CR_BASE_AD_MASK 0xffffffe0L

// ISP_CORE_MI_MP_CR_BASE_AD_H_SHD
#define ISP_CORE_MI_MP_CR_BASE_AD_H_SHD__AIVA_MI_CR_BASE_AD_H_SHD_MASK 0xffffffffL

// ISP_CORE_MI_MP_CR_SIZE_SHD
#define ISP_CORE_MI_MP_CR_SIZE_SHD__AIVA_MI_CR_SIZE_MASK    0x1fffffe0L

// ISP_CORE_MI_MP_CR_IRQ_OFFS_SHD
#define ISP_CORE_MI_MP_CR_IRQ_OFFS_SHD__AIVA_MI_CR_IRQ_OFFS_MASK 0x0fffffe0L

// ISP_CORE_MI_MP_CR_LLENGTH_SHD
#define ISP_CORE_MI_MP_CR_LLENGTH_SHD__AIVA_MI_CR_LLENGTH_SHD_MASK 0x00007fffL

// ISP_CORE_MI_MP_IMSC
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_ISP_FRAME_END_MASK     0x00000001L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_FILL_CR_MASK           0x00000002L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_FILL_CB_MASK           0x00000004L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_FILL_Y_MASK            0x00000008L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_WRAP_Y_MASK            0x00000010L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_WRAP_CB_MASK           0x00000020L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_WRAP_CR_MASK           0x00000040L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_MCH0_FRAME_END_MASK    0x00000080L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_MCH1_FRAME_END_MASK    0x00000100L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_MCH2_FRAME_END_MASK    0x00000200L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_MCH0_LEAK_MASK         0x00000400L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_MCH1_LEAK_MASK         0x00000800L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_MCH2_LEAK_MASK         0x00001000L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_ISP_LEAK_MASK          0x00002000L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_AXI_BUS_CLEAN_MASK     0x00004000L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_MAF_MASK               0x00008000L
#define ISP_CORE_MI_MP_IMSC__AIVA_MI_AXI_TMOUT_MASK         0x00010000L

// ISP_CORE_MI_MP_RIS
#define ISP_CORE_MI_MP_RIS__AIVA_MI_ISP_FRAME_END_MASK      0x00000001L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_FILL_CR_MASK            0x00000002L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_FILL_CB_MASK            0x00000004L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_FILL_Y_MASK             0x00000008L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_WRAP_Y_MASK             0x00000010L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_WRAP_CB_MASK            0x00000020L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_WRAP_CR_MASK            0x00000040L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_MCH0_FRAME_END_MASK     0x00000080L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_MCH1_FRAME_END_MASK     0x00000100L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_MCH2_FRAME_END_MASK     0x00000200L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_MCH0_LEAK_MASK          0x00000400L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_MCH1_LEAK_MASK          0x00000800L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_MCH2_LEAK_MASK          0x00001000L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_ISP_LEAK_MASK           0x00002000L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00004000L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_MAF_MASK                0x00008000L
#define ISP_CORE_MI_MP_RIS__AIVA_MI_AXI_TMOUT_MASK          0x00010000L

// ISP_CORE_MI_MP_MIS
#define ISP_CORE_MI_MP_MIS__AIVA_MI_ISP_FRAME_END_MASK      0x00000001L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_FILL_CR_MASK            0x00000002L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_FILL_CB_MASK            0x00000004L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_FILL_Y_MASK             0x00000008L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_WRAP_Y_MASK             0x00000010L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_WRAP_CB_MASK            0x00000020L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_WRAP_CR_MASK            0x00000040L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_MCH0_FRAME_END_MASK     0x00000080L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_MCH1_FRAME_END_MASK     0x00000100L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_MCH2_FRAME_END_MASK     0x00000200L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_MCH0_LEAK_MASK          0x00000400L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_MCH1_LEAK_MASK          0x00000800L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_MCH2_LEAK_MASK          0x00001000L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_ISP_LEAK_MASK           0x00002000L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00004000L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_MAF_MASK                0x00008000L
#define ISP_CORE_MI_MP_MIS__AIVA_MI_AXI_TMOUT_MASK          0x00010000L

// ISP_CORE_MI_MP_ICR
#define ISP_CORE_MI_MP_ICR__AIVA_MI_ISP_FRAME_END_MASK      0x00000001L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_FILL_CR_MASK            0x00000002L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_FILL_CB_MASK            0x00000004L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_FILL_Y_MASK             0x00000008L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_WRAP_Y_MASK             0x00000010L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_WRAP_CB_MASK            0x00000020L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_WRAP_CR_MASK            0x00000040L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_MCH0_FRAME_END_MASK     0x00000080L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_MCH1_FRAME_END_MASK     0x00000100L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_MCH2_FRAME_END_MASK     0x00000200L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_MCH0_LEAK_MASK          0x00000400L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_MCH1_LEAK_MASK          0x00000800L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_MCH2_LEAK_MASK          0x00001000L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_ISP_LEAK_MASK           0x00002000L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00004000L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_MAF_MASK                0x00008000L
#define ISP_CORE_MI_MP_ICR__AIVA_MI_AXI_TMOUT_MASK          0x00010000L

// ISP_CORE_MI_MP_ISR
#define ISP_CORE_MI_MP_ISR__AIVA_MI_ISP_FRAME_END_MASK      0x00000001L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_FILL_CR_MASK            0x00000002L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_FILL_CB_MASK            0x00000004L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_FILL_Y_MASK             0x00000008L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_WRAP_Y_MASK             0x00000010L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_WRAP_CB_MASK            0x00000020L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_WRAP_CR_MASK            0x00000040L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_MCH0_FRAME_END_MASK     0x00000080L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_MCH1_FRAME_END_MASK     0x00000100L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_MCH2_FRAME_END_MASK     0x00000200L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_MCH0_LEAK_MASK          0x00000400L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_MCH1_LEAK_MASK          0x00000800L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_MCH2_LEAK_MASK          0x00001000L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_ISP_LEAK_MASK           0x00002000L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00004000L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_MAF_MASK                0x00008000L
#define ISP_CORE_MI_MP_ISR__AIVA_MI_AXI_TMOUT_MASK          0x00010000L

// ISP_CORE_MI_MP_STATUS
#define ISP_CORE_MI_MP_STATUS__AIVA_MI_Y_FIFO_FULL_MASK     0x00000001L
#define ISP_CORE_MI_MP_STATUS__AIVA_MI_CB_FIFO_FULL_MASK    0x00000002L
#define ISP_CORE_MI_MP_STATUS__AIVA_MI_CR_FIFO_FULL_MASK    0x00000004L

// ISP_CORE_MI_MP_STATUS_CLR
#define ISP_CORE_MI_MP_STATUS_CLR__AIVA_MI_Y_FIFO_FULL_MASK 0x00000001L
#define ISP_CORE_MI_MP_STATUS_CLR__AIVA_MI_CB_FIFO_FULL_MASK 0x00000002L
#define ISP_CORE_MI_MP_STATUS_CLR__AIVA_MI_CR_FIFO_FULL_MASK 0x00000004L

// ISP_CORE_MI_MP_RAW_BYTE_CNT
#define ISP_CORE_MI_MP_RAW_BYTE_CNT__AIVA_MI_RAW_BYTE_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_MP_DP_PIXEL_CNT
#define ISP_CORE_MI_MP_DP_PIXEL_CNT__AIVA_MI_DP_PIXEL_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_MP_MCH0_BYTE_CNT
#define ISP_CORE_MI_MP_MCH0_BYTE_CNT__AIVA_MI_MCH0_BYTE_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_MP_MCH1_BYTE_CNT
#define ISP_CORE_MI_MP_MCH1_BYTE_CNT__AIVA_MI_MCH1_BYTE_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_MP_MCH2_BYTE_CNT
#define ISP_CORE_MI_MP_MCH2_BYTE_CNT__AIVA_MI_MCH2_BYTE_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_MP_PSTATE_CTRL_Y
#define ISP_CORE_MI_MP_PSTATE_CTRL_Y__AIVA_MI_PSTATE_TH_Y_MASK 0x0000ffffL
#define ISP_CORE_MI_MP_PSTATE_CTRL_Y__AIVA_MI_PSTATE_EN_Y_MASK 0x00010000L

// ISP_CORE_MI_MP_PSTATE_CTRL_CB
#define ISP_CORE_MI_MP_PSTATE_CTRL_CB__AIVA_MI_PSTATE_TH_CB_MASK 0x0000ffffL
#define ISP_CORE_MI_MP_PSTATE_CTRL_CB__AIVA_MI_PSTATE_EN_CB_MASK 0x00010000L

// ISP_CORE_MI_MP_PSTATE_CTRL_CR
#define ISP_CORE_MI_MP_PSTATE_CTRL_CR__AIVA_MI_PSTATE_TH_CR_MASK 0x0000ffffL
#define ISP_CORE_MI_MP_PSTATE_CTRL_CR__AIVA_MI_PSTATE_EN_CR_MASK 0x00010000L

// ISP_CORE_MI_MP_PSTATE_ALLOW_STAT
#define ISP_CORE_MI_MP_PSTATE_ALLOW_STAT__AIVA_MI_PSTATE_ALLOW_MASK 0x00000001L

// ISP_CORE_MI_MP_CID_ENABLE
#define ISP_CORE_MI_MP_CID_ENABLE__AIVA_MI_CID_ENABLE_MASK  0x00000001L
#define ISP_CORE_MI_MP_CID_ENABLE__AIVA_MI_CID_UPDATE_MASK  0x00000002L
#define ISP_CORE_MI_MP_CID_ENABLE__AIVA_MI_CID_NUM_MASK     0x000001f0L
#define ISP_CORE_MI_MP_CID_ENABLE__AIVA_MI_CID_ENABLE_SHD_MASK 0x00010000L
#define ISP_CORE_MI_MP_CID_ENABLE__AIVA_MI_CID_NUM_SHD_MASK 0x01f00000L

// ISP_CORE_MI_MP_LEAK_ENABLE
#define ISP_CORE_MI_MP_LEAK_ENABLE__AIVA_MI_LEAK_ENABLE_MASK 0x00000001L

// ISP_CORE_MI_MP_LEAK_TH_Y
#define ISP_CORE_MI_MP_LEAK_TH_Y__AIVA_MI_LEAK_TH_Y_MASK    0x0000ffffL

// ISP_CORE_MI_MP_LEAK_TH_CB
#define ISP_CORE_MI_MP_LEAK_TH_CB__AIVA_MI_LEAK_TH_CB_MASK  0x0000ffffL

// ISP_CORE_MI_MP_LEAK_TH_CR
#define ISP_CORE_MI_MP_LEAK_TH_CR__AIVA_MI_LEAK_TH_CR_MASK  0x0000ffffL

// ISP_CORE_MI_MP_TIMER_EN
#define ISP_CORE_MI_MP_TIMER_EN__AIVA_MI_TIMER_EN_MASK      0x00000001L

// ISP_CORE_MI_MP_TIMER_TH
#define ISP_CORE_MI_MP_TIMER_TH__AIVA_MI_TIMER_TH_MASK      0xffffffffL

// ISP_CORE_MI_MP_CUR_LEAK_STATUS
#define ISP_CORE_MI_MP_CUR_LEAK_STATUS__AIVA_MI_CUR_MCH0_LEAK_STATUS_MASK 0x00000001L
#define ISP_CORE_MI_MP_CUR_LEAK_STATUS__AIVA_MI_CUR_MCH1_LEAK_STATUS_MASK 0x00000002L
#define ISP_CORE_MI_MP_CUR_LEAK_STATUS__AIVA_MI_CUR_MCH2_LEAK_STATUS_MASK 0x00000004L
#define ISP_CORE_MI_MP_CUR_LEAK_STATUS__AIVA_MI_CUR_ISP_LEAK_STATUS_MASK 0x00000008L

// ISP_CORE_MI_MP_SRAM_FILL_LEVEL_Y
#define ISP_CORE_MI_MP_SRAM_FILL_LEVEL_Y__AIVA_MI_SRAM_FILL_LEVEL_Y_MASK 0x0000ffffL

// ISP_CORE_MI_MP_SRAM_FILL_LEVEL_CB
#define ISP_CORE_MI_MP_SRAM_FILL_LEVEL_CB__AIVA_MI_SRAM_FILL_LEVEL_CB_MASK 0x0000ffffL

// ISP_CORE_MI_MP_SRAM_FILL_LEVEL_CR
#define ISP_CORE_MI_MP_SRAM_FILL_LEVEL_CR__AIVA_MI_SRAM_FILL_LEVEL_CR_MASK 0x0000ffffL

// ISP_CORE_MI_MP_FIFO_OVERFLOW
#define ISP_CORE_MI_MP_FIFO_OVERFLOW__AIVA_MI_FIFO_OVERFLOW_Y_MASK 0x00000001L
#define ISP_CORE_MI_MP_FIFO_OVERFLOW__AIVA_MI_FIFO_OVERFLOW_CB_MASK 0x00000002L
#define ISP_CORE_MI_MP_FIFO_OVERFLOW__AIVA_MI_FIFO_OVERFLOW_CR_MASK 0x00000004L

// ISP_CORE_MI_MP_MAFD
#define ISP_CORE_MI_MP_MAFD__AIVA_MI_MAF_CLEAR_MASK         0x00000001L
#define ISP_CORE_MI_MP_MAFD__AIVA_MI_MAF_NACK_MASK          0x00000030L
#define ISP_CORE_MI_MP_MAFD__AIVA_MI_MAF_ID_MASK            0x00ffff00L

// ISP_CORE_MI_MP_SPH_TEST
#define ISP_CORE_MI_MP_SPH_TEST__AIVA_MI_SPH_TOGGLE_MASK    0x00000001L
#define ISP_CORE_MI_MP_SPH_TEST__AIVA_MI_SPH_DONE_MASK      0x00000010L
#define ISP_CORE_MI_MP_SPH_TEST__AIVA_MI_SPH_CLR_MASK       0x00000100L

// ISP_CORE_MI_MP_SPH_WDATA
#define ISP_CORE_MI_MP_SPH_WDATA__AIVA_MI_SPH_WDATA_MASK    0xffffffffL

// ISP_CORE_MI_MP_STALL
#define ISP_CORE_MI_MP_STALL__AIVA_MI_STALL_MASK            0x00000001L
#define ISP_CORE_MI_MP_STALL__AIVA_MI_AXI_BUS_CLEAN_MASK    0x00000010L

// ISP_CORE_MI_MP_AXI_GENERAL
#define ISP_CORE_MI_MP_AXI_GENERAL__AIVA_MI_AXI_AWLOCK_MASK 0x00000001L
#define ISP_CORE_MI_MP_AXI_GENERAL__AIVA_MI_AXI_AWPROT_MASK 0x0000000eL
#define ISP_CORE_MI_MP_AXI_GENERAL__AIVA_MI_AXI_AWCACHE_MASK 0x000000f0L
#define ISP_CORE_MI_MP_AXI_GENERAL__AIVA_MI_AXI_AWQOS_MASK  0x00000f00L
#define ISP_CORE_MI_MP_AXI_GENERAL__AIVA_MI_AXI_AWREGION_MASK 0x0000f000L

// ISP_CORE_MI_MP_AXI_AWUSER
#define ISP_CORE_MI_MP_AXI_AWUSER__AIVA_MI_AXI_SPACE_MASK   0x00000007L
#define ISP_CORE_MI_MP_AXI_AWUSER__AIVA_MI_AXI_VMID_MASK    0x00000078L
#define ISP_CORE_MI_MP_AXI_AWUSER__AIVA_MI_AXI_VF_MASK      0x00000080L
#define ISP_CORE_MI_MP_AXI_AWUSER__AIVA_MI_AXI_VFID_MASK    0x00000f00L
#define ISP_CORE_MI_MP_AXI_AWUSER__AIVA_MI_AXI_RO_MASK      0x00001000L
#define ISP_CORE_MI_MP_AXI_AWUSER__AIVA_MI_AXI_GCC_MASK     0x00002000L
#define ISP_CORE_MI_MP_AXI_AWUSER__AIVA_MI_AXI_TMZ_MASK     0x00004000L

// ISP_CORE_MI_MP_AXI_WUSER
#define ISP_CORE_MI_MP_AXI_WUSER__AIVA_MI_AXI_DBGMSK_MASK   0x00000001L
#define ISP_CORE_MI_MP_AXI_WUSER__AIVA_MI_AXI_SWAP_MASK     0x00000006L

// ISP_CORE_MI_MP_QOS_CTRL
#define ISP_CORE_MI_MP_QOS_CTRL__AIVA_MI_QOS_MANU_EN_MASK   0x00000001L
#define ISP_CORE_MI_MP_QOS_CTRL__AIVA_MI_QOS_MC_TMO_EN_MASK 0x00000002L
#define ISP_CORE_MI_MP_QOS_CTRL__AIVA_MI_QOS_MANU_MASK      0x000000f0L
#define ISP_CORE_MI_MP_QOS_CTRL__AIVA_MI_QOS_MC_WATERMARK_MASK 0x00003f00L
#define ISP_CORE_MI_MP_QOS_CTRL__AIVA_MI_QOS_TIMER_MASK     0x003f0000L
#define ISP_CORE_MI_MP_QOS_CTRL__AIVA_MI_QOS_PROG_STEP_MASK 0x0f000000L

// ISP_CORE_MI_MP_PFM_CTRL
#define ISP_CORE_MI_MP_PFM_CTRL__AIVA_MI_PFM_EN_MASK        0x00000001L
#define ISP_CORE_MI_MP_PFM_CTRL__AIVA_MI_PFM_ID_EN_MASK     0x00000002L
#define ISP_CORE_MI_MP_PFM_CTRL__AIVA_MI_PFM_SEL_MASK       0x00000030L
#define ISP_CORE_MI_MP_PFM_CTRL__AIVA_MI_PFM_MAX_REQ_CFG_MASK 0x00000300L
#define ISP_CORE_MI_MP_PFM_CTRL__AIVA_MI_PFM_RD_MASK        0x00001000L
#define ISP_CORE_MI_MP_PFM_CTRL__AIVA_MI_PFM_ID_MASK        0xffff0000L

// ISP_CORE_MI_MP_PFM_REGION_SET0
#define ISP_CORE_MI_MP_PFM_REGION_SET0__AIVA_MI_PFM_REGION_SET0_MASK 0x00ffffffL

// ISP_CORE_MI_MP_PFM_REGION_SET1
#define ISP_CORE_MI_MP_PFM_REGION_SET1__AIVA_MI_PFM_REGION_SET1_MASK 0x00ffffffL

// ISP_CORE_MI_MP_PFM_REGION_SET2
#define ISP_CORE_MI_MP_PFM_REGION_SET2__AIVA_MI_PFM_REGION_SET2_MASK 0x00ffffffL

// ISP_CORE_MI_MP_PFM_REGION_SET3
#define ISP_CORE_MI_MP_PFM_REGION_SET3__AIVA_MI_PFM_REGION_SET3_MASK 0x00ffffffL

// ISP_CORE_MI_MP_PFM_REGION_SET4
#define ISP_CORE_MI_MP_PFM_REGION_SET4__AIVA_MI_PFM_REGION_SET4_MASK 0x00ffffffL

// ISP_CORE_MI_MP_PFM_REGION_SET5
#define ISP_CORE_MI_MP_PFM_REGION_SET5__AIVA_MI_PFM_REGION_SET5_MASK 0x00ffffffL

// ISP_CORE_MI_MP_PFM_REGION_SET6
#define ISP_CORE_MI_MP_PFM_REGION_SET6__AIVA_MI_PFM_REGION_SET6_MASK 0x00ffffffL

// ISP_CORE_MI_MP_PFM_REGION_SET7
#define ISP_CORE_MI_MP_PFM_REGION_SET7__AIVA_MI_PFM_REGION_SET7_MASK 0x00ffffffL

// ISP_CORE_MI_MP_PFM_STAT_0_1_CNT
#define ISP_CORE_MI_MP_PFM_STAT_0_1_CNT__AIVA_MI_PFM_STAT0_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_MP_PFM_STAT_0_1_CNT__AIVA_MI_PFM_STAT1_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_MP_PFM_STAT_2_3_CNT
#define ISP_CORE_MI_MP_PFM_STAT_2_3_CNT__AIVA_MI_PFM_STAT2_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_MP_PFM_STAT_2_3_CNT__AIVA_MI_PFM_STAT3_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_MP_PFM_STAT_4_5_CNT
#define ISP_CORE_MI_MP_PFM_STAT_4_5_CNT__AIVA_MI_PFM_STAT4_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_MP_PFM_STAT_4_5_CNT__AIVA_MI_PFM_STAT5_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_MP_PFM_STAT_6_7_CNT
#define ISP_CORE_MI_MP_PFM_STAT_6_7_CNT__AIVA_MI_PFM_STAT6_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_MP_PFM_STAT_6_7_CNT__AIVA_MI_PFM_STAT7_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_MP_CTRL_CRC
#define ISP_CORE_MI_MP_CTRL_CRC__AIVA_MI_CTRL_CRC_RESET_MASK 0x00000001L

// ISP_CORE_MI_MP_CRC0
#define ISP_CORE_MI_MP_CRC0__AIVA_MI_CRC0_MASK              0xffffffffL

// ISP_CORE_MI_MP_CRC1
#define ISP_CORE_MI_MP_CRC1__AIVA_MI_CRC1_MASK              0xffffffffL

// ISP_CORE_MI_MP_CRC2
#define ISP_CORE_MI_MP_CRC2__AIVA_MI_CRC2_MASK              0xffffffffL

// ISP_CORE_MI_MP_CRC3
#define ISP_CORE_MI_MP_CRC3__AIVA_MI_CRC3_MASK              0xffffffffL

// ISP_CORE_MI_MP_CRC4
#define ISP_CORE_MI_MP_CRC4__AIVA_MI_CRC4_MASK              0xffffffffL

// ISP_CORE_MI_MP_CRC5
#define ISP_CORE_MI_MP_CRC5__AIVA_MI_CRC5_MASK              0xffffffffL

// ISP_CORE_MI_MP_CRC6
#define ISP_CORE_MI_MP_CRC6__AIVA_MI_CRC6_MASK              0xffffffffL

// ISP_CORE_MI_MP_CRC7
#define ISP_CORE_MI_MP_CRC7__AIVA_MI_CRC7_MASK              0xffffffffL

// ISP_CORE_MI_VP_CTRL
#define ISP_CORE_MI_VP_CTRL__AIVA_MI_PATH_ENABLE_MASK       0x00000007L
#define ISP_CORE_MI_VP_CTRL__AIVA_MI_MIPI_SEL_MASK          0x00000008L
#define ISP_CORE_MI_VP_CTRL__AIVA_MI_ISP_AUTO_UPD_MASK      0x00000020L
#define ISP_CORE_MI_VP_CTRL__AIVA_MI_BYTE_SWAP_MASK         0x00000080L
#define ISP_CORE_MI_VP_CTRL__AIVA_MI_UV_SWAP_MASK           0x00002000L
#define ISP_CORE_MI_VP_CTRL__AIVA_MI_YUV_FORMAT_MASK        0x00004000L
#define ISP_CORE_MI_VP_CTRL__AIVA_MI_BURST_LEN_LUM_MASK     0x00030000L
#define ISP_CORE_MI_VP_CTRL__AIVA_MI_BURST_LEN_CHROM_MASK   0x000c0000L
#define ISP_CORE_MI_VP_CTRL__AIVA_MI_INIT_BASE_EN_MASK      0x00100000L
#define ISP_CORE_MI_VP_CTRL__AIVA_MI_ISP_WRITE_FORMAT_MASK  0x00c00000L

// ISP_CORE_MI_VP_CTRL2
#define ISP_CORE_MI_VP_CTRL2__AIVA_MI_AUTO_UPD_MCH0_MASK    0x00000001L
#define ISP_CORE_MI_VP_CTRL2__AIVA_MI_AUTO_UPD_MCH1_MASK    0x00000002L
#define ISP_CORE_MI_VP_CTRL2__AIVA_MI_AUTO_UPD_MCH2_MASK    0x00000004L
#define ISP_CORE_MI_VP_CTRL2__AIVA_MI_MODE_8BIT_MCH0_MASK   0x00000010L
#define ISP_CORE_MI_VP_CTRL2__AIVA_MI_MODE_8BIT_MCH1_MASK   0x00000020L
#define ISP_CORE_MI_VP_CTRL2__AIVA_MI_MODE_8BIT_MCH2_MASK   0x00000040L
#define ISP_CORE_MI_VP_CTRL2__AIVA_MI_BURST_LEN_MCH0_MASK   0x00000300L
#define ISP_CORE_MI_VP_CTRL2__AIVA_MI_BURST_LEN_MCH1_MASK   0x00000c00L
#define ISP_CORE_MI_VP_CTRL2__AIVA_MI_BURST_LEN_MCH2_MASK   0x00003000L
#define ISP_CORE_MI_VP_CTRL2__AIVA_MI_INIT_BASE_EN_MCH0_MASK 0x00010000L
#define ISP_CORE_MI_VP_CTRL2__AIVA_MI_INIT_BASE_EN_MCH1_MASK 0x00020000L
#define ISP_CORE_MI_VP_CTRL2__AIVA_MI_INIT_BASE_EN_MCH2_MASK 0x00040000L

// ISP_CORE_MI_VP_INIT
#define ISP_CORE_MI_VP_INIT__AIVA_MI_CFG_UPD_MASK           0x00000010L

// ISP_CORE_MI_VP_INIT2
#define ISP_CORE_MI_VP_INIT2__AIVA_MI_CFG_UPD_MCH0_MASK     0x00000001L
#define ISP_CORE_MI_VP_INIT2__AIVA_MI_CFG_UPD_MCH1_MASK     0x00000002L
#define ISP_CORE_MI_VP_INIT2__AIVA_MI_CFG_UPD_MCH2_MASK     0x00000004L

// ISP_CORE_MI_VP_Y_BASE_AD_INIT
#define ISP_CORE_MI_VP_Y_BASE_AD_INIT__AIVA_MI_Y_BASE_AD_INIT_MASK 0xffffffe0L

// ISP_CORE_MI_VP_Y_BASE_AD_H_INIT
#define ISP_CORE_MI_VP_Y_BASE_AD_H_INIT__AIVA_MI_Y_BASE_AD_H_INIT_MASK 0xffffffffL

// ISP_CORE_MI_VP_Y_SIZE_INIT
#define ISP_CORE_MI_VP_Y_SIZE_INIT__AIVA_MI_Y_SIZE_INIT_MASK 0x1fffffe0L

// ISP_CORE_MI_VP_Y_IRQ_OFFS_INIT
#define ISP_CORE_MI_VP_Y_IRQ_OFFS_INIT__AIVA_MI_Y_IRQ_OFFS_INIT_MASK 0x1fffffe0L

// ISP_CORE_MI_VP_Y_LLENGTH_INIT
#define ISP_CORE_MI_VP_Y_LLENGTH_INIT__AIVA_MI_Y_LLENGTH_INIT_MASK 0x00007fffL

// ISP_CORE_MI_VP_CB_BASE_AD_INIT
#define ISP_CORE_MI_VP_CB_BASE_AD_INIT__AIVA_MI_CB_BASE_AD_INIT_MASK 0xffffffe0L

// ISP_CORE_MI_VP_CB_BASE_AD_H_INIT
#define ISP_CORE_MI_VP_CB_BASE_AD_H_INIT__AIVA_MI_CB_BASE_AD_H_INIT_MASK 0xffffffffL

// ISP_CORE_MI_VP_CB_SIZE_INIT
#define ISP_CORE_MI_VP_CB_SIZE_INIT__AIVA_MI_CB_SIZE_INIT_MASK 0x0fffffe0L

// ISP_CORE_MI_VP_CB_IRQ_OFFS_INIT
#define ISP_CORE_MI_VP_CB_IRQ_OFFS_INIT__AIVA_MI_CB_IRQ_OFFS_INIT_MASK 0x0fffffe0L

// ISP_CORE_MI_VP_CB_LLENGTH_INIT
#define ISP_CORE_MI_VP_CB_LLENGTH_INIT__AIVA_MI_CB_LLENGTH_INIT_MASK 0x00007fffL

// ISP_CORE_MI_VP_CR_BASE_AD_INIT
#define ISP_CORE_MI_VP_CR_BASE_AD_INIT__AIVA_MI_CR_BASE_AD_INIT_MASK 0xffffffe0L

// ISP_CORE_MI_VP_CR_BASE_AD_H_INIT
#define ISP_CORE_MI_VP_CR_BASE_AD_H_INIT__AIVA_MI_CR_BASE_AD_H_INIT_MASK 0xffffffffL

// ISP_CORE_MI_VP_CR_SIZE_INIT
#define ISP_CORE_MI_VP_CR_SIZE_INIT__AIVA_MI_CR_SIZE_INIT_MASK 0x0fffffe0L

// ISP_CORE_MI_VP_CR_IRQ_OFFS_INIT
#define ISP_CORE_MI_VP_CR_IRQ_OFFS_INIT__AIVA_MI_CR_IRQ_OFFS_INIT_MASK 0x0fffffe0L

// ISP_CORE_MI_VP_CR_LLENGTH_INIT
#define ISP_CORE_MI_VP_CR_LLENGTH_INIT__AIVA_MI_CR_LLENGTH_INIT_MASK 0x00007fffL

// ISP_CORE_MI_VP_CTRL_SHD
#define ISP_CORE_MI_VP_CTRL_SHD__AIVA_MI_PATH_ENABLE_IN_MASK 0x0000007fL
#define ISP_CORE_MI_VP_CTRL_SHD__AIVA_MI_PATH_ENABLE_OUT_MASK 0x007f0000L

// ISP_CORE_MI_VP_Y_BASE_AD_SHD
#define ISP_CORE_MI_VP_Y_BASE_AD_SHD__AIVA_MI_Y_BASE_AD_MASK 0xffffffe0L

// ISP_CORE_MI_VP_Y_BASE_AD_H_SHD
#define ISP_CORE_MI_VP_Y_BASE_AD_H_SHD__AIVA_MI_Y_BASE_AD_H_SHD_MASK 0xffffffffL

// ISP_CORE_MI_VP_Y_SIZE_SHD
#define ISP_CORE_MI_VP_Y_SIZE_SHD__AIVA_MI_Y_SIZE_MASK      0x1fffffe0L

// ISP_CORE_MI_VP_Y_IRQ_OFFS_SHD
#define ISP_CORE_MI_VP_Y_IRQ_OFFS_SHD__AIVA_MI_Y_IRQ_OFFS_MASK 0x1fffffe0L

// ISP_CORE_MI_VP_Y_LLENGTH_SHD
#define ISP_CORE_MI_VP_Y_LLENGTH_SHD__AIVA_MI_Y_LLENGTH_SHD_MASK 0x00007fffL

// ISP_CORE_MI_VP_CB_BASE_AD_SHD
#define ISP_CORE_MI_VP_CB_BASE_AD_SHD__AIVA_MI_CB_BASE_AD_MASK 0xffffffe0L

// ISP_CORE_MI_VP_CB_BASE_AD_H_SHD
#define ISP_CORE_MI_VP_CB_BASE_AD_H_SHD__AIVA_MI_CB_BASE_AD_H_SHD_MASK 0xffffffffL

// ISP_CORE_MI_VP_CB_SIZE_SHD
#define ISP_CORE_MI_VP_CB_SIZE_SHD__AIVA_MI_CB_SIZE_MASK    0x1fffffe0L

// ISP_CORE_MI_VP_CB_IRQ_OFFS_SHD
#define ISP_CORE_MI_VP_CB_IRQ_OFFS_SHD__AIVA_MI_CB_IRQ_OFFS_MASK 0x0fffffe0L

// ISP_CORE_MI_VP_CB_LLENGTH_SHD
#define ISP_CORE_MI_VP_CB_LLENGTH_SHD__AIVA_MI_CB_LLENGTH_SHD_MASK 0x00007fffL

// ISP_CORE_MI_VP_CR_BASE_AD_SHD
#define ISP_CORE_MI_VP_CR_BASE_AD_SHD__AIVA_MI_CR_BASE_AD_MASK 0xffffffe0L

// ISP_CORE_MI_VP_CR_BASE_AD_H_SHD
#define ISP_CORE_MI_VP_CR_BASE_AD_H_SHD__AIVA_MI_CR_BASE_AD_H_SHD_MASK 0xffffffffL

// ISP_CORE_MI_VP_CR_SIZE_SHD
#define ISP_CORE_MI_VP_CR_SIZE_SHD__AIVA_MI_CR_SIZE_MASK    0x1fffffe0L

// ISP_CORE_MI_VP_CR_IRQ_OFFS_SHD
#define ISP_CORE_MI_VP_CR_IRQ_OFFS_SHD__AIVA_MI_CR_IRQ_OFFS_MASK 0x0fffffe0L

// ISP_CORE_MI_VP_CR_LLENGTH_SHD
#define ISP_CORE_MI_VP_CR_LLENGTH_SHD__AIVA_MI_CR_LLENGTH_SHD_MASK 0x00007fffL

// ISP_CORE_MI_VP_IMSC
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_ISP_FRAME_END_MASK     0x00000001L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_FILL_CR_MASK           0x00000002L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_FILL_CB_MASK           0x00000004L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_FILL_Y_MASK            0x00000008L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_WRAP_Y_MASK            0x00000010L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_WRAP_CB_MASK           0x00000020L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_WRAP_CR_MASK           0x00000040L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_MCH0_FRAME_END_MASK    0x00000080L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_MCH1_FRAME_END_MASK    0x00000100L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_MCH2_FRAME_END_MASK    0x00000200L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_MCH0_LEAK_MASK         0x00000400L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_MCH1_LEAK_MASK         0x00000800L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_MCH2_LEAK_MASK         0x00001000L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_ISP_LEAK_MASK          0x00002000L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_AXI_BUS_CLEAN_MASK     0x00004000L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_MAF_MASK               0x00008000L
#define ISP_CORE_MI_VP_IMSC__AIVA_MI_AXI_TMOUT_MASK         0x00010000L

// ISP_CORE_MI_VP_RIS
#define ISP_CORE_MI_VP_RIS__AIVA_MI_ISP_FRAME_END_MASK      0x00000001L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_FILL_CR_MASK            0x00000002L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_FILL_CB_MASK            0x00000004L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_FILL_Y_MASK             0x00000008L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_WRAP_Y_MASK             0x00000010L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_WRAP_CB_MASK            0x00000020L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_WRAP_CR_MASK            0x00000040L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_MCH0_FRAME_END_MASK     0x00000080L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_MCH1_FRAME_END_MASK     0x00000100L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_MCH2_FRAME_END_MASK     0x00000200L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_MCH0_LEAK_MASK          0x00000400L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_MCH1_LEAK_MASK          0x00000800L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_MCH2_LEAK_MASK          0x00001000L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_ISP_LEAK_MASK           0x00002000L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00004000L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_MAF_MASK                0x00008000L
#define ISP_CORE_MI_VP_RIS__AIVA_MI_AXI_TMOUT_MASK          0x00010000L

// ISP_CORE_MI_VP_MIS
#define ISP_CORE_MI_VP_MIS__AIVA_MI_ISP_FRAME_END_MASK      0x00000001L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_FILL_CR_MASK            0x00000002L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_FILL_CB_MASK            0x00000004L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_FILL_Y_MASK             0x00000008L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_WRAP_Y_MASK             0x00000010L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_WRAP_CB_MASK            0x00000020L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_WRAP_CR_MASK            0x00000040L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_MCH0_FRAME_END_MASK     0x00000080L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_MCH1_FRAME_END_MASK     0x00000100L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_MCH2_FRAME_END_MASK     0x00000200L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_MCH0_LEAK_MASK          0x00000400L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_MCH1_LEAK_MASK          0x00000800L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_MCH2_LEAK_MASK          0x00001000L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_ISP_LEAK_MASK           0x00002000L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00004000L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_MAF_MASK                0x00008000L
#define ISP_CORE_MI_VP_MIS__AIVA_MI_AXI_TMOUT_MASK          0x00010000L

// ISP_CORE_MI_VP_ICR
#define ISP_CORE_MI_VP_ICR__AIVA_MI_ISP_FRAME_END_MASK      0x00000001L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_FILL_CR_MASK            0x00000002L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_FILL_CB_MASK            0x00000004L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_FILL_Y_MASK             0x00000008L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_WRAP_Y_MASK             0x00000010L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_WRAP_CB_MASK            0x00000020L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_WRAP_CR_MASK            0x00000040L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_MCH0_FRAME_END_MASK     0x00000080L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_MCH1_FRAME_END_MASK     0x00000100L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_MCH2_FRAME_END_MASK     0x00000200L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_MCH0_LEAK_MASK          0x00000400L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_MCH1_LEAK_MASK          0x00000800L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_MCH2_LEAK_MASK          0x00001000L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_ISP_LEAK_MASK           0x00002000L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00004000L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_MAF_MASK                0x00008000L
#define ISP_CORE_MI_VP_ICR__AIVA_MI_AXI_TMOUT_MASK          0x00010000L

// ISP_CORE_MI_VP_ISR
#define ISP_CORE_MI_VP_ISR__AIVA_MI_ISP_FRAME_END_MASK      0x00000001L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_FILL_CR_MASK            0x00000002L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_FILL_CB_MASK            0x00000004L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_FILL_Y_MASK             0x00000008L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_WRAP_Y_MASK             0x00000010L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_WRAP_CB_MASK            0x00000020L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_WRAP_CR_MASK            0x00000040L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_MCH0_FRAME_END_MASK     0x00000080L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_MCH1_FRAME_END_MASK     0x00000100L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_MCH2_FRAME_END_MASK     0x00000200L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_MCH0_LEAK_MASK          0x00000400L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_MCH1_LEAK_MASK          0x00000800L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_MCH2_LEAK_MASK          0x00001000L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_ISP_LEAK_MASK           0x00002000L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00004000L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_MAF_MASK                0x00008000L
#define ISP_CORE_MI_VP_ISR__AIVA_MI_AXI_TMOUT_MASK          0x00010000L

// ISP_CORE_MI_VP_STATUS
#define ISP_CORE_MI_VP_STATUS__AIVA_MI_Y_FIFO_FULL_MASK     0x00000001L
#define ISP_CORE_MI_VP_STATUS__AIVA_MI_CB_FIFO_FULL_MASK    0x00000002L
#define ISP_CORE_MI_VP_STATUS__AIVA_MI_CR_FIFO_FULL_MASK    0x00000004L

// ISP_CORE_MI_VP_STATUS_CLR
#define ISP_CORE_MI_VP_STATUS_CLR__AIVA_MI_Y_FIFO_FULL_MASK 0x00000001L
#define ISP_CORE_MI_VP_STATUS_CLR__AIVA_MI_CB_FIFO_FULL_MASK 0x00000002L
#define ISP_CORE_MI_VP_STATUS_CLR__AIVA_MI_CR_FIFO_FULL_MASK 0x00000004L

// ISP_CORE_MI_VP_RAW_BYTE_CNT
#define ISP_CORE_MI_VP_RAW_BYTE_CNT__AIVA_MI_RAW_BYTE_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_VP_DP_PIXEL_CNT
#define ISP_CORE_MI_VP_DP_PIXEL_CNT__AIVA_MI_DP_PIXEL_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_VP_MCH0_BYTE_CNT
#define ISP_CORE_MI_VP_MCH0_BYTE_CNT__AIVA_MI_MCH0_BYTE_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_VP_MCH1_BYTE_CNT
#define ISP_CORE_MI_VP_MCH1_BYTE_CNT__AIVA_MI_MCH1_BYTE_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_VP_MCH2_BYTE_CNT
#define ISP_CORE_MI_VP_MCH2_BYTE_CNT__AIVA_MI_MCH2_BYTE_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_VP_PSTATE_CTRL_Y
#define ISP_CORE_MI_VP_PSTATE_CTRL_Y__AIVA_MI_PSTATE_TH_Y_MASK 0x0000ffffL
#define ISP_CORE_MI_VP_PSTATE_CTRL_Y__AIVA_MI_PSTATE_EN_Y_MASK 0x00010000L

// ISP_CORE_MI_VP_PSTATE_CTRL_CB
#define ISP_CORE_MI_VP_PSTATE_CTRL_CB__AIVA_MI_PSTATE_TH_CB_MASK 0x0000ffffL
#define ISP_CORE_MI_VP_PSTATE_CTRL_CB__AIVA_MI_PSTATE_EN_CB_MASK 0x00010000L

// ISP_CORE_MI_VP_PSTATE_CTRL_CR
#define ISP_CORE_MI_VP_PSTATE_CTRL_CR__AIVA_MI_PSTATE_TH_CR_MASK 0x0000ffffL
#define ISP_CORE_MI_VP_PSTATE_CTRL_CR__AIVA_MI_PSTATE_EN_CR_MASK 0x00010000L

// ISP_CORE_MI_VP_PSTATE_ALLOW_STAT
#define ISP_CORE_MI_VP_PSTATE_ALLOW_STAT__AIVA_MI_PSTATE_ALLOW_MASK 0x00000001L

// ISP_CORE_MI_VP_CID_ENABLE
#define ISP_CORE_MI_VP_CID_ENABLE__AIVA_MI_CID_ENABLE_MASK  0x00000001L
#define ISP_CORE_MI_VP_CID_ENABLE__AIVA_MI_CID_UPDATE_MASK  0x00000002L
#define ISP_CORE_MI_VP_CID_ENABLE__AIVA_MI_CID_NUM_MASK     0x000001f0L
#define ISP_CORE_MI_VP_CID_ENABLE__AIVA_MI_CID_ENABLE_SHD_MASK 0x00010000L
#define ISP_CORE_MI_VP_CID_ENABLE__AIVA_MI_CID_NUM_SHD_MASK 0x01f00000L

// ISP_CORE_MI_VP_LEAK_ENABLE
#define ISP_CORE_MI_VP_LEAK_ENABLE__AIVA_MI_LEAK_ENABLE_MASK 0x00000001L

// ISP_CORE_MI_VP_LEAK_TH_Y
#define ISP_CORE_MI_VP_LEAK_TH_Y__AIVA_MI_LEAK_TH_Y_MASK    0x0000ffffL

// ISP_CORE_MI_VP_LEAK_TH_CB
#define ISP_CORE_MI_VP_LEAK_TH_CB__AIVA_MI_LEAK_TH_CB_MASK  0x0000ffffL

// ISP_CORE_MI_VP_LEAK_TH_CR
#define ISP_CORE_MI_VP_LEAK_TH_CR__AIVA_MI_LEAK_TH_CR_MASK  0x0000ffffL

// ISP_CORE_MI_VP_TIMER_EN
#define ISP_CORE_MI_VP_TIMER_EN__AIVA_MI_TIMER_EN_MASK      0x00000001L

// ISP_CORE_MI_VP_TIMER_TH
#define ISP_CORE_MI_VP_TIMER_TH__AIVA_MI_TIMER_TH_MASK      0xffffffffL

// ISP_CORE_MI_VP_CUR_LEAK_STATUS
#define ISP_CORE_MI_VP_CUR_LEAK_STATUS__AIVA_MI_CUR_MCH0_LEAK_STATUS_MASK 0x00000001L
#define ISP_CORE_MI_VP_CUR_LEAK_STATUS__AIVA_MI_CUR_MCH1_LEAK_STATUS_MASK 0x00000002L
#define ISP_CORE_MI_VP_CUR_LEAK_STATUS__AIVA_MI_CUR_MCH2_LEAK_STATUS_MASK 0x00000004L
#define ISP_CORE_MI_VP_CUR_LEAK_STATUS__AIVA_MI_CUR_ISP_LEAK_STATUS_MASK 0x00000008L

// ISP_CORE_MI_VP_SRAM_FILL_LEVEL_Y
#define ISP_CORE_MI_VP_SRAM_FILL_LEVEL_Y__AIVA_MI_SRAM_FILL_LEVEL_Y_MASK 0x0000ffffL

// ISP_CORE_MI_VP_SRAM_FILL_LEVEL_CB
#define ISP_CORE_MI_VP_SRAM_FILL_LEVEL_CB__AIVA_MI_SRAM_FILL_LEVEL_CB_MASK 0x0000ffffL

// ISP_CORE_MI_VP_SRAM_FILL_LEVEL_CR
#define ISP_CORE_MI_VP_SRAM_FILL_LEVEL_CR__AIVA_MI_SRAM_FILL_LEVEL_CR_MASK 0x0000ffffL

// ISP_CORE_MI_VP_FIFO_OVERFLOW
#define ISP_CORE_MI_VP_FIFO_OVERFLOW__AIVA_MI_FIFO_OVERFLOW_Y_MASK 0x00000001L
#define ISP_CORE_MI_VP_FIFO_OVERFLOW__AIVA_MI_FIFO_OVERFLOW_CB_MASK 0x00000002L
#define ISP_CORE_MI_VP_FIFO_OVERFLOW__AIVA_MI_FIFO_OVERFLOW_CR_MASK 0x00000004L

// ISP_CORE_MI_VP_MAFD
#define ISP_CORE_MI_VP_MAFD__AIVA_MI_MAF_CLEAR_MASK         0x00000001L
#define ISP_CORE_MI_VP_MAFD__AIVA_MI_MAF_NACK_MASK          0x00000030L
#define ISP_CORE_MI_VP_MAFD__AIVA_MI_MAF_ID_MASK            0x00ffff00L

// ISP_CORE_MI_VP_SPH_TEST
#define ISP_CORE_MI_VP_SPH_TEST__AIVA_MI_SPH_TOGGLE_MASK    0x00000001L
#define ISP_CORE_MI_VP_SPH_TEST__AIVA_MI_SPH_DONE_MASK      0x00000010L
#define ISP_CORE_MI_VP_SPH_TEST__AIVA_MI_SPH_CLR_MASK       0x00000100L

// ISP_CORE_MI_VP_SPH_WDATA
#define ISP_CORE_MI_VP_SPH_WDATA__AIVA_MI_SPH_WDATA_MASK    0xffffffffL

// ISP_CORE_MI_VP_STALL
#define ISP_CORE_MI_VP_STALL__AIVA_MI_STALL_MASK            0x00000001L
#define ISP_CORE_MI_VP_STALL__AIVA_MI_AXI_BUS_CLEAN_MASK    0x00000010L

// ISP_CORE_MI_VP_AXI_GENERAL
#define ISP_CORE_MI_VP_AXI_GENERAL__AIVA_MI_AXI_AWLOCK_MASK 0x00000001L
#define ISP_CORE_MI_VP_AXI_GENERAL__AIVA_MI_AXI_AWPROT_MASK 0x0000000eL
#define ISP_CORE_MI_VP_AXI_GENERAL__AIVA_MI_AXI_AWCACHE_MASK 0x000000f0L
#define ISP_CORE_MI_VP_AXI_GENERAL__AIVA_MI_AXI_AWQOS_MASK  0x00000f00L
#define ISP_CORE_MI_VP_AXI_GENERAL__AIVA_MI_AXI_AWREGION_MASK 0x0000f000L

// ISP_CORE_MI_VP_AXI_AWUSER
#define ISP_CORE_MI_VP_AXI_AWUSER__AIVA_MI_AXI_SPACE_MASK   0x00000007L
#define ISP_CORE_MI_VP_AXI_AWUSER__AIVA_MI_AXI_VMID_MASK    0x00000078L
#define ISP_CORE_MI_VP_AXI_AWUSER__AIVA_MI_AXI_VF_MASK      0x00000080L
#define ISP_CORE_MI_VP_AXI_AWUSER__AIVA_MI_AXI_VFID_MASK    0x00000f00L
#define ISP_CORE_MI_VP_AXI_AWUSER__AIVA_MI_AXI_RO_MASK      0x00001000L
#define ISP_CORE_MI_VP_AXI_AWUSER__AIVA_MI_AXI_GCC_MASK     0x00002000L
#define ISP_CORE_MI_VP_AXI_AWUSER__AIVA_MI_AXI_TMZ_MASK     0x00004000L

// ISP_CORE_MI_VP_AXI_WUSER
#define ISP_CORE_MI_VP_AXI_WUSER__AIVA_MI_AXI_DBGMSK_MASK   0x00000001L
#define ISP_CORE_MI_VP_AXI_WUSER__AIVA_MI_AXI_SWAP_MASK     0x00000006L

// ISP_CORE_MI_VP_QOS_CTRL
#define ISP_CORE_MI_VP_QOS_CTRL__AIVA_MI_QOS_MANU_EN_MASK   0x00000001L
#define ISP_CORE_MI_VP_QOS_CTRL__AIVA_MI_QOS_MC_TMO_EN_MASK 0x00000002L
#define ISP_CORE_MI_VP_QOS_CTRL__AIVA_MI_QOS_MANU_MASK      0x000000f0L
#define ISP_CORE_MI_VP_QOS_CTRL__AIVA_MI_QOS_MC_WATERMARK_MASK 0x00003f00L
#define ISP_CORE_MI_VP_QOS_CTRL__AIVA_MI_QOS_TIMER_MASK     0x003f0000L
#define ISP_CORE_MI_VP_QOS_CTRL__AIVA_MI_QOS_PROG_STEP_MASK 0x0f000000L

// ISP_CORE_MI_VP_PFM_CTRL
#define ISP_CORE_MI_VP_PFM_CTRL__AIVA_MI_PFM_EN_MASK        0x00000001L
#define ISP_CORE_MI_VP_PFM_CTRL__AIVA_MI_PFM_ID_EN_MASK     0x00000002L
#define ISP_CORE_MI_VP_PFM_CTRL__AIVA_MI_PFM_SEL_MASK       0x00000030L
#define ISP_CORE_MI_VP_PFM_CTRL__AIVA_MI_PFM_MAX_REQ_CFG_MASK 0x00000300L
#define ISP_CORE_MI_VP_PFM_CTRL__AIVA_MI_PFM_RD_MASK        0x00001000L
#define ISP_CORE_MI_VP_PFM_CTRL__AIVA_MI_PFM_ID_MASK        0xffff0000L

// ISP_CORE_MI_VP_PFM_REGION_SET0
#define ISP_CORE_MI_VP_PFM_REGION_SET0__AIVA_MI_PFM_REGION_SET0_MASK 0x00ffffffL

// ISP_CORE_MI_VP_PFM_REGION_SET1
#define ISP_CORE_MI_VP_PFM_REGION_SET1__AIVA_MI_PFM_REGION_SET1_MASK 0x00ffffffL

// ISP_CORE_MI_VP_PFM_REGION_SET2
#define ISP_CORE_MI_VP_PFM_REGION_SET2__AIVA_MI_PFM_REGION_SET2_MASK 0x00ffffffL

// ISP_CORE_MI_VP_PFM_REGION_SET3
#define ISP_CORE_MI_VP_PFM_REGION_SET3__AIVA_MI_PFM_REGION_SET3_MASK 0x00ffffffL

// ISP_CORE_MI_VP_PFM_REGION_SET4
#define ISP_CORE_MI_VP_PFM_REGION_SET4__AIVA_MI_PFM_REGION_SET4_MASK 0x00ffffffL

// ISP_CORE_MI_VP_PFM_REGION_SET5
#define ISP_CORE_MI_VP_PFM_REGION_SET5__AIVA_MI_PFM_REGION_SET5_MASK 0x00ffffffL

// ISP_CORE_MI_VP_PFM_REGION_SET6
#define ISP_CORE_MI_VP_PFM_REGION_SET6__AIVA_MI_PFM_REGION_SET6_MASK 0x00ffffffL

// ISP_CORE_MI_VP_PFM_REGION_SET7
#define ISP_CORE_MI_VP_PFM_REGION_SET7__AIVA_MI_PFM_REGION_SET7_MASK 0x00ffffffL

// ISP_CORE_MI_VP_PFM_STAT_0_1_CNT
#define ISP_CORE_MI_VP_PFM_STAT_0_1_CNT__AIVA_MI_PFM_STAT0_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_VP_PFM_STAT_0_1_CNT__AIVA_MI_PFM_STAT1_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_VP_PFM_STAT_2_3_CNT
#define ISP_CORE_MI_VP_PFM_STAT_2_3_CNT__AIVA_MI_PFM_STAT2_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_VP_PFM_STAT_2_3_CNT__AIVA_MI_PFM_STAT3_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_VP_PFM_STAT_4_5_CNT
#define ISP_CORE_MI_VP_PFM_STAT_4_5_CNT__AIVA_MI_PFM_STAT4_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_VP_PFM_STAT_4_5_CNT__AIVA_MI_PFM_STAT5_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_VP_PFM_STAT_6_7_CNT
#define ISP_CORE_MI_VP_PFM_STAT_6_7_CNT__AIVA_MI_PFM_STAT6_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_VP_PFM_STAT_6_7_CNT__AIVA_MI_PFM_STAT7_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_VP_CTRL_CRC
#define ISP_CORE_MI_VP_CTRL_CRC__AIVA_MI_CTRL_CRC_RESET_MASK 0x00000001L

// ISP_CORE_MI_VP_CRC0
#define ISP_CORE_MI_VP_CRC0__AIVA_MI_CRC0_MASK              0xffffffffL

// ISP_CORE_MI_VP_CRC1
#define ISP_CORE_MI_VP_CRC1__AIVA_MI_CRC1_MASK              0xffffffffL

// ISP_CORE_MI_VP_CRC2
#define ISP_CORE_MI_VP_CRC2__AIVA_MI_CRC2_MASK              0xffffffffL

// ISP_CORE_MI_VP_CRC3
#define ISP_CORE_MI_VP_CRC3__AIVA_MI_CRC3_MASK              0xffffffffL

// ISP_CORE_MI_VP_CRC4
#define ISP_CORE_MI_VP_CRC4__AIVA_MI_CRC4_MASK              0xffffffffL

// ISP_CORE_MI_VP_CRC5
#define ISP_CORE_MI_VP_CRC5__AIVA_MI_CRC5_MASK              0xffffffffL

// ISP_CORE_MI_VP_CRC6
#define ISP_CORE_MI_VP_CRC6__AIVA_MI_CRC6_MASK              0xffffffffL

// ISP_CORE_MI_VP_CRC7
#define ISP_CORE_MI_VP_CRC7__AIVA_MI_CRC7_MASK              0xffffffffL

// ISP_CORE_MI_PP_CTRL
#define ISP_CORE_MI_PP_CTRL__AIVA_MI_PATH_ENABLE_MASK       0x00000007L
#define ISP_CORE_MI_PP_CTRL__AIVA_MI_MIPI_SEL_MASK          0x00000008L
#define ISP_CORE_MI_PP_CTRL__AIVA_MI_ISP_AUTO_UPD_MASK      0x00000020L
#define ISP_CORE_MI_PP_CTRL__AIVA_MI_BYTE_SWAP_MASK         0x00000080L
#define ISP_CORE_MI_PP_CTRL__AIVA_MI_UV_SWAP_MASK           0x00002000L
#define ISP_CORE_MI_PP_CTRL__AIVA_MI_YUV_FORMAT_MASK        0x00004000L
#define ISP_CORE_MI_PP_CTRL__AIVA_MI_BURST_LEN_LUM_MASK     0x00030000L
#define ISP_CORE_MI_PP_CTRL__AIVA_MI_BURST_LEN_CHROM_MASK   0x000c0000L
#define ISP_CORE_MI_PP_CTRL__AIVA_MI_INIT_BASE_EN_MASK      0x00100000L
#define ISP_CORE_MI_PP_CTRL__AIVA_MI_ISP_WRITE_FORMAT_MASK  0x00c00000L

// ISP_CORE_MI_PP_CTRL2
#define ISP_CORE_MI_PP_CTRL2__AIVA_MI_AUTO_UPD_MCH0_MASK    0x00000001L
#define ISP_CORE_MI_PP_CTRL2__AIVA_MI_AUTO_UPD_MCH1_MASK    0x00000002L
#define ISP_CORE_MI_PP_CTRL2__AIVA_MI_AUTO_UPD_MCH2_MASK    0x00000004L
#define ISP_CORE_MI_PP_CTRL2__AIVA_MI_MODE_8BIT_MCH0_MASK   0x00000010L
#define ISP_CORE_MI_PP_CTRL2__AIVA_MI_MODE_8BIT_MCH1_MASK   0x00000020L
#define ISP_CORE_MI_PP_CTRL2__AIVA_MI_MODE_8BIT_MCH2_MASK   0x00000040L
#define ISP_CORE_MI_PP_CTRL2__AIVA_MI_BURST_LEN_MCH0_MASK   0x00000300L
#define ISP_CORE_MI_PP_CTRL2__AIVA_MI_BURST_LEN_MCH1_MASK   0x00000c00L
#define ISP_CORE_MI_PP_CTRL2__AIVA_MI_BURST_LEN_MCH2_MASK   0x00003000L
#define ISP_CORE_MI_PP_CTRL2__AIVA_MI_INIT_BASE_EN_MCH0_MASK 0x00010000L
#define ISP_CORE_MI_PP_CTRL2__AIVA_MI_INIT_BASE_EN_MCH1_MASK 0x00020000L
#define ISP_CORE_MI_PP_CTRL2__AIVA_MI_INIT_BASE_EN_MCH2_MASK 0x00040000L

// ISP_CORE_MI_PP_INIT
#define ISP_CORE_MI_PP_INIT__AIVA_MI_CFG_UPD_MASK           0x00000010L

// ISP_CORE_MI_PP_INIT2
#define ISP_CORE_MI_PP_INIT2__AIVA_MI_CFG_UPD_MCH0_MASK     0x00000001L
#define ISP_CORE_MI_PP_INIT2__AIVA_MI_CFG_UPD_MCH1_MASK     0x00000002L
#define ISP_CORE_MI_PP_INIT2__AIVA_MI_CFG_UPD_MCH2_MASK     0x00000004L

// ISP_CORE_MI_PP_Y_BASE_AD_INIT
#define ISP_CORE_MI_PP_Y_BASE_AD_INIT__AIVA_MI_Y_BASE_AD_INIT_MASK 0xffffffe0L

// ISP_CORE_MI_PP_Y_BASE_AD_H_INIT
#define ISP_CORE_MI_PP_Y_BASE_AD_H_INIT__AIVA_MI_Y_BASE_AD_H_INIT_MASK 0xffffffffL

// ISP_CORE_MI_PP_Y_SIZE_INIT
#define ISP_CORE_MI_PP_Y_SIZE_INIT__AIVA_MI_Y_SIZE_INIT_MASK 0x1fffffe0L

// ISP_CORE_MI_PP_Y_IRQ_OFFS_INIT
#define ISP_CORE_MI_PP_Y_IRQ_OFFS_INIT__AIVA_MI_Y_IRQ_OFFS_INIT_MASK 0x1fffffe0L

// ISP_CORE_MI_PP_Y_LLENGTH_INIT
#define ISP_CORE_MI_PP_Y_LLENGTH_INIT__AIVA_MI_Y_LLENGTH_INIT_MASK 0x00007fffL

// ISP_CORE_MI_PP_CB_BASE_AD_INIT
#define ISP_CORE_MI_PP_CB_BASE_AD_INIT__AIVA_MI_CB_BASE_AD_INIT_MASK 0xffffffe0L

// ISP_CORE_MI_PP_CB_BASE_AD_H_INIT
#define ISP_CORE_MI_PP_CB_BASE_AD_H_INIT__AIVA_MI_CB_BASE_AD_H_INIT_MASK 0xffffffffL

// ISP_CORE_MI_PP_CB_SIZE_INIT
#define ISP_CORE_MI_PP_CB_SIZE_INIT__AIVA_MI_CB_SIZE_INIT_MASK 0x0fffffe0L

// ISP_CORE_MI_PP_CB_IRQ_OFFS_INIT
#define ISP_CORE_MI_PP_CB_IRQ_OFFS_INIT__AIVA_MI_CB_IRQ_OFFS_INIT_MASK 0x0fffffe0L

// ISP_CORE_MI_PP_CB_LLENGTH_INIT
#define ISP_CORE_MI_PP_CB_LLENGTH_INIT__AIVA_MI_CB_LLENGTH_INIT_MASK 0x00007fffL

// ISP_CORE_MI_PP_CR_BASE_AD_INIT
#define ISP_CORE_MI_PP_CR_BASE_AD_INIT__AIVA_MI_CR_BASE_AD_INIT_MASK 0xffffffe0L

// ISP_CORE_MI_PP_CR_BASE_AD_H_INIT
#define ISP_CORE_MI_PP_CR_BASE_AD_H_INIT__AIVA_MI_CR_BASE_AD_H_INIT_MASK 0xffffffffL

// ISP_CORE_MI_PP_CR_SIZE_INIT
#define ISP_CORE_MI_PP_CR_SIZE_INIT__AIVA_MI_CR_SIZE_INIT_MASK 0x0fffffe0L

// ISP_CORE_MI_PP_CR_IRQ_OFFS_INIT
#define ISP_CORE_MI_PP_CR_IRQ_OFFS_INIT__AIVA_MI_CR_IRQ_OFFS_INIT_MASK 0x0fffffe0L

// ISP_CORE_MI_PP_CR_LLENGTH_INIT
#define ISP_CORE_MI_PP_CR_LLENGTH_INIT__AIVA_MI_CR_LLENGTH_INIT_MASK 0x00007fffL

// ISP_CORE_MI_PP_CTRL_SHD
#define ISP_CORE_MI_PP_CTRL_SHD__AIVA_MI_PATH_ENABLE_IN_MASK 0x0000007fL
#define ISP_CORE_MI_PP_CTRL_SHD__AIVA_MI_PATH_ENABLE_OUT_MASK 0x007f0000L

// ISP_CORE_MI_PP_Y_BASE_AD_SHD
#define ISP_CORE_MI_PP_Y_BASE_AD_SHD__AIVA_MI_Y_BASE_AD_MASK 0xffffffe0L

// ISP_CORE_MI_PP_Y_BASE_AD_H_SHD
#define ISP_CORE_MI_PP_Y_BASE_AD_H_SHD__AIVA_MI_Y_BASE_AD_H_SHD_MASK 0xffffffffL

// ISP_CORE_MI_PP_Y_SIZE_SHD
#define ISP_CORE_MI_PP_Y_SIZE_SHD__AIVA_MI_Y_SIZE_MASK      0x1fffffe0L

// ISP_CORE_MI_PP_Y_IRQ_OFFS_SHD
#define ISP_CORE_MI_PP_Y_IRQ_OFFS_SHD__AIVA_MI_Y_IRQ_OFFS_MASK 0x1fffffe0L

// ISP_CORE_MI_PP_Y_LLENGTH_SHD
#define ISP_CORE_MI_PP_Y_LLENGTH_SHD__AIVA_MI_Y_LLENGTH_SHD_MASK 0x00007fffL

// ISP_CORE_MI_PP_CB_BASE_AD_SHD
#define ISP_CORE_MI_PP_CB_BASE_AD_SHD__AIVA_MI_CB_BASE_AD_MASK 0xffffffe0L

// ISP_CORE_MI_PP_CB_BASE_AD_H_SHD
#define ISP_CORE_MI_PP_CB_BASE_AD_H_SHD__AIVA_MI_CB_BASE_AD_H_SHD_MASK 0xffffffffL

// ISP_CORE_MI_PP_CB_SIZE_SHD
#define ISP_CORE_MI_PP_CB_SIZE_SHD__AIVA_MI_CB_SIZE_MASK    0x1fffffe0L

// ISP_CORE_MI_PP_CB_IRQ_OFFS_SHD
#define ISP_CORE_MI_PP_CB_IRQ_OFFS_SHD__AIVA_MI_CB_IRQ_OFFS_MASK 0x0fffffe0L

// ISP_CORE_MI_PP_CB_LLENGTH_SHD
#define ISP_CORE_MI_PP_CB_LLENGTH_SHD__AIVA_MI_CB_LLENGTH_SHD_MASK 0x00007fffL

// ISP_CORE_MI_PP_CR_BASE_AD_SHD
#define ISP_CORE_MI_PP_CR_BASE_AD_SHD__AIVA_MI_CR_BASE_AD_MASK 0xffffffe0L

// ISP_CORE_MI_PP_CR_BASE_AD_H_SHD
#define ISP_CORE_MI_PP_CR_BASE_AD_H_SHD__AIVA_MI_CR_BASE_AD_H_SHD_MASK 0xffffffffL

// ISP_CORE_MI_PP_CR_SIZE_SHD
#define ISP_CORE_MI_PP_CR_SIZE_SHD__AIVA_MI_CR_SIZE_MASK    0x1fffffe0L

// ISP_CORE_MI_PP_CR_IRQ_OFFS_SHD
#define ISP_CORE_MI_PP_CR_IRQ_OFFS_SHD__AIVA_MI_CR_IRQ_OFFS_MASK 0x0fffffe0L

// ISP_CORE_MI_PP_CR_LLENGTH_SHD
#define ISP_CORE_MI_PP_CR_LLENGTH_SHD__AIVA_MI_CR_LLENGTH_SHD_MASK 0x00007fffL

// ISP_CORE_MI_PP_IMSC
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_ISP_FRAME_END_MASK     0x00000001L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_FILL_CR_MASK           0x00000002L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_FILL_CB_MASK           0x00000004L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_FILL_Y_MASK            0x00000008L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_WRAP_Y_MASK            0x00000010L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_WRAP_CB_MASK           0x00000020L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_WRAP_CR_MASK           0x00000040L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_MCH0_FRAME_END_MASK    0x00000080L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_MCH1_FRAME_END_MASK    0x00000100L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_MCH2_FRAME_END_MASK    0x00000200L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_MCH0_LEAK_MASK         0x00000400L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_MCH1_LEAK_MASK         0x00000800L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_MCH2_LEAK_MASK         0x00001000L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_ISP_LEAK_MASK          0x00002000L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_AXI_BUS_CLEAN_MASK     0x00004000L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_MAF_MASK               0x00008000L
#define ISP_CORE_MI_PP_IMSC__AIVA_MI_AXI_TMOUT_MASK         0x00010000L

// ISP_CORE_MI_PP_RIS
#define ISP_CORE_MI_PP_RIS__AIVA_MI_ISP_FRAME_END_MASK      0x00000001L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_FILL_CR_MASK            0x00000002L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_FILL_CB_MASK            0x00000004L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_FILL_Y_MASK             0x00000008L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_WRAP_Y_MASK             0x00000010L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_WRAP_CB_MASK            0x00000020L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_WRAP_CR_MASK            0x00000040L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_MCH0_FRAME_END_MASK     0x00000080L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_MCH1_FRAME_END_MASK     0x00000100L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_MCH2_FRAME_END_MASK     0x00000200L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_MCH0_LEAK_MASK          0x00000400L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_MCH1_LEAK_MASK          0x00000800L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_MCH2_LEAK_MASK          0x00001000L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_ISP_LEAK_MASK           0x00002000L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00004000L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_MAF_MASK                0x00008000L
#define ISP_CORE_MI_PP_RIS__AIVA_MI_AXI_TMOUT_MASK          0x00010000L

// ISP_CORE_MI_PP_MIS
#define ISP_CORE_MI_PP_MIS__AIVA_MI_ISP_FRAME_END_MASK      0x00000001L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_FILL_CR_MASK            0x00000002L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_FILL_CB_MASK            0x00000004L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_FILL_Y_MASK             0x00000008L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_WRAP_Y_MASK             0x00000010L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_WRAP_CB_MASK            0x00000020L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_WRAP_CR_MASK            0x00000040L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_MCH0_FRAME_END_MASK     0x00000080L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_MCH1_FRAME_END_MASK     0x00000100L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_MCH2_FRAME_END_MASK     0x00000200L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_MCH0_LEAK_MASK          0x00000400L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_MCH1_LEAK_MASK          0x00000800L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_MCH2_LEAK_MASK          0x00001000L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_ISP_LEAK_MASK           0x00002000L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00004000L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_MAF_MASK                0x00008000L
#define ISP_CORE_MI_PP_MIS__AIVA_MI_AXI_TMOUT_MASK          0x00010000L

// ISP_CORE_MI_PP_ICR
#define ISP_CORE_MI_PP_ICR__AIVA_MI_ISP_FRAME_END_MASK      0x00000001L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_FILL_CR_MASK            0x00000002L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_FILL_CB_MASK            0x00000004L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_FILL_Y_MASK             0x00000008L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_WRAP_Y_MASK             0x00000010L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_WRAP_CB_MASK            0x00000020L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_WRAP_CR_MASK            0x00000040L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_MCH0_FRAME_END_MASK     0x00000080L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_MCH1_FRAME_END_MASK     0x00000100L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_MCH2_FRAME_END_MASK     0x00000200L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_MCH0_LEAK_MASK          0x00000400L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_MCH1_LEAK_MASK          0x00000800L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_MCH2_LEAK_MASK          0x00001000L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_ISP_LEAK_MASK           0x00002000L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00004000L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_MAF_MASK                0x00008000L
#define ISP_CORE_MI_PP_ICR__AIVA_MI_AXI_TMOUT_MASK          0x00010000L

// ISP_CORE_MI_PP_ISR
#define ISP_CORE_MI_PP_ISR__AIVA_MI_ISP_FRAME_END_MASK      0x00000001L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_FILL_CR_MASK            0x00000002L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_FILL_CB_MASK            0x00000004L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_FILL_Y_MASK             0x00000008L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_WRAP_Y_MASK             0x00000010L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_WRAP_CB_MASK            0x00000020L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_WRAP_CR_MASK            0x00000040L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_MCH0_FRAME_END_MASK     0x00000080L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_MCH1_FRAME_END_MASK     0x00000100L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_MCH2_FRAME_END_MASK     0x00000200L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_MCH0_LEAK_MASK          0x00000400L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_MCH1_LEAK_MASK          0x00000800L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_MCH2_LEAK_MASK          0x00001000L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_ISP_LEAK_MASK           0x00002000L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00004000L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_MAF_MASK                0x00008000L
#define ISP_CORE_MI_PP_ISR__AIVA_MI_AXI_TMOUT_MASK          0x00010000L

// ISP_CORE_MI_PP_STATUS
#define ISP_CORE_MI_PP_STATUS__AIVA_MI_Y_FIFO_FULL_MASK     0x00000001L
#define ISP_CORE_MI_PP_STATUS__AIVA_MI_CB_FIFO_FULL_MASK    0x00000002L
#define ISP_CORE_MI_PP_STATUS__AIVA_MI_CR_FIFO_FULL_MASK    0x00000004L

// ISP_CORE_MI_PP_STATUS_CLR
#define ISP_CORE_MI_PP_STATUS_CLR__AIVA_MI_Y_FIFO_FULL_MASK 0x00000001L
#define ISP_CORE_MI_PP_STATUS_CLR__AIVA_MI_CB_FIFO_FULL_MASK 0x00000002L
#define ISP_CORE_MI_PP_STATUS_CLR__AIVA_MI_CR_FIFO_FULL_MASK 0x00000004L

// ISP_CORE_MI_PP_RAW_BYTE_CNT
#define ISP_CORE_MI_PP_RAW_BYTE_CNT__AIVA_MI_RAW_BYTE_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_PP_DP_PIXEL_CNT
#define ISP_CORE_MI_PP_DP_PIXEL_CNT__AIVA_MI_DP_PIXEL_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_PP_MCH0_BYTE_CNT
#define ISP_CORE_MI_PP_MCH0_BYTE_CNT__AIVA_MI_MCH0_BYTE_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_PP_MCH1_BYTE_CNT
#define ISP_CORE_MI_PP_MCH1_BYTE_CNT__AIVA_MI_MCH1_BYTE_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_PP_MCH2_BYTE_CNT
#define ISP_CORE_MI_PP_MCH2_BYTE_CNT__AIVA_MI_MCH2_BYTE_CNT_MASK 0x0fffffffL

// ISP_CORE_MI_PP_PSTATE_CTRL_Y
#define ISP_CORE_MI_PP_PSTATE_CTRL_Y__AIVA_MI_PSTATE_TH_Y_MASK 0x0000ffffL
#define ISP_CORE_MI_PP_PSTATE_CTRL_Y__AIVA_MI_PSTATE_EN_Y_MASK 0x00010000L

// ISP_CORE_MI_PP_PSTATE_CTRL_CB
#define ISP_CORE_MI_PP_PSTATE_CTRL_CB__AIVA_MI_PSTATE_TH_CB_MASK 0x0000ffffL
#define ISP_CORE_MI_PP_PSTATE_CTRL_CB__AIVA_MI_PSTATE_EN_CB_MASK 0x00010000L

// ISP_CORE_MI_PP_PSTATE_CTRL_CR
#define ISP_CORE_MI_PP_PSTATE_CTRL_CR__AIVA_MI_PSTATE_TH_CR_MASK 0x0000ffffL
#define ISP_CORE_MI_PP_PSTATE_CTRL_CR__AIVA_MI_PSTATE_EN_CR_MASK 0x00010000L

// ISP_CORE_MI_PP_PSTATE_ALLOW_STAT
#define ISP_CORE_MI_PP_PSTATE_ALLOW_STAT__AIVA_MI_PSTATE_ALLOW_MASK 0x00000001L

// ISP_CORE_MI_PP_CID_ENABLE
#define ISP_CORE_MI_PP_CID_ENABLE__AIVA_MI_CID_ENABLE_MASK  0x00000001L
#define ISP_CORE_MI_PP_CID_ENABLE__AIVA_MI_CID_UPDATE_MASK  0x00000002L
#define ISP_CORE_MI_PP_CID_ENABLE__AIVA_MI_CID_NUM_MASK     0x000001f0L
#define ISP_CORE_MI_PP_CID_ENABLE__AIVA_MI_CID_ENABLE_SHD_MASK 0x00010000L
#define ISP_CORE_MI_PP_CID_ENABLE__AIVA_MI_CID_NUM_SHD_MASK 0x01f00000L

// ISP_CORE_MI_PP_LEAK_ENABLE
#define ISP_CORE_MI_PP_LEAK_ENABLE__AIVA_MI_LEAK_ENABLE_MASK 0x00000001L

// ISP_CORE_MI_PP_LEAK_TH_Y
#define ISP_CORE_MI_PP_LEAK_TH_Y__AIVA_MI_LEAK_TH_Y_MASK    0x0000ffffL

// ISP_CORE_MI_PP_LEAK_TH_CB
#define ISP_CORE_MI_PP_LEAK_TH_CB__AIVA_MI_LEAK_TH_CB_MASK  0x0000ffffL

// ISP_CORE_MI_PP_LEAK_TH_CR
#define ISP_CORE_MI_PP_LEAK_TH_CR__AIVA_MI_LEAK_TH_CR_MASK  0x0000ffffL

// ISP_CORE_MI_PP_TIMER_EN
#define ISP_CORE_MI_PP_TIMER_EN__AIVA_MI_TIMER_EN_MASK      0x00000001L

// ISP_CORE_MI_PP_TIMER_TH
#define ISP_CORE_MI_PP_TIMER_TH__AIVA_MI_TIMER_TH_MASK      0xffffffffL

// ISP_CORE_MI_PP_CUR_LEAK_STATUS
#define ISP_CORE_MI_PP_CUR_LEAK_STATUS__AIVA_MI_CUR_MCH0_LEAK_STATUS_MASK 0x00000001L
#define ISP_CORE_MI_PP_CUR_LEAK_STATUS__AIVA_MI_CUR_MCH1_LEAK_STATUS_MASK 0x00000002L
#define ISP_CORE_MI_PP_CUR_LEAK_STATUS__AIVA_MI_CUR_MCH2_LEAK_STATUS_MASK 0x00000004L
#define ISP_CORE_MI_PP_CUR_LEAK_STATUS__AIVA_MI_CUR_ISP_LEAK_STATUS_MASK 0x00000008L

// ISP_CORE_MI_PP_SRAM_FILL_LEVEL_Y
#define ISP_CORE_MI_PP_SRAM_FILL_LEVEL_Y__AIVA_MI_SRAM_FILL_LEVEL_Y_MASK 0x0000ffffL

// ISP_CORE_MI_PP_SRAM_FILL_LEVEL_CB
#define ISP_CORE_MI_PP_SRAM_FILL_LEVEL_CB__AIVA_MI_SRAM_FILL_LEVEL_CB_MASK 0x0000ffffL

// ISP_CORE_MI_PP_SRAM_FILL_LEVEL_CR
#define ISP_CORE_MI_PP_SRAM_FILL_LEVEL_CR__AIVA_MI_SRAM_FILL_LEVEL_CR_MASK 0x0000ffffL

// ISP_CORE_MI_PP_FIFO_OVERFLOW
#define ISP_CORE_MI_PP_FIFO_OVERFLOW__AIVA_MI_FIFO_OVERFLOW_Y_MASK 0x00000001L
#define ISP_CORE_MI_PP_FIFO_OVERFLOW__AIVA_MI_FIFO_OVERFLOW_CB_MASK 0x00000002L
#define ISP_CORE_MI_PP_FIFO_OVERFLOW__AIVA_MI_FIFO_OVERFLOW_CR_MASK 0x00000004L

// ISP_CORE_MI_PP_MAFD
#define ISP_CORE_MI_PP_MAFD__AIVA_MI_MAF_CLEAR_MASK         0x00000001L
#define ISP_CORE_MI_PP_MAFD__AIVA_MI_MAF_NACK_MASK          0x00000030L
#define ISP_CORE_MI_PP_MAFD__AIVA_MI_MAF_ID_MASK            0x00ffff00L

// ISP_CORE_MI_PP_SPH_TEST
#define ISP_CORE_MI_PP_SPH_TEST__AIVA_MI_SPH_TOGGLE_MASK    0x00000001L
#define ISP_CORE_MI_PP_SPH_TEST__AIVA_MI_SPH_DONE_MASK      0x00000010L
#define ISP_CORE_MI_PP_SPH_TEST__AIVA_MI_SPH_CLR_MASK       0x00000100L

// ISP_CORE_MI_PP_SPH_WDATA
#define ISP_CORE_MI_PP_SPH_WDATA__AIVA_MI_SPH_WDATA_MASK    0xffffffffL

// ISP_CORE_MI_PP_STALL
#define ISP_CORE_MI_PP_STALL__AIVA_MI_STALL_MASK            0x00000001L
#define ISP_CORE_MI_PP_STALL__AIVA_MI_AXI_BUS_CLEAN_MASK    0x00000010L

// ISP_CORE_MI_PP_AXI_GENERAL
#define ISP_CORE_MI_PP_AXI_GENERAL__AIVA_MI_AXI_AWLOCK_MASK 0x00000001L
#define ISP_CORE_MI_PP_AXI_GENERAL__AIVA_MI_AXI_AWPROT_MASK 0x0000000eL
#define ISP_CORE_MI_PP_AXI_GENERAL__AIVA_MI_AXI_AWCACHE_MASK 0x000000f0L
#define ISP_CORE_MI_PP_AXI_GENERAL__AIVA_MI_AXI_AWQOS_MASK  0x00000f00L
#define ISP_CORE_MI_PP_AXI_GENERAL__AIVA_MI_AXI_AWREGION_MASK 0x0000f000L

// ISP_CORE_MI_PP_AXI_AWUSER
#define ISP_CORE_MI_PP_AXI_AWUSER__AIVA_MI_AXI_SPACE_MASK   0x00000007L
#define ISP_CORE_MI_PP_AXI_AWUSER__AIVA_MI_AXI_VMID_MASK    0x00000078L
#define ISP_CORE_MI_PP_AXI_AWUSER__AIVA_MI_AXI_VF_MASK      0x00000080L
#define ISP_CORE_MI_PP_AXI_AWUSER__AIVA_MI_AXI_VFID_MASK    0x00000f00L
#define ISP_CORE_MI_PP_AXI_AWUSER__AIVA_MI_AXI_RO_MASK      0x00001000L
#define ISP_CORE_MI_PP_AXI_AWUSER__AIVA_MI_AXI_GCC_MASK     0x00002000L
#define ISP_CORE_MI_PP_AXI_AWUSER__AIVA_MI_AXI_TMZ_MASK     0x00004000L

// ISP_CORE_MI_PP_AXI_WUSER
#define ISP_CORE_MI_PP_AXI_WUSER__AIVA_MI_AXI_DBGMSK_MASK   0x00000001L
#define ISP_CORE_MI_PP_AXI_WUSER__AIVA_MI_AXI_SWAP_MASK     0x00000006L

// ISP_CORE_MI_PP_QOS_CTRL
#define ISP_CORE_MI_PP_QOS_CTRL__AIVA_MI_QOS_MANU_EN_MASK   0x00000001L
#define ISP_CORE_MI_PP_QOS_CTRL__AIVA_MI_QOS_MC_TMO_EN_MASK 0x00000002L
#define ISP_CORE_MI_PP_QOS_CTRL__AIVA_MI_QOS_MANU_MASK      0x000000f0L
#define ISP_CORE_MI_PP_QOS_CTRL__AIVA_MI_QOS_MC_WATERMARK_MASK 0x00003f00L
#define ISP_CORE_MI_PP_QOS_CTRL__AIVA_MI_QOS_TIMER_MASK     0x003f0000L
#define ISP_CORE_MI_PP_QOS_CTRL__AIVA_MI_QOS_PROG_STEP_MASK 0x0f000000L

// ISP_CORE_MI_PP_PFM_CTRL
#define ISP_CORE_MI_PP_PFM_CTRL__AIVA_MI_PFM_EN_MASK        0x00000001L
#define ISP_CORE_MI_PP_PFM_CTRL__AIVA_MI_PFM_ID_EN_MASK     0x00000002L
#define ISP_CORE_MI_PP_PFM_CTRL__AIVA_MI_PFM_SEL_MASK       0x00000030L
#define ISP_CORE_MI_PP_PFM_CTRL__AIVA_MI_PFM_MAX_REQ_CFG_MASK 0x00000300L
#define ISP_CORE_MI_PP_PFM_CTRL__AIVA_MI_PFM_RD_MASK        0x00001000L
#define ISP_CORE_MI_PP_PFM_CTRL__AIVA_MI_PFM_ID_MASK        0xffff0000L

// ISP_CORE_MI_PP_PFM_REGION_SET0
#define ISP_CORE_MI_PP_PFM_REGION_SET0__AIVA_MI_PFM_REGION_SET0_MASK 0x00ffffffL

// ISP_CORE_MI_PP_PFM_REGION_SET1
#define ISP_CORE_MI_PP_PFM_REGION_SET1__AIVA_MI_PFM_REGION_SET1_MASK 0x00ffffffL

// ISP_CORE_MI_PP_PFM_REGION_SET2
#define ISP_CORE_MI_PP_PFM_REGION_SET2__AIVA_MI_PFM_REGION_SET2_MASK 0x00ffffffL

// ISP_CORE_MI_PP_PFM_REGION_SET3
#define ISP_CORE_MI_PP_PFM_REGION_SET3__AIVA_MI_PFM_REGION_SET3_MASK 0x00ffffffL

// ISP_CORE_MI_PP_PFM_REGION_SET4
#define ISP_CORE_MI_PP_PFM_REGION_SET4__AIVA_MI_PFM_REGION_SET4_MASK 0x00ffffffL

// ISP_CORE_MI_PP_PFM_REGION_SET5
#define ISP_CORE_MI_PP_PFM_REGION_SET5__AIVA_MI_PFM_REGION_SET5_MASK 0x00ffffffL

// ISP_CORE_MI_PP_PFM_REGION_SET6
#define ISP_CORE_MI_PP_PFM_REGION_SET6__AIVA_MI_PFM_REGION_SET6_MASK 0x00ffffffL

// ISP_CORE_MI_PP_PFM_REGION_SET7
#define ISP_CORE_MI_PP_PFM_REGION_SET7__AIVA_MI_PFM_REGION_SET7_MASK 0x00ffffffL

// ISP_CORE_MI_PP_PFM_STAT_0_1_CNT
#define ISP_CORE_MI_PP_PFM_STAT_0_1_CNT__AIVA_MI_PFM_STAT0_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_PP_PFM_STAT_0_1_CNT__AIVA_MI_PFM_STAT1_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_PP_PFM_STAT_2_3_CNT
#define ISP_CORE_MI_PP_PFM_STAT_2_3_CNT__AIVA_MI_PFM_STAT2_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_PP_PFM_STAT_2_3_CNT__AIVA_MI_PFM_STAT3_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_PP_PFM_STAT_4_5_CNT
#define ISP_CORE_MI_PP_PFM_STAT_4_5_CNT__AIVA_MI_PFM_STAT4_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_PP_PFM_STAT_4_5_CNT__AIVA_MI_PFM_STAT5_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_PP_PFM_STAT_6_7_CNT
#define ISP_CORE_MI_PP_PFM_STAT_6_7_CNT__AIVA_MI_PFM_STAT6_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_PP_PFM_STAT_6_7_CNT__AIVA_MI_PFM_STAT7_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_PP_CTRL_CRC
#define ISP_CORE_MI_PP_CTRL_CRC__AIVA_MI_CTRL_CRC_RESET_MASK 0x00000001L

// ISP_CORE_MI_PP_CRC0
#define ISP_CORE_MI_PP_CRC0__AIVA_MI_CRC0_MASK              0xffffffffL

// ISP_CORE_MI_PP_CRC1
#define ISP_CORE_MI_PP_CRC1__AIVA_MI_CRC1_MASK              0xffffffffL

// ISP_CORE_MI_PP_CRC2
#define ISP_CORE_MI_PP_CRC2__AIVA_MI_CRC2_MASK              0xffffffffL

// ISP_CORE_MI_PP_CRC3
#define ISP_CORE_MI_PP_CRC3__AIVA_MI_CRC3_MASK              0xffffffffL

// ISP_CORE_MI_PP_CRC4
#define ISP_CORE_MI_PP_CRC4__AIVA_MI_CRC4_MASK              0xffffffffL

// ISP_CORE_MI_PP_CRC5
#define ISP_CORE_MI_PP_CRC5__AIVA_MI_CRC5_MASK              0xffffffffL

// ISP_CORE_MI_PP_CRC6
#define ISP_CORE_MI_PP_CRC6__AIVA_MI_CRC6_MASK              0xffffffffL

// ISP_CORE_MI_PP_CRC7
#define ISP_CORE_MI_PP_CRC7__AIVA_MI_CRC7_MASK              0xffffffffL

// ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_INIT
#define ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_INIT__AIVA_MI_DMA_Y_PIC_START_AD_INIT_MASK 0xffffffffL

// ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_H_INIT
#define ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_H_INIT__MARVIN_MI_DMA_Y_PIC_START_AD_H_INIT_MASK 0xffffffffL

// ISP_CORE_MI_RD_DMA_Y_PIC_WIDTH_INIT
#define ISP_CORE_MI_RD_DMA_Y_PIC_WIDTH_INIT__AIVA_MI_DMA_Y_PIC_WIDTH_INIT_MASK 0x00007fffL

// ISP_CORE_MI_RD_DMA_Y_LLENGTH_INIT
#define ISP_CORE_MI_RD_DMA_Y_LLENGTH_INIT__AIVA_MI_DMA_Y_LLENGTH_INIT_MASK 0x00007fffL

// ISP_CORE_MI_RD_DMA_Y_PIC_SIZE_INIT
#define ISP_CORE_MI_RD_DMA_Y_PIC_SIZE_INIT__AIVA_MI_DMA_Y_PIC_SIZE_INIT_MASK 0x0fffffffL

// ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_SHD
#define ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_SHD__AIVA_MI_DMA_Y_PIC_START_AD_SHD_MASK 0xffffffffL

// ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_H_SHD
#define ISP_CORE_MI_RD_DMA_Y_PIC_START_AD_H_SHD__MARVIN_MI_DMA_Y_PIC_START_AD_H_SHD_MASK 0xffffffffL

// ISP_CORE_MI_RD_DMA_Y_PIC_WIDTH_SHD
#define ISP_CORE_MI_RD_DMA_Y_PIC_WIDTH_SHD__AIVA_MI_DMA_Y_PIC_WIDTH_SHD_MASK 0x00007fffL

// ISP_CORE_MI_RD_DMA_Y_LLENGTH_SHD
#define ISP_CORE_MI_RD_DMA_Y_LLENGTH_SHD__AIVA_MI_DMA_Y_LLENGTH_SHD_MASK 0x00007fffL

// ISP_CORE_MI_RD_DMA_Y_PIC_SIZE_SHD
#define ISP_CORE_MI_RD_DMA_Y_PIC_SIZE_SHD__AIVA_MI_DMA_Y_PIC_SIZE_SHD_MASK 0x0fffffffL

// ISP_CORE_MI_RD_DMA_CTRL
#define ISP_CORE_MI_RD_DMA_CTRL__AIVA_MI_DMA_BURST_LEN_MASK 0x00000003L
#define ISP_CORE_MI_RD_DMA_CTRL__AIVA_MI_DMA_BYTE_SWAP_MASK 0x00000100L
#define ISP_CORE_MI_RD_DMA_CTRL__AIVA_MI_DMA_FRAME_END_DISABLE_MASK 0x00000400L
#define ISP_CORE_MI_RD_DMA_CTRL__AIVA_MI_DMA_DATA_FORMAT_MASK 0x00001000L

// ISP_CORE_MI_RD_DMA_INIT
#define ISP_CORE_MI_RD_DMA_INIT__AIVA_MI_DMA_CFG_UPD_MASK   0x00000001L

// ISP_CORE_MI_RD_DMA_AUTO_CFG_UPDATE
#define ISP_CORE_MI_RD_DMA_AUTO_CFG_UPDATE__AIVA_MI_DMA_AUTO_CFG_UPDATE_MASK 0x00000001L

// ISP_CORE_MI_RD_DMA_GEN_CFG_UPDATE
#define ISP_CORE_MI_RD_DMA_GEN_CFG_UPDATE__AIVA_DMA_GEN_CFG_UPDATE_MASK 0x00000001L

// ISP_CORE_MI_RD_DMA_START
#define ISP_CORE_MI_RD_DMA_START__AIVA_MI_DMA_START_MASK    0x00000001L

// ISP_CORE_MI_RD_DMA_STATUS
#define ISP_CORE_MI_RD_DMA_STATUS__AIVA_MI_DMA_ACTIVE_MASK  0x00000001L

// ISP_CORE_MI_RD_IMSC
#define ISP_CORE_MI_RD_IMSC__AIVA_MI_MAF_MASK               0x00000100L
#define ISP_CORE_MI_RD_IMSC__AIVA_MI_AXI_TMOUT_MASK         0x00000200L
#define ISP_CORE_MI_RD_IMSC__AIVA_MI_AXI_BUS_CLEAN_MASK     0x00000400L
#define ISP_CORE_MI_RD_IMSC__AIVA_MI_DMA_READY_MASK         0x00000800L

// ISP_CORE_MI_RD_RIS
#define ISP_CORE_MI_RD_RIS__AIVA_MI_MAF_MASK                0x00000100L
#define ISP_CORE_MI_RD_RIS__AIVA_MI_AXI_TMOUT_MASK          0x00000200L
#define ISP_CORE_MI_RD_RIS__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00000400L
#define ISP_CORE_MI_RD_RIS__AIVA_MI_DMA_READY_MASK          0x00000800L

// ISP_CORE_MI_RD_MIS
#define ISP_CORE_MI_RD_MIS__AIVA_MI_MAF_MASK                0x00000100L
#define ISP_CORE_MI_RD_MIS__AIVA_MI_AXI_TMOUT_MASK          0x00000200L
#define ISP_CORE_MI_RD_MIS__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00000400L
#define ISP_CORE_MI_RD_MIS__AIVA_MI_DMA_READY_MASK          0x00000800L

// ISP_CORE_MI_RD_ICR
#define ISP_CORE_MI_RD_ICR__AIVA_MI_MAF_MASK                0x00000100L
#define ISP_CORE_MI_RD_ICR__AIVA_MI_AXI_TMOUT_MASK          0x00000200L
#define ISP_CORE_MI_RD_ICR__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00000400L
#define ISP_CORE_MI_RD_ICR__AIVA_MI_DMA_READY_MASK          0x00000800L

// ISP_CORE_MI_RD_ISR
#define ISP_CORE_MI_RD_ISR__AIVA_MI_MAF_MASK                0x00000100L
#define ISP_CORE_MI_RD_ISR__AIVA_MI_AXI_TMOUT_MASK          0x00000200L
#define ISP_CORE_MI_RD_ISR__AIVA_MI_AXI_BUS_CLEAN_MASK      0x00000400L
#define ISP_CORE_MI_RD_ISR__AIVA_MI_DMA_READY_MASK          0x00000800L

// ISP_CORE_MI_RD_DMA_STALL
#define ISP_CORE_MI_RD_DMA_STALL__AIVA_MI_DMA_STALL_MASK    0x00000001L
#define ISP_CORE_MI_RD_DMA_STALL__AIVA_MI_AXI_BUS_CLEAN_MASK 0x00000010L

// ISP_CORE_MI_RD_DMA_TIMER_EN
#define ISP_CORE_MI_RD_DMA_TIMER_EN__AIVA_MI_DMA_TIMER_EN_MASK 0x00000001L

// ISP_CORE_MI_RD_DMA_TIMER_TH
#define ISP_CORE_MI_RD_DMA_TIMER_TH__AIVA_MI_DMA_TIMER_TH_MASK 0xffffffffL

// ISP_CORE_MI_RD_AXI_ARUSER
#define ISP_CORE_MI_RD_AXI_ARUSER__AIVA_MI_AXI_SPACE_MASK   0x00000007L
#define ISP_CORE_MI_RD_AXI_ARUSER__AIVA_MI_AXI_VMID_MASK    0x00000078L
#define ISP_CORE_MI_RD_AXI_ARUSER__AIVA_MI_AXI_SWAP_MASK    0x00000180L
#define ISP_CORE_MI_RD_AXI_ARUSER__AIVA_MI_AXI_VF_MASK      0x00000200L
#define ISP_CORE_MI_RD_AXI_ARUSER__AIVA_MI_AXI_VFID_MASK    0x00003c00L
#define ISP_CORE_MI_RD_AXI_ARUSER__AIVA_MI_AXI_RO_MASK      0x00004000L
#define ISP_CORE_MI_RD_AXI_ARUSER__AIVA_MI_AXI_GCC_MASK     0x00008000L
#define ISP_CORE_MI_RD_AXI_ARUSER__AIVA_MI_AXI_TMZ_MASK     0x00010000L

// ISP_CORE_MI_RD_QOS_CTRL
#define ISP_CORE_MI_RD_QOS_CTRL__AIVA_MI_QOS_MANU_EN_MASK   0x00000001L
#define ISP_CORE_MI_RD_QOS_CTRL__AIVA_MI_QOS_MC_TMO_EN_MASK 0x00000002L
#define ISP_CORE_MI_RD_QOS_CTRL__AIVA_MI_QOS_MANU_MASK      0x000000f0L
#define ISP_CORE_MI_RD_QOS_CTRL__AIVA_MI_QOS_MC_WATERMARK_MASK 0x00003f00L
#define ISP_CORE_MI_RD_QOS_CTRL__AIVA_MI_QOS_TIMER_MASK     0x003f0000L
#define ISP_CORE_MI_RD_QOS_CTRL__AIVA_MI_QOS_PROG_STEP_MASK 0x0f000000L

// ISP_CORE_MI_RD_MAFD
#define ISP_CORE_MI_RD_MAFD__AIVA_MI_MAF_CLEAR_MASK         0x00000001L
#define ISP_CORE_MI_RD_MAFD__AIVA_MI_MAF_NACK_MASK          0x00000030L
#define ISP_CORE_MI_RD_MAFD__AIVA_MI_MAF_ID_MASK            0x00ffff00L

// ISP_CORE_MI_RD_AXI_GENERAL
#define ISP_CORE_MI_RD_AXI_GENERAL__AIVA_MI_AXI_ARLOCK_MASK 0x00000001L
#define ISP_CORE_MI_RD_AXI_GENERAL__AIVA_MI_AXI_ARPROT_MASK 0x0000000eL
#define ISP_CORE_MI_RD_AXI_GENERAL__AIVA_MI_AXI_ARCACHE_MASK 0x000000f0L
#define ISP_CORE_MI_RD_AXI_GENERAL__AIVA_MI_AXI_ARQOS_MASK  0x00000f00L
#define ISP_CORE_MI_RD_AXI_GENERAL__AIVA_MI_AXI_ARREGION_MASK 0x0000f000L

// ISP_CORE_MI_RD_PFM_CTRL
#define ISP_CORE_MI_RD_PFM_CTRL__AIVA_MI_PFM_EN_MASK        0x00000001L
#define ISP_CORE_MI_RD_PFM_CTRL__AIVA_MI_PFM_ID_EN_MASK     0x00000002L
#define ISP_CORE_MI_RD_PFM_CTRL__AIVA_MI_PFM_SEL_MASK       0x00000030L
#define ISP_CORE_MI_RD_PFM_CTRL__AIVA_MI_PFM_MAX_REQ_CFG_MASK 0x00000300L
#define ISP_CORE_MI_RD_PFM_CTRL__AIVA_MI_PFM_RD_MASK        0x00001000L
#define ISP_CORE_MI_RD_PFM_CTRL__AIVA_MI_PFM_ID_MASK        0xffff0000L

// ISP_CORE_MI_RD_PFM_REGION_SET0
#define ISP_CORE_MI_RD_PFM_REGION_SET0__AIVA_MI_PFM_REGION_SET0_MASK 0x00ffffffL

// ISP_CORE_MI_RD_PFM_REGION_SET1
#define ISP_CORE_MI_RD_PFM_REGION_SET1__AIVA_MI_PFM_REGION_SET1_MASK 0x00ffffffL

// ISP_CORE_MI_RD_PFM_REGION_SET2
#define ISP_CORE_MI_RD_PFM_REGION_SET2__AIVA_MI_PFM_REGION_SET2_MASK 0x00ffffffL

// ISP_CORE_MI_RD_PFM_REGION_SET3
#define ISP_CORE_MI_RD_PFM_REGION_SET3__AIVA_MI_PFM_REGION_SET3_MASK 0x00ffffffL

// ISP_CORE_MI_RD_PFM_REGION_SET4
#define ISP_CORE_MI_RD_PFM_REGION_SET4__AIVA_MI_PFM_REGION_SET4_MASK 0x00ffffffL

// ISP_CORE_MI_RD_PFM_REGION_SET5
#define ISP_CORE_MI_RD_PFM_REGION_SET5__AIVA_MI_PFM_REGION_SET5_MASK 0x00ffffffL

// ISP_CORE_MI_RD_PFM_REGION_SET6
#define ISP_CORE_MI_RD_PFM_REGION_SET6__AIVA_MI_PFM_REGION_SET6_MASK 0x00ffffffL

// ISP_CORE_MI_RD_PFM_REGION_SET7
#define ISP_CORE_MI_RD_PFM_REGION_SET7__AIVA_MI_PFM_REGION_SET7_MASK 0x00ffffffL

// ISP_CORE_MI_RD_PFM_STAT_0_1_CNT
#define ISP_CORE_MI_RD_PFM_STAT_0_1_CNT__AIVA_MI_PFM_STAT0_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_RD_PFM_STAT_0_1_CNT__AIVA_MI_PFM_STAT1_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_RD_PFM_STAT_2_3_CNT
#define ISP_CORE_MI_RD_PFM_STAT_2_3_CNT__AIVA_MI_PFM_STAT2_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_RD_PFM_STAT_2_3_CNT__AIVA_MI_PFM_STAT3_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_RD_PFM_STAT_4_5_CNT
#define ISP_CORE_MI_RD_PFM_STAT_4_5_CNT__AIVA_MI_PFM_STAT4_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_RD_PFM_STAT_4_5_CNT__AIVA_MI_PFM_STAT5_CNT_MASK 0x07ff0000L

// ISP_CORE_MI_RD_PFM_STAT_6_7_CNT
#define ISP_CORE_MI_RD_PFM_STAT_6_7_CNT__AIVA_MI_PFM_STAT6_CNT_MASK 0x000007ffL
#define ISP_CORE_MI_RD_PFM_STAT_6_7_CNT__AIVA_MI_PFM_STAT7_CNT_MASK 0x07ff0000L

#endif
