// Seed: 273946567
module module_0 (
    input  id_1,
    input  id_2,
    input  id_3,
    input  id_4,
    output id_5
);
  logic id_6;
  logic id_7;
  assign id_4 = 1;
  type_10(
      1'h0
  );
  assign id_6 = id_3[1];
  assign id_4 = 1;
endmodule
`default_nettype wire
