

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Fri Oct  1 22:16:38 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        fir_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.232 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |       22|       22|         3|          2|          1|    11|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 6 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [fir.c:49]   --->   Operation 15 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln63 = store i5 10, i5 %i" [fir.c:63]   --->   Operation 16 'store' 'store_ln63' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln63 = store i32 0, i32 %acc" [fir.c:63]   --->   Operation 17 'store' 'store_ln63' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln63 = br void" [fir.c:63]   --->   Operation 18 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %i_1, i32 4" [fir.c:63]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %tmp, void %.split, void" [fir.c:63]   --->   Operation 23 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_7 = trunc i5 %i_1"   --->   Operation 24 'trunc' 'empty_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.72ns)   --->   "%icmp_ln64 = icmp_eq  i5 %i_1, i5 0" [fir.c:64]   --->   Operation 25 'icmp' 'icmp_ln64' <Predicate = (!tmp)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void, void" [fir.c:64]   --->   Operation 26 'br' 'br_ln64' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln68 = add i4 %empty_7, i4 15" [fir.c:68]   --->   Operation 27 'add' 'add_ln68' <Predicate = (!tmp & !icmp_ln64)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i4 %add_ln68" [fir.c:68]   --->   Operation 28 'zext' 'zext_ln68' <Predicate = (!tmp & !icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln68" [fir.c:68]   --->   Operation 29 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp & !icmp_ln64)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.73ns)   --->   "%data = load i4 %shift_reg_addr" [fir.c:68]   --->   Operation 30 'load' 'data' <Predicate = (!tmp & !icmp_ln64)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 31 [1/1] (0.73ns)   --->   "%store_ln65 = store i32 %x_read, i32 0" [fir.c:65]   --->   Operation 31 'store' 'store_ln65' <Predicate = (!tmp & icmp_ln64)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 32 [1/1] (0.46ns)   --->   "%br_ln67 = br void" [fir.c:67]   --->   Operation 32 'br' 'br_ln67' <Predicate = (!tmp & icmp_ln64)> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [fir.c:73]   --->   Operation 52 'load' 'acc_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_load_1" [fir.c:73]   --->   Operation 53 'write' 'write_ln73' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [fir.c:74]   --->   Operation 54 'ret' 'ret_ln74' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_cast1 = zext i5 %i_1"   --->   Operation 33 'zext' 'i_cast1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [fir.c:58]   --->   Operation 34 'specloopname' 'specloopname_ln58' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.73ns)   --->   "%data = load i4 %shift_reg_addr" [fir.c:68]   --->   Operation 35 'load' 'data' <Predicate = (!tmp & !icmp_ln64)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %i_cast1" [fir.c:68]   --->   Operation 36 'getelementptr' 'shift_reg_addr_1' <Predicate = (!tmp & !icmp_ln64)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.73ns)   --->   "%store_ln68 = store i32 %data, i4 %shift_reg_addr_1" [fir.c:68]   --->   Operation 37 'store' 'store_ln68' <Predicate = (!tmp & !icmp_ln64)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 38 [1/1] (0.46ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln64)> <Delay = 0.46>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%idxprom6_pre_phi = phi i4 0, void, i4 %empty_7, void"   --->   Operation 39 'phi' 'idxprom6_pre_phi' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i4 %idxprom6_pre_phi" [fir.c:59]   --->   Operation 40 'zext' 'zext_ln59' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 %zext_ln59" [fir.c:71]   --->   Operation 41 'getelementptr' 'c_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.73ns)   --->   "%c_load = load i4 %c_addr" [fir.c:71]   --->   Operation 42 'load' 'c_load' <Predicate = (!tmp)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 43 [1/1] (0.82ns)   --->   "%add_ln63 = add i5 %i_1, i5 31" [fir.c:63]   --->   Operation 43 'add' 'add_ln63' <Predicate = (!tmp)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln63 = store i5 %add_ln63, i5 %i" [fir.c:63]   --->   Operation 44 'store' 'store_ln63' <Predicate = (!tmp)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 6.23>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%data_1 = phi i32 %x_read, void, i32 %data, void"   --->   Operation 45 'phi' 'data_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [fir.c:71]   --->   Operation 46 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (0.73ns)   --->   "%c_load = load i4 %c_addr" [fir.c:71]   --->   Operation 47 'load' 'c_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 48 [1/1] (3.90ns)   --->   "%mul_ln71 = mul i32 %c_load, i32 %data_1" [fir.c:71]   --->   Operation 48 'mul' 'mul_ln71' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.14ns)   --->   "%acc_1 = add i32 %mul_ln71, i32 %acc_load" [fir.c:71]   --->   Operation 49 'add' 'acc_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln71 = store i32 %acc_1, i32 %acc" [fir.c:71]   --->   Operation 50 'store' 'store_ln71' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.6ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i') on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln68', fir.c:68) [31]  (0.809 ns)
	'getelementptr' operation ('shift_reg_addr', fir.c:68) [33]  (0 ns)
	'load' operation ('data', fir.c:68) on array 'shift_reg' [34]  (0.73 ns)
	blocking operation 0.0592 ns on control path)

 <State 2>: 1.46ns
The critical path consists of the following:
	'load' operation ('data', fir.c:68) on array 'shift_reg' [34]  (0.73 ns)
	'store' operation ('store_ln68', fir.c:68) of variable 'data', fir.c:68 on array 'shift_reg' [36]  (0.73 ns)

 <State 3>: 6.23ns
The critical path consists of the following:
	'load' operation ('c_load', fir.c:71) on array 'c' [47]  (0.73 ns)
	'mul' operation ('mul_ln71', fir.c:71) [48]  (3.9 ns)
	'add' operation ('acc', fir.c:71) [49]  (1.14 ns)
	'store' operation ('store_ln71', fir.c:71) of variable 'acc', fir.c:71 on local variable 'acc' [52]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
