<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › clk › clk-gate.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>clk-gate.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2010-2011 Canonical Ltd &lt;jeremy.kerr@canonical.com&gt;</span>
<span class="cm"> * Copyright (C) 2011-2012 Mike Turquette, Linaro Ltd &lt;mturquette@linaro.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * Gated clock implementation</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/clk-provider.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>

<span class="cm">/**</span>
<span class="cm"> * DOC: basic gatable clock which can gate and ungate it&#39;s ouput</span>
<span class="cm"> *</span>
<span class="cm"> * Traits of this clock:</span>
<span class="cm"> * prepare - clk_(un)prepare only ensures parent is (un)prepared</span>
<span class="cm"> * enable - clk_enable and clk_disable are functional &amp; control gating</span>
<span class="cm"> * rate - inherits rate from parent.  No clk_set_rate support</span>
<span class="cm"> * parent - fixed parent.  No clk_set_parent support</span>
<span class="cm"> */</span>

<span class="cp">#define to_clk_gate(_hw) container_of(_hw, struct clk_gate, hw)</span>

<span class="cm">/*</span>
<span class="cm"> * It works on following logic:</span>
<span class="cm"> *</span>
<span class="cm"> * For enabling clock, enable = 1</span>
<span class="cm"> *	set2dis = 1	-&gt; clear bit	-&gt; set = 0</span>
<span class="cm"> *	set2dis = 0	-&gt; set bit	-&gt; set = 1</span>
<span class="cm"> *</span>
<span class="cm"> * For disabling clock, enable = 0</span>
<span class="cm"> *	set2dis = 1	-&gt; set bit	-&gt; set = 1</span>
<span class="cm"> *	set2dis = 0	-&gt; clear bit	-&gt; set = 0</span>
<span class="cm"> *</span>
<span class="cm"> * So, result is always: enable xor set2dis.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_gate_endisable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_gate</span> <span class="o">*</span><span class="n">gate</span> <span class="o">=</span> <span class="n">to_clk_gate</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">set</span> <span class="o">=</span> <span class="n">gate</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLK_GATE_SET_TO_DISABLE</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">set</span> <span class="o">^=</span> <span class="n">enable</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gate</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="n">gate</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">gate</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">set</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">BIT</span><span class="p">(</span><span class="n">gate</span><span class="o">-&gt;</span><span class="n">bit_idx</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="n">gate</span><span class="o">-&gt;</span><span class="n">bit_idx</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">gate</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gate</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">)</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="n">gate</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_gate_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clk_gate_endisable</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">clk_gate_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">clk_gate_endisable</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">clk_gate_is_enabled</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk_gate</span> <span class="o">*</span><span class="n">gate</span> <span class="o">=</span> <span class="n">to_clk_gate</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">gate</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>

	<span class="cm">/* if a set bit disables this clk, flip it before masking */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gate</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">CLK_GATE_SET_TO_DISABLE</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">^=</span> <span class="n">BIT</span><span class="p">(</span><span class="n">gate</span><span class="o">-&gt;</span><span class="n">bit_idx</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="n">BIT</span><span class="p">(</span><span class="n">gate</span><span class="o">-&gt;</span><span class="n">bit_idx</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">reg</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">const</span> <span class="k">struct</span> <span class="n">clk_ops</span> <span class="n">clk_gate_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span> <span class="o">=</span> <span class="n">clk_gate_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span> <span class="o">=</span> <span class="n">clk_gate_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">is_enabled</span> <span class="o">=</span> <span class="n">clk_gate_is_enabled</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">clk_gate_ops</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * clk_register_gate - register a gate clock with the clock framework</span>
<span class="cm"> * @dev: device that is registering this clock</span>
<span class="cm"> * @name: name of this clock</span>
<span class="cm"> * @parent_name: name of this clock&#39;s parent</span>
<span class="cm"> * @flags: framework-specific flags for this clock</span>
<span class="cm"> * @reg: register address to control gating of this clock</span>
<span class="cm"> * @bit_idx: which bit in the register controls gating of this clock</span>
<span class="cm"> * @clk_gate_flags: gate-specific flags for this clock</span>
<span class="cm"> * @lock: shared register lock for this clock</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="nf">clk_register_gate</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">parent_name</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bit_idx</span><span class="p">,</span>
		<span class="n">u8</span> <span class="n">clk_gate_flags</span><span class="p">,</span> <span class="n">spinlock_t</span> <span class="o">*</span><span class="n">lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk_gate</span> <span class="o">*</span><span class="n">gate</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk_init_data</span> <span class="n">init</span><span class="p">;</span>

	<span class="cm">/* allocate the gate */</span>
	<span class="n">gate</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_gate</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gate</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: could not allocate gated clk</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">ENOMEM</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">init</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">name</span><span class="p">;</span>
	<span class="n">init</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_gate_ops</span><span class="p">;</span>
	<span class="n">init</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">init</span><span class="p">.</span><span class="n">parent_names</span> <span class="o">=</span> <span class="p">(</span><span class="n">parent_name</span> <span class="o">?</span> <span class="o">&amp;</span><span class="n">parent_name</span><span class="o">:</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">init</span><span class="p">.</span><span class="n">num_parents</span> <span class="o">=</span> <span class="p">(</span><span class="n">parent_name</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* struct clk_gate assignments */</span>
	<span class="n">gate</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">gate</span><span class="o">-&gt;</span><span class="n">bit_idx</span> <span class="o">=</span> <span class="n">bit_idx</span><span class="p">;</span>
	<span class="n">gate</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">clk_gate_flags</span><span class="p">;</span>
	<span class="n">gate</span><span class="o">-&gt;</span><span class="n">lock</span> <span class="o">=</span> <span class="n">lock</span><span class="p">;</span>
	<span class="n">gate</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">init</span><span class="p">;</span>

	<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gate</span><span class="o">-&gt;</span><span class="n">hw</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">gate</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">clk</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
