Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Mon May 23 12:43:29 2016
| Host         : Abbas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopSimple_timing_summary_routed.rpt -rpx TopSimple_timing_summary_routed.rpx
| Design       : TopSimple
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 56 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.795        0.000                      0                  518        0.135        0.000                      0                  518        4.500        0.000                       0                   237  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.795        0.000                      0                  518        0.135        0.000                      0                  518        4.500        0.000                       0                   237  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 4.146ns (61.535%)  route 2.592ns (38.465%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.735     1.735    TopSimple_AXILiteS_s_axi_U/int_in2/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.189 r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/DOADO[1]
                         net (fo=2, routed)           1.792     5.981    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_32[1]
    SLICE_X53Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.105 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75/O
                         net (fo=1, routed)           0.000     6.105    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.655 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.655    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.769    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.883    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.997    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.111    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.225    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.673 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_1/O[1]
                         net (fo=1, routed)           0.800     8.473    TopSimple_AXILiteS_s_axi_U/int_out_r/out_r_d0[29]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.572    11.572    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.151    11.723    
                         clock uncertainty           -0.035    11.688    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.420    11.268    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.707ns  (logic 4.034ns (60.149%)  route 2.673ns (39.851%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.735     1.735    TopSimple_AXILiteS_s_axi_U/int_in2/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.189 r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/DOADO[1]
                         net (fo=2, routed)           1.792     5.981    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_32[1]
    SLICE_X53Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.105 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75/O
                         net (fo=1, routed)           0.000     6.105    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.655 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.655    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.769    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.883    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.997    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.111    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.225    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.561 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_1/O[0]
                         net (fo=1, routed)           0.881     8.442    TopSimple_AXILiteS_s_axi_U/int_out_r/out_r_d0[28]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.572    11.572    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.151    11.723    
                         clock uncertainty           -0.035    11.688    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.416    11.272    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.665ns  (logic 4.125ns (61.892%)  route 2.540ns (38.108%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.735     1.735    TopSimple_AXILiteS_s_axi_U/int_in2/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.189 r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/DOADO[1]
                         net (fo=2, routed)           1.792     5.981    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_32[1]
    SLICE_X53Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.105 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75/O
                         net (fo=1, routed)           0.000     6.105    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.655 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.655    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.769    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.883    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.997    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.111    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.225    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.652 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_1/O[3]
                         net (fo=1, routed)           0.748     8.400    TopSimple_AXILiteS_s_axi_U/int_out_r/out_r_d0[31]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.572    11.572    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.151    11.723    
                         clock uncertainty           -0.035    11.688    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.423    11.265    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 3.937ns (59.543%)  route 2.675ns (40.457%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.735     1.735    TopSimple_AXILiteS_s_axi_U/int_in2/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.189 r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/DOADO[1]
                         net (fo=2, routed)           1.792     5.981    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_32[1]
    SLICE_X53Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.105 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75/O
                         net (fo=1, routed)           0.000     6.105    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.655 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.655    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.769    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.883    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.997    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.111    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.225    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.464 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2/O[2]
                         net (fo=1, routed)           0.883     8.347    TopSimple_AXILiteS_s_axi_U/int_out_r/out_r_d0[26]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.572    11.572    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.151    11.723    
                         clock uncertainty           -0.035    11.688    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.419    11.269    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.347    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 4.051ns (61.410%)  route 2.546ns (38.590%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.735     1.735    TopSimple_AXILiteS_s_axi_U/int_in2/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.189 r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/DOADO[1]
                         net (fo=2, routed)           1.792     5.981    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_32[1]
    SLICE_X53Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.105 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75/O
                         net (fo=1, routed)           0.000     6.105    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.655 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.655    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.769    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.883    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.997    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.111    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.225    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.339 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.339    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.578 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_1/O[2]
                         net (fo=1, routed)           0.754     8.332    TopSimple_AXILiteS_s_axi_U/int_out_r/out_r_d0[30]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.572    11.572    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.151    11.723    
                         clock uncertainty           -0.035    11.688    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.419    11.269    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 3.920ns (59.452%)  route 2.674ns (40.548%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.735     1.735    TopSimple_AXILiteS_s_axi_U/int_in2/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.189 r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/DOADO[1]
                         net (fo=2, routed)           1.792     5.981    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_32[1]
    SLICE_X53Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.105 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75/O
                         net (fo=1, routed)           0.000     6.105    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.655 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.655    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.769    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.883    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.997    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.111    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.225    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.447 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2/O[0]
                         net (fo=1, routed)           0.882     8.329    TopSimple_AXILiteS_s_axi_U/int_out_r/out_r_d0[24]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.572    11.572    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.151    11.723    
                         clock uncertainty           -0.035    11.688    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[24])
                                                     -0.416    11.272    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 4.032ns (61.412%)  route 2.533ns (38.588%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.735     1.735    TopSimple_AXILiteS_s_axi_U/int_in2/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.189 r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/DOADO[1]
                         net (fo=2, routed)           1.792     5.981    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_32[1]
    SLICE_X53Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.105 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75/O
                         net (fo=1, routed)           0.000     6.105    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.655 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.655    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.769    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.883    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.997    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.111    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.225    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.559 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2/O[1]
                         net (fo=1, routed)           0.742     8.301    TopSimple_AXILiteS_s_axi_U/int_out_r/out_r_d0[25]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.572    11.572    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.151    11.723    
                         clock uncertainty           -0.035    11.688    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[25])
                                                     -0.420    11.268    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 3.823ns (58.233%)  route 2.742ns (41.767%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.735     1.735    TopSimple_AXILiteS_s_axi_U/int_in2/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.189 r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/DOADO[1]
                         net (fo=2, routed)           1.792     5.981    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_32[1]
    SLICE_X53Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.105 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75/O
                         net (fo=1, routed)           0.000     6.105    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.655 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.655    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.769    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.883    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.997    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.111    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.350 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3/O[2]
                         net (fo=1, routed)           0.950     8.300    TopSimple_AXILiteS_s_axi_U/int_out_r/out_r_d0[22]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.572    11.572    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.151    11.723    
                         clock uncertainty           -0.035    11.688    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                     -0.419    11.269    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 4.011ns (61.190%)  route 2.544ns (38.810%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.735     1.735    TopSimple_AXILiteS_s_axi_U/int_in2/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.189 r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/DOADO[1]
                         net (fo=2, routed)           1.792     5.981    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_32[1]
    SLICE_X53Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.105 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75/O
                         net (fo=1, routed)           0.000     6.105    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.655 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.655    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.769    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.883    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.997    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.111    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.225    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.538 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_2/O[3]
                         net (fo=1, routed)           0.752     8.290    TopSimple_AXILiteS_s_axi_U/int_out_r/out_r_d0[27]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.572    11.572    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.151    11.723    
                         clock uncertainty           -0.035    11.688    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.423    11.265    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 3.918ns (60.723%)  route 2.534ns (39.277%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.735     1.735    TopSimple_AXILiteS_s_axi_U/int_in2/ap_clk
    RAMB36_X3Y14         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.189 r  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/DOADO[1]
                         net (fo=2, routed)           1.792     5.981    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_32[1]
    SLICE_X53Y64         LUT5 (Prop_lut5_I4_O)        0.124     6.105 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75/O
                         net (fo=1, routed)           0.000     6.105    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_75_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.655 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.655    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_8_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.769 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.769    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_7_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.883    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_6_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.997 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.997    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_5_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.111 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.111    TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_4_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.445 r  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg_i_3/O[1]
                         net (fo=1, routed)           0.743     8.188    TopSimple_AXILiteS_s_axi_U/int_out_r/out_r_d0[21]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=236, unset)          1.572    11.572    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism              0.151    11.723    
                         clock uncertainty           -0.035    11.688    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.420    11.268    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  3.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tmp_reg_133_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.572     0.572    ap_clk
    SLICE_X54Y62         FDRE                                         r  tmp_reg_133_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     0.736 r  tmp_reg_133_reg[1]/Q
                         net (fo=1, routed)           0.211     0.947    TopSimple_AXILiteS_s_axi_U/int_out_r/tmp_reg_133_reg[1][1]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.882     0.882    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.628    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.811    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rdata_reg[10]_i_2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.688%)  route 0.335ns (64.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.548     0.548    ap_clk
    SLICE_X49Y67         FDRE                                         r  rdata_reg[10]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  rdata_reg[10]_i_2/Q
                         net (fo=1, routed)           0.335     1.024    TopSimple_AXILiteS_s_axi_U/int_in1/rdata_reg[10]_i_2
    SLICE_X50Y67         LUT5 (Prop_lut5_I2_O)        0.045     1.069 r  TopSimple_AXILiteS_s_axi_U/int_in1/rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     1.069    TopSimple_AXILiteS_s_axi_U/int_in1_n_74
    SLICE_X50Y67         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.812     0.812    TopSimple_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y67         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/rdata_reg[10]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.121     0.928    TopSimple_AXILiteS_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tmp_reg_133_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.572     0.572    ap_clk
    SLICE_X54Y62         FDRE                                         r  tmp_reg_133_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.164     0.736 r  tmp_reg_133_reg[0]/Q
                         net (fo=1, routed)           0.219     0.955    TopSimple_AXILiteS_s_axi_U/int_out_r/tmp_reg_133_reg[1][0]
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.882     0.882    TopSimple_AXILiteS_s_axi_U/int_out_r/ap_clk
    RAMB36_X3Y12         RAMB36E1                                     r  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism             -0.254     0.628    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.811    TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rdata_reg[24]_i_2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.626%)  route 0.093ns (33.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.547     0.547    ap_clk
    SLICE_X53Y65         FDRE                                         r  rdata_reg[24]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  rdata_reg[24]_i_2/Q
                         net (fo=1, routed)           0.093     0.781    TopSimple_AXILiteS_s_axi_U/int_in1/rdata_reg[24]_i_2
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.045     0.826 r  TopSimple_AXILiteS_s_axi_U/int_in1/rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.826    TopSimple_AXILiteS_s_axi_U/int_in1_n_88
    SLICE_X51Y65         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.814     0.814    TopSimple_AXILiteS_s_axi_U/ap_clk
    SLICE_X51Y65         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/rdata_reg[24]/C
                         clock pessimism             -0.253     0.561    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.092     0.653    TopSimple_AXILiteS_s_axi_U/rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rdata_reg[22]_i_2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.547     0.547    ap_clk
    SLICE_X53Y65         FDRE                                         r  rdata_reg[22]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  rdata_reg[22]_i_2/Q
                         net (fo=1, routed)           0.095     0.783    TopSimple_AXILiteS_s_axi_U/int_in1/rdata_reg[22]_i_2
    SLICE_X51Y65         LUT5 (Prop_lut5_I2_O)        0.045     0.828 r  TopSimple_AXILiteS_s_axi_U/int_in1/rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.828    TopSimple_AXILiteS_s_axi_U/int_in1_n_86
    SLICE_X51Y65         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.814     0.814    TopSimple_AXILiteS_s_axi_U/ap_clk
    SLICE_X51Y65         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/rdata_reg[22]/C
                         clock pessimism             -0.253     0.561    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.092     0.653    TopSimple_AXILiteS_s_axi_U/rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rdata_reg[5]_i_2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.541     0.541    ap_clk
    SLICE_X53Y72         FDRE                                         r  rdata_reg[5]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141     0.682 r  rdata_reg[5]_i_2/Q
                         net (fo=1, routed)           0.095     0.777    TopSimple_AXILiteS_s_axi_U/int_in1/rdata_reg[5]_i_2
    SLICE_X52Y72         LUT5 (Prop_lut5_I2_O)        0.045     0.822 r  TopSimple_AXILiteS_s_axi_U/int_in1/rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.822    TopSimple_AXILiteS_s_axi_U/int_in1_n_70
    SLICE_X52Y72         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.807     0.807    TopSimple_AXILiteS_s_axi_U/ap_clk
    SLICE_X52Y72         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/rdata_reg[5]/C
                         clock pessimism             -0.253     0.554    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.092     0.646    TopSimple_AXILiteS_s_axi_U/rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rdata_reg[4]_i_2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.306%)  route 0.117ns (38.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.570     0.570    ap_clk
    SLICE_X55Y66         FDRE                                         r  rdata_reg[4]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  rdata_reg[4]_i_2/Q
                         net (fo=1, routed)           0.117     0.828    TopSimple_AXILiteS_s_axi_U/int_in1/rdata_reg[4]_i_2
    SLICE_X56Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.873 r  TopSimple_AXILiteS_s_axi_U/int_in1/rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.873    TopSimple_AXILiteS_s_axi_U/int_in1_n_69
    SLICE_X56Y66         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.840     0.840    TopSimple_AXILiteS_s_axi_U/ap_clk
    SLICE_X56Y66         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/rdata_reg[4]/C
                         clock pessimism             -0.235     0.605    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.092     0.697    TopSimple_AXILiteS_s_axi_U/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rdata_reg[14]_i_2/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.541     0.541    ap_clk
    SLICE_X53Y72         FDRE                                         r  rdata_reg[14]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141     0.682 r  rdata_reg[14]_i_2/Q
                         net (fo=1, routed)           0.097     0.779    TopSimple_AXILiteS_s_axi_U/int_in1/rdata_reg[14]_i_2
    SLICE_X52Y72         LUT5 (Prop_lut5_I2_O)        0.045     0.824 r  TopSimple_AXILiteS_s_axi_U/int_in1/rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.824    TopSimple_AXILiteS_s_axi_U/int_in1_n_78
    SLICE_X52Y72         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.807     0.807    TopSimple_AXILiteS_s_axi_U/ap_clk
    SLICE_X52Y72         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/rdata_reg[14]/C
                         clock pessimism             -0.253     0.554    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.091     0.645    TopSimple_AXILiteS_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in2_write_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rdata_reg[31]_i_8/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.188ns (53.662%)  route 0.162ns (46.338%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.567     0.567    TopSimple_AXILiteS_s_axi_U/ap_clk
    SLICE_X55Y69         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/int_in2_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  TopSimple_AXILiteS_s_axi_U/int_in2_write_reg/Q
                         net (fo=6, routed)           0.162     0.870    TopSimple_AXILiteS_s_axi_U/int_in2_write_reg_n_0
    SLICE_X54Y69         LUT4 (Prop_lut4_I0_O)        0.047     0.917 r  TopSimple_AXILiteS_s_axi_U/rdata[31]_i_11/O
                         net (fo=1, routed)           0.000     0.917    TopSimple_AXILiteS_s_axi_U_n_162
    SLICE_X54Y69         FDRE                                         r  rdata_reg[31]_i_8/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.835     0.835    ap_clk
    SLICE_X54Y69         FDRE                                         r  rdata_reg[31]_i_8/C
                         clock pessimism             -0.254     0.581    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.131     0.712    rdata_reg[31]_i_8
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 TopSimple_AXILiteS_s_axi_U/int_in1_write_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TopSimple_AXILiteS_s_axi_U/int_in1_write_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.569%)  route 0.126ns (40.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.567     0.567    TopSimple_AXILiteS_s_axi_U/ap_clk
    SLICE_X55Y69         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/int_in1_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  TopSimple_AXILiteS_s_axi_U/int_in1_write_reg/Q
                         net (fo=6, routed)           0.126     0.834    TopSimple_AXILiteS_s_axi_U/int_in1_write_reg_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.045     0.879 r  TopSimple_AXILiteS_s_axi_U/int_in1_write_i_1/O
                         net (fo=1, routed)           0.000     0.879    TopSimple_AXILiteS_s_axi_U/int_in1_write_i_1_n_0
    SLICE_X55Y69         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/int_in1_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=236, unset)          0.835     0.835    TopSimple_AXILiteS_s_axi_U/ap_clk
    SLICE_X55Y69         FDRE                                         r  TopSimple_AXILiteS_s_axi_U/int_in1_write_reg/C
                         clock pessimism             -0.254     0.581    
    SLICE_X55Y69         FDRE (Hold_fdre_C_D)         0.091     0.672    TopSimple_AXILiteS_s_axi_U/int_in1_write_reg
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y13  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y13  TopSimple_AXILiteS_s_axi_U/int_in1/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y14  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y14  TopSimple_AXILiteS_s_axi_U/int_in2/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y12  TopSimple_AXILiteS_s_axi_U/int_out_r/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y68  TopSimple_AXILiteS_s_axi_U/int_ap_done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y69  TopSimple_AXILiteS_s_axi_U/int_ap_return_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y69  TopSimple_AXILiteS_s_axi_U/int_ap_start_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y69  TopSimple_AXILiteS_s_axi_U/int_auto_restart_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y68  TopSimple_AXILiteS_s_axi_U/int_ap_done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y69  TopSimple_AXILiteS_s_axi_U/int_ap_return_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y69  TopSimple_AXILiteS_s_axi_U/int_ap_start_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y69  TopSimple_AXILiteS_s_axi_U/int_auto_restart_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y69  TopSimple_AXILiteS_s_axi_U/int_gie_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  gen_write[1].mem_reg_i_117/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y66  gen_write[1].mem_reg_i_118/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y66  gen_write[1].mem_reg_i_119/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y66  gen_write[1].mem_reg_i_120/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y66  gen_write[1].mem_reg_i_121/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y67  gen_write[1].mem_reg_i_117/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y67  rdata_reg[26]_i_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y67  rdata_reg[26]_i_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y67  rdata_reg[27]_i_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y67  rdata_reg[28]_i_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y67  rdata_reg[29]_i_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y67  TopSimple_AXILiteS_s_axi_U/rdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y67  TopSimple_AXILiteS_s_axi_U/rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y67  rdata_reg[10]_i_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y72  rdata_reg[21]_i_4/C



