# Floating-Point Arithmetic Unit (IEEE-754)

## üìñ Overview
This project implements a **single-precision floating-point ALU** in Verilog, compliant with the **IEEE-754 standard**.  
The ALU supports **addition, subtraction, multiplication, and division**, verified with custom Verilog testbenches.  

Division is implemented using a **state machine approach** for iterative subtraction and quotient generation.  

## ‚öôÔ∏è Features
- **Operations Supported**
  - Addition
  - Subtraction (using sign-bit toggle)
  - Multiplication
  - Division (FSM-based, 25 cycles)
- **IEEE-754 Compliance**
  - Single-precision (32-bit format)
  - Normalization and exponent adjustment
  - Sign-bit handling
- **Verification**
  - Testbench with waveform inspection
  - Example floating-point values tested: `32'h458DD44C`, `32'h461373BA` etc.

## üõ†Ô∏è Tools & Languages
- Verilog HDL  
- ModelSim / Vivado (simulation and waveforms)  
