#ifndef C_MACHINE_LIBRARIES_CHERI_CPU_H__
#define C_MACHINE_LIBRARIES_CHERI_CPU_H__

#include <stdlib.h>

#include "memory.h"
char cheri_run_static(unsigned char* cap_start, size_t cap_size, size_t entry_point,
                      size_t return_pair_offset, size_t stack_pointer);
char cheri_execute(char* __capability memory, void* __capability function,
                   size_t return_pair_offset, void* stack_pointer);

// 31 normal registers, stack pointer, ddc, compartment ID
#define NUM_REGS 36

static inline void storeContext(void* __capability storeCap)
    __attribute__((always_inline));
static inline void storeContext(void* __capability storeCap) {
  __asm__ volatile(
      // store the contents of all normal registers
      "str c0, [%x[cap], #0] \n"
      "str c1, [%x[cap], #16] \n"
      "str c2, [%x[cap], #32] \n"
      "str c3, [%x[cap], #48] \n"
      "str c4, [%x[cap], #64] \n"
      "str c5, [%x[cap], #80] \n"
      "str c6, [%x[cap], #96] \n"
      "str c7, [%x[cap], #112] \n"
      "str c8, [%x[cap], #128] \n"
      "str c9, [%x[cap], #144] \n"
      "str c10, [%x[cap], #160] \n"
      "str c11, [%x[cap], #176] \n"
      "str c12, [%x[cap], #192] \n"
      "str c13, [%x[cap], #208] \n"
      "str c14, [%x[cap], #224] \n"
      "str c15, [%x[cap], #240] \n"
      "str c16, [%x[cap], #256] \n"
      "str c17, [%x[cap], #272] \n"
      "str c18, [%x[cap], #288] \n"
      "str c19, [%x[cap], #304] \n"
      "str c20, [%x[cap], #320] \n"
      "str c21, [%x[cap], #336] \n"
      "str c22, [%x[cap], #352] \n"
      "str c23, [%x[cap], #368] \n"
      "str c24, [%x[cap], #384] \n"
      "str c25, [%x[cap], #400] \n"
      "str c26, [%x[cap], #416] \n"
      "str c27, [%x[cap], #432] \n"
      "str c28, [%x[cap], #448] \n"
      "str c29, [%x[cap], #464] \n"
      "str c30, [%x[cap], #480] \n"
      // store the stack capability
      "cpy c0, CSP \n"
      "str c0, [%x[cap], #496] \n"
      // store the ddc
      "mrs c0, DDC \n"
      "str c0, [%x[cap], #512] \n"
      // store compartment ID
      "mrs c0, CID_EL0 \n"
      "str c0, [%x[cap], #528] \n"
      // Software Thead ID
      "mrs c0, CTPIDR_EL0 \n"
      "str c0, [%x[cap], #528] \n"
      "mrs c0, RCTPIDR_EL0 \n"
      "str c0, [%x[cap], #544] \n"
      :
      : [cap] "r"(storeCap)
      : "c0");
}

static inline void prepareContextAndJump(void* __capability ddc,
                                         void* stackPointer,
                                         void* __capability target)
    __attribute__((always_inline));
static inline void prepareContextAndJump(void* __capability ddc,
                                         void* stackPointer,
                                         void* __capability target) {
  __asm__ volatile(
#ifdef __linux__
      // make sure the system settings are as expected
      "mov x0, #12 \n"
      "msr CCTLR_EL0, x0 \n"
#endif
      // move target to c30 for the jump
      // c30 will be overwritten by branch into user code
      "mov c30, %x[target] \n"
      // prepare DDC:
      "msr ddc, %x[ddc] \n"
      // prepare stack pointer
      "mov SP, %x[SP] \n"
      // zero out system registers
      // compartment ID
      "mov x0, #0 \n"
      "msr CID_EL0, c0 \n"
      // Software Thead ID
      "msr CTPIDR_EL0, c0 \n"
      "msr RCTPIDR_EL0, c0 \n"
      // zero out remaining registers
      "mov x0, #0 \n"
      "mov x1, #0 \n"
      "mov x2, #0 \n"
      "mov x3, #0 \n"
      "mov x4, #0 \n"
      "mov x5, #0 \n"
      "mov x6, #0 \n"
      "mov x7, #0 \n"
      "mov x8, #0 \n"
      "mov x9, #0 \n"
      "mov x10, #0 \n"
      "mov x11, #0 \n"
      "mov x12, #0 \n"
      "mov x13, #0 \n"
      "mov x14, #0 \n"
      "mov x15, #0 \n"
      "mov x16, #0 \n"
      "mov x17, #0 \n"
      "mov x18, #0 \n"
      "mov x19, #0 \n"
      "mov x20, #0 \n"
      "mov x21, #0 \n"
      "mov x22, #0 \n"
      "mov x23, #0 \n"
      "mov x24, #0 \n"
      "mov x25, #0 \n"
      "mov x26, #0 \n"
      "mov x27, #0 \n"
      "mov x28, #0 \n"
      "mov x29, #0 \n"
      "br c30 \n"
      :
      : [ddc] "r"(ddc), [target] "r"(target), [SP] "r"(stackPointer)
      : "c0");
}

// expects the capability holding the context in c29
static inline void restoreContext() __attribute__((always_inline));
static inline void restoreContext() {
  __asm__ volatile(
      "cpy c0, c29 \n"
      // Software Thead ID
      "ldr c1, [c29, #544] \n"
      "msr RCTPIDR_EL0, c1 \n"
      "ldr c1, [c0, #528] \n"
      "msr CTPIDR_EL0, c1 \n"
      // restore compartment ID
      "ldr c1, [c0, #528] \n"
      "msr CID_EL0, c1 \n"
      // restore the ddc
      "ldr c1, [c0, #512] \n"
      "msr DDC, c1 \n"
      // store the stack capability
      "ldr c1, [c0, #496] \n"
      "cpy CSP, c1 \n"
      // store the contents of all normal registers
      "ldr c30, [c0, #480] \n"
      "ldr c29, [c0, #464] \n"
      "ldr c28, [c0, #448] \n"
      "ldr c27, [c0, #432] \n"
      "ldr c26, [c0, #416] \n"
      "ldr c25, [c0, #400] \n"
      "ldr c24, [c0, #384] \n"
      "ldr c23, [c0, #368] \n"
      "ldr c22, [c0, #352] \n"
      "ldr c21, [c0, #336] \n"
      "ldr c20, [c0, #320] \n"
      "ldr c19, [c0, #304] \n"
      "ldr c18, [c0, #288] \n"
      "ldr c17, [c0, #272] \n"
      "ldr c16, [c0, #256] \n"
      "ldr c15, [c0, #240] \n"
      "ldr c14, [c0, #224] \n"
      "ldr c13, [c0, #208] \n"
      "ldr c12, [c0, #192] \n"
      "ldr c11, [c0, #176] \n"
      "ldr c10, [c0, #160] \n"
      "ldr c9, [c0, #144] \n"
      "ldr c8, [c0, #128] \n"
      "ldr c7, [c0, #112] \n"
      "ldr c6, [c0, #96] \n"
      "ldr c5, [c0, #80] \n"
      "ldr c4, [c0, #64] \n"
      "ldr c3, [c0, #48] \n"
      "ldr c2, [c0, #32] \n"
      "ldr c1, [c0, #16] \n"
      "ldr c0, [c0, #0] \n"
      :
      :
      : "c0");
}

#endif
