

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13'
================================================================
* Date:           Mon Jan 26 23:11:09 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1027|     1027|  10.270 us|  10.270 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_109_12_VITIS_LOOP_110_13  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:110]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:109]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten223 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_15, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_14, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_13, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_12, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_11, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_10, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_9, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_8, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_7, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_6, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_5, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_48_reload"   --->   Operation 26 'read' 'scale_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_32_reload"   --->   Operation 27 'read' 'scale_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_16_reload"   --->   Operation 28 'read' 'scale_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_reload"   --->   Operation 29 'read' 'scale_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten223"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 0, i9 %i" [top.cpp:109]   --->   Operation 31 'store' 'store_ln109' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 0, i7 %j" [top.cpp:110]   --->   Operation 32 'store' 'store_ln110' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body119"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten223_load = load i11 %indvar_flatten223" [top.cpp:109]   --->   Operation 34 'load' 'indvar_flatten223_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.94ns)   --->   "%icmp_ln109 = icmp_eq  i11 %indvar_flatten223_load, i11 1024" [top.cpp:109]   --->   Operation 35 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.94ns)   --->   "%add_ln109_9 = add i11 %indvar_flatten223_load, i11 1" [top.cpp:109]   --->   Operation 36 'add' 'add_ln109_9' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc135, void %for.body119.1.preheader.exitStub" [top.cpp:109]   --->   Operation 37 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:109]   --->   Operation 38 'load' 'j_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:109]   --->   Operation 39 'load' 'i_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i7 %j_load" [top.cpp:109]   --->   Operation 40 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.92ns)   --->   "%add_ln109 = add i9 %i_load, i9 1" [top.cpp:109]   --->   Operation 41 'add' 'add_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:110]   --->   Operation 42 'bitselect' 'tmp' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.44ns)   --->   "%select_ln110 = select i1 %tmp, i6 0, i6 %trunc_ln109" [top.cpp:110]   --->   Operation 43 'select' 'select_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i6 %select_ln110" [top.cpp:109]   --->   Operation 44 'zext' 'zext_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.45ns)   --->   "%select_ln109 = select i1 %tmp, i9 %add_ln109, i9 %i_load" [top.cpp:109]   --->   Operation 45 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i9 %select_ln109" [top.cpp:110]   --->   Operation 46 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln110, i32 4, i32 5" [top.cpp:110]   --->   Operation 47 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln110, i2 %lshr_ln3" [top.cpp:112]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln112_9 = zext i10 %tmp_s" [top.cpp:112]   --->   Operation 49 'zext' 'zext_ln112_9' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 0, i64 %zext_ln112_9" [top.cpp:112]   --->   Operation 50 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:112]   --->   Operation 51 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = (!icmp_ln109)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 52 [1/1] (0.60ns)   --->   "%tmp_73 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i6, i6 0, i24 %scale_reload_read, i6 16, i24 %scale_16_reload_read, i6 32, i24 %scale_32_reload_read, i6 48, i24 %scale_48_reload_read, i24 0, i6 %select_ln110" [top.cpp:112]   --->   Operation 52 'sparsemux' 'tmp_73' <Predicate = (!icmp_ln109)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.88ns)   --->   "%add_ln110 = add i7 %zext_ln109, i7 16" [top.cpp:110]   --->   Operation 53 'add' 'add_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln109 = store i11 %add_ln109_9, i11 %indvar_flatten223" [top.cpp:109]   --->   Operation 54 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 55 [1/1] (0.48ns)   --->   "%store_ln109 = store i9 %select_ln109, i9 %i" [top.cpp:109]   --->   Operation 55 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.48>
ST_1 : Operation 56 [1/1] (0.48ns)   --->   "%store_ln110 = store i7 %add_ln110, i7 %j" [top.cpp:110]   --->   Operation 56 'store' 'store_ln110' <Predicate = (!icmp_ln109)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 57 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr" [top.cpp:112]   --->   Operation 57 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load" [top.cpp:112]   --->   Operation 58 'sext' 'sext_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i24 %tmp_73" [top.cpp:112]   --->   Operation 59 'sext' 'sext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (3.38ns)   --->   "%mul_ln112 = mul i48 %sext_ln112_1, i48 %sext_ln112" [top.cpp:112]   --->   Operation 60 'mul' 'mul_ln112' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 47" [top.cpp:112]   --->   Operation 61 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln112, i32 16, i32 39" [top.cpp:112]   --->   Operation 62 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 15" [top.cpp:112]   --->   Operation 63 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln112)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 39" [top.cpp:112]   --->   Operation 64 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i1 %tmp_145" [top.cpp:112]   --->   Operation 65 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.10ns)   --->   "%add_ln112 = add i24 %trunc_ln9, i24 %zext_ln112" [top.cpp:112]   --->   Operation 66 'add' 'add_ln112' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln112, i32 23" [top.cpp:112]   --->   Operation 67 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln112)   --->   "%xor_ln112 = xor i1 %tmp_147, i1 1" [top.cpp:112]   --->   Operation 68 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112 = and i1 %tmp_146, i1 %xor_ln112" [top.cpp:112]   --->   Operation 69 'and' 'and_ln112' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 70 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln112, i32 41" [top.cpp:112]   --->   Operation 71 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.89ns)   --->   "%icmp_ln112 = icmp_eq  i7 %tmp_74, i7 127" [top.cpp:112]   --->   Operation 72 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln112, i32 40" [top.cpp:112]   --->   Operation 73 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.90ns)   --->   "%icmp_ln112_1 = icmp_eq  i8 %tmp_75, i8 255" [top.cpp:112]   --->   Operation 74 'icmp' 'icmp_ln112_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.90ns)   --->   "%icmp_ln112_2 = icmp_eq  i8 %tmp_75, i8 0" [top.cpp:112]   --->   Operation 75 'icmp' 'icmp_ln112_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_3)   --->   "%select_ln112 = select i1 %and_ln112, i1 %icmp_ln112_1, i1 %icmp_ln112_2" [top.cpp:112]   --->   Operation 76 'select' 'select_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%xor_ln112_1 = xor i1 %tmp_148, i1 1" [top.cpp:112]   --->   Operation 77 'xor' 'xor_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%and_ln112_1 = and i1 %icmp_ln112, i1 %xor_ln112_1" [top.cpp:112]   --->   Operation 78 'and' 'and_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_4)   --->   "%select_ln112_1 = select i1 %and_ln112, i1 %and_ln112_1, i1 %icmp_ln112_1" [top.cpp:112]   --->   Operation 79 'select' 'select_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%and_ln112_2 = and i1 %and_ln112, i1 %icmp_ln112_1" [top.cpp:112]   --->   Operation 80 'and' 'and_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_3)   --->   "%xor_ln112_2 = xor i1 %select_ln112, i1 1" [top.cpp:112]   --->   Operation 81 'xor' 'xor_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_3)   --->   "%or_ln112 = or i1 %tmp_147, i1 %xor_ln112_2" [top.cpp:112]   --->   Operation 82 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_3)   --->   "%xor_ln112_3 = xor i1 %tmp_144, i1 1" [top.cpp:112]   --->   Operation 83 'xor' 'xor_ln112_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_3 = and i1 %or_ln112, i1 %xor_ln112_3" [top.cpp:112]   --->   Operation 84 'and' 'and_ln112_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln112_4 = and i1 %tmp_147, i1 %select_ln112_1" [top.cpp:112]   --->   Operation 85 'and' 'and_ln112_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%or_ln112_17 = or i1 %and_ln112_2, i1 %and_ln112_4" [top.cpp:112]   --->   Operation 86 'or' 'or_ln112_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%xor_ln112_4 = xor i1 %or_ln112_17, i1 1" [top.cpp:112]   --->   Operation 87 'xor' 'xor_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln112_1)   --->   "%and_ln112_5 = and i1 %tmp_144, i1 %xor_ln112_4" [top.cpp:112]   --->   Operation 88 'and' 'and_ln112_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln112_3)   --->   "%select_ln112_2 = select i1 %and_ln112_3, i24 8388607, i24 8388608" [top.cpp:112]   --->   Operation 89 'select' 'select_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln112_1 = or i1 %and_ln112_3, i1 %and_ln112_5" [top.cpp:112]   --->   Operation 90 'or' 'or_ln112_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln112_3 = select i1 %or_ln112_1, i24 %select_ln112_2, i24 %add_ln112" [top.cpp:112]   --->   Operation 91 'select' 'select_ln112_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:111]   --->   Operation 94 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i24 %C_0, i64 0, i64 %zext_ln112_9" [top.cpp:112]   --->   Operation 95 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln112 = store i24 %select_ln112_3, i10 %C_0_addr" [top.cpp:112]   --->   Operation 96 'store' 'store_ln112' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.body119" [top.cpp:110]   --->   Operation 97 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_15]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_14]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_13]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_12]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_11]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_10]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_9]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_8]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=1; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ C_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ scale_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_16_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_32_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale_48_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                        (alloca           ) [ 0100]
i                                                        (alloca           ) [ 0100]
indvar_flatten223                                        (alloca           ) [ 0100]
specmemcore_ln0                                          (specmemcore      ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
specinterface_ln0                                        (specinterface    ) [ 0000]
scale_48_reload_read                                     (read             ) [ 0000]
scale_32_reload_read                                     (read             ) [ 0000]
scale_16_reload_read                                     (read             ) [ 0000]
scale_reload_read                                        (read             ) [ 0000]
store_ln0                                                (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
br_ln0                                                   (br               ) [ 0000]
indvar_flatten223_load                                   (load             ) [ 0000]
icmp_ln109                                               (icmp             ) [ 0110]
add_ln109_9                                              (add              ) [ 0000]
br_ln109                                                 (br               ) [ 0000]
j_load                                                   (load             ) [ 0000]
i_load                                                   (load             ) [ 0000]
trunc_ln109                                              (trunc            ) [ 0000]
add_ln109                                                (add              ) [ 0000]
tmp                                                      (bitselect        ) [ 0000]
select_ln110                                             (select           ) [ 0000]
zext_ln109                                               (zext             ) [ 0000]
select_ln109                                             (select           ) [ 0000]
trunc_ln110                                              (trunc            ) [ 0000]
lshr_ln3                                                 (partselect       ) [ 0000]
tmp_s                                                    (bitconcatenate   ) [ 0000]
zext_ln112_9                                             (zext             ) [ 0111]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr (getelementptr    ) [ 0110]
tmp_73                                                   (sparsemux        ) [ 0110]
add_ln110                                                (add              ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln109                                              (store            ) [ 0000]
store_ln110                                              (store            ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load (load             ) [ 0000]
sext_ln112                                               (sext             ) [ 0000]
sext_ln112_1                                             (sext             ) [ 0000]
mul_ln112                                                (mul              ) [ 0000]
tmp_144                                                  (bitselect        ) [ 0000]
trunc_ln9                                                (partselect       ) [ 0000]
tmp_145                                                  (bitselect        ) [ 0000]
tmp_146                                                  (bitselect        ) [ 0000]
zext_ln112                                               (zext             ) [ 0000]
add_ln112                                                (add              ) [ 0000]
tmp_147                                                  (bitselect        ) [ 0000]
xor_ln112                                                (xor              ) [ 0000]
and_ln112                                                (and              ) [ 0000]
tmp_148                                                  (bitselect        ) [ 0000]
tmp_74                                                   (partselect       ) [ 0000]
icmp_ln112                                               (icmp             ) [ 0000]
tmp_75                                                   (partselect       ) [ 0000]
icmp_ln112_1                                             (icmp             ) [ 0000]
icmp_ln112_2                                             (icmp             ) [ 0000]
select_ln112                                             (select           ) [ 0000]
xor_ln112_1                                              (xor              ) [ 0000]
and_ln112_1                                              (and              ) [ 0000]
select_ln112_1                                           (select           ) [ 0000]
and_ln112_2                                              (and              ) [ 0000]
xor_ln112_2                                              (xor              ) [ 0000]
or_ln112                                                 (or               ) [ 0000]
xor_ln112_3                                              (xor              ) [ 0000]
and_ln112_3                                              (and              ) [ 0000]
and_ln112_4                                              (and              ) [ 0000]
or_ln112_17                                              (or               ) [ 0000]
xor_ln112_4                                              (xor              ) [ 0000]
and_ln112_5                                              (and              ) [ 0000]
select_ln112_2                                           (select           ) [ 0000]
or_ln112_1                                               (or               ) [ 0000]
select_ln112_3                                           (select           ) [ 0101]
specloopname_ln0                                         (specloopname     ) [ 0000]
speclooptripcount_ln0                                    (speclooptripcount) [ 0000]
specpipeline_ln111                                       (specpipeline     ) [ 0000]
C_0_addr                                                 (getelementptr    ) [ 0000]
store_ln112                                              (store            ) [ 0000]
br_ln110                                                 (br               ) [ 0000]
ret_ln0                                                  (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_15"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_13">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_13"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_12">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_9">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="scale_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="scale_16_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_16_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="scale_32_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_32_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="scale_48_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_48_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i24.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_109_12_VITIS_LOOP_110_13_str"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="j_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten223_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten223/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="scale_48_reload_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="0"/>
<pin id="165" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_48_reload_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="scale_32_reload_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="0"/>
<pin id="170" dir="0" index="1" bw="24" slack="0"/>
<pin id="171" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_32_reload_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="scale_16_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="24" slack="0"/>
<pin id="176" dir="0" index="1" bw="24" slack="0"/>
<pin id="177" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_16_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="scale_reload_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="0"/>
<pin id="183" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_reload_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="10" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="0"/>
<pin id="195" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="C_0_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="10" slack="2"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_0_addr/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln112_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="24" slack="1"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mul_ln112_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="24" slack="0"/>
<pin id="214" dir="0" index="1" bw="24" slack="0"/>
<pin id="215" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln0_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="11" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln109_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="9" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln110_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="7" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="indvar_flatten223_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten223_load/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln109_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="11" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln109_9_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_9/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="j_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln109_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln109_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln110_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln110/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln109_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln109_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="9" slack="0"/>
<pin id="285" dir="0" index="2" bw="9" slack="0"/>
<pin id="286" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln109/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln110_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="lshr_ln3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="6" slack="0"/>
<pin id="297" dir="0" index="2" bw="4" slack="0"/>
<pin id="298" dir="0" index="3" bw="4" slack="0"/>
<pin id="299" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="0" index="2" bw="2" slack="0"/>
<pin id="308" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln112_9_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_9/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_73_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="24" slack="0"/>
<pin id="319" dir="0" index="1" bw="6" slack="0"/>
<pin id="320" dir="0" index="2" bw="24" slack="0"/>
<pin id="321" dir="0" index="3" bw="6" slack="0"/>
<pin id="322" dir="0" index="4" bw="24" slack="0"/>
<pin id="323" dir="0" index="5" bw="6" slack="0"/>
<pin id="324" dir="0" index="6" bw="24" slack="0"/>
<pin id="325" dir="0" index="7" bw="6" slack="0"/>
<pin id="326" dir="0" index="8" bw="24" slack="0"/>
<pin id="327" dir="0" index="9" bw="24" slack="0"/>
<pin id="328" dir="0" index="10" bw="6" slack="0"/>
<pin id="329" dir="1" index="11" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_73/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln110_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="0" index="1" bw="6" slack="0"/>
<pin id="344" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln109_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="0"/>
<pin id="349" dir="0" index="1" bw="11" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln109_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="0" index="1" bw="9" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln110_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="7" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln112_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="24" slack="0"/>
<pin id="364" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln112_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="24" slack="1"/>
<pin id="369" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_1/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_144_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="48" slack="0"/>
<pin id="374" dir="0" index="2" bw="7" slack="0"/>
<pin id="375" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_144/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="trunc_ln9_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="24" slack="0"/>
<pin id="381" dir="0" index="1" bw="48" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="0" index="3" bw="7" slack="0"/>
<pin id="384" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_145_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="48" slack="0"/>
<pin id="392" dir="0" index="2" bw="5" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_145/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_146_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="48" slack="0"/>
<pin id="400" dir="0" index="2" bw="7" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_146/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln112_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln112_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="24" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_147_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="24" slack="0"/>
<pin id="418" dir="0" index="2" bw="6" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_147/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="xor_ln112_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln112_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_148_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="48" slack="0"/>
<pin id="438" dir="0" index="2" bw="7" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_148/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_74_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="7" slack="0"/>
<pin id="445" dir="0" index="1" bw="48" slack="0"/>
<pin id="446" dir="0" index="2" bw="7" slack="0"/>
<pin id="447" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln112_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_75_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="0" index="1" bw="48" slack="0"/>
<pin id="460" dir="0" index="2" bw="7" slack="0"/>
<pin id="461" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_75/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln112_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_1/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln112_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_2/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln112_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="xor_ln112_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_1/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="and_ln112_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_1/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln112_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_1/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="and_ln112_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_2/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="xor_ln112_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_2/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="or_ln112_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="xor_ln112_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_3/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="and_ln112_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_3/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="and_ln112_4_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_4/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="or_ln112_17_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_17/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="xor_ln112_4_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_4/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln112_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_5/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln112_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="24" slack="0"/>
<pin id="562" dir="0" index="2" bw="24" slack="0"/>
<pin id="563" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_2/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="or_ln112_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_1/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="select_ln112_3_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="24" slack="0"/>
<pin id="576" dir="0" index="2" bw="24" slack="0"/>
<pin id="577" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112_3/2 "/>
</bind>
</comp>

<comp id="581" class="1005" name="j_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="588" class="1005" name="i_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="9" slack="0"/>
<pin id="590" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="595" class="1005" name="indvar_flatten223_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="0"/>
<pin id="597" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten223 "/>
</bind>
</comp>

<comp id="602" class="1005" name="icmp_ln109_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="1"/>
<pin id="604" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="606" class="1005" name="zext_ln112_9_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="2"/>
<pin id="608" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln112_9 "/>
</bind>
</comp>

<comp id="611" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="1"/>
<pin id="613" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr "/>
</bind>
</comp>

<comp id="616" class="1005" name="tmp_73_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="24" slack="1"/>
<pin id="618" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="621" class="1005" name="select_ln112_3_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="24" slack="1"/>
<pin id="623" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln112_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="42" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="62" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="62" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="90" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="90" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="220"><net_src comp="64" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="66" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="68" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="231" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="70" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="231" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="72" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="255"><net_src comp="246" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="249" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="74" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="76" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="246" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="78" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="80" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="252" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="262" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="256" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="249" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="82" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="270" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="84" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="86" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="309"><net_src comp="88" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="290" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="294" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="330"><net_src comp="92" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="331"><net_src comp="80" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="332"><net_src comp="180" pin="2"/><net_sink comp="317" pin=2"/></net>

<net id="333"><net_src comp="94" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="334"><net_src comp="174" pin="2"/><net_sink comp="317" pin=4"/></net>

<net id="335"><net_src comp="96" pin="0"/><net_sink comp="317" pin=5"/></net>

<net id="336"><net_src comp="168" pin="2"/><net_sink comp="317" pin=6"/></net>

<net id="337"><net_src comp="98" pin="0"/><net_sink comp="317" pin=7"/></net>

<net id="338"><net_src comp="162" pin="2"/><net_sink comp="317" pin=8"/></net>

<net id="339"><net_src comp="100" pin="0"/><net_sink comp="317" pin=9"/></net>

<net id="340"><net_src comp="270" pin="3"/><net_sink comp="317" pin=10"/></net>

<net id="345"><net_src comp="278" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="102" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="240" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="282" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="341" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="193" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="376"><net_src comp="104" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="212" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="106" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="385"><net_src comp="108" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="212" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="110" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="112" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="394"><net_src comp="104" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="212" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="114" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="104" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="212" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="112" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="389" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="379" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="116" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="118" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="120" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="397" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="104" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="212" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="122" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="448"><net_src comp="124" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="212" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="126" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="128" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="130" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="212" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="122" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="132" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="457" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="134" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="429" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="465" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="471" pin="2"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="435" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="120" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="451" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="429" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="465" pin="2"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="429" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="465" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="477" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="120" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="415" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="511" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="371" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="120" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="517" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="415" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="497" pin="3"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="505" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="120" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="371" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="564"><net_src comp="529" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="136" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="138" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="529" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="553" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="559" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="409" pin="2"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="150" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="591"><net_src comp="154" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="594"><net_src comp="588" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="598"><net_src comp="158" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="605"><net_src comp="234" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="312" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="614"><net_src comp="186" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="619"><net_src comp="317" pin="11"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="624"><net_src comp="573" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="206" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_0 | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : scale_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : scale_16_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : scale_32_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : scale_48_reload | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_109_12_VITIS_LOOP_110_13 : top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln109 : 1
		store_ln110 : 1
		indvar_flatten223_load : 1
		icmp_ln109 : 2
		add_ln109_9 : 2
		br_ln109 : 3
		j_load : 1
		i_load : 1
		trunc_ln109 : 2
		add_ln109 : 2
		tmp : 2
		select_ln110 : 3
		zext_ln109 : 4
		select_ln109 : 3
		trunc_ln110 : 4
		lshr_ln3 : 4
		tmp_s : 5
		zext_ln112_9 : 6
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load : 8
		tmp_73 : 4
		add_ln110 : 5
		store_ln109 : 3
		store_ln109 : 4
		store_ln110 : 6
	State 2
		sext_ln112 : 1
		mul_ln112 : 2
		tmp_144 : 3
		trunc_ln9 : 3
		tmp_145 : 3
		tmp_146 : 3
		zext_ln112 : 4
		add_ln112 : 5
		tmp_147 : 6
		xor_ln112 : 7
		and_ln112 : 7
		tmp_148 : 3
		tmp_74 : 3
		icmp_ln112 : 4
		tmp_75 : 3
		icmp_ln112_1 : 4
		icmp_ln112_2 : 4
		select_ln112 : 7
		xor_ln112_1 : 4
		and_ln112_1 : 5
		select_ln112_1 : 7
		and_ln112_2 : 7
		xor_ln112_2 : 8
		or_ln112 : 8
		xor_ln112_3 : 4
		and_ln112_3 : 8
		and_ln112_4 : 8
		or_ln112_17 : 8
		xor_ln112_4 : 8
		and_ln112_5 : 8
		select_ln112_2 : 8
		or_ln112_1 : 8
		select_ln112_3 : 8
	State 3
		store_ln112 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |        add_ln109_9_fu_240        |    0    |    0    |    18   |
|    add   |         add_ln109_fu_256         |    0    |    0    |    16   |
|          |         add_ln110_fu_341         |    0    |    0    |    13   |
|          |         add_ln112_fu_409         |    0    |    0    |    31   |
|----------|----------------------------------|---------|---------|---------|
|          |        select_ln110_fu_270       |    0    |    0    |    6    |
|          |        select_ln109_fu_282       |    0    |    0    |    8    |
|  select  |        select_ln112_fu_477       |    0    |    0    |    2    |
|          |       select_ln112_1_fu_497      |    0    |    0    |    2    |
|          |       select_ln112_2_fu_559      |    0    |    0    |    24   |
|          |       select_ln112_3_fu_573      |    0    |    0    |    24   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln109_fu_234        |    0    |    0    |    18   |
|   icmp   |         icmp_ln112_fu_451        |    0    |    0    |    14   |
|          |        icmp_ln112_1_fu_465       |    0    |    0    |    15   |
|          |        icmp_ln112_2_fu_471       |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln112_fu_212         |    2    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|
| sparsemux|           tmp_73_fu_317          |    0    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|          |         and_ln112_fu_429         |    0    |    0    |    2    |
|          |        and_ln112_1_fu_491        |    0    |    0    |    2    |
|    and   |        and_ln112_2_fu_505        |    0    |    0    |    2    |
|          |        and_ln112_3_fu_529        |    0    |    0    |    2    |
|          |        and_ln112_4_fu_535        |    0    |    0    |    2    |
|          |        and_ln112_5_fu_553        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln112_fu_423         |    0    |    0    |    2    |
|          |        xor_ln112_1_fu_485        |    0    |    0    |    2    |
|    xor   |        xor_ln112_2_fu_511        |    0    |    0    |    2    |
|          |        xor_ln112_3_fu_523        |    0    |    0    |    2    |
|          |        xor_ln112_4_fu_547        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln112_fu_517         |    0    |    0    |    2    |
|    or    |        or_ln112_17_fu_541        |    0    |    0    |    2    |
|          |         or_ln112_1_fu_567        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | scale_48_reload_read_read_fu_162 |    0    |    0    |    0    |
|   read   | scale_32_reload_read_read_fu_168 |    0    |    0    |    0    |
|          | scale_16_reload_read_read_fu_174 |    0    |    0    |    0    |
|          |   scale_reload_read_read_fu_180  |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln109_fu_252        |    0    |    0    |    0    |
|          |        trunc_ln110_fu_290        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_262            |    0    |    0    |    0    |
|          |          tmp_144_fu_371          |    0    |    0    |    0    |
| bitselect|          tmp_145_fu_389          |    0    |    0    |    0    |
|          |          tmp_146_fu_397          |    0    |    0    |    0    |
|          |          tmp_147_fu_415          |    0    |    0    |    0    |
|          |          tmp_148_fu_435          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln109_fu_278        |    0    |    0    |    0    |
|   zext   |        zext_ln112_9_fu_312       |    0    |    0    |    0    |
|          |         zext_ln112_fu_405        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          lshr_ln3_fu_294         |    0    |    0    |    0    |
|partselect|         trunc_ln9_fu_379         |    0    |    0    |    0    |
|          |           tmp_74_fu_443          |    0    |    0    |    0    |
|          |           tmp_75_fu_457          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_s_fu_304           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |         sext_ln112_fu_362        |    0    |    0    |    0    |
|          |        sext_ln112_1_fu_367       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |    0    |   293   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                            i_reg_588                           |    9   |
|                       icmp_ln109_reg_602                       |    1   |
|                    indvar_flatten223_reg_595                   |   11   |
|                            j_reg_581                           |    7   |
|                     select_ln112_3_reg_621                     |   24   |
|                         tmp_73_reg_616                         |   24   |
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr_reg_611|   10   |
|                      zext_ln112_9_reg_606                      |   64   |
+----------------------------------------------------------------+--------+
|                              Total                             |   150  |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_193 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   20   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   293  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   150  |   302  |
+-----------+--------+--------+--------+--------+
