###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sun Sep  4 06:28:03 2022
#  Design:            System_top
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Removal Check with Pin u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK 
Endpoint:   u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/RN (^) checked with  leading 
edge of 'UART_CLK'
Beginpoint: RST                                   (^) triggered by  leading 
edge of '@'
Path Groups: {async_default}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.066
+ Removal                      -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.044
  Arrival Time                  0.081
  Slack Time                    0.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                       |      |       |           |       |  Time   |   Time   | 
     |---------------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                                   |  ^   | RST   |           |       |   0.000 |   -0.037 | 
     | u_RST_MUX2/U1/A                       |  ^   | RST   | MX2X2M    | 0.000 |   0.000 |   -0.037 | 
     | u_RST_MUX2/U1/Y                       |  ^   | RST_M | MX2X2M    | 0.081 |   0.081 |    0.044 | 
     | u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/RN |  ^   | RST_M | SDFFRQX2M | 0.000 |   0.081 |    0.044 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                 |            |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------+------------+-------+---------+----------| 
     | UART_CLK                              |  ^   | UART_CLK        |            |       |   0.000 |    0.037 | 
     | UART_CLK__L1_I1/A                     |  ^   | UART_CLK        | CLKINVX40M | 0.000 |   0.000 |    0.037 | 
     | UART_CLK__L1_I1/Y                     |  v   | UART_CLK__L1_N1 | CLKINVX40M | 0.016 |   0.016 |    0.053 | 
     | UART_CLK__L2_I1/A                     |  v   | UART_CLK__L1_N1 | CLKINVX32M | 0.000 |   0.016 |    0.053 | 
     | UART_CLK__L2_I1/Y                     |  ^   | UART_CLK__L2_N1 | CLKINVX32M | 0.020 |   0.036 |    0.073 | 
     | UART_CLK__L1_I0/A                     |  ^   | UART_CLK__L2_N1 | CLKINVX40M | 0.000 |   0.036 |    0.073 | 
     | UART_CLK__L1_I0/Y                     |  v   | UART_CLK__L1_N0 | CLKINVX40M | 0.018 |   0.054 |    0.091 | 
     | UART_CLK__L2_I0/A                     |  v   | UART_CLK__L1_N0 | CLKINVX32M | 0.000 |   0.054 |    0.091 | 
     | UART_CLK__L2_I0/Y                     |  ^   | UART_CLK__L2_N0 | CLKINVX32M | 0.012 |   0.066 |    0.103 | 
     | u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK |  ^   | UART_CLK__L2_N0 | SDFFRQX2M  | 0.000 |   0.066 |    0.103 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin u_RST_2_SYNC/SYNC_RST_reg/CK 
Endpoint:   u_RST_2_SYNC/SYNC_RST_reg/RN (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RST                          (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.066
+ Removal                      -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.040
  Arrival Time                  0.081
  Slack Time                    0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                              |      |       |           |       |  Time   |   Time   | 
     |------------------------------+------+-------+-----------+-------+---------+----------| 
     | RST                          |  ^   | RST   |           |       |   0.000 |   -0.041 | 
     | u_RST_MUX2/U1/A              |  ^   | RST   | MX2X2M    | 0.000 |   0.000 |   -0.041 | 
     | u_RST_MUX2/U1/Y              |  ^   | RST_M | MX2X2M    | 0.081 |   0.081 |    0.040 | 
     | u_RST_2_SYNC/SYNC_RST_reg/RN |  ^   | RST_M | SDFFRQX1M | 0.000 |   0.081 |    0.040 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                              |      |                 |            |       |  Time   |   Time   | 
     |------------------------------+------+-----------------+------------+-------+---------+----------| 
     | UART_CLK                     |  ^   | UART_CLK        |            |       |   0.000 |    0.041 | 
     | UART_CLK__L1_I1/A            |  ^   | UART_CLK        | CLKINVX40M | 0.000 |   0.000 |    0.041 | 
     | UART_CLK__L1_I1/Y            |  v   | UART_CLK__L1_N1 | CLKINVX40M | 0.016 |   0.016 |    0.057 | 
     | UART_CLK__L2_I1/A            |  v   | UART_CLK__L1_N1 | CLKINVX32M | 0.000 |   0.016 |    0.057 | 
     | UART_CLK__L2_I1/Y            |  ^   | UART_CLK__L2_N1 | CLKINVX32M | 0.020 |   0.036 |    0.077 | 
     | UART_CLK__L1_I0/A            |  ^   | UART_CLK__L2_N1 | CLKINVX40M | 0.000 |   0.036 |    0.077 | 
     | UART_CLK__L1_I0/Y            |  v   | UART_CLK__L1_N0 | CLKINVX40M | 0.018 |   0.054 |    0.095 | 
     | UART_CLK__L2_I0/A            |  v   | UART_CLK__L1_N0 | CLKINVX32M | 0.000 |   0.054 |    0.095 | 
     | UART_CLK__L2_I0/Y            |  ^   | UART_CLK__L2_N0 | CLKINVX32M | 0.012 |   0.066 |    0.107 | 
     | u_RST_2_SYNC/SYNC_RST_reg/CK |  ^   | UART_CLK__L2_N0 | SDFFRQX1M  | 0.000 |   0.066 |    0.107 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/CK 
Endpoint:   u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/RN (^) checked with  leading 
edge of 'REF_CLK'
Beginpoint: RST                                   (^) triggered by  leading 
edge of '@'
Path Groups: {async_default}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.374
+ Removal                      -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.352
  Arrival Time                  0.488
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST                                   |  ^   | RST            |           |       |   0.000 |   -0.136 | 
     | u_RST_MUX2/U1/A                       |  ^   | RST            | MX2X2M    | 0.000 |   0.000 |   -0.136 | 
     | u_RST_MUX2/U1/Y                       |  ^   | RST_M          | MX2X2M    | 0.081 |   0.081 |   -0.055 | 
     | FE_PHC53_RST_M/A                      |  ^   | RST_M          | DLY4X1M   | 0.000 |   0.081 |   -0.055 | 
     | FE_PHC53_RST_M/Y                      |  ^   | FE_PHN53_RST_M | DLY4X1M   | 0.407 |   0.488 |    0.352 | 
     | u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/RN |  ^   | FE_PHN53_RST_M | SDFFRQX2M | 0.000 |   0.488 |    0.352 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                               |  ^   | REF_CLK          |            |       |   0.000 |    0.136 | 
     | REF_CLK__L1_I1/A                      |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.136 | 
     | REF_CLK__L1_I1/Y                      |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.153 | 
     | REF_CLK__L2_I1/A                      |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.153 | 
     | REF_CLK__L2_I1/Y                      |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.173 | 
     | REF_CLK__L1_I0/A                      |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.173 | 
     | REF_CLK__L1_I0/Y                      |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.191 | 
     | REF_CLK__L2_I0/A                      |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.191 | 
     | REF_CLK__L2_I0/Y                      |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.204 | 
     | u_REF_CLK_MUX2/U1/A                   |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.204 | 
     | u_REF_CLK_MUX2/U1/Y                   |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.293 | 
     | REF_CLK_M__L1_I0/A                    |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.293 | 
     | REF_CLK_M__L1_I0/Y                    |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.350 | 
     | REF_CLK_M__L2_I1/A                    |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.350 | 
     | REF_CLK_M__L2_I1/Y                    |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.405 | 
     | REF_CLK_M__L3_I0/A                    |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.405 | 
     | REF_CLK_M__L3_I0/Y                    |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.439 | 
     | REF_CLK_M__L4_I0/A                    |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.441 | 
     | REF_CLK_M__L4_I0/Y                    |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.489 | 
     | u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX2M  | 0.021 |   0.374 |    0.510 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin u_RST_1_SYNC/SYNC_RST_reg/CK 
Endpoint:   u_RST_1_SYNC/SYNC_RST_reg/RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST                          (^) triggered by  leading edge of '@'
Path Groups: {async_default}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.374
+ Removal                      -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.349
  Arrival Time                  0.488
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                              |      |                |           |       |  Time   |   Time   | 
     |------------------------------+------+----------------+-----------+-------+---------+----------| 
     | RST                          |  ^   | RST            |           |       |   0.000 |   -0.140 | 
     | u_RST_MUX2/U1/A              |  ^   | RST            | MX2X2M    | 0.000 |   0.000 |   -0.140 | 
     | u_RST_MUX2/U1/Y              |  ^   | RST_M          | MX2X2M    | 0.081 |   0.081 |   -0.058 | 
     | FE_PHC53_RST_M/A             |  ^   | RST_M          | DLY4X1M   | 0.000 |   0.081 |   -0.058 | 
     | FE_PHC53_RST_M/Y             |  ^   | FE_PHN53_RST_M | DLY4X1M   | 0.407 |   0.488 |    0.349 | 
     | u_RST_1_SYNC/SYNC_RST_reg/RN |  ^   | FE_PHN53_RST_M | SDFFRQX1M | 0.000 |   0.488 |    0.349 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                              |      |                  |            |       |  Time   |   Time   | 
     |------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                      |  ^   | REF_CLK          |            |       |   0.000 |    0.140 | 
     | REF_CLK__L1_I1/A             |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.140 | 
     | REF_CLK__L1_I1/Y             |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.156 | 
     | REF_CLK__L2_I1/A             |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.156 | 
     | REF_CLK__L2_I1/Y             |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.176 | 
     | REF_CLK__L1_I0/A             |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.176 | 
     | REF_CLK__L1_I0/Y             |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.195 | 
     | REF_CLK__L2_I0/A             |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.195 | 
     | REF_CLK__L2_I0/Y             |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.207 | 
     | u_REF_CLK_MUX2/U1/A          |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.207 | 
     | u_REF_CLK_MUX2/U1/Y          |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.297 | 
     | REF_CLK_M__L1_I0/A           |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.297 | 
     | REF_CLK_M__L1_I0/Y           |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.353 | 
     | REF_CLK_M__L2_I1/A           |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.353 | 
     | REF_CLK_M__L2_I1/Y           |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.408 | 
     | REF_CLK_M__L3_I0/A           |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.408 | 
     | REF_CLK_M__L3_I0/Y           |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.442 | 
     | REF_CLK_M__L4_I0/A           |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.444 | 
     | REF_CLK_M__L4_I0/Y           |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.493 | 
     | u_RST_1_SYNC/SYNC_RST_reg/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.021 |   0.374 |    0.513 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_RST_2_SYNC/SYNC_RST_reg/CK 
Endpoint:   u_RST_2_SYNC/SYNC_RST_reg/D          (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/Q (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.066
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.060
  Arrival Time                  0.208
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                                |            |       |  Time   |   Time   | 
     |---------------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | UART_CLK                              |  ^   | UART_CLK                       |            |       |   0.000 |   -0.148 | 
     | UART_CLK__L1_I1/A                     |  ^   | UART_CLK                       | CLKINVX40M | 0.000 |   0.000 |   -0.148 | 
     | UART_CLK__L1_I1/Y                     |  v   | UART_CLK__L1_N1                | CLKINVX40M | 0.016 |   0.016 |   -0.133 | 
     | UART_CLK__L2_I1/A                     |  v   | UART_CLK__L1_N1                | CLKINVX32M | 0.000 |   0.016 |   -0.133 | 
     | UART_CLK__L2_I1/Y                     |  ^   | UART_CLK__L2_N1                | CLKINVX32M | 0.020 |   0.036 |   -0.113 | 
     | UART_CLK__L1_I0/A                     |  ^   | UART_CLK__L2_N1                | CLKINVX40M | 0.000 |   0.036 |   -0.113 | 
     | UART_CLK__L1_I0/Y                     |  v   | UART_CLK__L1_N0                | CLKINVX40M | 0.018 |   0.054 |   -0.094 | 
     | UART_CLK__L2_I0/A                     |  v   | UART_CLK__L1_N0                | CLKINVX32M | 0.000 |   0.054 |   -0.094 | 
     | UART_CLK__L2_I0/Y                     |  ^   | UART_CLK__L2_N0                | CLKINVX32M | 0.012 |   0.066 |   -0.082 | 
     | u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/CK |  ^   | UART_CLK__L2_N0                | SDFFRQX2M  | 0.000 |   0.066 |   -0.082 | 
     | u_RST_2_SYNC/MULT_FLOP_SYNC_reg[0]/Q  |  ^   | u_RST_2_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX2M  | 0.142 |   0.208 |    0.060 | 
     | u_RST_2_SYNC/SYNC_RST_reg/D           |  ^   | u_RST_2_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX1M  | 0.000 |   0.208 |    0.060 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |       Net       |    Cell    | Delay | Arrival | Required | 
     |                              |      |                 |            |       |  Time   |   Time   | 
     |------------------------------+------+-----------------+------------+-------+---------+----------| 
     | UART_CLK                     |  ^   | UART_CLK        |            |       |   0.000 |    0.148 | 
     | UART_CLK__L1_I1/A            |  ^   | UART_CLK        | CLKINVX40M | 0.000 |   0.000 |    0.148 | 
     | UART_CLK__L1_I1/Y            |  v   | UART_CLK__L1_N1 | CLKINVX40M | 0.016 |   0.016 |    0.164 | 
     | UART_CLK__L2_I1/A            |  v   | UART_CLK__L1_N1 | CLKINVX32M | 0.000 |   0.016 |    0.164 | 
     | UART_CLK__L2_I1/Y            |  ^   | UART_CLK__L2_N1 | CLKINVX32M | 0.020 |   0.036 |    0.184 | 
     | UART_CLK__L1_I0/A            |  ^   | UART_CLK__L2_N1 | CLKINVX40M | 0.000 |   0.036 |    0.184 | 
     | UART_CLK__L1_I0/Y            |  v   | UART_CLK__L1_N0 | CLKINVX40M | 0.018 |   0.054 |    0.203 | 
     | UART_CLK__L2_I0/A            |  v   | UART_CLK__L1_N0 | CLKINVX32M | 0.000 |   0.054 |    0.203 | 
     | UART_CLK__L2_I0/Y            |  ^   | UART_CLK__L2_N0 | CLKINVX32M | 0.012 |   0.066 |    0.215 | 
     | u_RST_2_SYNC/SYNC_RST_reg/CK |  ^   | UART_CLK__L2_N0 | SDFFRQX1M  | 0.000 |   0.066 |    0.215 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_RST_1_SYNC/SYNC_RST_reg/CK 
Endpoint:   u_RST_1_SYNC/SYNC_RST_reg/D          (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.374
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.368
  Arrival Time                  0.528
  Slack Time                    0.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                                |            |       |  Time   |   Time   | 
     |---------------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | REF_CLK                               |  ^   | REF_CLK                        |            |       |   0.000 |   -0.161 | 
     | REF_CLK__L1_I1/A                      |  ^   | REF_CLK                        | CLKINVX40M | 0.000 |   0.000 |   -0.161 | 
     | REF_CLK__L1_I1/Y                      |  v   | REF_CLK__L1_N1                 | CLKINVX40M | 0.016 |   0.016 |   -0.144 | 
     | REF_CLK__L2_I1/A                      |  v   | REF_CLK__L1_N1                 | CLKINVX32M | 0.000 |   0.016 |   -0.144 | 
     | REF_CLK__L2_I1/Y                      |  ^   | REF_CLK__L2_N1                 | CLKINVX32M | 0.020 |   0.036 |   -0.124 | 
     | REF_CLK__L1_I0/A                      |  ^   | REF_CLK__L2_N1                 | CLKINVX40M | 0.000 |   0.036 |   -0.124 | 
     | REF_CLK__L1_I0/Y                      |  v   | REF_CLK__L1_N0                 | CLKINVX40M | 0.019 |   0.055 |   -0.106 | 
     | REF_CLK__L2_I0/A                      |  v   | REF_CLK__L1_N0                 | CLKINVX32M | 0.000 |   0.055 |   -0.106 | 
     | REF_CLK__L2_I0/Y                      |  ^   | REF_CLK__L2_N0                 | CLKINVX32M | 0.013 |   0.068 |   -0.093 | 
     | u_REF_CLK_MUX2/U1/A                   |  ^   | REF_CLK__L2_N0                 | MX2X8M     | 0.000 |   0.068 |   -0.093 | 
     | u_REF_CLK_MUX2/U1/Y                   |  ^   | REF_CLK_M                      | MX2X8M     | 0.089 |   0.157 |   -0.004 | 
     | REF_CLK_M__L1_I0/A                    |  ^   | REF_CLK_M                      | CLKBUFX24M | 0.000 |   0.157 |   -0.004 | 
     | REF_CLK_M__L1_I0/Y                    |  ^   | REF_CLK_M__L1_N0               | CLKBUFX24M | 0.057 |   0.214 |    0.053 | 
     | REF_CLK_M__L2_I1/A                    |  ^   | REF_CLK_M__L1_N0               | CLKBUFX20M | 0.000 |   0.214 |    0.053 | 
     | REF_CLK_M__L2_I1/Y                    |  ^   | REF_CLK_M__L2_N1               | CLKBUFX20M | 0.055 |   0.269 |    0.108 | 
     | REF_CLK_M__L3_I0/A                    |  ^   | REF_CLK_M__L2_N1               | CLKINVX32M | 0.000 |   0.269 |    0.108 | 
     | REF_CLK_M__L3_I0/Y                    |  v   | REF_CLK_M__L3_N0               | CLKINVX32M | 0.034 |   0.303 |    0.142 | 
     | REF_CLK_M__L4_I0/A                    |  v   | REF_CLK_M__L3_N0               | CLKINVX40M | 0.002 |   0.304 |    0.144 | 
     | REF_CLK_M__L4_I0/Y                    |  ^   | REF_CLK_M__L4_N0               | CLKINVX40M | 0.049 |   0.353 |    0.192 | 
     | u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/CK |  ^   | REF_CLK_M__L4_N0               | SDFFRQX2M  | 0.021 |   0.374 |    0.213 | 
     | u_RST_1_SYNC/MULT_FLOP_SYNC_reg[0]/Q  |  ^   | u_RST_1_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX2M  | 0.155 |   0.528 |    0.368 | 
     | u_RST_1_SYNC/SYNC_RST_reg/D           |  ^   | u_RST_1_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX1M  | 0.000 |   0.528 |    0.368 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                              |      |                  |            |       |  Time   |   Time   | 
     |------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                      |  ^   | REF_CLK          |            |       |   0.000 |    0.161 | 
     | REF_CLK__L1_I1/A             |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.161 | 
     | REF_CLK__L1_I1/Y             |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.177 | 
     | REF_CLK__L2_I1/A             |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.177 | 
     | REF_CLK__L2_I1/Y             |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.197 | 
     | REF_CLK__L1_I0/A             |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.197 | 
     | REF_CLK__L1_I0/Y             |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.215 | 
     | REF_CLK__L2_I0/A             |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.215 | 
     | REF_CLK__L2_I0/Y             |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.228 | 
     | u_REF_CLK_MUX2/U1/A          |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.228 | 
     | u_REF_CLK_MUX2/U1/Y          |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.317 | 
     | REF_CLK_M__L1_I0/A           |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.317 | 
     | REF_CLK_M__L1_I0/Y           |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.374 | 
     | REF_CLK_M__L2_I1/A           |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.374 | 
     | REF_CLK_M__L2_I1/Y           |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.429 | 
     | REF_CLK_M__L3_I0/A           |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.429 | 
     | REF_CLK_M__L3_I0/Y           |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.463 | 
     | REF_CLK_M__L4_I0/A           |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.465 | 
     | REF_CLK_M__L4_I0/Y           |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.514 | 
     | u_RST_1_SYNC/SYNC_RST_reg/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.021 |   0.374 |    0.534 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_RX_2_SYSCTRL_DATA_SYNC/pulse_Gen_ff_reg/CK 
Endpoint:   u_RX_2_SYSCTRL_DATA_SYNC/pulse_Gen_ff_reg/D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/Q  (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.380
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.372
  Arrival Time                  0.542
  Slack Time                    0.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |                 Net                  |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                                      |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                     |  ^   | REF_CLK                              |            |       |   0.000 |   -0.170 | 
     | REF_CLK__L1_I1/A                            |  ^   | REF_CLK                              | CLKINVX40M | 0.000 |   0.000 |   -0.170 | 
     | REF_CLK__L1_I1/Y                            |  v   | REF_CLK__L1_N1                       | CLKINVX40M | 0.016 |   0.016 |   -0.154 | 
     | REF_CLK__L2_I1/A                            |  v   | REF_CLK__L1_N1                       | CLKINVX32M | 0.000 |   0.016 |   -0.154 | 
     | REF_CLK__L2_I1/Y                            |  ^   | REF_CLK__L2_N1                       | CLKINVX32M | 0.020 |   0.036 |   -0.134 | 
     | REF_CLK__L1_I0/A                            |  ^   | REF_CLK__L2_N1                       | CLKINVX40M | 0.000 |   0.036 |   -0.134 | 
     | REF_CLK__L1_I0/Y                            |  v   | REF_CLK__L1_N0                       | CLKINVX40M | 0.019 |   0.055 |   -0.115 | 
     | REF_CLK__L2_I0/A                            |  v   | REF_CLK__L1_N0                       | CLKINVX32M | 0.000 |   0.055 |   -0.115 | 
     | REF_CLK__L2_I0/Y                            |  ^   | REF_CLK__L2_N0                       | CLKINVX32M | 0.013 |   0.068 |   -0.102 | 
     | u_REF_CLK_MUX2/U1/A                         |  ^   | REF_CLK__L2_N0                       | MX2X8M     | 0.000 |   0.068 |   -0.102 | 
     | u_REF_CLK_MUX2/U1/Y                         |  ^   | REF_CLK_M                            | MX2X8M     | 0.089 |   0.157 |   -0.013 | 
     | REF_CLK_M__L1_I0/A                          |  ^   | REF_CLK_M                            | CLKBUFX24M | 0.000 |   0.157 |   -0.013 | 
     | REF_CLK_M__L1_I0/Y                          |  ^   | REF_CLK_M__L1_N0                     | CLKBUFX24M | 0.057 |   0.214 |    0.044 | 
     | REF_CLK_M__L2_I1/A                          |  ^   | REF_CLK_M__L1_N0                     | CLKBUFX20M | 0.000 |   0.214 |    0.044 | 
     | REF_CLK_M__L2_I1/Y                          |  ^   | REF_CLK_M__L2_N1                     | CLKBUFX20M | 0.055 |   0.269 |    0.099 | 
     | REF_CLK_M__L3_I0/A                          |  ^   | REF_CLK_M__L2_N1                     | CLKINVX32M | 0.000 |   0.269 |    0.099 | 
     | REF_CLK_M__L3_I0/Y                          |  v   | REF_CLK_M__L3_N0                     | CLKINVX32M | 0.034 |   0.303 |    0.133 | 
     | REF_CLK_M__L4_I0/A                          |  v   | REF_CLK_M__L3_N0                     | CLKINVX40M | 0.002 |   0.304 |    0.134 | 
     | REF_CLK_M__L4_I0/Y                          |  ^   | REF_CLK_M__L4_N0                     | CLKINVX40M | 0.049 |   0.353 |    0.183 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/CK |  ^   | REF_CLK_M__L4_N0                     | SEDFFX1M   | 0.027 |   0.380 |    0.210 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/Q  |  ^   | u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable | SEDFFX1M   | 0.162 |   0.542 |    0.372 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/pulse_Gen_ff_reg/D |  ^   | u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable | SDFFRQX1M  | 0.000 |   0.542 |    0.372 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                              |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                      |  ^   | REF_CLK          |            |       |   0.000 |    0.170 | 
     | REF_CLK__L1_I1/A                             |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.170 | 
     | REF_CLK__L1_I1/Y                             |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.186 | 
     | REF_CLK__L2_I1/A                             |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.186 | 
     | REF_CLK__L2_I1/Y                             |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.206 | 
     | REF_CLK__L1_I0/A                             |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.206 | 
     | REF_CLK__L1_I0/Y                             |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.225 | 
     | REF_CLK__L2_I0/A                             |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.225 | 
     | REF_CLK__L2_I0/Y                             |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.238 | 
     | u_REF_CLK_MUX2/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.238 | 
     | u_REF_CLK_MUX2/U1/Y                          |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.327 | 
     | REF_CLK_M__L1_I0/A                           |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.327 | 
     | REF_CLK_M__L1_I0/Y                           |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.384 | 
     | REF_CLK_M__L2_I1/A                           |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.384 | 
     | REF_CLK_M__L2_I1/Y                           |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.439 | 
     | REF_CLK_M__L3_I0/A                           |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.439 | 
     | REF_CLK_M__L3_I0/Y                           |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.473 | 
     | REF_CLK_M__L4_I0/A                           |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.474 | 
     | REF_CLK_M__L4_I0/Y                           |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.523 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/pulse_Gen_ff_reg/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.027 |   0.380 |    0.550 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/
CK 
Endpoint:   u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.380
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.373
  Arrival Time                  0.547
  Slack Time                    0.175
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                                            |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK                                    |            |       |   0.000 |   -0.175 | 
     | REF_CLK__L1_I1/A                                  |  ^   | REF_CLK                                    | CLKINVX40M | 0.000 |   0.000 |   -0.175 | 
     | REF_CLK__L1_I1/Y                                  |  v   | REF_CLK__L1_N1                             | CLKINVX40M | 0.016 |   0.016 |   -0.158 | 
     | REF_CLK__L2_I1/A                                  |  v   | REF_CLK__L1_N1                             | CLKINVX32M | 0.000 |   0.016 |   -0.158 | 
     | REF_CLK__L2_I1/Y                                  |  ^   | REF_CLK__L2_N1                             | CLKINVX32M | 0.020 |   0.036 |   -0.138 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK__L2_N1                             | CLKINVX40M | 0.000 |   0.036 |   -0.138 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0                             | CLKINVX40M | 0.019 |   0.055 |   -0.120 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0                             | CLKINVX32M | 0.000 |   0.055 |   -0.120 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0                             | CLKINVX32M | 0.013 |   0.068 |   -0.107 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0                             | MX2X8M     | 0.000 |   0.068 |   -0.107 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M                                  | MX2X8M     | 0.089 |   0.157 |   -0.018 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M                                  | CLKBUFX24M | 0.000 |   0.157 |   -0.018 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0                           | CLKBUFX24M | 0.057 |   0.214 |    0.039 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0                           | CLKBUFX20M | 0.000 |   0.214 |    0.039 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1                           | CLKBUFX20M | 0.055 |   0.269 |    0.094 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1                           | CLKINVX32M | 0.000 |   0.269 |    0.094 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0                           | CLKINVX32M | 0.034 |   0.303 |    0.128 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0                           | CLKINVX40M | 0.002 |   0.304 |    0.130 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0                           | CLKINVX40M | 0.049 |   0.353 |    0.178 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/CK |  ^   | REF_CLK_M__L4_N0                           | SDFFRQX1M  | 0.026 |   0.379 |    0.205 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/Q  |  ^   | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX1M  | 0.168 |   0.547 |    0.373 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/D  |  ^   | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX1M  | 0.000 |   0.547 |    0.373 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK          |            |       |   0.000 |    0.175 | 
     | REF_CLK__L1_I1/A                                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.175 | 
     | REF_CLK__L1_I1/Y                                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.191 | 
     | REF_CLK__L2_I1/A                                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.191 | 
     | REF_CLK__L2_I1/Y                                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.211 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.211 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.229 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.229 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.242 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.242 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.331 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.331 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.388 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.388 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.443 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.443 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.477 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.479 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.528 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.027 |   0.380 |    0.555 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_BIT_SYNC/SYNC_reg/CK 
Endpoint:   u_BIT_SYNC/SYNC_reg/D              (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: u_BIT_SYNC/MULT_FLOP_SYNC_reg[0]/Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.354
+ Hold                         -0.095
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.309
  Arrival Time                  0.511
  Slack Time                    0.202
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                              |            |       |  Time   |   Time   | 
     |-------------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                             |  ^   | REF_CLK                      |            |       |   0.000 |   -0.202 | 
     | REF_CLK__L1_I1/A                    |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   -0.202 | 
     | REF_CLK__L1_I1/Y                    |  v   | REF_CLK__L1_N1               | CLKINVX40M | 0.016 |   0.016 |   -0.186 | 
     | REF_CLK__L2_I1/A                    |  v   | REF_CLK__L1_N1               | CLKINVX32M | 0.000 |   0.016 |   -0.186 | 
     | REF_CLK__L2_I1/Y                    |  ^   | REF_CLK__L2_N1               | CLKINVX32M | 0.020 |   0.036 |   -0.166 | 
     | REF_CLK__L1_I0/A                    |  ^   | REF_CLK__L2_N1               | CLKINVX40M | 0.000 |   0.036 |   -0.166 | 
     | REF_CLK__L1_I0/Y                    |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.019 |   0.055 |   -0.147 | 
     | REF_CLK__L2_I0/A                    |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.000 |   0.055 |   -0.147 | 
     | REF_CLK__L2_I0/Y                    |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.013 |   0.068 |   -0.135 | 
     | u_REF_CLK_MUX2/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X8M     | 0.000 |   0.068 |   -0.135 | 
     | u_REF_CLK_MUX2/U1/Y                 |  ^   | REF_CLK_M                    | MX2X8M     | 0.089 |   0.157 |   -0.045 | 
     | REF_CLK_M__L1_I0/A                  |  ^   | REF_CLK_M                    | CLKBUFX24M | 0.000 |   0.157 |   -0.045 | 
     | REF_CLK_M__L1_I0/Y                  |  ^   | REF_CLK_M__L1_N0             | CLKBUFX24M | 0.057 |   0.214 |    0.011 | 
     | REF_CLK_M__L2_I1/A                  |  ^   | REF_CLK_M__L1_N0             | CLKBUFX20M | 0.000 |   0.214 |    0.011 | 
     | REF_CLK_M__L2_I1/Y                  |  ^   | REF_CLK_M__L2_N1             | CLKBUFX20M | 0.055 |   0.269 |    0.067 | 
     | REF_CLK_M__L3_I0/A                  |  ^   | REF_CLK_M__L2_N1             | CLKINVX32M | 0.000 |   0.269 |    0.067 | 
     | REF_CLK_M__L3_I0/Y                  |  v   | REF_CLK_M__L3_N0             | CLKINVX32M | 0.034 |   0.303 |    0.100 | 
     | REF_CLK_M__L4_I0/A                  |  v   | REF_CLK_M__L3_N0             | CLKINVX40M | 0.002 |   0.304 |    0.102 | 
     | REF_CLK_M__L4_I0/Y                  |  ^   | REF_CLK_M__L4_N0             | CLKINVX40M | 0.049 |   0.353 |    0.151 | 
     | u_BIT_SYNC/MULT_FLOP_SYNC_reg[0]/CK |  ^   | REF_CLK_M__L4_N0             | SDFFRQX2M  | 0.001 |   0.354 |    0.152 | 
     | u_BIT_SYNC/MULT_FLOP_SYNC_reg[0]/Q  |  ^   | u_BIT_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX2M  | 0.157 |   0.511 |    0.309 | 
     | u_BIT_SYNC/SYNC_reg/D               |  ^   | u_BIT_SYNC/MULT_FLOP_SYNC[0] | SEDFFX1M   | 0.000 |   0.511 |    0.309 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Pin           | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                        |      |                  |            |       |  Time   |   Time   | 
     |------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                |  ^   | REF_CLK          |            |       |   0.000 |    0.202 | 
     | REF_CLK__L1_I1/A       |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.202 | 
     | REF_CLK__L1_I1/Y       |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.219 | 
     | REF_CLK__L2_I1/A       |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.219 | 
     | REF_CLK__L2_I1/Y       |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.239 | 
     | REF_CLK__L1_I0/A       |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.239 | 
     | REF_CLK__L1_I0/Y       |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.257 | 
     | REF_CLK__L2_I0/A       |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.257 | 
     | REF_CLK__L2_I0/Y       |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.270 | 
     | u_REF_CLK_MUX2/U1/A    |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.270 | 
     | u_REF_CLK_MUX2/U1/Y    |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.359 | 
     | REF_CLK_M__L1_I0/A     |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.359 | 
     | REF_CLK_M__L1_I0/Y     |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.416 | 
     | REF_CLK_M__L2_I1/A     |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.416 | 
     | REF_CLK_M__L2_I1/Y     |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.471 | 
     | REF_CLK_M__L3_I0/A     |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.471 | 
     | REF_CLK_M__L3_I0/Y     |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.505 | 
     | REF_CLK_M__L4_I0/A     |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.506 | 
     | REF_CLK_M__L4_I0/Y     |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.555 | 
     | u_BIT_SYNC/SYNC_reg/CK |  ^   | REF_CLK_M__L4_N0 | SEDFFX1M   | 0.001 |   0.354 |    0.557 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/
CK 
Endpoint:   u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/D (^) checked with  
leading edge of 'DIV_CLK'
Beginpoint: u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/Q (^) triggered by  
leading edge of 'DIV_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.114
+ Hold                         -0.056
+ Phase Shift                   0.000
= Required Time                 0.058
  Arrival Time                  0.265
  Slack Time                    0.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |                                            |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------------+------------------------+-------+---------+----------| 
     | U0_ClkDiv/o_div_clk                               |  ^   | TX_CLK                                     | ClkDiv_00000004_test_1 |       |   0.000 |   -0.207 | 
     | u_UART_TX_CLK_MUX2/U1/A                           |  ^   | TX_CLK                                     | MX2X12M                | 0.000 |   0.000 |   -0.207 | 
     | u_UART_TX_CLK_MUX2/U1/Y                           |  ^   | UART_TX_CLK_M                              | MX2X12M                | 0.112 |   0.112 |   -0.095 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/CK |  ^   | UART_TX_CLK_M                              | SDFFRQX2M              | 0.002 |   0.114 |   -0.094 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[0]/Q  |  ^   | u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX2M              | 0.151 |   0.265 |    0.058 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/D  |  ^   | u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC[0] | SDFFRQX1M              | 0.000 |   0.265 |    0.058 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |      Net      |          Cell          | Delay | Arrival | Required | 
     |                                                   |      |               |                        |       |  Time   |   Time   | 
     |---------------------------------------------------+------+---------------+------------------------+-------+---------+----------| 
     | U0_ClkDiv/o_div_clk                               |  ^   | TX_CLK        | ClkDiv_00000004_test_1 |       |   0.000 |    0.207 | 
     | u_UART_TX_CLK_MUX2/U1/A                           |  ^   | TX_CLK        | MX2X12M                | 0.000 |   0.000 |    0.207 | 
     | u_UART_TX_CLK_MUX2/U1/Y                           |  ^   | UART_TX_CLK_M | MX2X12M                | 0.112 |   0.112 |    0.319 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/CK |  ^   | UART_TX_CLK_M | SDFFRQX1M              | 0.002 |   0.114 |    0.321 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_SYSCTRL_2_TX_DATA_SYNC/pulse_Gen_ff_reg/CK 
Endpoint:   u_SYSCTRL_2_TX_DATA_SYNC/pulse_Gen_ff_reg/D (^) checked with  
leading edge of 'DIV_CLK'
Beginpoint: u_SYSCTRL_2_TX_DATA_SYNC/SYNC_enable_reg/Q  (^) triggered by  
leading edge of 'DIV_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.114
+ Hold                         -0.057
+ Phase Shift                   0.000
= Required Time                 0.057
  Arrival Time                  0.268
  Slack Time                    0.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |                 Net                  |          Cell          | Delay | Arrival | Required | 
     |                                             |      |                                      |                        |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------------------------+------------------------+-------+---------+----------| 
     | U0_ClkDiv/o_div_clk                         |  ^   | TX_CLK                               | ClkDiv_00000004_test_1 |       |   0.000 |   -0.211 | 
     | u_UART_TX_CLK_MUX2/U1/A                     |  ^   | TX_CLK                               | MX2X12M                | 0.000 |   0.000 |   -0.211 | 
     | u_UART_TX_CLK_MUX2/U1/Y                     |  ^   | UART_TX_CLK_M                        | MX2X12M                | 0.112 |   0.112 |   -0.099 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/SYNC_enable_reg/CK |  ^   | UART_TX_CLK_M                        | SEDFFX1M               | 0.002 |   0.114 |   -0.097 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/SYNC_enable_reg/Q  |  ^   | u_SYSCTRL_2_TX_DATA_SYNC/SYNC_enable | SEDFFX1M               | 0.154 |   0.268 |    0.057 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/pulse_Gen_ff_reg/D |  ^   | u_SYSCTRL_2_TX_DATA_SYNC/SYNC_enable | SDFFRQX1M              | 0.000 |   0.268 |    0.057 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      | Edge |      Net      |          Cell          | Delay | Arrival | Required | 
     |                                              |      |               |                        |       |  Time   |   Time   | 
     |----------------------------------------------+------+---------------+------------------------+-------+---------+----------| 
     | U0_ClkDiv/o_div_clk                          |  ^   | TX_CLK        | ClkDiv_00000004_test_1 |       |   0.000 |    0.211 | 
     | u_UART_TX_CLK_MUX2/U1/A                      |  ^   | TX_CLK        | MX2X12M                | 0.000 |   0.000 |    0.211 | 
     | u_UART_TX_CLK_MUX2/U1/Y                      |  ^   | UART_TX_CLK_M | MX2X12M                | 0.112 |   0.112 |    0.323 | 
     | u_SYSCTRL_2_TX_DATA_SYNC/pulse_Gen_ff_reg/CK |  ^   | UART_TX_CLK_M | SDFFRQX1M              | 0.002 |   0.114 |    0.325 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_UART/u_UART_RX_top/u_data_sampler/internal_
sampled_bit_reg[2]/CK 
Endpoint:   u_UART/u_UART_RX_top/u_data_sampler/internal_sampled_bit_reg[2]/D  
(^) checked with  leading edge of 'REF_CLK'
Beginpoint: u_UART/u_UART_RX_top/u_data_sampler/internal_sampled_bit_reg[2]/QN 
(v) triggered by  leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.379
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.373
  Arrival Time                  0.586
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                 |            |       |   0.000 |   -0.213 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   -0.213 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1                          | CLKINVX40M | 0.016 |   0.016 |   -0.196 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1                          | CLKINVX32M | 0.000 |   0.016 |   -0.196 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1                          | CLKINVX32M | 0.020 |   0.036 |   -0.176 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1                          | CLKINVX40M | 0.000 |   0.036 |   -0.176 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.019 |   0.055 |   -0.158 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.000 |   0.055 |   -0.158 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.013 |   0.068 |   -0.145 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0                          | MX2X8M     | 0.000 |   0.068 |   -0.145 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M                               | MX2X8M     | 0.089 |   0.157 |   -0.056 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M                               | CLKBUFX24M | 0.000 |   0.157 |   -0.056 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX24M | 0.057 |   0.214 |    0.001 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX20M | 0.000 |   0.214 |    0.001 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1                        | CLKBUFX20M | 0.055 |   0.269 |    0.056 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1                        | CLKINVX32M | 0.000 |   0.269 |    0.056 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0                        | CLKINVX32M | 0.034 |   0.303 |    0.090 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0                        | CLKINVX40M | 0.002 |   0.304 |    0.091 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0                        | CLKINVX40M | 0.049 |   0.353 |    0.140 | 
     | u_UART/u_UART_RX_top/u_data_sampler/internal_sampl |  ^   | REF_CLK_M__L4_N0                        | SDFFRX1M   | 0.025 |   0.379 |    0.166 | 
     | ed_bit_reg[2]/CK                                   |      |                                         |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_data_sampler/internal_sampl |  v   | u_UART/u_UART_RX_top/u_data_sampler/n7  | SDFFRX1M   | 0.140 |   0.518 |    0.305 | 
     | ed_bit_reg[2]/QN                                   |      |                                         |            |       |         |          | 
     | u_UART/u_UART_RX_top/u_data_sampler/U43/A1         |  v   | u_UART/u_UART_RX_top/u_data_sampler/n7  | OAI21X2M   | 0.000 |   0.518 |    0.305 | 
     | u_UART/u_UART_RX_top/u_data_sampler/U43/Y          |  ^   | u_UART/u_UART_RX_top/u_data_sampler/n43 | OAI21X2M   | 0.068 |   0.586 |    0.373 | 
     | u_UART/u_UART_RX_top/u_data_sampler/internal_sampl |  ^   | u_UART/u_UART_RX_top/u_data_sampler/n43 | SDFFRX1M   | 0.000 |   0.586 |    0.373 | 
     | ed_bit_reg[2]/D                                    |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK          |            |       |   0.000 |    0.213 | 
     | REF_CLK__L1_I1/A                                   |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.213 | 
     | REF_CLK__L1_I1/Y                                   |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.229 | 
     | REF_CLK__L2_I1/A                                   |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.229 | 
     | REF_CLK__L2_I1/Y                                   |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.249 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.249 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.268 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.268 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.280 | 
     | u_REF_CLK_MUX2/U1/A                                |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.280 | 
     | u_REF_CLK_MUX2/U1/Y                                |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.370 | 
     | REF_CLK_M__L1_I0/A                                 |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.370 | 
     | REF_CLK_M__L1_I0/Y                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.426 | 
     | REF_CLK_M__L2_I1/A                                 |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.426 | 
     | REF_CLK_M__L2_I1/Y                                 |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.482 | 
     | REF_CLK_M__L3_I0/A                                 |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.482 | 
     | REF_CLK_M__L3_I0/Y                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.515 | 
     | REF_CLK_M__L4_I0/A                                 |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.517 | 
     | REF_CLK_M__L4_I0/Y                                 |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.566 | 
     | u_UART/u_UART_RX_top/u_data_sampler/internal_sampl |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.025 |   0.379 |    0.591 | 
     | ed_bit_reg[2]/CK                                   |      |                  |            |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/CK 
Endpoint:   u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/D       (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.380
+ Hold                         -0.096
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.334
  Arrival Time                  0.551
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                   |      |                                            |            |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                           |  ^   | REF_CLK                                    |            |       |   0.000 |   -0.217 | 
     | REF_CLK__L1_I1/A                                  |  ^   | REF_CLK                                    | CLKINVX40M | 0.000 |   0.000 |   -0.217 | 
     | REF_CLK__L1_I1/Y                                  |  v   | REF_CLK__L1_N1                             | CLKINVX40M | 0.016 |   0.016 |   -0.201 | 
     | REF_CLK__L2_I1/A                                  |  v   | REF_CLK__L1_N1                             | CLKINVX32M | 0.000 |   0.016 |   -0.201 | 
     | REF_CLK__L2_I1/Y                                  |  ^   | REF_CLK__L2_N1                             | CLKINVX32M | 0.020 |   0.036 |   -0.181 | 
     | REF_CLK__L1_I0/A                                  |  ^   | REF_CLK__L2_N1                             | CLKINVX40M | 0.000 |   0.036 |   -0.181 | 
     | REF_CLK__L1_I0/Y                                  |  v   | REF_CLK__L1_N0                             | CLKINVX40M | 0.019 |   0.055 |   -0.162 | 
     | REF_CLK__L2_I0/A                                  |  v   | REF_CLK__L1_N0                             | CLKINVX32M | 0.000 |   0.055 |   -0.162 | 
     | REF_CLK__L2_I0/Y                                  |  ^   | REF_CLK__L2_N0                             | CLKINVX32M | 0.013 |   0.068 |   -0.150 | 
     | u_REF_CLK_MUX2/U1/A                               |  ^   | REF_CLK__L2_N0                             | MX2X8M     | 0.000 |   0.068 |   -0.150 | 
     | u_REF_CLK_MUX2/U1/Y                               |  ^   | REF_CLK_M                                  | MX2X8M     | 0.089 |   0.157 |   -0.060 | 
     | REF_CLK_M__L1_I0/A                                |  ^   | REF_CLK_M                                  | CLKBUFX24M | 0.000 |   0.157 |   -0.060 | 
     | REF_CLK_M__L1_I0/Y                                |  ^   | REF_CLK_M__L1_N0                           | CLKBUFX24M | 0.057 |   0.214 |   -0.004 | 
     | REF_CLK_M__L2_I1/A                                |  ^   | REF_CLK_M__L1_N0                           | CLKBUFX20M | 0.000 |   0.214 |   -0.004 | 
     | REF_CLK_M__L2_I1/Y                                |  ^   | REF_CLK_M__L2_N1                           | CLKBUFX20M | 0.055 |   0.269 |    0.052 | 
     | REF_CLK_M__L3_I0/A                                |  ^   | REF_CLK_M__L2_N1                           | CLKINVX32M | 0.000 |   0.269 |    0.052 | 
     | REF_CLK_M__L3_I0/Y                                |  v   | REF_CLK_M__L3_N0                           | CLKINVX32M | 0.034 |   0.303 |    0.085 | 
     | REF_CLK_M__L4_I0/A                                |  v   | REF_CLK_M__L3_N0                           | CLKINVX40M | 0.002 |   0.304 |    0.087 | 
     | REF_CLK_M__L4_I0/Y                                |  ^   | REF_CLK_M__L4_N0                           | CLKINVX40M | 0.049 |   0.353 |    0.136 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/CK |  ^   | REF_CLK_M__L4_N0                           | SDFFRQX1M  | 0.027 |   0.380 |    0.163 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC_reg[1]/Q  |  ^   | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC[1] | SDFFRQX1M  | 0.171 |   0.551 |    0.334 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/D        |  ^   | u_RX_2_SYSCTRL_DATA_SYNC/MULT_FLOP_SYNC[1] | SEDFFX1M   | 0.000 |   0.551 |    0.334 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                             |      |                  |            |       |  Time   |   Time   | 
     |---------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                     |  ^   | REF_CLK          |            |       |   0.000 |    0.217 | 
     | REF_CLK__L1_I1/A                            |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.217 | 
     | REF_CLK__L1_I1/Y                            |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.234 | 
     | REF_CLK__L2_I1/A                            |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.234 | 
     | REF_CLK__L2_I1/Y                            |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.254 | 
     | REF_CLK__L1_I0/A                            |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.254 | 
     | REF_CLK__L1_I0/Y                            |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.272 | 
     | REF_CLK__L2_I0/A                            |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.272 | 
     | REF_CLK__L2_I0/Y                            |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.285 | 
     | u_REF_CLK_MUX2/U1/A                         |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.285 | 
     | u_REF_CLK_MUX2/U1/Y                         |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.374 | 
     | REF_CLK_M__L1_I0/A                          |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.374 | 
     | REF_CLK_M__L1_I0/Y                          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.431 | 
     | REF_CLK_M__L2_I1/A                          |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.431 | 
     | REF_CLK_M__L2_I1/Y                          |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.486 | 
     | REF_CLK_M__L3_I0/A                          |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.486 | 
     | REF_CLK_M__L3_I0/Y                          |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.520 | 
     | REF_CLK_M__L4_I0/A                          |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.521 | 
     | REF_CLK_M__L4_I0/Y                          |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.570 | 
     | u_RX_2_SYSCTRL_DATA_SYNC/SYNC_enable_reg/CK |  ^   | REF_CLK_M__L4_N0 | SEDFFX1M   | 0.027 |   0.380 |    0.597 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[6][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][2]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[6][2]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.373
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.330
  Arrival Time                  0.550
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.204 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.204 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.184 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.184 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.165 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.165 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.152 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.152 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.063 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.063 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.006 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.006 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.049 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.049 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.083 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.084 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.139 | 
     | u_REG_FILE/Reg_File_reg[6][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.014 |   0.373 |    0.153 | 
     | u_REG_FILE/Reg_File_reg[6][2]/QN |  ^   | u_REG_FILE/n183  | SDFFRX1M   | 0.141 |   0.514 |    0.294 | 
     | u_REG_FILE/U437/B1               |  ^   | u_REG_FILE/n183  | OAI22X1M   | 0.000 |   0.514 |    0.294 | 
     | u_REG_FILE/U437/Y                |  v   | u_REG_FILE/n392  | OAI22X1M   | 0.036 |   0.550 |    0.330 | 
     | u_REG_FILE/Reg_File_reg[6][2]/D  |  v   | u_REG_FILE/n392  | SDFFRX1M   | 0.000 |   0.550 |    0.330 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.236 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.236 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.256 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.256 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.275 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.275 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.288 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.288 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.377 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.377 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.434 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.434 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.489 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.489 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.523 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.524 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.579 | 
     | u_REG_FILE/Reg_File_reg[6][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.014 |   0.373 |    0.593 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][0]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][0]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.361
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.318
  Arrival Time                  0.538
  Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.220 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.204 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.204 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.184 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.184 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.165 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.165 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.153 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.153 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.063 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.063 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.007 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.007 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.049 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.049 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.082 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.084 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.138 | 
     | u_REG_FILE/Reg_File_reg[13][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.002 |   0.361 |    0.140 | 
     | u_REG_FILE/Reg_File_reg[13][0]/QN |  ^   | u_REG_FILE/n145  | SDFFRX1M   | 0.141 |   0.501 |    0.281 | 
     | u_REG_FILE/U475/B1                |  ^   | u_REG_FILE/n145  | OAI22X1M   | 0.000 |   0.501 |    0.281 | 
     | u_REG_FILE/U475/Y                 |  v   | u_REG_FILE/n446  | OAI22X1M   | 0.037 |   0.538 |    0.318 | 
     | u_REG_FILE/Reg_File_reg[13][0]/D  |  v   | u_REG_FILE/n446  | SDFFRX1M   | 0.000 |   0.538 |    0.318 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.220 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.237 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.237 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.257 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.257 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.275 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.275 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.288 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.288 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.377 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.377 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.434 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.434 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.489 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.489 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.523 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.525 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.579 | 
     | u_REG_FILE/Reg_File_reg[13][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.002 |   0.361 |    0.581 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[3][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][4]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[3][4]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.360
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.318
  Arrival Time                  0.538
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.221 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.204 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.204 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.184 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.184 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.166 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.166 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.153 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.153 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.064 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.064 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.007 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.007 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.048 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.048 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.082 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.084 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.132 | 
     | u_REG_FILE/Reg_File_reg[3][4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.007 |   0.360 |    0.140 | 
     | u_REG_FILE/Reg_File_reg[3][4]/QN |  ^   | u_REG_FILE/n189  | SDFFRX1M   | 0.141 |   0.501 |    0.280 | 
     | u_REG_FILE/U431/B1               |  ^   | u_REG_FILE/n189  | OAI22X1M   | 0.000 |   0.501 |    0.280 | 
     | u_REG_FILE/U431/Y                |  v   | u_REG_FILE/n370  | OAI22X1M   | 0.037 |   0.538 |    0.318 | 
     | u_REG_FILE/Reg_File_reg[3][4]/D  |  v   | u_REG_FILE/n370  | SDFFRX1M   | 0.000 |   0.538 |    0.318 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.221 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.237 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.237 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.257 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.257 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.275 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.275 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.288 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.288 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.377 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.377 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.434 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.434 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.489 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.489 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.523 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.525 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.574 | 
     | u_REG_FILE/Reg_File_reg[3][4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.007 |   0.360 |    0.581 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[3][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][6]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[3][6]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.370
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.328
  Arrival Time                  0.549
  Slack Time                    0.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.221 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.221 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.205 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.205 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.185 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.185 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.166 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.166 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.153 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.153 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.064 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.064 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.007 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.007 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.048 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.048 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.082 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.083 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.138 | 
     | u_REG_FILE/Reg_File_reg[3][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.012 |   0.370 |    0.149 | 
     | u_REG_FILE/Reg_File_reg[3][6]/QN |  ^   | u_REG_FILE/n187  | SDFFRX1M   | 0.143 |   0.513 |    0.292 | 
     | u_REG_FILE/U433/B1               |  ^   | u_REG_FILE/n187  | OAI22X1M   | 0.000 |   0.513 |    0.292 | 
     | u_REG_FILE/U433/Y                |  v   | u_REG_FILE/n372  | OAI22X1M   | 0.036 |   0.549 |    0.328 | 
     | u_REG_FILE/Reg_File_reg[3][6]/D  |  v   | u_REG_FILE/n372  | SDFFRX1M   | 0.000 |   0.549 |    0.328 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.221 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.221 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.237 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.237 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.257 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.257 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.276 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.276 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.289 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.289 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.378 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.378 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.435 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.435 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.490 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.490 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.524 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.525 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.580 | 
     | u_REG_FILE/Reg_File_reg[3][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.012 |   0.370 |    0.591 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[6][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][1]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[6][1]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.373
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.330
  Arrival Time                  0.553
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.223 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.223 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.206 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.206 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.186 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.186 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.168 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.168 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.155 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.155 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.066 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.066 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.009 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.009 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.046 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.046 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.080 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.082 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.136 | 
     | u_REG_FILE/Reg_File_reg[6][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.014 |   0.373 |    0.150 | 
     | u_REG_FILE/Reg_File_reg[6][1]/QN |  ^   | u_REG_FILE/n184  | SDFFRX1M   | 0.142 |   0.515 |    0.292 | 
     | u_REG_FILE/U436/B1               |  ^   | u_REG_FILE/n184  | OAI22X1M   | 0.000 |   0.515 |    0.292 | 
     | u_REG_FILE/U436/Y                |  v   | u_REG_FILE/n391  | OAI22X1M   | 0.038 |   0.553 |    0.330 | 
     | u_REG_FILE/Reg_File_reg[6][1]/D  |  v   | u_REG_FILE/n391  | SDFFRX1M   | 0.000 |   0.553 |    0.330 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.223 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.223 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.239 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.239 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.259 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.259 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.278 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.278 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.290 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.290 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.380 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.380 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.436 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.436 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.491 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.491 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.525 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.527 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.581 | 
     | u_REG_FILE/Reg_File_reg[6][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.014 |   0.373 |    0.596 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[6][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][4]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[6][4]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.368
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.325
  Arrival Time                  0.549
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.224 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.224 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.207 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.207 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.187 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.187 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.169 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.169 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.156 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.156 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.067 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.067 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.010 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.010 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.045 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.045 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.079 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.081 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.135 | 
     | u_REG_FILE/Reg_File_reg[6][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.368 |    0.144 | 
     | u_REG_FILE/Reg_File_reg[6][4]/QN |  ^   | u_REG_FILE/n181  | SDFFRX1M   | 0.143 |   0.511 |    0.287 | 
     | u_REG_FILE/U439/B1               |  ^   | u_REG_FILE/n181  | OAI22X1M   | 0.000 |   0.511 |    0.287 | 
     | u_REG_FILE/U439/Y                |  v   | u_REG_FILE/n394  | OAI22X1M   | 0.038 |   0.549 |    0.325 | 
     | u_REG_FILE/Reg_File_reg[6][4]/D  |  v   | u_REG_FILE/n394  | SDFFRX1M   | 0.000 |   0.549 |    0.325 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.224 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.224 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.240 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.240 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.260 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.260 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.279 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.279 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.291 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.291 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.381 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.381 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.437 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.437 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.493 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.493 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.526 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.528 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.582 | 
     | u_REG_FILE/Reg_File_reg[6][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.368 |    0.592 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][1]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][1]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.361
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.318
  Arrival Time                  0.542
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.224 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.224 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.208 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.208 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.188 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.188 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.169 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.169 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.157 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.157 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.067 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.067 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.011 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.011 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.045 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.045 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.078 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.080 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.134 | 
     | u_REG_FILE/Reg_File_reg[13][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.002 |   0.361 |    0.136 | 
     | u_REG_FILE/Reg_File_reg[13][1]/QN |  ^   | u_REG_FILE/n144  | SDFFRX1M   | 0.144 |   0.505 |    0.281 | 
     | u_REG_FILE/U476/B1                |  ^   | u_REG_FILE/n144  | OAI22X1M   | 0.000 |   0.505 |    0.281 | 
     | u_REG_FILE/U476/Y                 |  v   | u_REG_FILE/n447  | OAI22X1M   | 0.037 |   0.542 |    0.318 | 
     | u_REG_FILE/Reg_File_reg[13][1]/D  |  v   | u_REG_FILE/n447  | SDFFRX1M   | 0.000 |   0.542 |    0.318 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.224 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.224 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.241 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.241 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.261 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.261 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.279 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.279 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.292 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.292 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.381 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.381 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.438 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.438 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.493 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.493 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.527 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.529 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.583 | 
     | u_REG_FILE/Reg_File_reg[13][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.002 |   0.361 |    0.585 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][7]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][7]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.373
+ Hold                         -0.092
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.330
  Arrival Time                  0.554
  Slack Time                    0.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.224 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.224 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.208 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.208 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.188 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.188 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.169 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.169 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.157 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.157 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.067 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.067 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.011 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.011 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.045 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.045 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.078 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.080 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.129 | 
     | u_REG_FILE/Reg_File_reg[13][7]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.020 |   0.373 |    0.148 | 
     | u_REG_FILE/Reg_File_reg[13][7]/QN |  ^   | u_REG_FILE/n138  | SDFFRX1M   | 0.144 |   0.516 |    0.292 | 
     | u_REG_FILE/U482/B1                |  ^   | u_REG_FILE/n138  | OAI22X1M   | 0.000 |   0.516 |    0.292 | 
     | u_REG_FILE/U482/Y                 |  v   | u_REG_FILE/n453  | OAI22X1M   | 0.038 |   0.554 |    0.330 | 
     | u_REG_FILE/Reg_File_reg[13][7]/D  |  v   | u_REG_FILE/n453  | SDFFRX1M   | 0.000 |   0.554 |    0.330 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.224 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.224 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.241 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.241 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.261 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.261 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.279 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.279 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.292 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.292 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.381 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.381 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.438 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.438 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.493 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.493 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.527 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.528 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.577 | 
     | u_REG_FILE/Reg_File_reg[13][7]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.020 |   0.373 |    0.597 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[9][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][7]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[9][7]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.361
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.318
  Arrival Time                  0.543
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.225 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.225 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.208 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.208 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.188 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.188 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.170 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.170 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.157 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.157 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.068 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.068 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.011 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.011 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.044 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.044 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.078 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.080 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.134 | 
     | u_REG_FILE/Reg_File_reg[9][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.361 |    0.137 | 
     | u_REG_FILE/Reg_File_reg[9][7]/QN |  ^   | u_REG_FILE/n154  | SDFFRX1M   | 0.144 |   0.506 |    0.281 | 
     | u_REG_FILE/U466/B1               |  ^   | u_REG_FILE/n154  | OAI22X1M   | 0.000 |   0.506 |    0.281 | 
     | u_REG_FILE/U466/Y                |  v   | u_REG_FILE/n421  | OAI22X1M   | 0.037 |   0.543 |    0.318 | 
     | u_REG_FILE/Reg_File_reg[9][7]/D  |  v   | u_REG_FILE/n421  | SDFFRX1M   | 0.000 |   0.543 |    0.318 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.225 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.225 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.241 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.241 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.261 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.261 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.280 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.280 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.292 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.292 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.382 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.382 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.438 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.438 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.493 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.493 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.527 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.529 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.583 | 
     | u_REG_FILE/Reg_File_reg[9][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.361 |    0.586 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[3][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][7]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[3][7]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.370
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.327
  Arrival Time                  0.553
  Slack Time                    0.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.225 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.225 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.209 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.209 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.189 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.189 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.170 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.170 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.158 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.158 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.068 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.068 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.012 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.012 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.044 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.044 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.077 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.079 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.133 | 
     | u_REG_FILE/Reg_File_reg[3][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.012 |   0.370 |    0.145 | 
     | u_REG_FILE/Reg_File_reg[3][7]/QN |  ^   | u_REG_FILE/n186  | SDFFRX1M   | 0.145 |   0.515 |    0.290 | 
     | u_REG_FILE/U434/B1               |  ^   | u_REG_FILE/n186  | OAI22X1M   | 0.000 |   0.515 |    0.290 | 
     | u_REG_FILE/U434/Y                |  v   | u_REG_FILE/n373  | OAI22X1M   | 0.037 |   0.553 |    0.327 | 
     | u_REG_FILE/Reg_File_reg[3][7]/D  |  v   | u_REG_FILE/n373  | SDFFRX1M   | 0.000 |   0.553 |    0.327 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.225 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.225 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.242 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.242 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.262 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.262 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.280 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.280 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.293 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.293 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.382 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.382 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.439 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.439 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.494 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.494 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.528 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.530 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.584 | 
     | u_REG_FILE/Reg_File_reg[3][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.012 |   0.370 |    0.596 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[3][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[3][5]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[3][5]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.370
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.327
  Arrival Time                  0.554
  Slack Time                    0.226
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.226 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.226 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.210 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.210 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.190 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.190 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.172 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.172 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.159 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.159 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.070 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.070 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.013 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.013 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.042 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.042 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.076 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.078 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.132 | 
     | u_REG_FILE/Reg_File_reg[3][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.012 |   0.370 |    0.144 | 
     | u_REG_FILE/Reg_File_reg[3][5]/QN |  ^   | u_REG_FILE/n188  | SDFFRX1M   | 0.145 |   0.516 |    0.289 | 
     | u_REG_FILE/U432/B1               |  ^   | u_REG_FILE/n188  | OAI22X1M   | 0.000 |   0.516 |    0.289 | 
     | u_REG_FILE/U432/Y                |  v   | u_REG_FILE/n371  | OAI22X1M   | 0.038 |   0.554 |    0.327 | 
     | u_REG_FILE/Reg_File_reg[3][5]/D  |  v   | u_REG_FILE/n371  | SDFFRX1M   | 0.000 |   0.554 |    0.327 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.226 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.226 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.243 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.243 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.263 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.263 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.281 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.281 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.294 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.294 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.383 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.383 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.440 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.440 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.495 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.495 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.529 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.531 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.585 | 
     | u_REG_FILE/Reg_File_reg[3][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.012 |   0.370 |    0.597 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[9][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][0]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[9][0]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.361
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.318
  Arrival Time                  0.545
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.227 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.227 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.210 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.210 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.190 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.190 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.172 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.172 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.159 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.159 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.070 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.070 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.013 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.013 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.042 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.042 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.076 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.078 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.132 | 
     | u_REG_FILE/Reg_File_reg[9][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.361 |    0.135 | 
     | u_REG_FILE/Reg_File_reg[9][0]/QN |  ^   | u_REG_FILE/n161  | SDFFRX1M   | 0.145 |   0.506 |    0.280 | 
     | u_REG_FILE/U459/B1               |  ^   | u_REG_FILE/n161  | OAI22X1M   | 0.000 |   0.506 |    0.280 | 
     | u_REG_FILE/U459/Y                |  v   | u_REG_FILE/n414  | OAI22X1M   | 0.039 |   0.545 |    0.318 | 
     | u_REG_FILE/Reg_File_reg[9][0]/D  |  v   | u_REG_FILE/n414  | SDFFRX1M   | 0.000 |   0.545 |    0.318 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.227 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.227 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.243 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.243 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.263 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.263 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.282 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.282 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.294 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.294 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.384 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.384 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.440 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.440 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.496 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.496 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.529 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.531 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.585 | 
     | u_REG_FILE/Reg_File_reg[9][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.361 |    0.588 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[7][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[7][6]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[7][6]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.368
+ Hold                         -0.094
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.325
  Arrival Time                  0.551
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.227 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.227 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.210 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.210 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.190 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.190 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.172 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.172 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.159 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.159 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.070 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.070 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.013 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.013 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.042 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.042 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.076 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.078 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.132 | 
     | u_REG_FILE/Reg_File_reg[7][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.368 |    0.141 | 
     | u_REG_FILE/Reg_File_reg[7][6]/QN |  ^   | u_REG_FILE/n171  | SDFFRX1M   | 0.143 |   0.511 |    0.284 | 
     | u_REG_FILE/U449/B1               |  ^   | u_REG_FILE/n171  | OAI22X1M   | 0.000 |   0.511 |    0.284 | 
     | u_REG_FILE/U449/Y                |  v   | u_REG_FILE/n404  | OAI22X1M   | 0.040 |   0.551 |    0.325 | 
     | u_REG_FILE/Reg_File_reg[7][6]/D  |  v   | u_REG_FILE/n404  | SDFFRX1M   | 0.000 |   0.551 |    0.325 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.227 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.227 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.243 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.243 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.263 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.263 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.282 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.282 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.294 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.294 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.384 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.384 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.440 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.440 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.496 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.496 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.529 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.531 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.585 | 
     | u_REG_FILE/Reg_File_reg[7][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.368 |    0.595 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[12][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[12][5]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[12][5]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.372
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.363
  Arrival Time                  0.590
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.227 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.227 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.210 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.210 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.190 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.190 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.172 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.172 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.159 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.159 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.070 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.070 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.013 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.013 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.042 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.042 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.076 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.077 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.126 | 
     | u_REG_FILE/Reg_File_reg[12][5]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.019 |   0.372 |    0.145 | 
     | u_REG_FILE/Reg_File_reg[12][5]/QN |  v   | u_REG_FILE/n148  | SDFFRX1M   | 0.134 |   0.507 |    0.280 | 
     | u_REG_FILE/U472/B1                |  v   | u_REG_FILE/n148  | OAI22X1M   | 0.000 |   0.507 |    0.280 | 
     | u_REG_FILE/U472/Y                 |  ^   | u_REG_FILE/n443  | OAI22X1M   | 0.084 |   0.590 |    0.363 | 
     | u_REG_FILE/Reg_File_reg[12][5]/D  |  ^   | u_REG_FILE/n443  | SDFFRX1M   | 0.000 |   0.590 |    0.363 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.227 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.227 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.243 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.243 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.263 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.263 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.282 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.282 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.294 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.294 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.384 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.384 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.440 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.440 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.496 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.496 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.529 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.531 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.580 | 
     | u_REG_FILE/Reg_File_reg[12][5]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.019 |   0.372 |    0.599 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[7][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[7][4]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[7][4]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.368
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.325
  Arrival Time                  0.551
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.227 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.227 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.210 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.210 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.190 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.190 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.172 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.172 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.159 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.159 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.070 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.070 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.013 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.013 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.042 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.042 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.076 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.077 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.132 | 
     | u_REG_FILE/Reg_File_reg[7][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.368 |    0.141 | 
     | u_REG_FILE/Reg_File_reg[7][4]/QN |  ^   | u_REG_FILE/n173  | SDFFRX1M   | 0.144 |   0.512 |    0.285 | 
     | u_REG_FILE/U447/B1               |  ^   | u_REG_FILE/n173  | OAI22X1M   | 0.000 |   0.512 |    0.285 | 
     | u_REG_FILE/U447/Y                |  v   | u_REG_FILE/n402  | OAI22X1M   | 0.040 |   0.551 |    0.325 | 
     | u_REG_FILE/Reg_File_reg[7][4]/D  |  v   | u_REG_FILE/n402  | SDFFRX1M   | 0.000 |   0.551 |    0.325 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.227 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.227 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.243 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.243 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.263 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.263 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.282 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.282 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.294 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.294 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.384 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.384 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.440 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.440 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.496 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.496 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.529 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.531 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.585 | 
     | u_REG_FILE/Reg_File_reg[7][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.368 |    0.595 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][3]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][3]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.373
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.330
  Arrival Time                  0.556
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.227 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.227 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.211 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.211 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.191 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.191 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.172 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.172 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.159 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.159 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.070 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.070 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.013 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.013 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.042 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.042 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.076 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.077 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.126 | 
     | u_REG_FILE/Reg_File_reg[13][3]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.020 |   0.373 |    0.146 | 
     | u_REG_FILE/Reg_File_reg[13][3]/QN |  ^   | u_REG_FILE/n142  | SDFFRX1M   | 0.144 |   0.517 |    0.290 | 
     | u_REG_FILE/U478/B1                |  ^   | u_REG_FILE/n142  | OAI22X1M   | 0.000 |   0.517 |    0.290 | 
     | u_REG_FILE/U478/Y                 |  v   | u_REG_FILE/n449  | OAI22X1M   | 0.040 |   0.556 |    0.330 | 
     | u_REG_FILE/Reg_File_reg[13][3]/D  |  v   | u_REG_FILE/n449  | SDFFRX1M   | 0.000 |   0.556 |    0.330 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.227 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.227 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.243 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.243 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.263 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.263 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.282 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.282 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.295 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.295 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.384 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.384 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.441 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.441 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.496 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.496 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.530 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.531 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.580 | 
     | u_REG_FILE/Reg_File_reg[13][3]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.020 |   0.373 |    0.599 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][1]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][1]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.366
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.323
  Arrival Time                  0.550
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.228 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.228 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.211 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.211 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.191 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.191 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.173 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.173 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.160 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.160 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.071 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.071 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.014 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.014 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.041 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.041 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.075 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.077 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.131 | 
     | u_REG_FILE/Reg_File_reg[8][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.007 |   0.366 |    0.138 | 
     | u_REG_FILE/Reg_File_reg[8][1]/QN |  ^   | u_REG_FILE/n168  | SDFFRX1M   | 0.147 |   0.512 |    0.285 | 
     | u_REG_FILE/U452/B1               |  ^   | u_REG_FILE/n168  | OAI22X1M   | 0.000 |   0.512 |    0.285 | 
     | u_REG_FILE/U452/Y                |  v   | u_REG_FILE/n407  | OAI22X1M   | 0.038 |   0.550 |    0.323 | 
     | u_REG_FILE/Reg_File_reg[8][1]/D  |  v   | u_REG_FILE/n407  | SDFFRX1M   | 0.000 |   0.550 |    0.323 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.228 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.228 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.244 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.244 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.264 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.264 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.282 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.282 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.295 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.295 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.384 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.384 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.441 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.441 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.496 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.496 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.530 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.532 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.586 | 
     | u_REG_FILE/Reg_File_reg[8][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.007 |   0.366 |    0.593 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[7][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[7][2]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[7][2]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.368
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.325
  Arrival Time                  0.553
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.228 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.228 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.211 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.211 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.191 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.191 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.173 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.173 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.160 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.160 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.071 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.071 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.014 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.014 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.041 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.041 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.075 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.077 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.131 | 
     | u_REG_FILE/Reg_File_reg[7][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.368 |    0.140 | 
     | u_REG_FILE/Reg_File_reg[7][2]/QN |  ^   | u_REG_FILE/n175  | SDFFRX1M   | 0.147 |   0.515 |    0.287 | 
     | u_REG_FILE/U445/B1               |  ^   | u_REG_FILE/n175  | OAI22X1M   | 0.000 |   0.515 |    0.287 | 
     | u_REG_FILE/U445/Y                |  v   | u_REG_FILE/n400  | OAI22X1M   | 0.038 |   0.553 |    0.325 | 
     | u_REG_FILE/Reg_File_reg[7][2]/D  |  v   | u_REG_FILE/n400  | SDFFRX1M   | 0.000 |   0.553 |    0.325 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.228 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.228 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.244 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.244 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.264 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.264 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.283 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.283 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.295 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.295 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.385 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.385 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.441 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.441 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.497 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.497 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.530 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.532 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.586 | 
     | u_REG_FILE/Reg_File_reg[7][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.368 |    0.596 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][5]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][5]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.361
+ Hold                         -0.094
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.317
  Arrival Time                  0.545
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.228 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.228 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.212 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.212 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.192 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.192 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.173 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.173 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.160 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.160 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.071 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.071 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.014 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.014 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.041 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.041 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.075 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.076 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.131 | 
     | u_REG_FILE/Reg_File_reg[8][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.361 |    0.133 | 
     | u_REG_FILE/Reg_File_reg[8][5]/QN |  ^   | u_REG_FILE/n164  | SDFFRX1M   | 0.143 |   0.504 |    0.276 | 
     | u_REG_FILE/U456/B1               |  ^   | u_REG_FILE/n164  | OAI22X1M   | 0.000 |   0.504 |    0.276 | 
     | u_REG_FILE/U456/Y                |  v   | u_REG_FILE/n411  | OAI22X1M   | 0.041 |   0.545 |    0.317 | 
     | u_REG_FILE/Reg_File_reg[8][5]/D  |  v   | u_REG_FILE/n411  | SDFFRX1M   | 0.000 |   0.545 |    0.317 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.228 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.228 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.244 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.244 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.264 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.264 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.283 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.283 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.296 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.296 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.385 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.385 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.442 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.442 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.497 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.497 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.531 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.532 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.587 | 
     | u_REG_FILE/Reg_File_reg[8][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.361 |    0.589 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][2]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][2]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.366
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.322
  Arrival Time                  0.550
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.228 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.228 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.212 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.212 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.192 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.192 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.173 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.173 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.160 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.160 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.071 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.071 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.014 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.014 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.041 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.041 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.075 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.076 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.131 | 
     | u_REG_FILE/Reg_File_reg[8][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.007 |   0.366 |    0.138 | 
     | u_REG_FILE/Reg_File_reg[8][2]/QN |  ^   | u_REG_FILE/n167  | SDFFRX1M   | 0.146 |   0.512 |    0.284 | 
     | u_REG_FILE/U453/B1               |  ^   | u_REG_FILE/n167  | OAI22X1M   | 0.000 |   0.512 |    0.284 | 
     | u_REG_FILE/U453/Y                |  v   | u_REG_FILE/n408  | OAI22X1M   | 0.039 |   0.550 |    0.322 | 
     | u_REG_FILE/Reg_File_reg[8][2]/D  |  v   | u_REG_FILE/n408  | SDFFRX1M   | 0.000 |   0.550 |    0.322 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.228 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.228 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.244 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.244 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.264 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.264 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.283 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.283 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.296 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.296 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.385 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.385 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.442 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.442 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.497 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.497 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.531 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.532 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.587 | 
     | u_REG_FILE/Reg_File_reg[8][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.007 |   0.366 |    0.594 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[6][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][0]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[6][0]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.373
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.330
  Arrival Time                  0.558
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.228 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.228 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.212 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.212 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.192 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.192 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.173 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.173 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.161 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.161 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.071 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.071 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.015 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.015 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.041 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.041 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.074 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.076 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.130 | 
     | u_REG_FILE/Reg_File_reg[6][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.014 |   0.373 |    0.145 | 
     | u_REG_FILE/Reg_File_reg[6][0]/QN |  ^   | u_REG_FILE/n185  | SDFFRX1M   | 0.148 |   0.521 |    0.293 | 
     | u_REG_FILE/U435/B1               |  ^   | u_REG_FILE/n185  | OAI22X1M   | 0.000 |   0.521 |    0.293 | 
     | u_REG_FILE/U435/Y                |  v   | u_REG_FILE/n390  | OAI22X1M   | 0.037 |   0.558 |    0.330 | 
     | u_REG_FILE/Reg_File_reg[6][0]/D  |  v   | u_REG_FILE/n390  | SDFFRX1M   | 0.000 |   0.558 |    0.330 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.228 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.228 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.245 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.245 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.265 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.265 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.283 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.283 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.296 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.296 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.385 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.385 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.442 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.442 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.497 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.497 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.531 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.532 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.587 | 
     | u_REG_FILE/Reg_File_reg[6][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.014 |   0.373 |    0.601 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][2]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][2]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.373
+ Hold                         -0.092
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.330
  Arrival Time                  0.559
  Slack Time                    0.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.228 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.228 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.212 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.212 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.192 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.192 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.161 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.161 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.015 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.015 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.074 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.076 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.125 | 
     | u_REG_FILE/Reg_File_reg[13][2]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.020 |   0.373 |    0.144 | 
     | u_REG_FILE/Reg_File_reg[13][2]/QN |  ^   | u_REG_FILE/n143  | SDFFRX1M   | 0.149 |   0.522 |    0.293 | 
     | u_REG_FILE/U477/B1                |  ^   | u_REG_FILE/n143  | OAI22X1M   | 0.000 |   0.522 |    0.293 | 
     | u_REG_FILE/U477/Y                 |  v   | u_REG_FILE/n448  | OAI22X1M   | 0.037 |   0.559 |    0.330 | 
     | u_REG_FILE/Reg_File_reg[13][2]/D  |  v   | u_REG_FILE/n448  | SDFFRX1M   | 0.000 |   0.559 |    0.330 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.228 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.228 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.245 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.245 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.265 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.265 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.283 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.283 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.296 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.296 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.385 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.385 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.442 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.442 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.497 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.497 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.531 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.533 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.581 | 
     | u_REG_FILE/Reg_File_reg[13][2]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.020 |   0.373 |    0.601 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[13][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[13][5]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[13][5]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.372
+ Hold                         -0.092
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.330
  Arrival Time                  0.558
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.229 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.229 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.212 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.212 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.192 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.192 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.161 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.161 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.015 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.015 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.074 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.075 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.124 | 
     | u_REG_FILE/Reg_File_reg[13][5]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.019 |   0.372 |    0.143 | 
     | u_REG_FILE/Reg_File_reg[13][5]/QN |  ^   | u_REG_FILE/n140  | SDFFRX1M   | 0.150 |   0.522 |    0.293 | 
     | u_REG_FILE/U480/B1                |  ^   | u_REG_FILE/n140  | OAI22X1M   | 0.000 |   0.522 |    0.293 | 
     | u_REG_FILE/U480/Y                 |  v   | u_REG_FILE/n451  | OAI22X1M   | 0.036 |   0.558 |    0.330 | 
     | u_REG_FILE/Reg_File_reg[13][5]/D  |  v   | u_REG_FILE/n451  | SDFFRX1M   | 0.000 |   0.558 |    0.330 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.229 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.229 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.245 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.245 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.265 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.265 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.296 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.296 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.442 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.442 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.497 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.497 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.531 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.533 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.582 | 
     | u_REG_FILE/Reg_File_reg[13][5]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.019 |   0.372 |    0.601 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][0]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][0]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][0]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.362
+ Hold                         -0.094
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.318
  Arrival Time                  0.548
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.229 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.229 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.213 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.213 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.193 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.193 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.161 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.161 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.015 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.015 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.074 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.075 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.130 | 
     | u_REG_FILE/Reg_File_reg[8][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.004 |   0.362 |    0.133 | 
     | u_REG_FILE/Reg_File_reg[8][0]/QN |  ^   | u_REG_FILE/n169  | SDFFRX1M   | 0.143 |   0.506 |    0.277 | 
     | u_REG_FILE/U451/B1               |  ^   | u_REG_FILE/n169  | OAI22X1M   | 0.000 |   0.506 |    0.277 | 
     | u_REG_FILE/U451/Y                |  v   | u_REG_FILE/n406  | OAI22X1M   | 0.042 |   0.548 |    0.318 | 
     | u_REG_FILE/Reg_File_reg[8][0]/D  |  v   | u_REG_FILE/n406  | SDFFRX1M   | 0.000 |   0.548 |    0.318 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.229 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.229 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.245 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.245 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.265 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.265 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.297 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.297 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.443 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.443 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.498 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.498 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.532 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.533 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.588 | 
     | u_REG_FILE/Reg_File_reg[8][0]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.004 |   0.362 |    0.591 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][6]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][6]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.361
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.352
  Arrival Time                  0.581
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.229 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.229 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.213 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.213 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.193 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.193 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.161 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.161 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.015 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.015 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.074 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.075 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.130 | 
     | u_REG_FILE/Reg_File_reg[8][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.002 |   0.361 |    0.132 | 
     | u_REG_FILE/Reg_File_reg[8][6]/QN |  v   | u_REG_FILE/n163  | SDFFRX1M   | 0.134 |   0.495 |    0.266 | 
     | u_REG_FILE/U457/B1               |  v   | u_REG_FILE/n163  | OAI22X1M   | 0.000 |   0.495 |    0.266 | 
     | u_REG_FILE/U457/Y                |  ^   | u_REG_FILE/n412  | OAI22X1M   | 0.086 |   0.581 |    0.352 | 
     | u_REG_FILE/Reg_File_reg[8][6]/D  |  ^   | u_REG_FILE/n412  | SDFFRX1M   | 0.000 |   0.581 |    0.352 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.229 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.229 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.245 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.245 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.265 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.265 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.297 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.297 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.443 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.443 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.498 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.498 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.532 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.533 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.588 | 
     | u_REG_FILE/Reg_File_reg[8][6]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.002 |   0.361 |    0.590 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[9][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][4]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[9][4]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.362
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.318
  Arrival Time                  0.548
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.229 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.229 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.213 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.213 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.193 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.193 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.162 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.162 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.016 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.016 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.073 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.075 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.129 | 
     | u_REG_FILE/Reg_File_reg[9][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.362 |    0.132 | 
     | u_REG_FILE/Reg_File_reg[9][4]/QN |  ^   | u_REG_FILE/n157  | SDFFRX1M   | 0.149 |   0.510 |    0.281 | 
     | u_REG_FILE/U463/B1               |  ^   | u_REG_FILE/n157  | OAI22X1M   | 0.000 |   0.510 |    0.281 | 
     | u_REG_FILE/U463/Y                |  v   | u_REG_FILE/n418  | OAI22X1M   | 0.037 |   0.548 |    0.318 | 
     | u_REG_FILE/Reg_File_reg[9][4]/D  |  v   | u_REG_FILE/n418  | SDFFRX1M   | 0.000 |   0.548 |    0.318 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.229 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.229 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.246 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.246 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.266 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.266 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.297 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.297 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.443 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.443 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.498 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.498 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.532 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.533 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.588 | 
     | u_REG_FILE/Reg_File_reg[9][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.362 |    0.591 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[6][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[6][3]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[6][3]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.368
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.325
  Arrival Time                  0.554
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.229 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.229 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.213 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.213 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.193 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.193 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.162 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.162 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.016 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.016 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.073 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.075 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.129 | 
     | u_REG_FILE/Reg_File_reg[6][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.368 |    0.139 | 
     | u_REG_FILE/Reg_File_reg[6][3]/QN |  ^   | u_REG_FILE/n182  | SDFFRX1M   | 0.148 |   0.516 |    0.286 | 
     | u_REG_FILE/U438/B1               |  ^   | u_REG_FILE/n182  | OAI22X1M   | 0.000 |   0.516 |    0.286 | 
     | u_REG_FILE/U438/Y                |  v   | u_REG_FILE/n393  | OAI22X1M   | 0.038 |   0.554 |    0.325 | 
     | u_REG_FILE/Reg_File_reg[6][3]/D  |  v   | u_REG_FILE/n393  | SDFFRX1M   | 0.000 |   0.554 |    0.325 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.229 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.229 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.246 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.246 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.266 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.266 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.297 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.297 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.443 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.443 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.498 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.498 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.532 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.534 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.588 | 
     | u_REG_FILE/Reg_File_reg[6][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.368 |    0.597 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[12][1]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[12][1]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[12][1]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.361
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.352
  Arrival Time                  0.582
  Slack Time                    0.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.229 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.229 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.213 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.213 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.193 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.193 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.174 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.162 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.162 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.072 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.016 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.016 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.040 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.073 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.075 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.129 | 
     | u_REG_FILE/Reg_File_reg[12][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.002 |   0.361 |    0.132 | 
     | u_REG_FILE/Reg_File_reg[12][1]/QN |  v   | u_REG_FILE/n152  | SDFFRX1M   | 0.136 |   0.497 |    0.268 | 
     | u_REG_FILE/U468/B1                |  v   | u_REG_FILE/n152  | OAI22X1M   | 0.000 |   0.497 |    0.268 | 
     | u_REG_FILE/U468/Y                 |  ^   | u_REG_FILE/n439  | OAI22X1M   | 0.085 |   0.582 |    0.352 | 
     | u_REG_FILE/Reg_File_reg[12][1]/D  |  ^   | u_REG_FILE/n439  | SDFFRX1M   | 0.000 |   0.582 |    0.352 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.229 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.229 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.246 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.246 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.266 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.266 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.297 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.297 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.443 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.443 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.498 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.498 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.532 | 
     | REF_CLK_M__L4_I1/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.534 | 
     | REF_CLK_M__L4_I1/Y                |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.588 | 
     | u_REG_FILE/Reg_File_reg[12][1]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.002 |   0.361 |    0.590 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[7][5]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[7][5]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[7][5]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.368
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.325
  Arrival Time                  0.554
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.230 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.230 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.213 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.213 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.193 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.193 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.175 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.175 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.162 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.162 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.073 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.073 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.016 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.016 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.039 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.039 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.073 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.075 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.129 | 
     | u_REG_FILE/Reg_File_reg[7][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.368 |    0.138 | 
     | u_REG_FILE/Reg_File_reg[7][5]/QN |  ^   | u_REG_FILE/n172  | SDFFRX1M   | 0.148 |   0.516 |    0.286 | 
     | u_REG_FILE/U448/B1               |  ^   | u_REG_FILE/n172  | OAI22X1M   | 0.000 |   0.516 |    0.286 | 
     | u_REG_FILE/U448/Y                |  v   | u_REG_FILE/n403  | OAI22X1M   | 0.039 |   0.554 |    0.325 | 
     | u_REG_FILE/Reg_File_reg[7][5]/D  |  v   | u_REG_FILE/n403  | SDFFRX1M   | 0.000 |   0.554 |    0.325 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.230 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.230 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.246 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.246 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.266 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.266 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.284 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.297 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.297 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.386 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.443 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.443 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.498 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.498 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.532 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.534 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.588 | 
     | u_REG_FILE/Reg_File_reg[7][5]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.009 |   0.368 |    0.597 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][3]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][3]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.362
+ Hold                         -0.094
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.318
  Arrival Time                  0.548
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.230 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.230 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.214 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.214 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.194 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.194 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.175 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.175 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.073 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.073 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.017 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.017 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.039 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.039 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.072 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.074 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.128 | 
     | u_REG_FILE/Reg_File_reg[8][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.362 |    0.131 | 
     | u_REG_FILE/Reg_File_reg[8][3]/QN |  ^   | u_REG_FILE/n166  | SDFFRX1M   | 0.147 |   0.509 |    0.279 | 
     | u_REG_FILE/U454/B1               |  ^   | u_REG_FILE/n166  | OAI22X1M   | 0.000 |   0.509 |    0.279 | 
     | u_REG_FILE/U454/Y                |  v   | u_REG_FILE/n409  | OAI22X1M   | 0.039 |   0.548 |    0.318 | 
     | u_REG_FILE/Reg_File_reg[8][3]/D  |  v   | u_REG_FILE/n409  | SDFFRX1M   | 0.000 |   0.548 |    0.318 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.230 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.230 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.247 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.247 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.267 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.267 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.285 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.285 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.298 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.298 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.387 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.387 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.444 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.444 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.499 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.499 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.533 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.535 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.589 | 
     | u_REG_FILE/Reg_File_reg[8][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.362 |    0.592 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[9][3]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][3]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[9][3]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.362
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.352
  Arrival Time                  0.583
  Slack Time                    0.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.230 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.230 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.214 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.214 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.194 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.194 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.176 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.176 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.074 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.074 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.017 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.017 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.038 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.038 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.072 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.074 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.128 | 
     | u_REG_FILE/Reg_File_reg[9][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.362 |    0.131 | 
     | u_REG_FILE/Reg_File_reg[9][3]/QN |  v   | u_REG_FILE/n158  | SDFFRX1M   | 0.135 |   0.496 |    0.266 | 
     | u_REG_FILE/U462/B1               |  v   | u_REG_FILE/n158  | OAI22X1M   | 0.000 |   0.496 |    0.266 | 
     | u_REG_FILE/U462/Y                |  ^   | u_REG_FILE/n417  | OAI22X1M   | 0.087 |   0.583 |    0.352 | 
     | u_REG_FILE/Reg_File_reg[9][3]/D  |  ^   | u_REG_FILE/n417  | SDFFRX1M   | 0.000 |   0.583 |    0.352 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.230 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.230 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.247 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.247 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.267 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.267 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.285 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.285 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.298 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.298 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.387 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.387 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.444 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.444 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.499 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.499 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.533 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.535 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.589 | 
     | u_REG_FILE/Reg_File_reg[9][3]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.362 |    0.592 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[12][6]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[12][6]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[12][6]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.372
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.329
  Arrival Time                  0.560
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |   -0.231 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.231 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.214 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.214 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.194 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.194 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.176 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.176 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.074 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.074 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.017 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.017 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.038 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.038 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.072 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.073 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.122 | 
     | u_REG_FILE/Reg_File_reg[12][6]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.019 |   0.372 |    0.142 | 
     | u_REG_FILE/Reg_File_reg[12][6]/QN |  ^   | u_REG_FILE/n147  | SDFFRX1M   | 0.147 |   0.519 |    0.288 | 
     | u_REG_FILE/U473/B1                |  ^   | u_REG_FILE/n147  | OAI22X1M   | 0.000 |   0.519 |    0.288 | 
     | u_REG_FILE/U473/Y                 |  v   | u_REG_FILE/n444  | OAI22X1M   | 0.041 |   0.560 |    0.329 | 
     | u_REG_FILE/Reg_File_reg[12][6]/D  |  v   | u_REG_FILE/n444  | SDFFRX1M   | 0.000 |   0.560 |    0.329 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                   |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                           |  ^   | REF_CLK          |            |       |   0.000 |    0.231 | 
     | REF_CLK__L1_I1/A                  |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.231 | 
     | REF_CLK__L1_I1/Y                  |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.247 | 
     | REF_CLK__L2_I1/A                  |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.247 | 
     | REF_CLK__L2_I1/Y                  |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.267 | 
     | REF_CLK__L1_I0/A                  |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.267 | 
     | REF_CLK__L1_I0/Y                  |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.286 | 
     | REF_CLK__L2_I0/A                  |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.286 | 
     | REF_CLK__L2_I0/Y                  |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.298 | 
     | u_REF_CLK_MUX2/U1/A               |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.298 | 
     | u_REF_CLK_MUX2/U1/Y               |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.388 | 
     | REF_CLK_M__L1_I0/A                |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.388 | 
     | REF_CLK_M__L1_I0/Y                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.444 | 
     | REF_CLK_M__L2_I1/A                |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.444 | 
     | REF_CLK_M__L2_I1/Y                |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.500 | 
     | REF_CLK_M__L3_I0/A                |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.500 | 
     | REF_CLK_M__L3_I0/Y                |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.533 | 
     | REF_CLK_M__L4_I0/A                |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.535 | 
     | REF_CLK_M__L4_I0/Y                |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.584 | 
     | u_REG_FILE/Reg_File_reg[12][6]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.019 |   0.372 |    0.603 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[8][4]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[8][4]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[8][4]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.362
+ Hold                         -0.093
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.318
  Arrival Time                  0.549
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.231 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.231 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.214 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.214 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.194 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.194 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.176 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.176 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.074 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.074 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.017 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.017 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.038 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.038 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.072 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.074 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.128 | 
     | u_REG_FILE/Reg_File_reg[8][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.362 |    0.131 | 
     | u_REG_FILE/Reg_File_reg[8][4]/QN |  ^   | u_REG_FILE/n165  | SDFFRX1M   | 0.150 |   0.511 |    0.281 | 
     | u_REG_FILE/U455/B1               |  ^   | u_REG_FILE/n165  | OAI22X1M   | 0.000 |   0.511 |    0.281 | 
     | u_REG_FILE/U455/Y                |  v   | u_REG_FILE/n410  | OAI22X1M   | 0.038 |   0.549 |    0.318 | 
     | u_REG_FILE/Reg_File_reg[8][4]/D  |  v   | u_REG_FILE/n410  | SDFFRX1M   | 0.000 |   0.549 |    0.318 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.231 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.231 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.247 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.247 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.267 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.267 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.286 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.286 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.298 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.298 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.388 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.388 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.444 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.444 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.500 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.500 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.533 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.535 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.589 | 
     | u_REG_FILE/Reg_File_reg[8][4]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.362 |    0.592 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[9][2]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[9][2]/D  (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[9][2]/QN (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.362
+ Hold                         -0.094
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.318
  Arrival Time                  0.549
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.231 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.231 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.214 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.214 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.194 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.194 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.176 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.176 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.074 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.074 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.017 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.017 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.038 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.038 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.072 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.073 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.128 | 
     | u_REG_FILE/Reg_File_reg[9][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.362 |    0.131 | 
     | u_REG_FILE/Reg_File_reg[9][2]/QN |  ^   | u_REG_FILE/n159  | SDFFRX1M   | 0.148 |   0.509 |    0.278 | 
     | u_REG_FILE/U461/B1               |  ^   | u_REG_FILE/n159  | OAI22X1M   | 0.000 |   0.509 |    0.278 | 
     | u_REG_FILE/U461/Y                |  v   | u_REG_FILE/n416  | OAI22X1M   | 0.039 |   0.549 |    0.318 | 
     | u_REG_FILE/Reg_File_reg[9][2]/D  |  v   | u_REG_FILE/n416  | SDFFRX1M   | 0.000 |   0.549 |    0.318 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.231 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.231 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.247 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.247 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.267 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.267 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.286 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.286 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.298 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.298 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.388 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.388 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.444 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.444 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.500 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.500 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.533 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.535 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.589 | 
     | u_REG_FILE/Reg_File_reg[9][2]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.003 |   0.362 |    0.592 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/CK 
Endpoint:   u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.358
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.352
  Arrival Time                  0.583
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   -0.231 | 
     | REF_CLK__L1_I1/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   -0.231 | 
     | REF_CLK__L1_I1/Y                               |  v   | REF_CLK__L1_N1                          | CLKINVX40M | 0.016 |   0.016 |   -0.215 | 
     | REF_CLK__L2_I1/A                               |  v   | REF_CLK__L1_N1                          | CLKINVX32M | 0.000 |   0.016 |   -0.215 | 
     | REF_CLK__L2_I1/Y                               |  ^   | REF_CLK__L2_N1                          | CLKINVX32M | 0.020 |   0.036 |   -0.195 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK__L2_N1                          | CLKINVX40M | 0.000 |   0.036 |   -0.195 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.019 |   0.055 |   -0.176 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.000 |   0.055 |   -0.176 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.013 |   0.068 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/A                            |  ^   | REF_CLK__L2_N0                          | MX2X8M     | 0.000 |   0.068 |   -0.163 | 
     | u_REF_CLK_MUX2/U1/Y                            |  ^   | REF_CLK_M                               | MX2X8M     | 0.089 |   0.157 |   -0.074 | 
     | REF_CLK_M__L1_I0/A                             |  ^   | REF_CLK_M                               | CLKBUFX24M | 0.000 |   0.157 |   -0.074 | 
     | REF_CLK_M__L1_I0/Y                             |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX24M | 0.057 |   0.214 |   -0.017 | 
     | REF_CLK_M__L2_I1/A                             |  ^   | REF_CLK_M__L1_N0                        | CLKBUFX20M | 0.000 |   0.214 |   -0.017 | 
     | REF_CLK_M__L2_I1/Y                             |  ^   | REF_CLK_M__L2_N1                        | CLKBUFX20M | 0.055 |   0.269 |    0.038 | 
     | REF_CLK_M__L3_I0/A                             |  ^   | REF_CLK_M__L2_N1                        | CLKINVX32M | 0.000 |   0.269 |    0.038 | 
     | REF_CLK_M__L3_I0/Y                             |  v   | REF_CLK_M__L3_N0                        | CLKINVX32M | 0.034 |   0.303 |    0.072 | 
     | REF_CLK_M__L4_I0/A                             |  v   | REF_CLK_M__L3_N0                        | CLKINVX40M | 0.002 |   0.304 |    0.073 | 
     | REF_CLK_M__L4_I0/Y                             |  ^   | REF_CLK_M__L4_N0                        | CLKINVX40M | 0.049 |   0.353 |    0.122 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/CK |  ^   | REF_CLK_M__L4_N0                        | SDFFRQX1M  | 0.005 |   0.358 |    0.127 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/Q  |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg[4] | SDFFRQX1M  | 0.164 |   0.523 |    0.291 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U80/A0N            |  ^   | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg[4] | OAI2BB2X1M | 0.000 |   0.523 |    0.291 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/U80/Y              |  ^   | SYNOPSYS_UNCONNECTED__3                 | OAI2BB2X1M | 0.060 |   0.583 |    0.352 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/D  |  ^   | SYNOPSYS_UNCONNECTED__3                 | SDFFRQX1M  | 0.000 |   0.583 |    0.352 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK          |            |       |   0.000 |    0.231 | 
     | REF_CLK__L1_I1/A                               |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.231 | 
     | REF_CLK__L1_I1/Y                               |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.247 | 
     | REF_CLK__L2_I1/A                               |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.247 | 
     | REF_CLK__L2_I1/Y                               |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.267 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.267 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.286 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.286 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.299 | 
     | u_REF_CLK_MUX2/U1/A                            |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.299 | 
     | u_REF_CLK_MUX2/U1/Y                            |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.388 | 
     | REF_CLK_M__L1_I0/A                             |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.388 | 
     | REF_CLK_M__L1_I0/Y                             |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.445 | 
     | REF_CLK_M__L2_I1/A                             |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.445 | 
     | REF_CLK_M__L2_I1/Y                             |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.500 | 
     | REF_CLK_M__L3_I0/A                             |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.500 | 
     | REF_CLK_M__L3_I0/Y                             |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.534 | 
     | REF_CLK_M__L4_I0/A                             |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.535 | 
     | REF_CLK_M__L4_I0/Y                             |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.584 | 
     | u_SYS_CTRL/u_FSM_1_SYS_CTRL/Addr_reg_reg[4]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRQX1M  | 0.005 |   0.358 |    0.589 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[2][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[2][7]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[2][7]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.363
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.354
  Arrival Time                  0.585
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.231 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.231 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.215 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.215 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.195 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.195 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.176 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.176 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.164 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.164 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.074 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.074 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.018 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.018 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.038 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.038 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.071 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.073 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.122 | 
     | u_REG_FILE/Reg_File_reg[2][7]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.010 |   0.363 |    0.132 | 
     | u_REG_FILE/Reg_File_reg[2][7]/QN |  v   | u_REG_FILE/n194  | SDFFRX1M   | 0.137 |   0.500 |    0.268 | 
     | u_REG_FILE/U427/B1               |  v   | u_REG_FILE/n194  | OAI22X1M   | 0.000 |   0.500 |    0.268 | 
     | u_REG_FILE/U427/Y                |  ^   | u_REG_FILE/n365  | OAI22X1M   | 0.086 |   0.585 |    0.354 | 
     | u_REG_FILE/Reg_File_reg[2][7]/D  |  ^   | u_REG_FILE/n365  | SDFFRX1M   | 0.000 |   0.585 |    0.354 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.231 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.231 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.248 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.248 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.268 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.268 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.286 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.286 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.299 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.299 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.388 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.388 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.445 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.445 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.500 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.500 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.534 | 
     | REF_CLK_M__L4_I0/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.535 | 
     | REF_CLK_M__L4_I0/Y               |  ^   | REF_CLK_M__L4_N0 | CLKINVX40M | 0.049 |   0.353 |    0.584 | 
     | u_REG_FILE/Reg_File_reg[2][7]/CK |  ^   | REF_CLK_M__L4_N0 | SDFFRX1M   | 0.010 |   0.363 |    0.594 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_REG_FILE/Reg_File_reg[7][7]/CK 
Endpoint:   u_REG_FILE/Reg_File_reg[7][7]/D  (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: u_REG_FILE/Reg_File_reg[7][7]/QN (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: hold_func_analysis_view
Other End Arrival Time          0.369
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.360
  Arrival Time                  0.591
  Slack Time                    0.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |   -0.231 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |   -0.231 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |   -0.215 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |   -0.215 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |   -0.195 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |   -0.195 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |   -0.177 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |   -0.177 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |   -0.164 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |   -0.164 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |   -0.075 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |   -0.075 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |   -0.018 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |   -0.018 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.037 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.037 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.071 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.073 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.127 | 
     | u_REG_FILE/Reg_File_reg[7][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.010 |   0.369 |    0.137 | 
     | u_REG_FILE/Reg_File_reg[7][7]/QN |  v   | u_REG_FILE/n170  | SDFFRX1M   | 0.136 |   0.505 |    0.273 | 
     | u_REG_FILE/U450/B1               |  v   | u_REG_FILE/n170  | OAI22X1M   | 0.000 |   0.505 |    0.273 | 
     | u_REG_FILE/U450/Y                |  ^   | u_REG_FILE/n405  | OAI22X1M   | 0.087 |   0.591 |    0.360 | 
     | u_REG_FILE/Reg_File_reg[7][7]/D  |  ^   | u_REG_FILE/n405  | SDFFRX1M   | 0.000 |   0.591 |    0.360 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Pin                | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                  |      |                  |            |       |  Time   |   Time   | 
     |----------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                          |  ^   | REF_CLK          |            |       |   0.000 |    0.231 | 
     | REF_CLK__L1_I1/A                 |  ^   | REF_CLK          | CLKINVX40M | 0.000 |   0.000 |    0.231 | 
     | REF_CLK__L1_I1/Y                 |  v   | REF_CLK__L1_N1   | CLKINVX40M | 0.016 |   0.016 |    0.248 | 
     | REF_CLK__L2_I1/A                 |  v   | REF_CLK__L1_N1   | CLKINVX32M | 0.000 |   0.016 |    0.248 | 
     | REF_CLK__L2_I1/Y                 |  ^   | REF_CLK__L2_N1   | CLKINVX32M | 0.020 |   0.036 |    0.268 | 
     | REF_CLK__L1_I0/A                 |  ^   | REF_CLK__L2_N1   | CLKINVX40M | 0.000 |   0.036 |    0.268 | 
     | REF_CLK__L1_I0/Y                 |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.019 |   0.055 |    0.286 | 
     | REF_CLK__L2_I0/A                 |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.000 |   0.055 |    0.286 | 
     | REF_CLK__L2_I0/Y                 |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.013 |   0.068 |    0.299 | 
     | u_REF_CLK_MUX2/U1/A              |  ^   | REF_CLK__L2_N0   | MX2X8M     | 0.000 |   0.068 |    0.299 | 
     | u_REF_CLK_MUX2/U1/Y              |  ^   | REF_CLK_M        | MX2X8M     | 0.089 |   0.157 |    0.388 | 
     | REF_CLK_M__L1_I0/A               |  ^   | REF_CLK_M        | CLKBUFX24M | 0.000 |   0.157 |    0.388 | 
     | REF_CLK_M__L1_I0/Y               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX24M | 0.057 |   0.214 |    0.445 | 
     | REF_CLK_M__L2_I1/A               |  ^   | REF_CLK_M__L1_N0 | CLKBUFX20M | 0.000 |   0.214 |    0.445 | 
     | REF_CLK_M__L2_I1/Y               |  ^   | REF_CLK_M__L2_N1 | CLKBUFX20M | 0.055 |   0.269 |    0.500 | 
     | REF_CLK_M__L3_I0/A               |  ^   | REF_CLK_M__L2_N1 | CLKINVX32M | 0.000 |   0.269 |    0.500 | 
     | REF_CLK_M__L3_I0/Y               |  v   | REF_CLK_M__L3_N0 | CLKINVX32M | 0.034 |   0.303 |    0.534 | 
     | REF_CLK_M__L4_I1/A               |  v   | REF_CLK_M__L3_N0 | CLKINVX40M | 0.002 |   0.304 |    0.536 | 
     | REF_CLK_M__L4_I1/Y               |  ^   | REF_CLK_M__L4_N1 | CLKINVX40M | 0.054 |   0.359 |    0.590 | 
     | u_REG_FILE/Reg_File_reg[7][7]/CK |  ^   | REF_CLK_M__L4_N1 | SDFFRX1M   | 0.010 |   0.369 |    0.600 | 
     +------------------------------------------------------------------------------------------------------+ 

