$BASEJUMP_STL_DIR/bsg_test/bsg_nonsynth_clock_gen.v
$BASEJUMP_STL_DIR/bsg_test/bsg_nonsynth_reset_gen.v
$BASEJUMP_STL_DIR/bsg_fsb/bsg_fsb_node_trace_replay.v
/gro/cad/pdk/tsmc40/tcbn45gsbwp/TSMCHOME/digital/Front_End/verilog/tcbn45gsbwp_200a/tcbn45gsbwp.v
$CHIP_DIR/bsg_asic_cloud/results/dc/bsg_fpu_add_sub.mapped.v
bsg_fpu_trace_rom.v
testbench.v
