---
BASEADDRPORT: 1
COUNT: 1
DESCRIPTION: PSW PQM CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: stats_pg_deq_cntr Memory Double Bit ECC Error
      NAME: stats_pg_deq_cntr
      WIDTH: 1
    - DESCRIPTION: stats_q_deq_cntr Memory Double Bit ECC Error
      NAME: stats_q_deq_cntr
      WIDTH: 1
    - DESCRIPTION: tail_shd Memory Double Bit ECC Error
      NAME: tail_shd
      WIDTH: 1
    - DESCRIPTION: tail_main Memory Double Bit ECC Error
      NAME: tail_main
      WIDTH: 1
    - DESCRIPTION: head_shd Memory Double Bit ECC Error
      NAME: head_shd
      WIDTH: 1
    - DESCRIPTION: head_main Memory Double Bit ECC Error
      NAME: head_main
      WIDTH: 1
    - DESCRIPTION: pkt_desc Memory Double Bit ECC Error
      NAME: pkt_desc
      WIDTH: 1
    - DESCRIPTION: link Memory Double Bit ECC Error
      NAME: link
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: stats_pg_deq_cntr Memory Single Bit ECC Error
      NAME: stats_pg_deq_cntr
      WIDTH: 1
    - DESCRIPTION: stats_q_deq_cntr Memory Single Bit ECC Error
      NAME: stats_q_deq_cntr
      WIDTH: 1
    - DESCRIPTION: tail_shd Memory Single Bit ECC Error
      NAME: tail_shd
      WIDTH: 1
    - DESCRIPTION: tail_main Memory Single Bit ECC Error
      NAME: tail_main
      WIDTH: 1
    - DESCRIPTION: head_shd Memory Single Bit ECC Error
      NAME: head_shd
      WIDTH: 1
    - DESCRIPTION: head_main Memory Single Bit ECC Error
      NAME: head_main
      WIDTH: 1
    - DESCRIPTION: pkt_desc Memory Single Bit ECC Error
      NAME: pkt_desc
      WIDTH: 1
    - DESCRIPTION: link Memory Single Bit ECC Error
      NAME: link
      WIDTH: 1
INTR_PORT_EN: 1
NAME: PSW_PQM_AN
PARENTNAME: NU_0_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: psw_pqm_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: psw_pqm_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: psw_pqm_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: stats_pg_deq_cntr Memory Double Bit ECC Error
        NAME: stats_pg_deq_cntr
        WIDTH: 1
      - &2
        DESCRIPTION: stats_q_deq_cntr Memory Double Bit ECC Error
        NAME: stats_q_deq_cntr
        WIDTH: 1
      - &3
        DESCRIPTION: tail_shd Memory Double Bit ECC Error
        NAME: tail_shd
        WIDTH: 1
      - &4
        DESCRIPTION: tail_main Memory Double Bit ECC Error
        NAME: tail_main
        WIDTH: 1
      - &5
        DESCRIPTION: head_shd Memory Double Bit ECC Error
        NAME: head_shd
        WIDTH: 1
      - &6
        DESCRIPTION: head_main Memory Double Bit ECC Error
        NAME: head_main
        WIDTH: 1
      - &7
        DESCRIPTION: pkt_desc Memory Double Bit ECC Error
        NAME: pkt_desc
        WIDTH: 1
      - &8
        DESCRIPTION: link Memory Double Bit ECC Error
        NAME: link
        WIDTH: 1
    NAME: psw_pqm_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
    NAME: psw_pqm_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
    NAME: psw_pqm_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
    NAME: psw_pqm_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
    NAME: psw_pqm_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &9
        DESCRIPTION: stats_pg_deq_cntr Memory Single Bit ECC Error
        NAME: stats_pg_deq_cntr
        WIDTH: 1
      - &10
        DESCRIPTION: stats_q_deq_cntr Memory Single Bit ECC Error
        NAME: stats_q_deq_cntr
        WIDTH: 1
      - &11
        DESCRIPTION: tail_shd Memory Single Bit ECC Error
        NAME: tail_shd
        WIDTH: 1
      - &12
        DESCRIPTION: tail_main Memory Single Bit ECC Error
        NAME: tail_main
        WIDTH: 1
      - &13
        DESCRIPTION: head_shd Memory Single Bit ECC Error
        NAME: head_shd
        WIDTH: 1
      - &14
        DESCRIPTION: head_main Memory Single Bit ECC Error
        NAME: head_main
        WIDTH: 1
      - &15
        DESCRIPTION: pkt_desc Memory Single Bit ECC Error
        NAME: pkt_desc
        WIDTH: 1
      - &16
        DESCRIPTION: link Memory Single Bit ECC Error
        NAME: link
        WIDTH: 1
    NAME: psw_pqm_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
    NAME: psw_pqm_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
    NAME: psw_pqm_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
    NAME: psw_pqm_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
    NAME: psw_pqm_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for PSW PQM Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Module ID
        NAME: module_id
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: psw_pqm_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: psw_pqm_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: psw_pqm_scratchpad
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: head_main
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: head_shd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: tail_main
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: tail_shd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: stats_q_deq_cntr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: stats_pg_deq_cntr
        WIDTH: 1
    NAME: psw_pqm_mem_init_start_cfg
  - ATTR: 9
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: head_main
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: head_shd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: tail_main
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: tail_shd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: stats_q_deq_cntr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ' - '
        NAME: stats_pg_deq_cntr
        WIDTH: 1
    NAME: psw_pqm_mem_init_done_status
  - ATTR: 9
    DESCRIPTION: ''
    FLDLST:
      - DEFAULT: 18446744073709551615
        DESCRIPTION: ' - '
        NAME: vec
        WIDTH: 64
    NAME: psw_pqm_sta_q_empty_fpg0
  - ATTR: 9
    DESCRIPTION: ''
    FLDLST:
      - DEFAULT: 18446744073709551615
        DESCRIPTION: ' - '
        NAME: vec
        WIDTH: 64
    NAME: psw_pqm_sta_q_empty_fpg1
  - ATTR: 9
    DESCRIPTION: ''
    FLDLST:
      - DEFAULT: 18446744073709551615
        DESCRIPTION: ' - '
        NAME: vec
        WIDTH: 64
    NAME: psw_pqm_sta_q_empty_fpg2
  - ATTR: 9
    DESCRIPTION: ''
    FLDLST:
      - DEFAULT: 18446744073709551615
        DESCRIPTION: ' - '
        NAME: vec
        WIDTH: 64
    NAME: psw_pqm_sta_q_empty_fpg3
  - ATTR: 9
    DESCRIPTION: ''
    FLDLST:
      - DEFAULT: 18446744073709551615
        DESCRIPTION: ' - '
        NAME: vec
        WIDTH: 64
    NAME: psw_pqm_sta_q_empty_fpg4
  - ATTR: 9
    DESCRIPTION: ''
    FLDLST:
      - DEFAULT: 18446744073709551615
        DESCRIPTION: ' - '
        NAME: vec
        WIDTH: 64
    NAME: psw_pqm_sta_q_empty_fpg5
  - ATTR: 9
    DESCRIPTION: ''
    FLDLST:
      - DEFAULT: 18446744073709551615
        DESCRIPTION: ' - '
        NAME: vec
        WIDTH: 64
    NAME: psw_pqm_sta_q_empty_epg0
  - ATTR: 9
    DESCRIPTION: ''
    FLDLST:
      - DEFAULT: 18446744073709551615
        DESCRIPTION: ' - '
        NAME: vec
        WIDTH: 64
    NAME: psw_pqm_sta_q_empty_epg1
  - ATTR: 9
    DESCRIPTION: ''
    FLDLST:
      - DEFAULT: 18446744073709551615
        DESCRIPTION: ' - '
        NAME: vec
        WIDTH: 64
    NAME: psw_pqm_sta_q_empty_epg2
  - ATTR: 9
    DESCRIPTION: ''
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: ' - '
        NAME: vec
        WIDTH: 1
    NAME: psw_pqm_sta_q_empty_purge_port
  - ATTR: 5
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Inject error into stats_pg_deq_cntr memory
        NAME: stats_pg_deq_cntr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into stats_q_deq_cntr memory
        NAME: stats_q_deq_cntr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into tail_shd memory
        NAME: tail_shd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into tail_main memory
        NAME: tail_main
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into head_shd memory
        NAME: head_shd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into head_main memory
        NAME: head_main
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into pkt_desc memory
        NAME: pkt_desc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into link memory
        NAME: link
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'Type of error to be injected applied to all memories.  0 - Uncorrectable error. 1 - Correctable error '
        NAME: err_type
        WIDTH: 1
    NAME: psw_pqm_sram_err_inj_cfg
  - ATTR: 9
    DESCRIPTION: 'SRAM bit vector that has correctable error. Set when first error is detected. Reset when corresponding interrupt status bit is cleared. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: stats_pg_deq_cntr Memory Single Bit ECC Error
        NAME: stats_pg_deq_cntr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: stats_q_deq_cntr Memory Single Bit ECC Error
        NAME: stats_q_deq_cntr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tail_shd Memory Single Bit ECC Error
        NAME: tail_shd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tail_main Memory Single Bit ECC Error
        NAME: tail_main
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: head_shd Memory Single Bit ECC Error
        NAME: head_shd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: head_main Memory Single Bit ECC Error
        NAME: head_main
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: pkt_desc Memory Single Bit ECC Error
        NAME: pkt_desc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: link Memory Single Bit ECC Error
        NAME: link
        WIDTH: 1
    NAME: psw_pqm_sram_log_cerr_vec
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Syndrome related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: psw_pqm_sram_log_cerr_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' address related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: psw_pqm_sram_log_cerr_addr
  - ATTR: 9
    DESCRIPTION: 'SRAM bit vector that has uncorrectable error. Set when first error is detected. Reset when corresponding interrupt status bit is cleared. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: stats_pg_deq_cntr Memory Double Bit ECC Error
        NAME: stats_pg_deq_cntr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: stats_q_deq_cntr Memory Double Bit ECC Error
        NAME: stats_q_deq_cntr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tail_shd Memory Double Bit ECC Error
        NAME: tail_shd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tail_main Memory Double Bit ECC Error
        NAME: tail_main
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: head_shd Memory Double Bit ECC Error
        NAME: head_shd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: head_main Memory Double Bit ECC Error
        NAME: head_main
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: pkt_desc Memory Double Bit ECC Error
        NAME: pkt_desc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: link Memory Double Bit ECC Error
        NAME: link
        WIDTH: 1
    NAME: psw_pqm_sram_log_uerr_vec
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Syndrome related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: psw_pqm_sram_log_uerr_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' address related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: psw_pqm_sram_log_uerr_addr
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ''
    ENTRIES: 16384
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 48
    NAME: psw_pqm_mem_pkt_desc
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ''
    ENTRIES: 32768
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 15
    NAME: psw_pqm_mem_link
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ''
    ENTRIES: 577
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 15
    NAME: psw_pqm_mem_head_main
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ''
    ENTRIES: 577
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 15
    NAME: psw_pqm_mem_head_shd
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ''
    ENTRIES: 577
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 15
    NAME: psw_pqm_mem_tail_main
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: ''
    ENTRIES: 577
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: val
        WIDTH: 15
    NAME: psw_pqm_mem_tail_shd
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Queue deq counter memory
    ENTRIES: 576
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: pkt_cnt
        WIDTH: 30
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: bytes_cnt
        WIDTH: 36
    NAME: psw_pqm_stats_q_deq_cntr
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Queue deq counter memory
    ENTRIES: 576
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: pkt_cnt
        WIDTH: 30
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: bytes_cnt
        WIDTH: 36
    NAME: psw_pqm_stats_pg_deq_cntr
  - ATTR: 6
    DESCRIPTION: Access to PQM Enq Stats Counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Statistics Counters
        NAME: val
        WIDTH: 64
    NAME: psw_pqm_dbg_probe_enq0
  - ATTR: 6
    DESCRIPTION: Access to PQM Enq Stats Counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Statistics Counters
        NAME: val
        WIDTH: 64
    NAME: psw_pqm_dbg_probe_enq1
  - ATTR: 6
    DESCRIPTION: Access to PQM Enq Stats Counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Statistics Counters
        NAME: val
        WIDTH: 64
    NAME: psw_pqm_dbg_probe_enq2
  - ATTR: 6
    DESCRIPTION: Access to PQM Enq Stats Counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Statistics Counters
        NAME: val
        WIDTH: 64
    NAME: psw_pqm_dbg_probe_enq3
  - ATTR: 6
    DESCRIPTION: Access to PQM DEQ Stats Counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Statistics Counters
        NAME: val
        WIDTH: 64
    NAME: psw_pqm_dbg_probe_deq0
  - ATTR: 6
    DESCRIPTION: Access to PQM DEQ Stats Counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Statistics Counters
        NAME: val
        WIDTH: 64
    NAME: psw_pqm_dbg_probe_deq1
  - ATTR: 6
    DESCRIPTION: Access to PQM DEQ Stats Counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Statistics Counters
        NAME: val
        WIDTH: 64
    NAME: psw_pqm_dbg_probe_deq2
  - ATTR: 6
    DESCRIPTION: Access to PQM DEQ Stats Counters
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Statistics Counters
        NAME: val
        WIDTH: 64
    NAME: psw_pqm_dbg_probe_deq3
  - ATTR: 6
    DESCRIPTION: Access to PSW PQM Stats Counters
    ENTRIES: 2
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: PSW PQM Statistics Counters
        NAME: cnt
        WIDTH: 32
    NAME: psw_pqm_stats_cntrs
XASIZE: 0
