// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/27/2025 15:25:24"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module testtop (
	CLOCK_50,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	FPGA_I2C_SCL,
	FPGA_I2C_SDAT);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	FPGA_I2C_SCL;
output 	FPGA_I2C_SDAT;

// Design Ports Information
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SCL	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SDAT	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \my_accel|Add0~17_sumout ;
wire \my_accel|Add0~18 ;
wire \my_accel|Add0~21_sumout ;
wire \my_accel|Add0~22 ;
wire \my_accel|Add0~25_sumout ;
wire \my_accel|Add0~26 ;
wire \my_accel|Add0~13_sumout ;
wire \my_accel|Add0~14 ;
wire \my_accel|Add0~29_sumout ;
wire \my_accel|Add0~30 ;
wire \my_accel|Add0~33_sumout ;
wire \my_accel|Add0~34 ;
wire \my_accel|Add0~1_sumout ;
wire \my_accel|Add0~2 ;
wire \my_accel|Add0~5_sumout ;
wire \my_accel|Add0~6 ;
wire \my_accel|Add0~9_sumout ;
wire \my_accel|Equal0~0_combout ;
wire \my_accel|Equal0~1_combout ;
wire \my_accel|i2c_tick~q ;
wire \my_accel|state.WAIT_CONFIG~DUPLICATE_q ;
wire \my_accel|config_done~q ;
wire \my_accel|Add2~77_sumout ;
wire \my_accel|refresh_timer[4]~0_combout ;
wire \my_accel|Add2~78 ;
wire \my_accel|Add2~73_sumout ;
wire \my_accel|Add2~74 ;
wire \my_accel|Add2~69_sumout ;
wire \my_accel|Add2~70 ;
wire \my_accel|Add2~65_sumout ;
wire \my_accel|Add2~66 ;
wire \my_accel|Add2~17_sumout ;
wire \my_accel|Add2~18 ;
wire \my_accel|Add2~21_sumout ;
wire \my_accel|Add2~22 ;
wire \my_accel|Add2~9_sumout ;
wire \my_accel|Add2~10 ;
wire \my_accel|Add2~13_sumout ;
wire \my_accel|Add2~14 ;
wire \my_accel|Add2~25_sumout ;
wire \my_accel|Add2~26 ;
wire \my_accel|Add2~29_sumout ;
wire \my_accel|Add2~30 ;
wire \my_accel|Add2~33_sumout ;
wire \my_accel|Add2~34 ;
wire \my_accel|Add2~41_sumout ;
wire \my_accel|Add2~42 ;
wire \my_accel|Add2~45_sumout ;
wire \my_accel|Add2~46 ;
wire \my_accel|Add2~37_sumout ;
wire \my_accel|Add2~38 ;
wire \my_accel|Add2~5_sumout ;
wire \my_accel|Add2~6 ;
wire \my_accel|Add2~2 ;
wire \my_accel|Add2~49_sumout ;
wire \my_accel|Add2~50 ;
wire \my_accel|Add2~53_sumout ;
wire \my_accel|Add2~54 ;
wire \my_accel|Add2~57_sumout ;
wire \my_accel|refresh_timer[16]~DUPLICATE_q ;
wire \my_accel|Add2~58 ;
wire \my_accel|Add2~61_sumout ;
wire \my_accel|state~33_combout ;
wire \my_accel|refresh_timer[4]~DUPLICATE_q ;
wire \my_accel|refresh_timer[7]~DUPLICATE_q ;
wire \my_accel|LessThan0~0_combout ;
wire \my_accel|refresh_timer[11]~DUPLICATE_q ;
wire \my_accel|refresh_timer[13]~DUPLICATE_q ;
wire \my_accel|LessThan0~1_combout ;
wire \my_accel|state~34_combout ;
wire \my_accel|config_write~0_combout ;
wire \my_accel|config_write~q ;
wire \my_accel|state.WR_DEV_ADDR~q ;
wire \my_accel|state.START~q ;
wire \my_accel|Selector7~0_combout ;
wire \my_accel|state.START~DUPLICATE_q ;
wire \my_accel|Selector8~0_combout ;
wire \my_accel|state.WR_DEV_ADDR~DUPLICATE_q ;
wire \my_accel|state.ACK_SEND~q ;
wire \my_accel|Selector49~0_combout ;
wire \my_accel|state.WR_REG_ADDR~q ;
wire \my_accel|state.RESTART~q ;
wire \my_accel|saved_state~21_combout ;
wire \my_accel|saved_state.RESTART~q ;
wire \my_accel|state~46_combout ;
wire \my_accel|state.RESTART~DUPLICATE_q ;
wire \my_accel|state~37_combout ;
wire \my_accel|Selector13~0_combout ;
wire \my_accel|state.RD_DEV_ADDR~q ;
wire \my_accel|state~38_combout ;
wire \my_accel|state~39_combout ;
wire \my_accel|state~43_combout ;
wire \my_accel|saved_state~20_combout ;
wire \my_accel|saved_state.WR_REG_DATA~q ;
wire \my_accel|state~44_combout ;
wire \my_accel|state.WR_REG_DATA~q ;
wire \my_accel|Selector45~0_combout ;
wire \my_accel|saved_state.READ_DATA~q ;
wire \my_accel|Selector48~0_combout ;
wire \my_accel|byte_cnt[1]~DUPLICATE_q ;
wire \my_accel|Selector47~0_combout ;
wire \my_accel|byte_cnt[0]~0_combout ;
wire \my_accel|byte_cnt[2]~1_combout ;
wire \my_accel|Equal2~0_combout ;
wire \my_accel|state~35_combout ;
wire \my_accel|state~41_combout ;
wire \my_accel|state~47_combout ;
wire \my_accel|state.READ_DATA~q ;
wire \my_accel|Selector40~0_combout ;
wire \my_accel|bit_cnt[1]~1_combout ;
wire \my_accel|bit_cnt[1]~0_combout ;
wire \my_accel|bit_cnt[2]~2_combout ;
wire \my_accel|Selector39~0_combout ;
wire \my_accel|state~36_combout ;
wire \my_accel|Selector4~0_combout ;
wire \my_accel|phase[0]~0_combout ;
wire \my_accel|Selector4~1_combout ;
wire \my_accel|sda_en~0_combout ;
wire \my_accel|state~48_combout ;
wire \my_accel|state~49_combout ;
wire \my_accel|state~51_combout ;
wire \my_accel|state.ACK_CHECK~q ;
wire \my_accel|Selector46~0_combout ;
wire \my_accel|saved_state.STOP~q ;
wire \my_accel|state~42_combout ;
wire \my_accel|state.STOP~q ;
wire \my_accel|config_done~0_combout ;
wire \my_accel|config_done~DUPLICATE_q ;
wire \my_accel|saved_state.IDLE~0_combout ;
wire \my_accel|saved_state.IDLE~q ;
wire \my_accel|config_write~DUPLICATE_q ;
wire \my_accel|Selector6~0_combout ;
wire \my_accel|Selector6~1_combout ;
wire \my_accel|state.IDLE~q ;
wire \my_accel|Selector5~0_combout ;
wire \my_accel|Decoder2~0_combout ;
wire \my_accel|Selector17~0_combout ;
wire \my_accel|state.WAIT_CONFIG~q ;
wire \my_accel|state~50_combout ;
wire \my_accel|Add2~1_sumout ;
wire \my_accel|refresh_timer[15]~DUPLICATE_q ;
wire \my_accel|LessThan1~2_combout ;
wire \my_accel|LessThan0~2_combout ;
wire \my_accel|LessThan1~0_combout ;
wire \my_accel|LessThan1~1_combout ;
wire \my_accel|LessThan1~3_combout ;
wire \my_accel|state~40_combout ;
wire \my_accel|Selector42~0_combout ;
wire \my_accel|saved_state.WR_REG_ADDR~q ;
wire \my_accel|state~45_combout ;
wire \my_accel|state.WR_REG_ADDR~DUPLICATE_q ;
wire \my_accel|state.WR_REG_DATA~DUPLICATE_q ;
wire \my_accel|Selector1~1_combout ;
wire \my_accel|Selector38~0_combout ;
wire \my_accel|sda_out~0_combout ;
wire \my_accel|Selector2~1_combout ;
wire \my_accel|Selector2~7_combout ;
wire \my_accel|Selector2~0_combout ;
wire \my_accel|Selector2~4_combout ;
wire \my_accel|Selector2~5_combout ;
wire \my_accel|Selector2~2_combout ;
wire \my_accel|Selector2~3_combout ;
wire \my_accel|Selector2~6_combout ;
wire \my_accel|sda_out~q ;
wire \my_accel|sda_en~q ;
wire \my_accel|Selector3~4_combout ;
wire \my_accel|Selector3~5_combout ;
wire \my_accel|Equal1~0_combout ;
wire \my_accel|Selector3~3_combout ;
wire \my_accel|Selector3~1_combout ;
wire \my_accel|Selector3~0_combout ;
wire \my_accel|Selector3~2_combout ;
wire \my_accel|Selector3~6_combout ;
wire \my_accel|sda_en~DUPLICATE_q ;
wire \my_accel|i2c_sda~1_combout ;
wire \my_accel|data_buffer[4]~0_combout ;
wire \FPGA_I2C_SDAT~input_o ;
wire \my_accel|data_buffer[0]~1_combout ;
wire \my_accel|rx_data[1][0]~feeder_combout ;
wire \my_accel|Decoder3~0_combout ;
wire \my_accel|Decoder3~2_combout ;
wire \my_accel|rx_data[1][0]~q ;
wire \my_accel|accel_x[0]~feeder_combout ;
wire \my_accel|accel_x[0]~0_combout ;
wire \my_accel|Decoder3~1_combout ;
wire \my_accel|rx_data[5][0]~q ;
wire \SW[0]~input_o ;
wire \my_accel|rx_data[3][0]~feeder_combout ;
wire \my_accel|Decoder3~3_combout ;
wire \my_accel|rx_data[3][0]~q ;
wire \SW[1]~input_o ;
wire \Mux15~0_combout ;
wire \my_accel|data_buffer[2]~4_combout ;
wire \my_accel|rx_data[1][2]~feeder_combout ;
wire \my_accel|rx_data[1][2]~q ;
wire \my_accel|rx_data[3][2]~feeder_combout ;
wire \my_accel|rx_data[3][2]~q ;
wire \my_accel|rx_data[5][2]~feeder_combout ;
wire \my_accel|rx_data[5][2]~q ;
wire \Mux13~0_combout ;
wire \my_accel|data_buffer[5]~2_combout ;
wire \my_accel|data_buffer[1]~3_combout ;
wire \my_accel|rx_data[1][1]~feeder_combout ;
wire \my_accel|rx_data[1][1]~q ;
wire \my_accel|rx_data[5][1]~feeder_combout ;
wire \my_accel|rx_data[5][1]~q ;
wire \my_accel|rx_data[3][1]~q ;
wire \Mux14~0_combout ;
wire \my_accel|data_buffer[3]~5_combout ;
wire \my_accel|rx_data[3][3]~feeder_combout ;
wire \my_accel|rx_data[3][3]~q ;
wire \my_accel|rx_data[1][3]~q ;
wire \my_accel|rx_data[5][3]~q ;
wire \Mux12~0_combout ;
wire \u0|WideOr6~0_combout ;
wire \u0|WideOr5~0_combout ;
wire \u0|WideOr4~0_combout ;
wire \u0|WideOr3~0_combout ;
wire \u0|WideOr2~0_combout ;
wire \u0|WideOr1~0_combout ;
wire \u0|WideOr0~0_combout ;
wire \my_accel|data_buffer[7]~9_combout ;
wire \my_accel|rx_data[3][7]~q ;
wire \my_accel|rx_data[1][7]~feeder_combout ;
wire \my_accel|rx_data[1][7]~q ;
wire \my_accel|rx_data[5][7]~q ;
wire \Mux8~0_combout ;
wire \my_accel|data_buffer[6]~8_combout ;
wire \my_accel|rx_data[1][6]~feeder_combout ;
wire \my_accel|rx_data[1][6]~q ;
wire \my_accel|rx_data[5][6]~feeder_combout ;
wire \my_accel|rx_data[5][6]~q ;
wire \my_accel|accel_z[6]~feeder_combout ;
wire \my_accel|rx_data[3][6]~feeder_combout ;
wire \my_accel|rx_data[3][6]~q ;
wire \Mux9~0_combout ;
wire \my_accel|data_buffer[5]~7_combout ;
wire \my_accel|rx_data[1][5]~feeder_combout ;
wire \my_accel|rx_data[1][5]~q ;
wire \my_accel|rx_data[3][5]~feeder_combout ;
wire \my_accel|rx_data[3][5]~q ;
wire \my_accel|rx_data[5][5]~q ;
wire \Mux10~0_combout ;
wire \my_accel|data_buffer[4]~6_combout ;
wire \my_accel|rx_data[1][4]~feeder_combout ;
wire \my_accel|rx_data[1][4]~q ;
wire \my_accel|rx_data[5][4]~q ;
wire \my_accel|rx_data[3][4]~feeder_combout ;
wire \my_accel|rx_data[3][4]~q ;
wire \Mux11~0_combout ;
wire \u1|WideOr6~0_combout ;
wire \u1|WideOr5~0_combout ;
wire \u1|WideOr4~0_combout ;
wire \u1|WideOr3~0_combout ;
wire \u1|WideOr2~0_combout ;
wire \u1|WideOr1~0_combout ;
wire \u1|WideOr0~0_combout ;
wire \my_accel|Decoder3~5_combout ;
wire \my_accel|rx_data[0][0]~q ;
wire \my_accel|accel_x[8]~feeder_combout ;
wire \my_accel|rx_data[4][0]~feeder_combout ;
wire \my_accel|Decoder3~4_combout ;
wire \my_accel|rx_data[4][0]~q ;
wire \my_accel|accel_z[8]~feeder_combout ;
wire \my_accel|Decoder3~6_combout ;
wire \my_accel|rx_data[2][0]~q ;
wire \Mux7~0_combout ;
wire \my_accel|rx_data[0][2]~feeder_combout ;
wire \my_accel|rx_data[0][2]~q ;
wire \my_accel|rx_data[4][2]~feeder_combout ;
wire \my_accel|rx_data[4][2]~q ;
wire \my_accel|rx_data[2][2]~feeder_combout ;
wire \my_accel|rx_data[2][2]~q ;
wire \Mux5~0_combout ;
wire \my_accel|rx_data[4][1]~feeder_combout ;
wire \my_accel|rx_data[4][1]~q ;
wire \my_accel|rx_data[0][1]~q ;
wire \my_accel|rx_data[2][1]~feeder_combout ;
wire \my_accel|rx_data[2][1]~q ;
wire \Mux6~0_combout ;
wire \my_accel|rx_data[2][3]~q ;
wire \my_accel|rx_data[0][3]~q ;
wire \my_accel|rx_data[4][3]~q ;
wire \Mux4~0_combout ;
wire \u2|WideOr6~0_combout ;
wire \u2|WideOr5~0_combout ;
wire \u2|WideOr4~0_combout ;
wire \u2|WideOr3~0_combout ;
wire \u2|WideOr2~0_combout ;
wire \u2|WideOr1~0_combout ;
wire \u2|WideOr0~0_combout ;
wire \my_accel|rx_data[4][4]~feeder_combout ;
wire \my_accel|rx_data[4][4]~q ;
wire \my_accel|accel_z[12]~feeder_combout ;
wire \my_accel|rx_data[0][4]~q ;
wire \my_accel|rx_data[2][4]~q ;
wire \Mux3~0_combout ;
wire \my_accel|rx_data[4][6]~feeder_combout ;
wire \my_accel|rx_data[4][6]~q ;
wire \my_accel|rx_data[0][6]~q ;
wire \my_accel|rx_data[2][6]~feeder_combout ;
wire \my_accel|rx_data[2][6]~q ;
wire \Mux1~0_combout ;
wire \my_accel|rx_data[2][5]~q ;
wire \my_accel|rx_data[0][5]~feeder_combout ;
wire \my_accel|rx_data[0][5]~q ;
wire \my_accel|rx_data[4][5]~feeder_combout ;
wire \my_accel|rx_data[4][5]~q ;
wire \Mux2~0_combout ;
wire \my_accel|rx_data[2][7]~feeder_combout ;
wire \my_accel|rx_data[2][7]~q ;
wire \my_accel|accel_y[15]~feeder_combout ;
wire \my_accel|rx_data[0][7]~feeder_combout ;
wire \my_accel|rx_data[0][7]~q ;
wire \my_accel|rx_data[4][7]~feeder_combout ;
wire \my_accel|rx_data[4][7]~q ;
wire \Mux0~0_combout ;
wire \u3|WideOr6~0_combout ;
wire \u3|WideOr5~0_combout ;
wire \u3|WideOr4~0_combout ;
wire \u3|WideOr3~0_combout ;
wire \u3|WideOr2~0_combout ;
wire \u3|WideOr1~0_combout ;
wire \u3|WideOr0~0_combout ;
wire \my_accel|Selector1~0_combout ;
wire \my_accel|Selector1~4_combout ;
wire \my_accel|Selector1~3_combout ;
wire \my_accel|Selector1~2_combout ;
wire \my_accel|Selector1~5_combout ;
wire \my_accel|i2c_scl~q ;
wire [15:0] \my_accel|accel_x ;
wire [19:0] \my_accel|refresh_timer ;
wire [8:0] \my_accel|clk_count ;
wire [15:0] \my_accel|accel_z ;
wire [15:0] \my_accel|accel_y ;
wire [1:0] \my_accel|phase ;
wire [7:0] \my_accel|data_buffer ;
wire [2:0] \my_accel|byte_cnt ;
wire [2:0] \my_accel|bit_cnt ;


// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\u0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\u0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\u0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\u0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\u0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\u0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\u0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\u1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\u1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\u1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\u1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\u1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\u1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\u1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\u2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\u2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\u2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\u2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\u2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\u2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\u2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\u3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\u3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\u3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\u3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\u3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\u3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\u3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \FPGA_I2C_SCL~output (
	.i(!\my_accel|i2c_scl~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCL),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCL~output .bus_hold = "false";
defparam \FPGA_I2C_SCL~output .open_drain_output = "false";
defparam \FPGA_I2C_SCL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(\my_accel|i2c_sda~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \my_accel|Add0~17 (
// Equation(s):
// \my_accel|Add0~17_sumout  = SUM(( \my_accel|clk_count [0] ) + ( VCC ) + ( !VCC ))
// \my_accel|Add0~18  = CARRY(( \my_accel|clk_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_accel|clk_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add0~17_sumout ),
	.cout(\my_accel|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add0~17 .extended_lut = "off";
defparam \my_accel|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \my_accel|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N32
dffeas \my_accel|clk_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|clk_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|clk_count[0] .is_wysiwyg = "true";
defparam \my_accel|clk_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N33
cyclonev_lcell_comb \my_accel|Add0~21 (
// Equation(s):
// \my_accel|Add0~21_sumout  = SUM(( \my_accel|clk_count [1] ) + ( GND ) + ( \my_accel|Add0~18  ))
// \my_accel|Add0~22  = CARRY(( \my_accel|clk_count [1] ) + ( GND ) + ( \my_accel|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_accel|clk_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add0~21_sumout ),
	.cout(\my_accel|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add0~21 .extended_lut = "off";
defparam \my_accel|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_accel|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N35
dffeas \my_accel|clk_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|clk_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|clk_count[1] .is_wysiwyg = "true";
defparam \my_accel|clk_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \my_accel|Add0~25 (
// Equation(s):
// \my_accel|Add0~25_sumout  = SUM(( \my_accel|clk_count [2] ) + ( GND ) + ( \my_accel|Add0~22  ))
// \my_accel|Add0~26  = CARRY(( \my_accel|clk_count [2] ) + ( GND ) + ( \my_accel|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_accel|clk_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add0~25_sumout ),
	.cout(\my_accel|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add0~25 .extended_lut = "off";
defparam \my_accel|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_accel|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N38
dffeas \my_accel|clk_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|clk_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|clk_count[2] .is_wysiwyg = "true";
defparam \my_accel|clk_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N39
cyclonev_lcell_comb \my_accel|Add0~13 (
// Equation(s):
// \my_accel|Add0~13_sumout  = SUM(( \my_accel|clk_count [3] ) + ( GND ) + ( \my_accel|Add0~26  ))
// \my_accel|Add0~14  = CARRY(( \my_accel|clk_count [3] ) + ( GND ) + ( \my_accel|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_accel|clk_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add0~13_sumout ),
	.cout(\my_accel|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add0~13 .extended_lut = "off";
defparam \my_accel|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_accel|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N40
dffeas \my_accel|clk_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|clk_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|clk_count[3] .is_wysiwyg = "true";
defparam \my_accel|clk_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \my_accel|Add0~29 (
// Equation(s):
// \my_accel|Add0~29_sumout  = SUM(( \my_accel|clk_count [4] ) + ( GND ) + ( \my_accel|Add0~14  ))
// \my_accel|Add0~30  = CARRY(( \my_accel|clk_count [4] ) + ( GND ) + ( \my_accel|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_accel|clk_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add0~29_sumout ),
	.cout(\my_accel|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add0~29 .extended_lut = "off";
defparam \my_accel|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_accel|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N44
dffeas \my_accel|clk_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|clk_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|clk_count[4] .is_wysiwyg = "true";
defparam \my_accel|clk_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N45
cyclonev_lcell_comb \my_accel|Add0~33 (
// Equation(s):
// \my_accel|Add0~33_sumout  = SUM(( \my_accel|clk_count [5] ) + ( GND ) + ( \my_accel|Add0~30  ))
// \my_accel|Add0~34  = CARRY(( \my_accel|clk_count [5] ) + ( GND ) + ( \my_accel|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_accel|clk_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add0~33_sumout ),
	.cout(\my_accel|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add0~33 .extended_lut = "off";
defparam \my_accel|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_accel|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N47
dffeas \my_accel|clk_count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|clk_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|clk_count[5] .is_wysiwyg = "true";
defparam \my_accel|clk_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N48
cyclonev_lcell_comb \my_accel|Add0~1 (
// Equation(s):
// \my_accel|Add0~1_sumout  = SUM(( \my_accel|clk_count [6] ) + ( GND ) + ( \my_accel|Add0~34  ))
// \my_accel|Add0~2  = CARRY(( \my_accel|clk_count [6] ) + ( GND ) + ( \my_accel|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_accel|clk_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add0~1_sumout ),
	.cout(\my_accel|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add0~1 .extended_lut = "off";
defparam \my_accel|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_accel|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N50
dffeas \my_accel|clk_count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|clk_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|clk_count[6] .is_wysiwyg = "true";
defparam \my_accel|clk_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N51
cyclonev_lcell_comb \my_accel|Add0~5 (
// Equation(s):
// \my_accel|Add0~5_sumout  = SUM(( \my_accel|clk_count [7] ) + ( GND ) + ( \my_accel|Add0~2  ))
// \my_accel|Add0~6  = CARRY(( \my_accel|clk_count [7] ) + ( GND ) + ( \my_accel|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_accel|clk_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add0~5_sumout ),
	.cout(\my_accel|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add0~5 .extended_lut = "off";
defparam \my_accel|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_accel|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N53
dffeas \my_accel|clk_count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|clk_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|clk_count[7] .is_wysiwyg = "true";
defparam \my_accel|clk_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N54
cyclonev_lcell_comb \my_accel|Add0~9 (
// Equation(s):
// \my_accel|Add0~9_sumout  = SUM(( \my_accel|clk_count [8] ) + ( GND ) + ( \my_accel|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_accel|clk_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add0~9 .extended_lut = "off";
defparam \my_accel|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_accel|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N56
dffeas \my_accel|clk_count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|clk_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|clk_count[8] .is_wysiwyg = "true";
defparam \my_accel|clk_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N18
cyclonev_lcell_comb \my_accel|Equal0~0 (
// Equation(s):
// \my_accel|Equal0~0_combout  = ( !\my_accel|clk_count [0] & ( (\my_accel|clk_count [2] & (\my_accel|clk_count [4] & (!\my_accel|clk_count [1] & \my_accel|clk_count [5]))) ) )

	.dataa(!\my_accel|clk_count [2]),
	.datab(!\my_accel|clk_count [4]),
	.datac(!\my_accel|clk_count [1]),
	.datad(!\my_accel|clk_count [5]),
	.datae(gnd),
	.dataf(!\my_accel|clk_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Equal0~0 .extended_lut = "off";
defparam \my_accel|Equal0~0 .lut_mask = 64'h0010001000000000;
defparam \my_accel|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N24
cyclonev_lcell_comb \my_accel|Equal0~1 (
// Equation(s):
// \my_accel|Equal0~1_combout  = ( \my_accel|Equal0~0_combout  & ( (\my_accel|clk_count [6] & (\my_accel|clk_count [3] & (!\my_accel|clk_count [7] & !\my_accel|clk_count [8]))) ) )

	.dataa(!\my_accel|clk_count [6]),
	.datab(!\my_accel|clk_count [3]),
	.datac(!\my_accel|clk_count [7]),
	.datad(!\my_accel|clk_count [8]),
	.datae(gnd),
	.dataf(!\my_accel|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Equal0~1 .extended_lut = "off";
defparam \my_accel|Equal0~1 .lut_mask = 64'h0000000010001000;
defparam \my_accel|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N11
dffeas \my_accel|i2c_tick (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|Equal0~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|i2c_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|i2c_tick .is_wysiwyg = "true";
defparam \my_accel|i2c_tick .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N55
dffeas \my_accel|state.WAIT_CONFIG~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.WAIT_CONFIG~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.WAIT_CONFIG~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|state.WAIT_CONFIG~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N38
dffeas \my_accel|config_done (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|config_done~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|config_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|config_done .is_wysiwyg = "true";
defparam \my_accel|config_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N0
cyclonev_lcell_comb \my_accel|Add2~77 (
// Equation(s):
// \my_accel|Add2~77_sumout  = SUM(( \my_accel|refresh_timer [0] ) + ( VCC ) + ( !VCC ))
// \my_accel|Add2~78  = CARRY(( \my_accel|refresh_timer [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|refresh_timer [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~77_sumout ),
	.cout(\my_accel|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~77 .extended_lut = "off";
defparam \my_accel|Add2~77 .lut_mask = 64'h0000000000000F0F;
defparam \my_accel|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \my_accel|refresh_timer[4]~0 (
// Equation(s):
// \my_accel|refresh_timer[4]~0_combout  = ( \my_accel|state.WAIT_CONFIG~q  & ( (\my_accel|i2c_tick~q  & ((\my_accel|state.IDLE~q ) # (\my_accel|config_done~DUPLICATE_q ))) ) ) # ( !\my_accel|state.WAIT_CONFIG~q  & ( (\my_accel|config_done~DUPLICATE_q  & 
// (!\my_accel|state.IDLE~q  & \my_accel|i2c_tick~q )) ) )

	.dataa(!\my_accel|config_done~DUPLICATE_q ),
	.datab(!\my_accel|state.IDLE~q ),
	.datac(!\my_accel|i2c_tick~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|state.WAIT_CONFIG~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|refresh_timer[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|refresh_timer[4]~0 .extended_lut = "off";
defparam \my_accel|refresh_timer[4]~0 .lut_mask = 64'h0404040407070707;
defparam \my_accel|refresh_timer[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N2
dffeas \my_accel|refresh_timer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[0] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N3
cyclonev_lcell_comb \my_accel|Add2~73 (
// Equation(s):
// \my_accel|Add2~73_sumout  = SUM(( \my_accel|refresh_timer [1] ) + ( GND ) + ( \my_accel|Add2~78  ))
// \my_accel|Add2~74  = CARRY(( \my_accel|refresh_timer [1] ) + ( GND ) + ( \my_accel|Add2~78  ))

	.dataa(!\my_accel|refresh_timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~73_sumout ),
	.cout(\my_accel|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~73 .extended_lut = "off";
defparam \my_accel|Add2~73 .lut_mask = 64'h0000FFFF00005555;
defparam \my_accel|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N5
dffeas \my_accel|refresh_timer[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[1] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N6
cyclonev_lcell_comb \my_accel|Add2~69 (
// Equation(s):
// \my_accel|Add2~69_sumout  = SUM(( \my_accel|refresh_timer [2] ) + ( GND ) + ( \my_accel|Add2~74  ))
// \my_accel|Add2~70  = CARRY(( \my_accel|refresh_timer [2] ) + ( GND ) + ( \my_accel|Add2~74  ))

	.dataa(gnd),
	.datab(!\my_accel|refresh_timer [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~69_sumout ),
	.cout(\my_accel|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~69 .extended_lut = "off";
defparam \my_accel|Add2~69 .lut_mask = 64'h0000FFFF00003333;
defparam \my_accel|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N8
dffeas \my_accel|refresh_timer[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[2] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N9
cyclonev_lcell_comb \my_accel|Add2~65 (
// Equation(s):
// \my_accel|Add2~65_sumout  = SUM(( \my_accel|refresh_timer [3] ) + ( GND ) + ( \my_accel|Add2~70  ))
// \my_accel|Add2~66  = CARRY(( \my_accel|refresh_timer [3] ) + ( GND ) + ( \my_accel|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|refresh_timer [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~65_sumout ),
	.cout(\my_accel|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~65 .extended_lut = "off";
defparam \my_accel|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_accel|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N11
dffeas \my_accel|refresh_timer[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[3] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N12
cyclonev_lcell_comb \my_accel|Add2~17 (
// Equation(s):
// \my_accel|Add2~17_sumout  = SUM(( \my_accel|refresh_timer [4] ) + ( GND ) + ( \my_accel|Add2~66  ))
// \my_accel|Add2~18  = CARRY(( \my_accel|refresh_timer [4] ) + ( GND ) + ( \my_accel|Add2~66  ))

	.dataa(gnd),
	.datab(!\my_accel|refresh_timer [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~17_sumout ),
	.cout(\my_accel|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~17 .extended_lut = "off";
defparam \my_accel|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \my_accel|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N14
dffeas \my_accel|refresh_timer[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[4] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N15
cyclonev_lcell_comb \my_accel|Add2~21 (
// Equation(s):
// \my_accel|Add2~21_sumout  = SUM(( \my_accel|refresh_timer [5] ) + ( GND ) + ( \my_accel|Add2~18  ))
// \my_accel|Add2~22  = CARRY(( \my_accel|refresh_timer [5] ) + ( GND ) + ( \my_accel|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|refresh_timer [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~21_sumout ),
	.cout(\my_accel|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~21 .extended_lut = "off";
defparam \my_accel|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_accel|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N16
dffeas \my_accel|refresh_timer[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[5] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N18
cyclonev_lcell_comb \my_accel|Add2~9 (
// Equation(s):
// \my_accel|Add2~9_sumout  = SUM(( \my_accel|refresh_timer [6] ) + ( GND ) + ( \my_accel|Add2~22  ))
// \my_accel|Add2~10  = CARRY(( \my_accel|refresh_timer [6] ) + ( GND ) + ( \my_accel|Add2~22  ))

	.dataa(gnd),
	.datab(!\my_accel|refresh_timer [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~9_sumout ),
	.cout(\my_accel|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~9 .extended_lut = "off";
defparam \my_accel|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \my_accel|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N19
dffeas \my_accel|refresh_timer[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[6] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N21
cyclonev_lcell_comb \my_accel|Add2~13 (
// Equation(s):
// \my_accel|Add2~13_sumout  = SUM(( \my_accel|refresh_timer [7] ) + ( GND ) + ( \my_accel|Add2~10  ))
// \my_accel|Add2~14  = CARRY(( \my_accel|refresh_timer [7] ) + ( GND ) + ( \my_accel|Add2~10  ))

	.dataa(!\my_accel|refresh_timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~13_sumout ),
	.cout(\my_accel|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~13 .extended_lut = "off";
defparam \my_accel|Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \my_accel|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N23
dffeas \my_accel|refresh_timer[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[7] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N24
cyclonev_lcell_comb \my_accel|Add2~25 (
// Equation(s):
// \my_accel|Add2~25_sumout  = SUM(( \my_accel|refresh_timer [8] ) + ( GND ) + ( \my_accel|Add2~14  ))
// \my_accel|Add2~26  = CARRY(( \my_accel|refresh_timer [8] ) + ( GND ) + ( \my_accel|Add2~14  ))

	.dataa(gnd),
	.datab(!\my_accel|refresh_timer [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~25_sumout ),
	.cout(\my_accel|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~25 .extended_lut = "off";
defparam \my_accel|Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \my_accel|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N25
dffeas \my_accel|refresh_timer[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[8] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N27
cyclonev_lcell_comb \my_accel|Add2~29 (
// Equation(s):
// \my_accel|Add2~29_sumout  = SUM(( \my_accel|refresh_timer [9] ) + ( GND ) + ( \my_accel|Add2~26  ))
// \my_accel|Add2~30  = CARRY(( \my_accel|refresh_timer [9] ) + ( GND ) + ( \my_accel|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|refresh_timer [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~29_sumout ),
	.cout(\my_accel|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~29 .extended_lut = "off";
defparam \my_accel|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_accel|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N28
dffeas \my_accel|refresh_timer[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[9] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \my_accel|Add2~33 (
// Equation(s):
// \my_accel|Add2~33_sumout  = SUM(( \my_accel|refresh_timer [10] ) + ( GND ) + ( \my_accel|Add2~30  ))
// \my_accel|Add2~34  = CARRY(( \my_accel|refresh_timer [10] ) + ( GND ) + ( \my_accel|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|refresh_timer [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~33_sumout ),
	.cout(\my_accel|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~33 .extended_lut = "off";
defparam \my_accel|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_accel|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N31
dffeas \my_accel|refresh_timer[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[10] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N33
cyclonev_lcell_comb \my_accel|Add2~41 (
// Equation(s):
// \my_accel|Add2~41_sumout  = SUM(( \my_accel|refresh_timer [11] ) + ( GND ) + ( \my_accel|Add2~34  ))
// \my_accel|Add2~42  = CARRY(( \my_accel|refresh_timer [11] ) + ( GND ) + ( \my_accel|Add2~34  ))

	.dataa(!\my_accel|refresh_timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~41_sumout ),
	.cout(\my_accel|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~41 .extended_lut = "off";
defparam \my_accel|Add2~41 .lut_mask = 64'h0000FFFF00005555;
defparam \my_accel|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N35
dffeas \my_accel|refresh_timer[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[11] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \my_accel|Add2~45 (
// Equation(s):
// \my_accel|Add2~45_sumout  = SUM(( \my_accel|refresh_timer [12] ) + ( GND ) + ( \my_accel|Add2~42  ))
// \my_accel|Add2~46  = CARRY(( \my_accel|refresh_timer [12] ) + ( GND ) + ( \my_accel|Add2~42  ))

	.dataa(gnd),
	.datab(!\my_accel|refresh_timer [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~45_sumout ),
	.cout(\my_accel|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~45 .extended_lut = "off";
defparam \my_accel|Add2~45 .lut_mask = 64'h0000FFFF00003333;
defparam \my_accel|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N37
dffeas \my_accel|refresh_timer[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[12] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N39
cyclonev_lcell_comb \my_accel|Add2~37 (
// Equation(s):
// \my_accel|Add2~37_sumout  = SUM(( \my_accel|refresh_timer [13] ) + ( GND ) + ( \my_accel|Add2~46  ))
// \my_accel|Add2~38  = CARRY(( \my_accel|refresh_timer [13] ) + ( GND ) + ( \my_accel|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|refresh_timer [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~37_sumout ),
	.cout(\my_accel|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~37 .extended_lut = "off";
defparam \my_accel|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_accel|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N41
dffeas \my_accel|refresh_timer[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[13] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N42
cyclonev_lcell_comb \my_accel|Add2~5 (
// Equation(s):
// \my_accel|Add2~5_sumout  = SUM(( \my_accel|refresh_timer [14] ) + ( GND ) + ( \my_accel|Add2~38  ))
// \my_accel|Add2~6  = CARRY(( \my_accel|refresh_timer [14] ) + ( GND ) + ( \my_accel|Add2~38  ))

	.dataa(gnd),
	.datab(!\my_accel|refresh_timer [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~5_sumout ),
	.cout(\my_accel|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~5 .extended_lut = "off";
defparam \my_accel|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \my_accel|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N43
dffeas \my_accel|refresh_timer[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[14] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N45
cyclonev_lcell_comb \my_accel|Add2~1 (
// Equation(s):
// \my_accel|Add2~1_sumout  = SUM(( \my_accel|refresh_timer [15] ) + ( GND ) + ( \my_accel|Add2~6  ))
// \my_accel|Add2~2  = CARRY(( \my_accel|refresh_timer [15] ) + ( GND ) + ( \my_accel|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|refresh_timer [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~1_sumout ),
	.cout(\my_accel|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~1 .extended_lut = "off";
defparam \my_accel|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_accel|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \my_accel|Add2~49 (
// Equation(s):
// \my_accel|Add2~49_sumout  = SUM(( \my_accel|refresh_timer [16] ) + ( GND ) + ( \my_accel|Add2~2  ))
// \my_accel|Add2~50  = CARRY(( \my_accel|refresh_timer [16] ) + ( GND ) + ( \my_accel|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|refresh_timer [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~49_sumout ),
	.cout(\my_accel|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~49 .extended_lut = "off";
defparam \my_accel|Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_accel|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N50
dffeas \my_accel|refresh_timer[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[16] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N51
cyclonev_lcell_comb \my_accel|Add2~53 (
// Equation(s):
// \my_accel|Add2~53_sumout  = SUM(( \my_accel|refresh_timer [17] ) + ( GND ) + ( \my_accel|Add2~50  ))
// \my_accel|Add2~54  = CARRY(( \my_accel|refresh_timer [17] ) + ( GND ) + ( \my_accel|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|refresh_timer [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~53_sumout ),
	.cout(\my_accel|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~53 .extended_lut = "off";
defparam \my_accel|Add2~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_accel|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N52
dffeas \my_accel|refresh_timer[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[17] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N54
cyclonev_lcell_comb \my_accel|Add2~57 (
// Equation(s):
// \my_accel|Add2~57_sumout  = SUM(( \my_accel|refresh_timer [18] ) + ( GND ) + ( \my_accel|Add2~54  ))
// \my_accel|Add2~58  = CARRY(( \my_accel|refresh_timer [18] ) + ( GND ) + ( \my_accel|Add2~54  ))

	.dataa(gnd),
	.datab(!\my_accel|refresh_timer [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~57_sumout ),
	.cout(\my_accel|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~57 .extended_lut = "off";
defparam \my_accel|Add2~57 .lut_mask = 64'h0000FFFF00003333;
defparam \my_accel|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N55
dffeas \my_accel|refresh_timer[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[18] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N49
dffeas \my_accel|refresh_timer[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[16]~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N57
cyclonev_lcell_comb \my_accel|Add2~61 (
// Equation(s):
// \my_accel|Add2~61_sumout  = SUM(( \my_accel|refresh_timer [19] ) + ( GND ) + ( \my_accel|Add2~58  ))

	.dataa(!\my_accel|refresh_timer [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_accel|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_accel|Add2~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Add2~61 .extended_lut = "off";
defparam \my_accel|Add2~61 .lut_mask = 64'h0000FFFF00005555;
defparam \my_accel|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N58
dffeas \my_accel|refresh_timer[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[19] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N48
cyclonev_lcell_comb \my_accel|state~33 (
// Equation(s):
// \my_accel|state~33_combout  = ( !\my_accel|refresh_timer [19] & ( (!\my_accel|refresh_timer [18] & (!\my_accel|refresh_timer[16]~DUPLICATE_q  & !\my_accel|refresh_timer [17])) ) )

	.dataa(!\my_accel|refresh_timer [18]),
	.datab(!\my_accel|refresh_timer[16]~DUPLICATE_q ),
	.datac(!\my_accel|refresh_timer [17]),
	.datad(gnd),
	.datae(!\my_accel|refresh_timer [19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~33 .extended_lut = "off";
defparam \my_accel|state~33 .lut_mask = 64'h8080000080800000;
defparam \my_accel|state~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N13
dffeas \my_accel|refresh_timer[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[4]~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N22
dffeas \my_accel|refresh_timer[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[7]~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N6
cyclonev_lcell_comb \my_accel|LessThan0~0 (
// Equation(s):
// \my_accel|LessThan0~0_combout  = ( \my_accel|refresh_timer[7]~DUPLICATE_q  & ( \my_accel|refresh_timer [5] & ( (\my_accel|refresh_timer [9] & \my_accel|refresh_timer [8]) ) ) ) # ( !\my_accel|refresh_timer[7]~DUPLICATE_q  & ( \my_accel|refresh_timer [5] & 
// ( (\my_accel|refresh_timer [6] & (\my_accel|refresh_timer [9] & \my_accel|refresh_timer [8])) ) ) ) # ( \my_accel|refresh_timer[7]~DUPLICATE_q  & ( !\my_accel|refresh_timer [5] & ( (\my_accel|refresh_timer [9] & \my_accel|refresh_timer [8]) ) ) ) # ( 
// !\my_accel|refresh_timer[7]~DUPLICATE_q  & ( !\my_accel|refresh_timer [5] & ( (\my_accel|refresh_timer[4]~DUPLICATE_q  & (\my_accel|refresh_timer [6] & (\my_accel|refresh_timer [9] & \my_accel|refresh_timer [8]))) ) ) )

	.dataa(!\my_accel|refresh_timer[4]~DUPLICATE_q ),
	.datab(!\my_accel|refresh_timer [6]),
	.datac(!\my_accel|refresh_timer [9]),
	.datad(!\my_accel|refresh_timer [8]),
	.datae(!\my_accel|refresh_timer[7]~DUPLICATE_q ),
	.dataf(!\my_accel|refresh_timer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|LessThan0~0 .extended_lut = "off";
defparam \my_accel|LessThan0~0 .lut_mask = 64'h0001000F0003000F;
defparam \my_accel|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N34
dffeas \my_accel|refresh_timer[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[11]~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N40
dffeas \my_accel|refresh_timer[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[13]~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \my_accel|LessThan0~1 (
// Equation(s):
// \my_accel|LessThan0~1_combout  = (!\my_accel|refresh_timer [12] & (!\my_accel|refresh_timer[11]~DUPLICATE_q  & (!\my_accel|refresh_timer [10] & !\my_accel|refresh_timer[13]~DUPLICATE_q )))

	.dataa(!\my_accel|refresh_timer [12]),
	.datab(!\my_accel|refresh_timer[11]~DUPLICATE_q ),
	.datac(!\my_accel|refresh_timer [10]),
	.datad(!\my_accel|refresh_timer[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|LessThan0~1 .extended_lut = "off";
defparam \my_accel|LessThan0~1 .lut_mask = 64'h8000800080008000;
defparam \my_accel|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N24
cyclonev_lcell_comb \my_accel|state~34 (
// Equation(s):
// \my_accel|state~34_combout  = ( \my_accel|LessThan0~1_combout  & ( (\my_accel|state~33_combout  & ((!\my_accel|refresh_timer[15]~DUPLICATE_q ) # ((!\my_accel|refresh_timer [14]) # (!\my_accel|LessThan0~0_combout )))) ) ) # ( !\my_accel|LessThan0~1_combout 
//  & ( (\my_accel|state~33_combout  & ((!\my_accel|refresh_timer[15]~DUPLICATE_q ) # (!\my_accel|refresh_timer [14]))) ) )

	.dataa(!\my_accel|refresh_timer[15]~DUPLICATE_q ),
	.datab(!\my_accel|refresh_timer [14]),
	.datac(!\my_accel|state~33_combout ),
	.datad(!\my_accel|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\my_accel|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~34 .extended_lut = "off";
defparam \my_accel|state~34 .lut_mask = 64'h0E0E0E0E0F0E0F0E;
defparam \my_accel|state~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N39
cyclonev_lcell_comb \my_accel|config_write~0 (
// Equation(s):
// \my_accel|config_write~0_combout  = ( \my_accel|state~34_combout  & ( (\my_accel|config_write~q  & ((!\my_accel|i2c_tick~q ) # ((\my_accel|config_done~q ) # (\my_accel|state.IDLE~q )))) ) ) # ( !\my_accel|state~34_combout  & ( (!\my_accel|i2c_tick~q  & 
// (\my_accel|config_write~q )) # (\my_accel|i2c_tick~q  & ((!\my_accel|state.IDLE~q  & ((\my_accel|config_done~q ))) # (\my_accel|state.IDLE~q  & (\my_accel|config_write~q )))) ) )

	.dataa(!\my_accel|i2c_tick~q ),
	.datab(!\my_accel|config_write~q ),
	.datac(!\my_accel|state.IDLE~q ),
	.datad(!\my_accel|config_done~q ),
	.datae(gnd),
	.dataf(!\my_accel|state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|config_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|config_write~0 .extended_lut = "off";
defparam \my_accel|config_write~0 .lut_mask = 64'h2373237323332333;
defparam \my_accel|config_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N41
dffeas \my_accel|config_write (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|config_write~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|config_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|config_write .is_wysiwyg = "true";
defparam \my_accel|config_write .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N41
dffeas \my_accel|state.WR_DEV_ADDR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.WR_DEV_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.WR_DEV_ADDR .is_wysiwyg = "true";
defparam \my_accel|state.WR_DEV_ADDR .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N52
dffeas \my_accel|state.START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.START .is_wysiwyg = "true";
defparam \my_accel|state.START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N51
cyclonev_lcell_comb \my_accel|Selector7~0 (
// Equation(s):
// \my_accel|Selector7~0_combout  = ( \my_accel|state~34_combout  & ( (!\my_accel|config_done~DUPLICATE_q  & ((!\my_accel|state.IDLE~q ) # ((!\my_accel|Decoder2~0_combout  & \my_accel|state.START~q )))) # (\my_accel|config_done~DUPLICATE_q  & 
// (((!\my_accel|Decoder2~0_combout  & \my_accel|state.START~q )))) ) ) # ( !\my_accel|state~34_combout  & ( (!\my_accel|state.IDLE~q ) # ((!\my_accel|Decoder2~0_combout  & \my_accel|state.START~q )) ) )

	.dataa(!\my_accel|config_done~DUPLICATE_q ),
	.datab(!\my_accel|state.IDLE~q ),
	.datac(!\my_accel|Decoder2~0_combout ),
	.datad(!\my_accel|state.START~q ),
	.datae(gnd),
	.dataf(!\my_accel|state~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector7~0 .extended_lut = "off";
defparam \my_accel|Selector7~0 .lut_mask = 64'hCCFCCCFC88F888F8;
defparam \my_accel|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N53
dffeas \my_accel|state.START~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.START~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.START~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|state.START~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \my_accel|Selector8~0 (
// Equation(s):
// \my_accel|Selector8~0_combout  = ( \my_accel|state.START~DUPLICATE_q  & ( ((!\my_accel|sda_en~0_combout  & \my_accel|state.WR_DEV_ADDR~q )) # (\my_accel|Decoder2~0_combout ) ) ) # ( !\my_accel|state.START~DUPLICATE_q  & ( (!\my_accel|sda_en~0_combout  & 
// \my_accel|state.WR_DEV_ADDR~q ) ) )

	.dataa(!\my_accel|Decoder2~0_combout ),
	.datab(!\my_accel|sda_en~0_combout ),
	.datac(gnd),
	.datad(!\my_accel|state.WR_DEV_ADDR~q ),
	.datae(gnd),
	.dataf(!\my_accel|state.START~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector8~0 .extended_lut = "off";
defparam \my_accel|Selector8~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \my_accel|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N40
dffeas \my_accel|state.WR_DEV_ADDR~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.WR_DEV_ADDR~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.WR_DEV_ADDR~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|state.WR_DEV_ADDR~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N52
dffeas \my_accel|state.ACK_SEND (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|state.READ_DATA~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\my_accel|state~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.ACK_SEND~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.ACK_SEND .is_wysiwyg = "true";
defparam \my_accel|state.ACK_SEND .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N45
cyclonev_lcell_comb \my_accel|Selector49~0 (
// Equation(s):
// \my_accel|Selector49~0_combout  = (\my_accel|state.ACK_SEND~q  & !\my_accel|byte_cnt [0])

	.dataa(gnd),
	.datab(!\my_accel|state.ACK_SEND~q ),
	.datac(gnd),
	.datad(!\my_accel|byte_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector49~0 .extended_lut = "off";
defparam \my_accel|Selector49~0 .lut_mask = 64'h3300330033003300;
defparam \my_accel|Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N35
dffeas \my_accel|state.WR_REG_ADDR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|state~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.WR_REG_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.WR_REG_ADDR .is_wysiwyg = "true";
defparam \my_accel|state.WR_REG_ADDR .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N44
dffeas \my_accel|state.RESTART (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|state~46_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.RESTART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.RESTART .is_wysiwyg = "true";
defparam \my_accel|state.RESTART .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \my_accel|saved_state~21 (
// Equation(s):
// \my_accel|saved_state~21_combout  = ( \my_accel|saved_state.RESTART~q  & ( \my_accel|config_write~q  & ( (!\my_accel|sda_en~0_combout ) # ((!\my_accel|Selector1~1_combout ) # ((!\my_accel|i2c_tick~q ) # (\my_accel|state.WR_REG_ADDR~q ))) ) ) ) # ( 
// !\my_accel|saved_state.RESTART~q  & ( \my_accel|config_write~q  & ( (\my_accel|sda_en~0_combout  & (\my_accel|Selector1~1_combout  & (\my_accel|state.WR_REG_ADDR~q  & \my_accel|i2c_tick~q ))) ) ) ) # ( \my_accel|saved_state.RESTART~q  & ( 
// !\my_accel|config_write~q  & ( (!\my_accel|sda_en~0_combout ) # ((!\my_accel|Selector1~1_combout ) # (!\my_accel|i2c_tick~q )) ) ) )

	.dataa(!\my_accel|sda_en~0_combout ),
	.datab(!\my_accel|Selector1~1_combout ),
	.datac(!\my_accel|state.WR_REG_ADDR~q ),
	.datad(!\my_accel|i2c_tick~q ),
	.datae(!\my_accel|saved_state.RESTART~q ),
	.dataf(!\my_accel|config_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|saved_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|saved_state~21 .extended_lut = "off";
defparam \my_accel|saved_state~21 .lut_mask = 64'h0000FFEE0001FFEF;
defparam \my_accel|saved_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N13
dffeas \my_accel|saved_state.RESTART (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|saved_state~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|saved_state.RESTART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|saved_state.RESTART .is_wysiwyg = "true";
defparam \my_accel|saved_state.RESTART .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N42
cyclonev_lcell_comb \my_accel|state~46 (
// Equation(s):
// \my_accel|state~46_combout  = ( \my_accel|state.RESTART~q  & ( \my_accel|saved_state.RESTART~q  & ( ((!\my_accel|state~40_combout ) # (\my_accel|state~43_combout )) # (\my_accel|state.ACK_CHECK~q ) ) ) ) # ( !\my_accel|state.RESTART~q  & ( 
// \my_accel|saved_state.RESTART~q  & ( (\my_accel|Decoder2~0_combout  & (\my_accel|state.ACK_CHECK~q  & (\my_accel|state~40_combout  & !\my_accel|state~43_combout ))) ) ) ) # ( \my_accel|state.RESTART~q  & ( !\my_accel|saved_state.RESTART~q  & ( 
// (!\my_accel|state~40_combout ) # (((!\my_accel|Decoder2~0_combout  & \my_accel|state.ACK_CHECK~q )) # (\my_accel|state~43_combout )) ) ) )

	.dataa(!\my_accel|Decoder2~0_combout ),
	.datab(!\my_accel|state.ACK_CHECK~q ),
	.datac(!\my_accel|state~40_combout ),
	.datad(!\my_accel|state~43_combout ),
	.datae(!\my_accel|state.RESTART~q ),
	.dataf(!\my_accel|saved_state.RESTART~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~46 .extended_lut = "off";
defparam \my_accel|state~46 .lut_mask = 64'h0000F2FF0100F3FF;
defparam \my_accel|state~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N43
dffeas \my_accel|state.RESTART~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|state~46_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.RESTART~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.RESTART~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|state.RESTART~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N36
cyclonev_lcell_comb \my_accel|state~37 (
// Equation(s):
// \my_accel|state~37_combout  = ( \my_accel|phase [1] & ( \my_accel|state.STOP~q  & ( \my_accel|phase [0] ) ) ) # ( \my_accel|phase [1] & ( !\my_accel|state.STOP~q  & ( (\my_accel|phase [0] & ((\my_accel|state.RESTART~DUPLICATE_q ) # 
// (\my_accel|state.START~DUPLICATE_q ))) ) ) )

	.dataa(!\my_accel|state.START~DUPLICATE_q ),
	.datab(!\my_accel|phase [0]),
	.datac(!\my_accel|state.RESTART~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_accel|phase [1]),
	.dataf(!\my_accel|state.STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~37 .extended_lut = "off";
defparam \my_accel|state~37 .lut_mask = 64'h0000131300003333;
defparam \my_accel|state~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \my_accel|Selector13~0 (
// Equation(s):
// \my_accel|Selector13~0_combout  = ( \my_accel|state.RESTART~q  & ( ((!\my_accel|sda_en~0_combout  & \my_accel|state.RD_DEV_ADDR~q )) # (\my_accel|Decoder2~0_combout ) ) ) # ( !\my_accel|state.RESTART~q  & ( (!\my_accel|sda_en~0_combout  & 
// \my_accel|state.RD_DEV_ADDR~q ) ) )

	.dataa(!\my_accel|Decoder2~0_combout ),
	.datab(!\my_accel|sda_en~0_combout ),
	.datac(gnd),
	.datad(!\my_accel|state.RD_DEV_ADDR~q ),
	.datae(gnd),
	.dataf(!\my_accel|state.RESTART~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector13~0 .extended_lut = "off";
defparam \my_accel|Selector13~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \my_accel|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N37
dffeas \my_accel|state.RD_DEV_ADDR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.RD_DEV_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.RD_DEV_ADDR .is_wysiwyg = "true";
defparam \my_accel|state.RD_DEV_ADDR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \my_accel|state~38 (
// Equation(s):
// \my_accel|state~38_combout  = ( !\my_accel|sda_en~0_combout  & ( \my_accel|state.READ_DATA~q  & ( !\my_accel|state~37_combout  ) ) ) # ( \my_accel|sda_en~0_combout  & ( !\my_accel|state.READ_DATA~q  & ( (!\my_accel|state.WR_REG_ADDR~DUPLICATE_q  & 
// (!\my_accel|state~37_combout  & (!\my_accel|state.RD_DEV_ADDR~q  & !\my_accel|state.WR_REG_DATA~q ))) ) ) ) # ( !\my_accel|sda_en~0_combout  & ( !\my_accel|state.READ_DATA~q  & ( !\my_accel|state~37_combout  ) ) )

	.dataa(!\my_accel|state.WR_REG_ADDR~DUPLICATE_q ),
	.datab(!\my_accel|state~37_combout ),
	.datac(!\my_accel|state.RD_DEV_ADDR~q ),
	.datad(!\my_accel|state.WR_REG_DATA~q ),
	.datae(!\my_accel|sda_en~0_combout ),
	.dataf(!\my_accel|state.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~38 .extended_lut = "off";
defparam \my_accel|state~38 .lut_mask = 64'hCCCC8000CCCC0000;
defparam \my_accel|state~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N27
cyclonev_lcell_comb \my_accel|state~39 (
// Equation(s):
// \my_accel|state~39_combout  = (\my_accel|state.IDLE~q  & !\my_accel|state.WAIT_CONFIG~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|state.IDLE~q ),
	.datad(!\my_accel|state.WAIT_CONFIG~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~39 .extended_lut = "off";
defparam \my_accel|state~39 .lut_mask = 64'h0F000F000F000F00;
defparam \my_accel|state~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N24
cyclonev_lcell_comb \my_accel|state~43 (
// Equation(s):
// \my_accel|state~43_combout  = ( \my_accel|Decoder2~0_combout  & ( !\my_accel|state~36_combout  & ( (!\my_accel|state.ACK_CHECK~q  & (\my_accel|state~38_combout  & (\my_accel|state~39_combout  & !\my_accel|state.ACK_SEND~q ))) ) ) ) # ( 
// !\my_accel|Decoder2~0_combout  & ( !\my_accel|state~36_combout  & ( (!\my_accel|state.ACK_CHECK~q  & (\my_accel|state~38_combout  & \my_accel|state~39_combout )) ) ) )

	.dataa(!\my_accel|state.ACK_CHECK~q ),
	.datab(!\my_accel|state~38_combout ),
	.datac(!\my_accel|state~39_combout ),
	.datad(!\my_accel|state.ACK_SEND~q ),
	.datae(!\my_accel|Decoder2~0_combout ),
	.dataf(!\my_accel|state~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~43 .extended_lut = "off";
defparam \my_accel|state~43 .lut_mask = 64'h0202020000000000;
defparam \my_accel|state~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \my_accel|saved_state~20 (
// Equation(s):
// \my_accel|saved_state~20_combout  = ( \my_accel|saved_state.WR_REG_DATA~q  & ( \my_accel|config_write~q  & ( (!\my_accel|sda_en~0_combout ) # ((!\my_accel|Selector1~1_combout ) # (!\my_accel|i2c_tick~q )) ) ) ) # ( \my_accel|saved_state.WR_REG_DATA~q  & ( 
// !\my_accel|config_write~q  & ( (!\my_accel|sda_en~0_combout ) # ((!\my_accel|Selector1~1_combout ) # ((!\my_accel|i2c_tick~q ) # (\my_accel|state.WR_REG_ADDR~q ))) ) ) ) # ( !\my_accel|saved_state.WR_REG_DATA~q  & ( !\my_accel|config_write~q  & ( 
// (\my_accel|sda_en~0_combout  & (\my_accel|Selector1~1_combout  & (\my_accel|state.WR_REG_ADDR~q  & \my_accel|i2c_tick~q ))) ) ) )

	.dataa(!\my_accel|sda_en~0_combout ),
	.datab(!\my_accel|Selector1~1_combout ),
	.datac(!\my_accel|state.WR_REG_ADDR~q ),
	.datad(!\my_accel|i2c_tick~q ),
	.datae(!\my_accel|saved_state.WR_REG_DATA~q ),
	.dataf(!\my_accel|config_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|saved_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|saved_state~20 .extended_lut = "off";
defparam \my_accel|saved_state~20 .lut_mask = 64'h0001FFEF0000FFEE;
defparam \my_accel|saved_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N1
dffeas \my_accel|saved_state.WR_REG_DATA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|saved_state~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|saved_state.WR_REG_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|saved_state.WR_REG_DATA .is_wysiwyg = "true";
defparam \my_accel|saved_state.WR_REG_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \my_accel|state~44 (
// Equation(s):
// \my_accel|state~44_combout  = ( \my_accel|state.WR_REG_DATA~q  & ( \my_accel|saved_state.WR_REG_DATA~q  & ( (!\my_accel|state~40_combout ) # ((\my_accel|state.ACK_CHECK~q ) # (\my_accel|state~43_combout )) ) ) ) # ( !\my_accel|state.WR_REG_DATA~q  & ( 
// \my_accel|saved_state.WR_REG_DATA~q  & ( (\my_accel|state~40_combout  & (!\my_accel|state~43_combout  & (\my_accel|Decoder2~0_combout  & \my_accel|state.ACK_CHECK~q ))) ) ) ) # ( \my_accel|state.WR_REG_DATA~q  & ( !\my_accel|saved_state.WR_REG_DATA~q  & ( 
// (!\my_accel|state~40_combout ) # (((!\my_accel|Decoder2~0_combout  & \my_accel|state.ACK_CHECK~q )) # (\my_accel|state~43_combout )) ) ) )

	.dataa(!\my_accel|state~40_combout ),
	.datab(!\my_accel|state~43_combout ),
	.datac(!\my_accel|Decoder2~0_combout ),
	.datad(!\my_accel|state.ACK_CHECK~q ),
	.datae(!\my_accel|state.WR_REG_DATA~q ),
	.dataf(!\my_accel|saved_state.WR_REG_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~44 .extended_lut = "off";
defparam \my_accel|state~44 .lut_mask = 64'h0000BBFB0004BBFF;
defparam \my_accel|state~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N32
dffeas \my_accel|state.WR_REG_DATA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|state~44_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.WR_REG_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.WR_REG_DATA .is_wysiwyg = "true";
defparam \my_accel|state.WR_REG_DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N48
cyclonev_lcell_comb \my_accel|Selector45~0 (
// Equation(s):
// \my_accel|Selector45~0_combout  = ( \my_accel|saved_state.READ_DATA~q  & ( \my_accel|state.RD_DEV_ADDR~q  ) ) # ( !\my_accel|saved_state.READ_DATA~q  & ( \my_accel|state.RD_DEV_ADDR~q  & ( \my_accel|sda_en~0_combout  ) ) ) # ( 
// \my_accel|saved_state.READ_DATA~q  & ( !\my_accel|state.RD_DEV_ADDR~q  & ( (!\my_accel|sda_en~0_combout ) # ((!\my_accel|state.WR_REG_ADDR~q  & (!\my_accel|state.WR_REG_DATA~q  & !\my_accel|state.WR_DEV_ADDR~q ))) ) ) )

	.dataa(!\my_accel|state.WR_REG_ADDR~q ),
	.datab(!\my_accel|state.WR_REG_DATA~q ),
	.datac(!\my_accel|sda_en~0_combout ),
	.datad(!\my_accel|state.WR_DEV_ADDR~q ),
	.datae(!\my_accel|saved_state.READ_DATA~q ),
	.dataf(!\my_accel|state.RD_DEV_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector45~0 .extended_lut = "off";
defparam \my_accel|Selector45~0 .lut_mask = 64'h0000F8F00F0FFFFF;
defparam \my_accel|Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N49
dffeas \my_accel|saved_state.READ_DATA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|saved_state.READ_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|saved_state.READ_DATA .is_wysiwyg = "true";
defparam \my_accel|saved_state.READ_DATA .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N43
dffeas \my_accel|byte_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|byte_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|byte_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|byte_cnt[1] .is_wysiwyg = "true";
defparam \my_accel|byte_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \my_accel|Selector48~0 (
// Equation(s):
// \my_accel|Selector48~0_combout  = ( \my_accel|byte_cnt [0] & ( (\my_accel|state.ACK_SEND~q  & !\my_accel|byte_cnt [1]) ) ) # ( !\my_accel|byte_cnt [0] & ( (\my_accel|state.ACK_SEND~q  & \my_accel|byte_cnt [1]) ) )

	.dataa(gnd),
	.datab(!\my_accel|state.ACK_SEND~q ),
	.datac(gnd),
	.datad(!\my_accel|byte_cnt [1]),
	.datae(gnd),
	.dataf(!\my_accel|byte_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector48~0 .extended_lut = "off";
defparam \my_accel|Selector48~0 .lut_mask = 64'h0033003333003300;
defparam \my_accel|Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N44
dffeas \my_accel|byte_cnt[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|byte_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|byte_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|byte_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|byte_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N57
cyclonev_lcell_comb \my_accel|Selector47~0 (
// Equation(s):
// \my_accel|Selector47~0_combout  = ( \my_accel|byte_cnt[1]~DUPLICATE_q  & ( (\my_accel|state.ACK_SEND~q  & (!\my_accel|byte_cnt [0] $ (!\my_accel|byte_cnt [2]))) ) ) # ( !\my_accel|byte_cnt[1]~DUPLICATE_q  & ( (\my_accel|state.ACK_SEND~q  & 
// \my_accel|byte_cnt [2]) ) )

	.dataa(gnd),
	.datab(!\my_accel|byte_cnt [0]),
	.datac(!\my_accel|state.ACK_SEND~q ),
	.datad(!\my_accel|byte_cnt [2]),
	.datae(gnd),
	.dataf(!\my_accel|byte_cnt[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector47~0 .extended_lut = "off";
defparam \my_accel|Selector47~0 .lut_mask = 64'h000F000F030C030C;
defparam \my_accel|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N58
dffeas \my_accel|byte_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|byte_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|byte_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|byte_cnt[2] .is_wysiwyg = "true";
defparam \my_accel|byte_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \my_accel|byte_cnt[0]~0 (
// Equation(s):
// \my_accel|byte_cnt[0]~0_combout  = ( \my_accel|byte_cnt [0] & ( \my_accel|byte_cnt[1]~DUPLICATE_q  & ( (\my_accel|phase [1] & (\my_accel|phase [0] & \my_accel|state.ACK_SEND~q )) ) ) ) # ( !\my_accel|byte_cnt [0] & ( \my_accel|byte_cnt[1]~DUPLICATE_q  & ( 
// (\my_accel|phase [1] & (\my_accel|phase [0] & \my_accel|state.ACK_SEND~q )) ) ) ) # ( \my_accel|byte_cnt [0] & ( !\my_accel|byte_cnt[1]~DUPLICATE_q  & ( (\my_accel|phase [1] & (\my_accel|phase [0] & (!\my_accel|byte_cnt [2] & \my_accel|state.ACK_SEND~q 
// ))) ) ) ) # ( !\my_accel|byte_cnt [0] & ( !\my_accel|byte_cnt[1]~DUPLICATE_q  & ( (\my_accel|phase [1] & (\my_accel|phase [0] & \my_accel|state.ACK_SEND~q )) ) ) )

	.dataa(!\my_accel|phase [1]),
	.datab(!\my_accel|phase [0]),
	.datac(!\my_accel|byte_cnt [2]),
	.datad(!\my_accel|state.ACK_SEND~q ),
	.datae(!\my_accel|byte_cnt [0]),
	.dataf(!\my_accel|byte_cnt[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|byte_cnt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|byte_cnt[0]~0 .extended_lut = "off";
defparam \my_accel|byte_cnt[0]~0 .lut_mask = 64'h0011001000110011;
defparam \my_accel|byte_cnt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N21
cyclonev_lcell_comb \my_accel|byte_cnt[2]~1 (
// Equation(s):
// \my_accel|byte_cnt[2]~1_combout  = ( \my_accel|byte_cnt[0]~0_combout  & ( \my_accel|i2c_tick~q  ) ) # ( !\my_accel|byte_cnt[0]~0_combout  & ( (\my_accel|i2c_tick~q  & (\my_accel|saved_state.READ_DATA~q  & (\my_accel|Decoder2~0_combout  & 
// \my_accel|state.ACK_CHECK~q ))) ) )

	.dataa(!\my_accel|i2c_tick~q ),
	.datab(!\my_accel|saved_state.READ_DATA~q ),
	.datac(!\my_accel|Decoder2~0_combout ),
	.datad(!\my_accel|state.ACK_CHECK~q ),
	.datae(gnd),
	.dataf(!\my_accel|byte_cnt[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|byte_cnt[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|byte_cnt[2]~1 .extended_lut = "off";
defparam \my_accel|byte_cnt[2]~1 .lut_mask = 64'h0001000155555555;
defparam \my_accel|byte_cnt[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N47
dffeas \my_accel|byte_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|byte_cnt[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|byte_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|byte_cnt[0] .is_wysiwyg = "true";
defparam \my_accel|byte_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \my_accel|Equal2~0 (
// Equation(s):
// \my_accel|Equal2~0_combout  = ( \my_accel|byte_cnt [2] & ( (\my_accel|byte_cnt [0] & !\my_accel|byte_cnt [1]) ) )

	.dataa(gnd),
	.datab(!\my_accel|byte_cnt [0]),
	.datac(gnd),
	.datad(!\my_accel|byte_cnt [1]),
	.datae(gnd),
	.dataf(!\my_accel|byte_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Equal2~0 .extended_lut = "off";
defparam \my_accel|Equal2~0 .lut_mask = 64'h0000000033003300;
defparam \my_accel|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N3
cyclonev_lcell_comb \my_accel|state~35 (
// Equation(s):
// \my_accel|state~35_combout  = (!\my_accel|state.ACK_SEND~q  & !\my_accel|state.ACK_CHECK~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|state.ACK_SEND~q ),
	.datad(!\my_accel|state.ACK_CHECK~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~35 .extended_lut = "off";
defparam \my_accel|state~35 .lut_mask = 64'hF000F000F000F000;
defparam \my_accel|state~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N18
cyclonev_lcell_comb \my_accel|state~41 (
// Equation(s):
// \my_accel|state~41_combout  = ( \my_accel|state~40_combout  & ( \my_accel|state~36_combout  & ( (\my_accel|Decoder2~0_combout ) # (\my_accel|state~35_combout ) ) ) ) # ( \my_accel|state~40_combout  & ( !\my_accel|state~36_combout  & ( 
// (!\my_accel|state~35_combout  & (((\my_accel|Decoder2~0_combout )))) # (\my_accel|state~35_combout  & ((!\my_accel|state~38_combout ) # ((!\my_accel|state~39_combout )))) ) ) )

	.dataa(!\my_accel|state~35_combout ),
	.datab(!\my_accel|state~38_combout ),
	.datac(!\my_accel|state~39_combout ),
	.datad(!\my_accel|Decoder2~0_combout ),
	.datae(!\my_accel|state~40_combout ),
	.dataf(!\my_accel|state~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~41 .extended_lut = "off";
defparam \my_accel|state~41 .lut_mask = 64'h000054FE000055FF;
defparam \my_accel|state~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \my_accel|state~47 (
// Equation(s):
// \my_accel|state~47_combout  = ( \my_accel|state.READ_DATA~q  & ( \my_accel|state~41_combout  & ( (!\my_accel|state.ACK_CHECK~q  & (!\my_accel|Equal2~0_combout  & ((\my_accel|state.ACK_SEND~q )))) # (\my_accel|state.ACK_CHECK~q  & 
// (((\my_accel|state.ACK_SEND~q ) # (\my_accel|saved_state.READ_DATA~q )))) ) ) ) # ( !\my_accel|state.READ_DATA~q  & ( \my_accel|state~41_combout  & ( (!\my_accel|state.ACK_CHECK~q  & (!\my_accel|Equal2~0_combout  & ((\my_accel|state.ACK_SEND~q )))) # 
// (\my_accel|state.ACK_CHECK~q  & (((\my_accel|saved_state.READ_DATA~q  & !\my_accel|state.ACK_SEND~q )))) ) ) ) # ( \my_accel|state.READ_DATA~q  & ( !\my_accel|state~41_combout  ) )

	.dataa(!\my_accel|Equal2~0_combout ),
	.datab(!\my_accel|saved_state.READ_DATA~q ),
	.datac(!\my_accel|state.ACK_CHECK~q ),
	.datad(!\my_accel|state.ACK_SEND~q ),
	.datae(!\my_accel|state.READ_DATA~q ),
	.dataf(!\my_accel|state~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~47 .extended_lut = "off";
defparam \my_accel|state~47 .lut_mask = 64'h0000FFFF03A003AF;
defparam \my_accel|state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N7
dffeas \my_accel|state.READ_DATA (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|state~47_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.READ_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.READ_DATA .is_wysiwyg = "true";
defparam \my_accel|state.READ_DATA .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N12
cyclonev_lcell_comb \my_accel|Selector40~0 (
// Equation(s):
// \my_accel|Selector40~0_combout  = ( !\my_accel|bit_cnt [0] & ( \my_accel|state.READ_DATA~q  ) ) # ( \my_accel|bit_cnt [0] & ( !\my_accel|state.READ_DATA~q  & ( !\my_accel|Selector1~1_combout  ) ) ) # ( !\my_accel|bit_cnt [0] & ( 
// !\my_accel|state.READ_DATA~q  ) )

	.dataa(gnd),
	.datab(!\my_accel|Selector1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_accel|bit_cnt [0]),
	.dataf(!\my_accel|state.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector40~0 .extended_lut = "off";
defparam \my_accel|Selector40~0 .lut_mask = 64'hFFFFCCCCFFFF0000;
defparam \my_accel|Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N45
cyclonev_lcell_comb \my_accel|bit_cnt[1]~1 (
// Equation(s):
// \my_accel|bit_cnt[1]~1_combout  = ( \my_accel|state.RESTART~DUPLICATE_q  & ( (\my_accel|phase [1] & \my_accel|phase [0]) ) ) # ( !\my_accel|state.RESTART~DUPLICATE_q  & ( (\my_accel|phase [1] & (\my_accel|phase [0] & ((\my_accel|state.START~DUPLICATE_q ) 
// # (\my_accel|state.ACK_CHECK~q )))) ) )

	.dataa(!\my_accel|phase [1]),
	.datab(!\my_accel|phase [0]),
	.datac(!\my_accel|state.ACK_CHECK~q ),
	.datad(!\my_accel|state.START~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_accel|state.RESTART~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|bit_cnt[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|bit_cnt[1]~1 .extended_lut = "off";
defparam \my_accel|bit_cnt[1]~1 .lut_mask = 64'h0111011111111111;
defparam \my_accel|bit_cnt[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N9
cyclonev_lcell_comb \my_accel|bit_cnt[1]~0 (
// Equation(s):
// \my_accel|bit_cnt[1]~0_combout  = ( \my_accel|phase [1] & ( (\my_accel|phase [0] & (((\my_accel|bit_cnt [2]) # (\my_accel|bit_cnt [0])) # (\my_accel|bit_cnt [1]))) ) )

	.dataa(!\my_accel|phase [0]),
	.datab(!\my_accel|bit_cnt [1]),
	.datac(!\my_accel|bit_cnt [0]),
	.datad(!\my_accel|bit_cnt [2]),
	.datae(gnd),
	.dataf(!\my_accel|phase [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|bit_cnt[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|bit_cnt[1]~0 .extended_lut = "off";
defparam \my_accel|bit_cnt[1]~0 .lut_mask = 64'h0000000015551555;
defparam \my_accel|bit_cnt[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N48
cyclonev_lcell_comb \my_accel|bit_cnt[2]~2 (
// Equation(s):
// \my_accel|bit_cnt[2]~2_combout  = ( \my_accel|i2c_tick~q  & ( \my_accel|bit_cnt[1]~0_combout  & ( (((\my_accel|state.READ_DATA~q ) # (\my_accel|Selector1~1_combout )) # (\my_accel|byte_cnt[0]~0_combout )) # (\my_accel|bit_cnt[1]~1_combout ) ) ) ) # ( 
// \my_accel|i2c_tick~q  & ( !\my_accel|bit_cnt[1]~0_combout  & ( (\my_accel|byte_cnt[0]~0_combout ) # (\my_accel|bit_cnt[1]~1_combout ) ) ) )

	.dataa(!\my_accel|bit_cnt[1]~1_combout ),
	.datab(!\my_accel|byte_cnt[0]~0_combout ),
	.datac(!\my_accel|Selector1~1_combout ),
	.datad(!\my_accel|state.READ_DATA~q ),
	.datae(!\my_accel|i2c_tick~q ),
	.dataf(!\my_accel|bit_cnt[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|bit_cnt[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|bit_cnt[2]~2 .extended_lut = "off";
defparam \my_accel|bit_cnt[2]~2 .lut_mask = 64'h0000777700007FFF;
defparam \my_accel|bit_cnt[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N13
dffeas \my_accel|bit_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|bit_cnt[0] .is_wysiwyg = "true";
defparam \my_accel|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N39
cyclonev_lcell_comb \my_accel|Selector39~0 (
// Equation(s):
// \my_accel|Selector39~0_combout  = ( \my_accel|bit_cnt [1] & ( \my_accel|bit_cnt [0] ) ) # ( !\my_accel|bit_cnt [1] & ( \my_accel|bit_cnt [0] & ( (!\my_accel|state.READ_DATA~q  & !\my_accel|Selector1~1_combout ) ) ) ) # ( \my_accel|bit_cnt [1] & ( 
// !\my_accel|bit_cnt [0] & ( (!\my_accel|state.READ_DATA~q  & !\my_accel|Selector1~1_combout ) ) ) ) # ( !\my_accel|bit_cnt [1] & ( !\my_accel|bit_cnt [0] ) )

	.dataa(!\my_accel|state.READ_DATA~q ),
	.datab(gnd),
	.datac(!\my_accel|Selector1~1_combout ),
	.datad(gnd),
	.datae(!\my_accel|bit_cnt [1]),
	.dataf(!\my_accel|bit_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector39~0 .extended_lut = "off";
defparam \my_accel|Selector39~0 .lut_mask = 64'hFFFFA0A0A0A0FFFF;
defparam \my_accel|Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N40
dffeas \my_accel|bit_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|bit_cnt[1] .is_wysiwyg = "true";
defparam \my_accel|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N42
cyclonev_lcell_comb \my_accel|state~36 (
// Equation(s):
// \my_accel|state~36_combout  = ( \my_accel|phase [0] & ( !\my_accel|bit_cnt [0] & ( (\my_accel|phase [1] & (\my_accel|state.WR_DEV_ADDR~DUPLICATE_q  & (!\my_accel|bit_cnt [2] & !\my_accel|bit_cnt [1]))) ) ) )

	.dataa(!\my_accel|phase [1]),
	.datab(!\my_accel|state.WR_DEV_ADDR~DUPLICATE_q ),
	.datac(!\my_accel|bit_cnt [2]),
	.datad(!\my_accel|bit_cnt [1]),
	.datae(!\my_accel|phase [0]),
	.dataf(!\my_accel|bit_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~36 .extended_lut = "off";
defparam \my_accel|state~36 .lut_mask = 64'h0000100000000000;
defparam \my_accel|state~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N57
cyclonev_lcell_comb \my_accel|Selector4~0 (
// Equation(s):
// \my_accel|Selector4~0_combout  = ( \my_accel|phase [1] & ( (\my_accel|state.IDLE~q  & !\my_accel|phase [0]) ) ) # ( !\my_accel|phase [1] & ( (\my_accel|state.IDLE~q  & \my_accel|phase [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|state.IDLE~q ),
	.datad(!\my_accel|phase [0]),
	.datae(gnd),
	.dataf(!\my_accel|phase [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector4~0 .extended_lut = "off";
defparam \my_accel|Selector4~0 .lut_mask = 64'h000F000F0F000F00;
defparam \my_accel|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N27
cyclonev_lcell_comb \my_accel|phase[0]~0 (
// Equation(s):
// \my_accel|phase[0]~0_combout  = ( \my_accel|state.ACK_CHECK~q  & ( (\my_accel|phase [1] & \my_accel|phase [0]) ) ) # ( !\my_accel|state.ACK_CHECK~q  & ( (\my_accel|phase [1] & (\my_accel|phase [0] & \my_accel|state.ACK_SEND~q )) ) )

	.dataa(!\my_accel|phase [1]),
	.datab(!\my_accel|phase [0]),
	.datac(gnd),
	.datad(!\my_accel|state.ACK_SEND~q ),
	.datae(gnd),
	.dataf(!\my_accel|state.ACK_CHECK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|phase[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|phase[0]~0 .extended_lut = "off";
defparam \my_accel|phase[0]~0 .lut_mask = 64'h0011001111111111;
defparam \my_accel|phase[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N42
cyclonev_lcell_comb \my_accel|Selector4~1 (
// Equation(s):
// \my_accel|Selector4~1_combout  = ( \my_accel|state~38_combout  & ( (\my_accel|Selector4~0_combout  & (((!\my_accel|state~36_combout  & !\my_accel|phase[0]~0_combout )) # (\my_accel|state.WAIT_CONFIG~q ))) ) ) # ( !\my_accel|state~38_combout  & ( 
// (\my_accel|Selector4~0_combout  & \my_accel|state.WAIT_CONFIG~q ) ) )

	.dataa(!\my_accel|state~36_combout ),
	.datab(!\my_accel|Selector4~0_combout ),
	.datac(!\my_accel|phase[0]~0_combout ),
	.datad(!\my_accel|state.WAIT_CONFIG~q ),
	.datae(gnd),
	.dataf(!\my_accel|state~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector4~1 .extended_lut = "off";
defparam \my_accel|Selector4~1 .lut_mask = 64'h0033003320332033;
defparam \my_accel|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N43
dffeas \my_accel|phase[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|phase [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|phase[1] .is_wysiwyg = "true";
defparam \my_accel|phase[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \my_accel|sda_en~0 (
// Equation(s):
// \my_accel|sda_en~0_combout  = ( !\my_accel|bit_cnt [1] & ( (\my_accel|phase [1] & (\my_accel|phase [0] & (!\my_accel|bit_cnt [0] & !\my_accel|bit_cnt [2]))) ) )

	.dataa(!\my_accel|phase [1]),
	.datab(!\my_accel|phase [0]),
	.datac(!\my_accel|bit_cnt [0]),
	.datad(!\my_accel|bit_cnt [2]),
	.datae(gnd),
	.dataf(!\my_accel|bit_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|sda_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|sda_en~0 .extended_lut = "off";
defparam \my_accel|sda_en~0 .lut_mask = 64'h1000100000000000;
defparam \my_accel|sda_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \my_accel|state~48 (
// Equation(s):
// \my_accel|state~48_combout  = ( !\my_accel|state.START~DUPLICATE_q  & ( (!\my_accel|state.STOP~q  & (!\my_accel|state.ACK_CHECK~q  & (!\my_accel|state.RESTART~DUPLICATE_q  & !\my_accel|state.ACK_SEND~q ))) ) )

	.dataa(!\my_accel|state.STOP~q ),
	.datab(!\my_accel|state.ACK_CHECK~q ),
	.datac(!\my_accel|state.RESTART~DUPLICATE_q ),
	.datad(!\my_accel|state.ACK_SEND~q ),
	.datae(!\my_accel|state.START~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~48 .extended_lut = "off";
defparam \my_accel|state~48 .lut_mask = 64'h8000000080000000;
defparam \my_accel|state~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \my_accel|state~49 (
// Equation(s):
// \my_accel|state~49_combout  = ( \my_accel|state.READ_DATA~q  & ( (!\my_accel|sda_en~0_combout ) # ((!\my_accel|Decoder2~0_combout  & !\my_accel|state~48_combout )) ) ) # ( !\my_accel|state.READ_DATA~q  & ( (!\my_accel|sda_en~0_combout  & 
// (((!\my_accel|Decoder2~0_combout  & !\my_accel|state~48_combout )) # (\my_accel|Selector1~1_combout ))) # (\my_accel|sda_en~0_combout  & (((!\my_accel|Decoder2~0_combout  & !\my_accel|state~48_combout )))) ) )

	.dataa(!\my_accel|sda_en~0_combout ),
	.datab(!\my_accel|Selector1~1_combout ),
	.datac(!\my_accel|Decoder2~0_combout ),
	.datad(!\my_accel|state~48_combout ),
	.datae(gnd),
	.dataf(!\my_accel|state.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~49 .extended_lut = "off";
defparam \my_accel|state~49 .lut_mask = 64'hF222F222FAAAFAAA;
defparam \my_accel|state~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \my_accel|state~51 (
// Equation(s):
// \my_accel|state~51_combout  = ( !\my_accel|state.WAIT_CONFIG~DUPLICATE_q  & ( ((!\my_accel|i2c_tick~q ) # ((\my_accel|state~34_combout  & (!\my_accel|state.IDLE~q  & \my_accel|config_done~DUPLICATE_q )))) # (\my_accel|state~49_combout ) ) ) # ( 
// \my_accel|state.WAIT_CONFIG~DUPLICATE_q  & ( ((!\my_accel|i2c_tick~q ) # ((\my_accel|LessThan1~3_combout ))) # (\my_accel|state~49_combout ) ) )

	.dataa(!\my_accel|state~49_combout ),
	.datab(!\my_accel|i2c_tick~q ),
	.datac(!\my_accel|LessThan1~3_combout ),
	.datad(!\my_accel|state.IDLE~q ),
	.datae(!\my_accel|state.WAIT_CONFIG~DUPLICATE_q ),
	.dataf(!\my_accel|config_done~DUPLICATE_q ),
	.datag(!\my_accel|state~34_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~51 .extended_lut = "on";
defparam \my_accel|state~51 .lut_mask = 64'hDDDDDFDFDFDDDFDF;
defparam \my_accel|state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N17
dffeas \my_accel|state.ACK_CHECK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|Selector1~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\my_accel|state~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.ACK_CHECK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.ACK_CHECK .is_wysiwyg = "true";
defparam \my_accel|state.ACK_CHECK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \my_accel|Selector46~0 (
// Equation(s):
// \my_accel|Selector46~0_combout  = ( \my_accel|saved_state.STOP~q  & ( \my_accel|state.RD_DEV_ADDR~q  & ( (!\my_accel|sda_en~0_combout ) # (\my_accel|state.WR_REG_DATA~q ) ) ) ) # ( !\my_accel|saved_state.STOP~q  & ( \my_accel|state.RD_DEV_ADDR~q  & ( 
// (\my_accel|sda_en~0_combout  & \my_accel|state.WR_REG_DATA~q ) ) ) ) # ( \my_accel|saved_state.STOP~q  & ( !\my_accel|state.RD_DEV_ADDR~q  & ( (!\my_accel|sda_en~0_combout ) # (((!\my_accel|state.WR_REG_ADDR~q  & !\my_accel|state.WR_DEV_ADDR~q )) # 
// (\my_accel|state.WR_REG_DATA~q )) ) ) ) # ( !\my_accel|saved_state.STOP~q  & ( !\my_accel|state.RD_DEV_ADDR~q  & ( (\my_accel|sda_en~0_combout  & \my_accel|state.WR_REG_DATA~q ) ) ) )

	.dataa(!\my_accel|sda_en~0_combout ),
	.datab(!\my_accel|state.WR_REG_DATA~q ),
	.datac(!\my_accel|state.WR_REG_ADDR~q ),
	.datad(!\my_accel|state.WR_DEV_ADDR~q ),
	.datae(!\my_accel|saved_state.STOP~q ),
	.dataf(!\my_accel|state.RD_DEV_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector46~0 .extended_lut = "off";
defparam \my_accel|Selector46~0 .lut_mask = 64'h1111FBBB1111BBBB;
defparam \my_accel|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N25
dffeas \my_accel|saved_state.STOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|saved_state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|saved_state.STOP .is_wysiwyg = "true";
defparam \my_accel|saved_state.STOP .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \my_accel|state~42 (
// Equation(s):
// \my_accel|state~42_combout  = ( \my_accel|state.STOP~q  & ( \my_accel|state~41_combout  & ( (!\my_accel|state.ACK_CHECK~q  & (((\my_accel|Equal2~0_combout  & \my_accel|state.ACK_SEND~q )))) # (\my_accel|state.ACK_CHECK~q  & (((\my_accel|state.ACK_SEND~q 
// )) # (\my_accel|saved_state.STOP~q ))) ) ) ) # ( !\my_accel|state.STOP~q  & ( \my_accel|state~41_combout  & ( (!\my_accel|state.ACK_CHECK~q  & (((\my_accel|Equal2~0_combout  & \my_accel|state.ACK_SEND~q )))) # (\my_accel|state.ACK_CHECK~q  & 
// (\my_accel|saved_state.STOP~q  & ((!\my_accel|state.ACK_SEND~q )))) ) ) ) # ( \my_accel|state.STOP~q  & ( !\my_accel|state~41_combout  ) )

	.dataa(!\my_accel|state.ACK_CHECK~q ),
	.datab(!\my_accel|saved_state.STOP~q ),
	.datac(!\my_accel|Equal2~0_combout ),
	.datad(!\my_accel|state.ACK_SEND~q ),
	.datae(!\my_accel|state.STOP~q ),
	.dataf(!\my_accel|state~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~42 .extended_lut = "off";
defparam \my_accel|state~42 .lut_mask = 64'h0000FFFF110A115F;
defparam \my_accel|state~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N32
dffeas \my_accel|state.STOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|state~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.STOP .is_wysiwyg = "true";
defparam \my_accel|state.STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \my_accel|config_done~0 (
// Equation(s):
// \my_accel|config_done~0_combout  = ( \my_accel|state.STOP~q  & ( ((\my_accel|i2c_tick~q  & (!\my_accel|config_write~q  & \my_accel|Decoder2~0_combout ))) # (\my_accel|config_done~q ) ) ) # ( !\my_accel|state.STOP~q  & ( \my_accel|config_done~q  ) )

	.dataa(!\my_accel|i2c_tick~q ),
	.datab(!\my_accel|config_write~q ),
	.datac(!\my_accel|Decoder2~0_combout ),
	.datad(!\my_accel|config_done~q ),
	.datae(gnd),
	.dataf(!\my_accel|state.STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|config_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|config_done~0 .extended_lut = "off";
defparam \my_accel|config_done~0 .lut_mask = 64'h00FF00FF04FF04FF;
defparam \my_accel|config_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N37
dffeas \my_accel|config_done~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|config_done~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|config_done~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|config_done~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|config_done~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N57
cyclonev_lcell_comb \my_accel|saved_state.IDLE~0 (
// Equation(s):
// \my_accel|saved_state.IDLE~0_combout  = ( \my_accel|i2c_tick~q  & ( ((\my_accel|sda_en~0_combout  & \my_accel|Selector1~1_combout )) # (\my_accel|saved_state.IDLE~q ) ) ) # ( !\my_accel|i2c_tick~q  & ( \my_accel|saved_state.IDLE~q  ) )

	.dataa(!\my_accel|sda_en~0_combout ),
	.datab(!\my_accel|Selector1~1_combout ),
	.datac(gnd),
	.datad(!\my_accel|saved_state.IDLE~q ),
	.datae(gnd),
	.dataf(!\my_accel|i2c_tick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|saved_state.IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|saved_state.IDLE~0 .extended_lut = "off";
defparam \my_accel|saved_state.IDLE~0 .lut_mask = 64'h00FF00FF11FF11FF;
defparam \my_accel|saved_state.IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N58
dffeas \my_accel|saved_state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|saved_state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|saved_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|saved_state.IDLE .is_wysiwyg = "true";
defparam \my_accel|saved_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N40
dffeas \my_accel|config_write~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|config_write~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|config_write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|config_write~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|config_write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N42
cyclonev_lcell_comb \my_accel|Selector6~0 (
// Equation(s):
// \my_accel|Selector6~0_combout  = ( \my_accel|config_write~DUPLICATE_q  & ( \my_accel|state.STOP~q  & ( (\my_accel|phase [1] & \my_accel|phase [0]) ) ) ) # ( !\my_accel|config_write~DUPLICATE_q  & ( \my_accel|state.STOP~q  & ( (\my_accel|phase [1] & 
// (!\my_accel|saved_state.IDLE~q  & (\my_accel|state.ACK_CHECK~q  & \my_accel|phase [0]))) ) ) ) # ( \my_accel|config_write~DUPLICATE_q  & ( !\my_accel|state.STOP~q  & ( (\my_accel|phase [1] & (!\my_accel|saved_state.IDLE~q  & (\my_accel|state.ACK_CHECK~q  
// & \my_accel|phase [0]))) ) ) ) # ( !\my_accel|config_write~DUPLICATE_q  & ( !\my_accel|state.STOP~q  & ( (\my_accel|phase [1] & (!\my_accel|saved_state.IDLE~q  & (\my_accel|state.ACK_CHECK~q  & \my_accel|phase [0]))) ) ) )

	.dataa(!\my_accel|phase [1]),
	.datab(!\my_accel|saved_state.IDLE~q ),
	.datac(!\my_accel|state.ACK_CHECK~q ),
	.datad(!\my_accel|phase [0]),
	.datae(!\my_accel|config_write~DUPLICATE_q ),
	.dataf(!\my_accel|state.STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector6~0 .extended_lut = "off";
defparam \my_accel|Selector6~0 .lut_mask = 64'h0004000400040055;
defparam \my_accel|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \my_accel|Selector6~1 (
// Equation(s):
// \my_accel|Selector6~1_combout  = ( \my_accel|state.IDLE~q  & ( \my_accel|LessThan1~3_combout  & ( !\my_accel|Selector6~0_combout  ) ) ) # ( !\my_accel|state.IDLE~q  & ( \my_accel|LessThan1~3_combout  & ( (!\my_accel|Selector6~0_combout  & 
// ((!\my_accel|config_done~DUPLICATE_q ) # (!\my_accel|state~34_combout ))) ) ) ) # ( \my_accel|state.IDLE~q  & ( !\my_accel|LessThan1~3_combout  & ( (!\my_accel|state.WAIT_CONFIG~DUPLICATE_q  & !\my_accel|Selector6~0_combout ) ) ) ) # ( 
// !\my_accel|state.IDLE~q  & ( !\my_accel|LessThan1~3_combout  & ( (!\my_accel|state.WAIT_CONFIG~DUPLICATE_q  & (!\my_accel|Selector6~0_combout  & ((!\my_accel|config_done~DUPLICATE_q ) # (!\my_accel|state~34_combout )))) ) ) )

	.dataa(!\my_accel|state.WAIT_CONFIG~DUPLICATE_q ),
	.datab(!\my_accel|config_done~DUPLICATE_q ),
	.datac(!\my_accel|state~34_combout ),
	.datad(!\my_accel|Selector6~0_combout ),
	.datae(!\my_accel|state.IDLE~q ),
	.dataf(!\my_accel|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector6~1 .extended_lut = "off";
defparam \my_accel|Selector6~1 .lut_mask = 64'hA800AA00FC00FF00;
defparam \my_accel|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N14
dffeas \my_accel|state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.IDLE .is_wysiwyg = "true";
defparam \my_accel|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N33
cyclonev_lcell_comb \my_accel|Selector5~0 (
// Equation(s):
// \my_accel|Selector5~0_combout  = ( !\my_accel|phase [0] & ( \my_accel|state.IDLE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_accel|phase [0]),
	.dataf(!\my_accel|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector5~0 .extended_lut = "off";
defparam \my_accel|Selector5~0 .lut_mask = 64'h00000000FFFF0000;
defparam \my_accel|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N34
dffeas \my_accel|phase[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|phase [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|phase[0] .is_wysiwyg = "true";
defparam \my_accel|phase[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N45
cyclonev_lcell_comb \my_accel|Decoder2~0 (
// Equation(s):
// \my_accel|Decoder2~0_combout  = ( \my_accel|phase [1] & ( \my_accel|phase [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_accel|phase [0]),
	.datae(gnd),
	.dataf(!\my_accel|phase [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Decoder2~0 .extended_lut = "off";
defparam \my_accel|Decoder2~0 .lut_mask = 64'h0000000000FF00FF;
defparam \my_accel|Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \my_accel|Selector17~0 (
// Equation(s):
// \my_accel|Selector17~0_combout  = ( \my_accel|config_write~q  & ( (\my_accel|LessThan1~3_combout  & \my_accel|state.WAIT_CONFIG~q ) ) ) # ( !\my_accel|config_write~q  & ( (!\my_accel|LessThan1~3_combout  & (\my_accel|Decoder2~0_combout  & 
// (\my_accel|state.STOP~q ))) # (\my_accel|LessThan1~3_combout  & (((\my_accel|Decoder2~0_combout  & \my_accel|state.STOP~q )) # (\my_accel|state.WAIT_CONFIG~q ))) ) )

	.dataa(!\my_accel|LessThan1~3_combout ),
	.datab(!\my_accel|Decoder2~0_combout ),
	.datac(!\my_accel|state.STOP~q ),
	.datad(!\my_accel|state.WAIT_CONFIG~q ),
	.datae(gnd),
	.dataf(!\my_accel|config_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector17~0 .extended_lut = "off";
defparam \my_accel|Selector17~0 .lut_mask = 64'h0357035700550055;
defparam \my_accel|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N56
dffeas \my_accel|state.WAIT_CONFIG (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.WAIT_CONFIG~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.WAIT_CONFIG .is_wysiwyg = "true";
defparam \my_accel|state.WAIT_CONFIG .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N21
cyclonev_lcell_comb \my_accel|state~50 (
// Equation(s):
// \my_accel|state~50_combout  = ( \my_accel|LessThan1~3_combout  & ( (!\my_accel|state.WAIT_CONFIG~q  & !\my_accel|state~34_combout ) ) ) # ( !\my_accel|LessThan1~3_combout  & ( (!\my_accel|state~34_combout ) # (\my_accel|state.WAIT_CONFIG~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|state.WAIT_CONFIG~q ),
	.datad(!\my_accel|state~34_combout ),
	.datae(gnd),
	.dataf(!\my_accel|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~50 .extended_lut = "off";
defparam \my_accel|state~50 .lut_mask = 64'hFF0FFF0FF000F000;
defparam \my_accel|state~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N47
dffeas \my_accel|refresh_timer[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[15] .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N46
dffeas \my_accel|refresh_timer[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_accel|state~50_combout ),
	.sload(gnd),
	.ena(\my_accel|refresh_timer[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|refresh_timer[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|refresh_timer[15]~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|refresh_timer[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N27
cyclonev_lcell_comb \my_accel|LessThan1~2 (
// Equation(s):
// \my_accel|LessThan1~2_combout  = (!\my_accel|refresh_timer[15]~DUPLICATE_q  & !\my_accel|refresh_timer [14])

	.dataa(!\my_accel|refresh_timer[15]~DUPLICATE_q ),
	.datab(!\my_accel|refresh_timer [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|LessThan1~2 .extended_lut = "off";
defparam \my_accel|LessThan1~2 .lut_mask = 64'h8888888888888888;
defparam \my_accel|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N15
cyclonev_lcell_comb \my_accel|LessThan0~2 (
// Equation(s):
// \my_accel|LessThan0~2_combout  = (!\my_accel|refresh_timer [12] & !\my_accel|refresh_timer[11]~DUPLICATE_q )

	.dataa(!\my_accel|refresh_timer [12]),
	.datab(!\my_accel|refresh_timer[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|LessThan0~2 .extended_lut = "off";
defparam \my_accel|LessThan0~2 .lut_mask = 64'h8888888888888888;
defparam \my_accel|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \my_accel|LessThan1~0 (
// Equation(s):
// \my_accel|LessThan1~0_combout  = ( !\my_accel|refresh_timer [5] & ( (!\my_accel|refresh_timer [6] & (!\my_accel|refresh_timer[7]~DUPLICATE_q  & !\my_accel|refresh_timer[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\my_accel|refresh_timer [6]),
	.datac(!\my_accel|refresh_timer[7]~DUPLICATE_q ),
	.datad(!\my_accel|refresh_timer[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_accel|refresh_timer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|LessThan1~0 .extended_lut = "off";
defparam \my_accel|LessThan1~0 .lut_mask = 64'hC000C00000000000;
defparam \my_accel|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N3
cyclonev_lcell_comb \my_accel|LessThan1~1 (
// Equation(s):
// \my_accel|LessThan1~1_combout  = ( \my_accel|refresh_timer [10] & ( (\my_accel|refresh_timer [9] & \my_accel|refresh_timer [8]) ) )

	.dataa(!\my_accel|refresh_timer [9]),
	.datab(gnd),
	.datac(!\my_accel|refresh_timer [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|refresh_timer [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|LessThan1~1 .extended_lut = "off";
defparam \my_accel|LessThan1~1 .lut_mask = 64'h0000000005050505;
defparam \my_accel|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \my_accel|LessThan1~3 (
// Equation(s):
// \my_accel|LessThan1~3_combout  = ( \my_accel|LessThan1~1_combout  & ( \my_accel|state~33_combout  & ( (\my_accel|LessThan1~2_combout  & ((!\my_accel|refresh_timer[13]~DUPLICATE_q ) # ((\my_accel|LessThan0~2_combout  & \my_accel|LessThan1~0_combout )))) ) 
// ) ) # ( !\my_accel|LessThan1~1_combout  & ( \my_accel|state~33_combout  & ( (\my_accel|LessThan1~2_combout  & ((!\my_accel|refresh_timer[13]~DUPLICATE_q ) # (\my_accel|LessThan0~2_combout ))) ) ) )

	.dataa(!\my_accel|LessThan1~2_combout ),
	.datab(!\my_accel|LessThan0~2_combout ),
	.datac(!\my_accel|LessThan1~0_combout ),
	.datad(!\my_accel|refresh_timer[13]~DUPLICATE_q ),
	.datae(!\my_accel|LessThan1~1_combout ),
	.dataf(!\my_accel|state~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|LessThan1~3 .extended_lut = "off";
defparam \my_accel|LessThan1~3 .lut_mask = 64'h0000000055115501;
defparam \my_accel|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \my_accel|state~40 (
// Equation(s):
// \my_accel|state~40_combout  = ( \my_accel|state.WAIT_CONFIG~DUPLICATE_q  & ( \my_accel|config_done~DUPLICATE_q  & ( (!\my_accel|LessThan1~3_combout  & \my_accel|i2c_tick~q ) ) ) ) # ( !\my_accel|state.WAIT_CONFIG~DUPLICATE_q  & ( 
// \my_accel|config_done~DUPLICATE_q  & ( (\my_accel|i2c_tick~q  & ((!\my_accel|state~34_combout ) # (\my_accel|state.IDLE~q ))) ) ) ) # ( \my_accel|state.WAIT_CONFIG~DUPLICATE_q  & ( !\my_accel|config_done~DUPLICATE_q  & ( (!\my_accel|LessThan1~3_combout  & 
// \my_accel|i2c_tick~q ) ) ) ) # ( !\my_accel|state.WAIT_CONFIG~DUPLICATE_q  & ( !\my_accel|config_done~DUPLICATE_q  & ( \my_accel|i2c_tick~q  ) ) )

	.dataa(!\my_accel|LessThan1~3_combout ),
	.datab(!\my_accel|i2c_tick~q ),
	.datac(!\my_accel|state~34_combout ),
	.datad(!\my_accel|state.IDLE~q ),
	.datae(!\my_accel|state.WAIT_CONFIG~DUPLICATE_q ),
	.dataf(!\my_accel|config_done~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~40 .extended_lut = "off";
defparam \my_accel|state~40 .lut_mask = 64'h3333222230332222;
defparam \my_accel|state~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \my_accel|Selector42~0 (
// Equation(s):
// \my_accel|Selector42~0_combout  = ( \my_accel|saved_state.WR_REG_ADDR~q  & ( \my_accel|state.RD_DEV_ADDR~q  & ( (!\my_accel|sda_en~0_combout ) # (\my_accel|state.WR_DEV_ADDR~q ) ) ) ) # ( !\my_accel|saved_state.WR_REG_ADDR~q  & ( 
// \my_accel|state.RD_DEV_ADDR~q  & ( (\my_accel|sda_en~0_combout  & \my_accel|state.WR_DEV_ADDR~q ) ) ) ) # ( \my_accel|saved_state.WR_REG_ADDR~q  & ( !\my_accel|state.RD_DEV_ADDR~q  & ( (!\my_accel|sda_en~0_combout ) # (((!\my_accel|state.WR_REG_ADDR~q  & 
// !\my_accel|state.WR_REG_DATA~q )) # (\my_accel|state.WR_DEV_ADDR~q )) ) ) ) # ( !\my_accel|saved_state.WR_REG_ADDR~q  & ( !\my_accel|state.RD_DEV_ADDR~q  & ( (\my_accel|sda_en~0_combout  & \my_accel|state.WR_DEV_ADDR~q ) ) ) )

	.dataa(!\my_accel|state.WR_REG_ADDR~q ),
	.datab(!\my_accel|state.WR_REG_DATA~q ),
	.datac(!\my_accel|sda_en~0_combout ),
	.datad(!\my_accel|state.WR_DEV_ADDR~q ),
	.datae(!\my_accel|saved_state.WR_REG_ADDR~q ),
	.dataf(!\my_accel|state.RD_DEV_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector42~0 .extended_lut = "off";
defparam \my_accel|Selector42~0 .lut_mask = 64'h000FF8FF000FF0FF;
defparam \my_accel|Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N7
dffeas \my_accel|saved_state.WR_REG_ADDR (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|saved_state.WR_REG_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|saved_state.WR_REG_ADDR .is_wysiwyg = "true";
defparam \my_accel|saved_state.WR_REG_ADDR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N33
cyclonev_lcell_comb \my_accel|state~45 (
// Equation(s):
// \my_accel|state~45_combout  = ( \my_accel|state.WR_REG_ADDR~q  & ( \my_accel|saved_state.WR_REG_ADDR~q  & ( (!\my_accel|state~40_combout ) # ((\my_accel|state.ACK_CHECK~q ) # (\my_accel|state~43_combout )) ) ) ) # ( !\my_accel|state.WR_REG_ADDR~q  & ( 
// \my_accel|saved_state.WR_REG_ADDR~q  & ( (\my_accel|state~40_combout  & (!\my_accel|state~43_combout  & (\my_accel|state.ACK_CHECK~q  & \my_accel|Decoder2~0_combout ))) ) ) ) # ( \my_accel|state.WR_REG_ADDR~q  & ( !\my_accel|saved_state.WR_REG_ADDR~q  & ( 
// (!\my_accel|state~40_combout ) # (((\my_accel|state.ACK_CHECK~q  & !\my_accel|Decoder2~0_combout )) # (\my_accel|state~43_combout )) ) ) )

	.dataa(!\my_accel|state~40_combout ),
	.datab(!\my_accel|state~43_combout ),
	.datac(!\my_accel|state.ACK_CHECK~q ),
	.datad(!\my_accel|Decoder2~0_combout ),
	.datae(!\my_accel|state.WR_REG_ADDR~q ),
	.dataf(!\my_accel|saved_state.WR_REG_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|state~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|state~45 .extended_lut = "off";
defparam \my_accel|state~45 .lut_mask = 64'h0000BFBB0004BFBF;
defparam \my_accel|state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N34
dffeas \my_accel|state.WR_REG_ADDR~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|state~45_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.WR_REG_ADDR~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.WR_REG_ADDR~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|state.WR_REG_ADDR~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N31
dffeas \my_accel|state.WR_REG_DATA~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|state~44_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|state.WR_REG_DATA~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|state.WR_REG_DATA~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|state.WR_REG_DATA~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \my_accel|Selector1~1 (
// Equation(s):
// \my_accel|Selector1~1_combout  = ( \my_accel|state.RD_DEV_ADDR~q  ) # ( !\my_accel|state.RD_DEV_ADDR~q  & ( ((\my_accel|state.WR_REG_DATA~DUPLICATE_q ) # (\my_accel|state.WR_DEV_ADDR~DUPLICATE_q )) # (\my_accel|state.WR_REG_ADDR~DUPLICATE_q ) ) )

	.dataa(!\my_accel|state.WR_REG_ADDR~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_accel|state.WR_DEV_ADDR~DUPLICATE_q ),
	.datad(!\my_accel|state.WR_REG_DATA~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_accel|state.RD_DEV_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector1~1 .extended_lut = "off";
defparam \my_accel|Selector1~1 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \my_accel|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N30
cyclonev_lcell_comb \my_accel|Selector38~0 (
// Equation(s):
// \my_accel|Selector38~0_combout  = ( \my_accel|bit_cnt [2] & ( \my_accel|bit_cnt [1] ) ) # ( !\my_accel|bit_cnt [2] & ( \my_accel|bit_cnt [1] & ( (!\my_accel|Selector1~1_combout  & !\my_accel|state.READ_DATA~q ) ) ) ) # ( \my_accel|bit_cnt [2] & ( 
// !\my_accel|bit_cnt [1] & ( ((!\my_accel|Selector1~1_combout  & !\my_accel|state.READ_DATA~q )) # (\my_accel|bit_cnt [0]) ) ) ) # ( !\my_accel|bit_cnt [2] & ( !\my_accel|bit_cnt [1] & ( (!\my_accel|bit_cnt [0]) # ((!\my_accel|Selector1~1_combout  & 
// !\my_accel|state.READ_DATA~q )) ) ) )

	.dataa(gnd),
	.datab(!\my_accel|Selector1~1_combout ),
	.datac(!\my_accel|state.READ_DATA~q ),
	.datad(!\my_accel|bit_cnt [0]),
	.datae(!\my_accel|bit_cnt [2]),
	.dataf(!\my_accel|bit_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector38~0 .extended_lut = "off";
defparam \my_accel|Selector38~0 .lut_mask = 64'hFFC0C0FFC0C0FFFF;
defparam \my_accel|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N31
dffeas \my_accel|bit_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|bit_cnt[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|bit_cnt[2] .is_wysiwyg = "true";
defparam \my_accel|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \my_accel|sda_out~0 (
// Equation(s):
// \my_accel|sda_out~0_combout  = (!\my_accel|phase [0] & !\my_accel|phase [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|phase [0]),
	.datad(!\my_accel|phase [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|sda_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|sda_out~0 .extended_lut = "off";
defparam \my_accel|sda_out~0 .lut_mask = 64'hF000F000F000F000;
defparam \my_accel|sda_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \my_accel|Selector2~1 (
// Equation(s):
// \my_accel|Selector2~1_combout  = ( \my_accel|bit_cnt [0] & ( \my_accel|state.RD_DEV_ADDR~q  & ( (!\my_accel|sda_out~0_combout  & (\my_accel|sda_out~q )) # (\my_accel|sda_out~0_combout  & (((!\my_accel|bit_cnt [2]) # (!\my_accel|bit_cnt [1])))) ) ) ) # ( 
// !\my_accel|bit_cnt [0] & ( \my_accel|state.RD_DEV_ADDR~q  & ( (!\my_accel|sda_out~0_combout  & (\my_accel|sda_out~q )) # (\my_accel|sda_out~0_combout  & (((!\my_accel|bit_cnt [2] & \my_accel|bit_cnt [1])))) ) ) )

	.dataa(!\my_accel|sda_out~q ),
	.datab(!\my_accel|bit_cnt [2]),
	.datac(!\my_accel|bit_cnt [1]),
	.datad(!\my_accel|sda_out~0_combout ),
	.datae(!\my_accel|bit_cnt [0]),
	.dataf(!\my_accel|state.RD_DEV_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector2~1 .extended_lut = "off";
defparam \my_accel|Selector2~1 .lut_mask = 64'h00000000550C55FC;
defparam \my_accel|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \my_accel|Selector2~7 (
// Equation(s):
// \my_accel|Selector2~7_combout  = ( !\my_accel|sda_out~0_combout  & ( (!\my_accel|sda_out~q ) # ((!\my_accel|state.WR_REG_DATA~DUPLICATE_q  & (!\my_accel|state.WR_DEV_ADDR~DUPLICATE_q ))) ) ) # ( \my_accel|sda_out~0_combout  & ( 
// (!\my_accel|state.WR_REG_DATA~DUPLICATE_q  & ((!\my_accel|state.WR_DEV_ADDR~DUPLICATE_q ) # ((\my_accel|bit_cnt [2] & ((!\my_accel|bit_cnt [0]) # (\my_accel|bit_cnt [1])))))) # (\my_accel|state.WR_REG_DATA~DUPLICATE_q  & 
// (!\my_accel|state.WR_DEV_ADDR~DUPLICATE_q  & (!\my_accel|bit_cnt [0] & (!\my_accel|bit_cnt [2] & !\my_accel|bit_cnt [1])))) ) )

	.dataa(!\my_accel|state.WR_REG_DATA~DUPLICATE_q ),
	.datab(!\my_accel|state.WR_DEV_ADDR~DUPLICATE_q ),
	.datac(!\my_accel|bit_cnt [0]),
	.datad(!\my_accel|bit_cnt [2]),
	.datae(!\my_accel|sda_out~0_combout ),
	.dataf(!\my_accel|bit_cnt [1]),
	.datag(!\my_accel|sda_out~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector2~7 .extended_lut = "on";
defparam \my_accel|Selector2~7 .lut_mask = 64'hF8F8C8A8F8F888AA;
defparam \my_accel|Selector2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \my_accel|Selector2~0 (
// Equation(s):
// \my_accel|Selector2~0_combout  = ( \my_accel|state.ACK_CHECK~q  & ( \my_accel|sda_out~q  ) ) # ( !\my_accel|state.ACK_CHECK~q  & ( (\my_accel|sda_out~q  & ((\my_accel|state.ACK_SEND~q ) # (\my_accel|state.WAIT_CONFIG~DUPLICATE_q ))) ) )

	.dataa(!\my_accel|sda_out~q ),
	.datab(gnd),
	.datac(!\my_accel|state.WAIT_CONFIG~DUPLICATE_q ),
	.datad(!\my_accel|state.ACK_SEND~q ),
	.datae(gnd),
	.dataf(!\my_accel|state.ACK_CHECK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector2~0 .extended_lut = "off";
defparam \my_accel|Selector2~0 .lut_mask = 64'h0555055555555555;
defparam \my_accel|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \my_accel|Selector2~4 (
// Equation(s):
// \my_accel|Selector2~4_combout  = ( \my_accel|state.START~DUPLICATE_q  & ( \my_accel|state.STOP~q  & ( (\my_accel|phase [1] & (!\my_accel|sda_out~q  & ((!\my_accel|state.RESTART~q ) # (\my_accel|phase [0])))) ) ) ) # ( !\my_accel|state.START~DUPLICATE_q  & 
// ( \my_accel|state.STOP~q  & ( (!\my_accel|phase [0] & (\my_accel|phase [1] & ((!\my_accel|state.RESTART~q )))) # (\my_accel|phase [0] & (((!\my_accel|sda_out~q )))) ) ) ) # ( \my_accel|state.START~DUPLICATE_q  & ( !\my_accel|state.STOP~q  & ( 
// (!\my_accel|phase [1] & (!\my_accel|phase [0])) # (\my_accel|phase [1] & (!\my_accel|sda_out~q  & ((!\my_accel|state.RESTART~q ) # (\my_accel|phase [0])))) ) ) ) # ( !\my_accel|state.START~DUPLICATE_q  & ( !\my_accel|state.STOP~q  & ( 
// (!\my_accel|state.RESTART~q ) # ((!\my_accel|phase [0] & (!\my_accel|phase [1])) # (\my_accel|phase [0] & ((!\my_accel|sda_out~q )))) ) ) )

	.dataa(!\my_accel|phase [1]),
	.datab(!\my_accel|phase [0]),
	.datac(!\my_accel|sda_out~q ),
	.datad(!\my_accel|state.RESTART~q ),
	.datae(!\my_accel|state.START~DUPLICATE_q ),
	.dataf(!\my_accel|state.STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector2~4 .extended_lut = "off";
defparam \my_accel|Selector2~4 .lut_mask = 64'hFFB8D89874305010;
defparam \my_accel|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \my_accel|Selector2~5 (
// Equation(s):
// \my_accel|Selector2~5_combout  = ( \my_accel|state.READ_DATA~q  & ( (\my_accel|Selector2~4_combout  & ((!\my_accel|sda_en~0_combout  & (!\my_accel|sda_out~q )) # (\my_accel|sda_en~0_combout  & ((\my_accel|Equal2~0_combout ))))) ) ) # ( 
// !\my_accel|state.READ_DATA~q  & ( \my_accel|Selector2~4_combout  ) )

	.dataa(!\my_accel|sda_out~q ),
	.datab(!\my_accel|Selector2~4_combout ),
	.datac(!\my_accel|sda_en~0_combout ),
	.datad(!\my_accel|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\my_accel|state.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector2~5 .extended_lut = "off";
defparam \my_accel|Selector2~5 .lut_mask = 64'h3333333320232023;
defparam \my_accel|Selector2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \my_accel|Selector2~2 (
// Equation(s):
// \my_accel|Selector2~2_combout  = ( \my_accel|bit_cnt [1] & ( (!\my_accel|bit_cnt [2] & ((!\my_accel|bit_cnt [0]) # (\my_accel|config_write~DUPLICATE_q ))) ) ) # ( !\my_accel|bit_cnt [1] & ( (!\my_accel|bit_cnt [2] & (!\my_accel|config_write~DUPLICATE_q  $ 
// (!\my_accel|bit_cnt [0]))) # (\my_accel|bit_cnt [2] & (\my_accel|config_write~DUPLICATE_q  & \my_accel|bit_cnt [0])) ) )

	.dataa(gnd),
	.datab(!\my_accel|bit_cnt [2]),
	.datac(!\my_accel|config_write~DUPLICATE_q ),
	.datad(!\my_accel|bit_cnt [0]),
	.datae(gnd),
	.dataf(!\my_accel|bit_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector2~2 .extended_lut = "off";
defparam \my_accel|Selector2~2 .lut_mask = 64'h0CC30CC3CC0CCC0C;
defparam \my_accel|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N9
cyclonev_lcell_comb \my_accel|Selector2~3 (
// Equation(s):
// \my_accel|Selector2~3_combout  = ( \my_accel|state.WR_REG_ADDR~DUPLICATE_q  & ( (!\my_accel|sda_out~0_combout  & (\my_accel|sda_out~q )) # (\my_accel|sda_out~0_combout  & ((!\my_accel|Selector2~2_combout ))) ) )

	.dataa(!\my_accel|sda_out~q ),
	.datab(gnd),
	.datac(!\my_accel|Selector2~2_combout ),
	.datad(!\my_accel|sda_out~0_combout ),
	.datae(gnd),
	.dataf(!\my_accel|state.WR_REG_ADDR~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector2~3 .extended_lut = "off";
defparam \my_accel|Selector2~3 .lut_mask = 64'h0000000055F055F0;
defparam \my_accel|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \my_accel|Selector2~6 (
// Equation(s):
// \my_accel|Selector2~6_combout  = ( \my_accel|Selector2~3_combout  ) # ( !\my_accel|Selector2~3_combout  & ( ((!\my_accel|Selector2~7_combout ) # ((!\my_accel|Selector2~5_combout ) # (\my_accel|Selector2~0_combout ))) # (\my_accel|Selector2~1_combout ) ) )

	.dataa(!\my_accel|Selector2~1_combout ),
	.datab(!\my_accel|Selector2~7_combout ),
	.datac(!\my_accel|Selector2~0_combout ),
	.datad(!\my_accel|Selector2~5_combout ),
	.datae(gnd),
	.dataf(!\my_accel|Selector2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector2~6 .extended_lut = "off";
defparam \my_accel|Selector2~6 .lut_mask = 64'hFFDFFFDFFFFFFFFF;
defparam \my_accel|Selector2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N2
dffeas \my_accel|sda_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector2~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|sda_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|sda_out .is_wysiwyg = "true";
defparam \my_accel|sda_out .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N44
dffeas \my_accel|sda_en (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector3~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|sda_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|sda_en .is_wysiwyg = "true";
defparam \my_accel|sda_en .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N51
cyclonev_lcell_comb \my_accel|Selector3~4 (
// Equation(s):
// \my_accel|Selector3~4_combout  = ( \my_accel|saved_state.READ_DATA~q  & ( (\my_accel|state.ACK_CHECK~q  & (((\my_accel|phase [1] & \my_accel|phase [0])) # (\my_accel|sda_en~DUPLICATE_q ))) ) ) # ( !\my_accel|saved_state.READ_DATA~q  & ( 
// (\my_accel|sda_en~DUPLICATE_q  & (\my_accel|state.ACK_CHECK~q  & ((!\my_accel|phase [1]) # (!\my_accel|phase [0])))) ) )

	.dataa(!\my_accel|sda_en~DUPLICATE_q ),
	.datab(!\my_accel|phase [1]),
	.datac(!\my_accel|phase [0]),
	.datad(!\my_accel|state.ACK_CHECK~q ),
	.datae(!\my_accel|saved_state.READ_DATA~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector3~4 .extended_lut = "off";
defparam \my_accel|Selector3~4 .lut_mask = 64'h0054005700540057;
defparam \my_accel|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N33
cyclonev_lcell_comb \my_accel|Selector3~5 (
// Equation(s):
// \my_accel|Selector3~5_combout  = ( \my_accel|state.WR_REG_ADDR~DUPLICATE_q  & ( !\my_accel|Selector3~4_combout  & ( (!\my_accel|sda_en~0_combout  & !\my_accel|sda_en~q ) ) ) ) # ( !\my_accel|state.WR_REG_ADDR~DUPLICATE_q  & ( 
// !\my_accel|Selector3~4_combout  & ( (!\my_accel|state.WR_REG_DATA~DUPLICATE_q  & ((!\my_accel|state.RD_DEV_ADDR~q ) # ((!\my_accel|sda_en~0_combout  & !\my_accel|sda_en~q )))) # (\my_accel|state.WR_REG_DATA~DUPLICATE_q  & (!\my_accel|sda_en~0_combout  & 
// ((!\my_accel|sda_en~q )))) ) ) )

	.dataa(!\my_accel|state.WR_REG_DATA~DUPLICATE_q ),
	.datab(!\my_accel|sda_en~0_combout ),
	.datac(!\my_accel|state.RD_DEV_ADDR~q ),
	.datad(!\my_accel|sda_en~q ),
	.datae(!\my_accel|state.WR_REG_ADDR~DUPLICATE_q ),
	.dataf(!\my_accel|Selector3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector3~5 .extended_lut = "off";
defparam \my_accel|Selector3~5 .lut_mask = 64'hECA0CC0000000000;
defparam \my_accel|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N51
cyclonev_lcell_comb \my_accel|Equal1~0 (
// Equation(s):
// \my_accel|Equal1~0_combout  = ( !\my_accel|bit_cnt [2] & ( (!\my_accel|bit_cnt [1] & !\my_accel|bit_cnt [0]) ) )

	.dataa(!\my_accel|bit_cnt [1]),
	.datab(gnd),
	.datac(!\my_accel|bit_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|bit_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Equal1~0 .extended_lut = "off";
defparam \my_accel|Equal1~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \my_accel|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \my_accel|Selector3~3 (
// Equation(s):
// \my_accel|Selector3~3_combout  = ( \my_accel|state.READ_DATA~q  & ( (!\my_accel|phase [1] & ((!\my_accel|phase [0]) # ((\my_accel|sda_en~DUPLICATE_q )))) # (\my_accel|phase [1] & (\my_accel|sda_en~DUPLICATE_q  & ((!\my_accel|phase [0]) # 
// (!\my_accel|Equal1~0_combout )))) ) )

	.dataa(!\my_accel|phase [1]),
	.datab(!\my_accel|phase [0]),
	.datac(!\my_accel|sda_en~DUPLICATE_q ),
	.datad(!\my_accel|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\my_accel|state.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector3~3 .extended_lut = "off";
defparam \my_accel|Selector3~3 .lut_mask = 64'h000000008F8E8F8E;
defparam \my_accel|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N15
cyclonev_lcell_comb \my_accel|Selector3~1 (
// Equation(s):
// \my_accel|Selector3~1_combout  = ( \my_accel|state.START~DUPLICATE_q  & ( \my_accel|sda_en~q  ) ) # ( !\my_accel|state.START~DUPLICATE_q  & ( (\my_accel|sda_en~q  & (((\my_accel|state.WAIT_CONFIG~q ) # (\my_accel|state.RESTART~DUPLICATE_q )) # 
// (\my_accel|state.STOP~q ))) ) )

	.dataa(!\my_accel|state.STOP~q ),
	.datab(!\my_accel|state.RESTART~DUPLICATE_q ),
	.datac(!\my_accel|state.WAIT_CONFIG~q ),
	.datad(!\my_accel|sda_en~q ),
	.datae(gnd),
	.dataf(!\my_accel|state.START~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector3~1 .extended_lut = "off";
defparam \my_accel|Selector3~1 .lut_mask = 64'h007F007F00FF00FF;
defparam \my_accel|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N21
cyclonev_lcell_comb \my_accel|Selector3~0 (
// Equation(s):
// \my_accel|Selector3~0_combout  = ( \my_accel|sda_en~0_combout  & ( \my_accel|state.WR_DEV_ADDR~DUPLICATE_q  ) ) # ( !\my_accel|sda_en~0_combout  & ( (\my_accel|sda_en~q  & \my_accel|state.WR_DEV_ADDR~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\my_accel|sda_en~q ),
	.datac(!\my_accel|state.WR_DEV_ADDR~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|sda_en~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector3~0 .extended_lut = "off";
defparam \my_accel|Selector3~0 .lut_mask = 64'h030303030F0F0F0F;
defparam \my_accel|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \my_accel|Selector3~2 (
// Equation(s):
// \my_accel|Selector3~2_combout  = ( \my_accel|Equal2~0_combout  & ( (\my_accel|sda_en~q  & \my_accel|state.ACK_SEND~q ) ) ) # ( !\my_accel|Equal2~0_combout  & ( (\my_accel|state.ACK_SEND~q  & ((\my_accel|Decoder2~0_combout ) # (\my_accel|sda_en~q ))) ) )

	.dataa(gnd),
	.datab(!\my_accel|sda_en~q ),
	.datac(!\my_accel|state.ACK_SEND~q ),
	.datad(!\my_accel|Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!\my_accel|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector3~2 .extended_lut = "off";
defparam \my_accel|Selector3~2 .lut_mask = 64'h030F030F03030303;
defparam \my_accel|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N42
cyclonev_lcell_comb \my_accel|Selector3~6 (
// Equation(s):
// \my_accel|Selector3~6_combout  = ( \my_accel|Selector3~0_combout  & ( \my_accel|Selector3~2_combout  ) ) # ( !\my_accel|Selector3~0_combout  & ( \my_accel|Selector3~2_combout  ) ) # ( \my_accel|Selector3~0_combout  & ( !\my_accel|Selector3~2_combout  ) ) 
// # ( !\my_accel|Selector3~0_combout  & ( !\my_accel|Selector3~2_combout  & ( (!\my_accel|Selector3~5_combout ) # ((\my_accel|Selector3~1_combout ) # (\my_accel|Selector3~3_combout )) ) ) )

	.dataa(!\my_accel|Selector3~5_combout ),
	.datab(!\my_accel|Selector3~3_combout ),
	.datac(!\my_accel|Selector3~1_combout ),
	.datad(gnd),
	.datae(!\my_accel|Selector3~0_combout ),
	.dataf(!\my_accel|Selector3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector3~6 .extended_lut = "off";
defparam \my_accel|Selector3~6 .lut_mask = 64'hBFBFFFFFFFFFFFFF;
defparam \my_accel|Selector3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N43
dffeas \my_accel|sda_en~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector3~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|sda_en~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|sda_en~DUPLICATE .is_wysiwyg = "true";
defparam \my_accel|sda_en~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \my_accel|i2c_sda~1 (
// Equation(s):
// \my_accel|i2c_sda~1_combout  = ( \my_accel|sda_en~DUPLICATE_q  ) # ( !\my_accel|sda_en~DUPLICATE_q  & ( !\my_accel|sda_out~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_accel|sda_out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|sda_en~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|i2c_sda~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|i2c_sda~1 .extended_lut = "off";
defparam \my_accel|i2c_sda~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \my_accel|i2c_sda~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N27
cyclonev_lcell_comb \my_accel|data_buffer[4]~0 (
// Equation(s):
// \my_accel|data_buffer[4]~0_combout  = ( \my_accel|phase [1] & ( (\my_accel|i2c_tick~q  & (\my_accel|state.READ_DATA~q  & !\my_accel|phase [0])) ) )

	.dataa(!\my_accel|i2c_tick~q ),
	.datab(gnd),
	.datac(!\my_accel|state.READ_DATA~q ),
	.datad(!\my_accel|phase [0]),
	.datae(gnd),
	.dataf(!\my_accel|phase [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|data_buffer[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|data_buffer[4]~0 .extended_lut = "off";
defparam \my_accel|data_buffer[4]~0 .lut_mask = 64'h0000000005000500;
defparam \my_accel|data_buffer[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N24
cyclonev_lcell_comb \my_accel|data_buffer[0]~1 (
// Equation(s):
// \my_accel|data_buffer[0]~1_combout  = ( \FPGA_I2C_SDAT~input_o  & ( ((\my_accel|Equal1~0_combout  & \my_accel|data_buffer[4]~0_combout )) # (\my_accel|data_buffer [0]) ) ) # ( !\FPGA_I2C_SDAT~input_o  & ( (\my_accel|data_buffer [0] & 
// ((!\my_accel|Equal1~0_combout ) # (!\my_accel|data_buffer[4]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\my_accel|Equal1~0_combout ),
	.datac(!\my_accel|data_buffer[4]~0_combout ),
	.datad(!\my_accel|data_buffer [0]),
	.datae(gnd),
	.dataf(!\FPGA_I2C_SDAT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|data_buffer[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|data_buffer[0]~1 .extended_lut = "off";
defparam \my_accel|data_buffer[0]~1 .lut_mask = 64'h00FC00FC03FF03FF;
defparam \my_accel|data_buffer[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N25
dffeas \my_accel|data_buffer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|data_buffer[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|data_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|data_buffer[0] .is_wysiwyg = "true";
defparam \my_accel|data_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N3
cyclonev_lcell_comb \my_accel|rx_data[1][0]~feeder (
// Equation(s):
// \my_accel|rx_data[1][0]~feeder_combout  = ( \my_accel|data_buffer [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[1][0]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \my_accel|Decoder3~0 (
// Equation(s):
// \my_accel|Decoder3~0_combout  = (\my_accel|i2c_tick~q  & \my_accel|state.READ_DATA~q )

	.dataa(!\my_accel|i2c_tick~q ),
	.datab(gnd),
	.datac(!\my_accel|state.READ_DATA~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Decoder3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Decoder3~0 .extended_lut = "off";
defparam \my_accel|Decoder3~0 .lut_mask = 64'h0505050505050505;
defparam \my_accel|Decoder3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \my_accel|Decoder3~2 (
// Equation(s):
// \my_accel|Decoder3~2_combout  = ( !\my_accel|byte_cnt [2] & ( \my_accel|byte_cnt [0] & ( (\my_accel|Decoder3~0_combout  & (\KEY[0]~input_o  & (!\my_accel|byte_cnt[1]~DUPLICATE_q  & \my_accel|sda_en~0_combout ))) ) ) )

	.dataa(!\my_accel|Decoder3~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\my_accel|byte_cnt[1]~DUPLICATE_q ),
	.datad(!\my_accel|sda_en~0_combout ),
	.datae(!\my_accel|byte_cnt [2]),
	.dataf(!\my_accel|byte_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Decoder3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Decoder3~2 .extended_lut = "off";
defparam \my_accel|Decoder3~2 .lut_mask = 64'h0000000000100000;
defparam \my_accel|Decoder3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N4
dffeas \my_accel|rx_data[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[1][0] .is_wysiwyg = "true";
defparam \my_accel|rx_data[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N33
cyclonev_lcell_comb \my_accel|accel_x[0]~feeder (
// Equation(s):
// \my_accel|accel_x[0]~feeder_combout  = ( \my_accel|rx_data[1][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|rx_data[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|accel_x[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|accel_x[0]~feeder .extended_lut = "off";
defparam \my_accel|accel_x[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|accel_x[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N33
cyclonev_lcell_comb \my_accel|accel_x[0]~0 (
// Equation(s):
// \my_accel|accel_x[0]~0_combout  = ( \my_accel|phase [1] & ( \my_accel|state.STOP~q  & ( (\my_accel|i2c_tick~q  & (\my_accel|config_write~DUPLICATE_q  & \my_accel|phase [0])) ) ) )

	.dataa(!\my_accel|i2c_tick~q ),
	.datab(!\my_accel|config_write~DUPLICATE_q ),
	.datac(!\my_accel|phase [0]),
	.datad(gnd),
	.datae(!\my_accel|phase [1]),
	.dataf(!\my_accel|state.STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|accel_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|accel_x[0]~0 .extended_lut = "off";
defparam \my_accel|accel_x[0]~0 .lut_mask = 64'h0000000000000101;
defparam \my_accel|accel_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N34
dffeas \my_accel|accel_x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|accel_x[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[0] .is_wysiwyg = "true";
defparam \my_accel|accel_x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N3
cyclonev_lcell_comb \my_accel|Decoder3~1 (
// Equation(s):
// \my_accel|Decoder3~1_combout  = ( \my_accel|byte_cnt [2] & ( !\my_accel|byte_cnt[1]~DUPLICATE_q  & ( (\my_accel|sda_en~0_combout  & (\KEY[0]~input_o  & (\my_accel|byte_cnt [0] & \my_accel|Decoder3~0_combout ))) ) ) )

	.dataa(!\my_accel|sda_en~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\my_accel|byte_cnt [0]),
	.datad(!\my_accel|Decoder3~0_combout ),
	.datae(!\my_accel|byte_cnt [2]),
	.dataf(!\my_accel|byte_cnt[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Decoder3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Decoder3~1 .extended_lut = "off";
defparam \my_accel|Decoder3~1 .lut_mask = 64'h0000000100000000;
defparam \my_accel|Decoder3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N40
dffeas \my_accel|rx_data[5][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[5][0] .is_wysiwyg = "true";
defparam \my_accel|rx_data[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N1
dffeas \my_accel|accel_z[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[5][0]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[0] .is_wysiwyg = "true";
defparam \my_accel|accel_z[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N6
cyclonev_lcell_comb \my_accel|rx_data[3][0]~feeder (
// Equation(s):
// \my_accel|rx_data[3][0]~feeder_combout  = ( \my_accel|data_buffer [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[3][0]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \my_accel|Decoder3~3 (
// Equation(s):
// \my_accel|Decoder3~3_combout  = ( \my_accel|byte_cnt [1] & ( !\my_accel|byte_cnt [2] & ( (\my_accel|sda_en~0_combout  & (\KEY[0]~input_o  & (\my_accel|Decoder3~0_combout  & \my_accel|byte_cnt [0]))) ) ) )

	.dataa(!\my_accel|sda_en~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\my_accel|Decoder3~0_combout ),
	.datad(!\my_accel|byte_cnt [0]),
	.datae(!\my_accel|byte_cnt [1]),
	.dataf(!\my_accel|byte_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Decoder3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Decoder3~3 .extended_lut = "off";
defparam \my_accel|Decoder3~3 .lut_mask = 64'h0000000100000000;
defparam \my_accel|Decoder3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N7
dffeas \my_accel|rx_data[3][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[3][0] .is_wysiwyg = "true";
defparam \my_accel|rx_data[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N5
dffeas \my_accel|accel_y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[3][0]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[0] .is_wysiwyg = "true";
defparam \my_accel|accel_y[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N3
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \my_accel|accel_y [0] & ( \SW[1]~input_o  & ( (!\my_accel|accel_z [0] & !\SW[0]~input_o ) ) ) ) # ( !\my_accel|accel_y [0] & ( \SW[1]~input_o  & ( (!\my_accel|accel_z [0] & !\SW[0]~input_o ) ) ) ) # ( \my_accel|accel_y [0] & ( 
// !\SW[1]~input_o  & ( (!\my_accel|accel_x [0] & !\SW[0]~input_o ) ) ) ) # ( !\my_accel|accel_y [0] & ( !\SW[1]~input_o  & ( (!\my_accel|accel_x [0]) # (\SW[0]~input_o ) ) ) )

	.dataa(!\my_accel|accel_x [0]),
	.datab(gnd),
	.datac(!\my_accel|accel_z [0]),
	.datad(!\SW[0]~input_o ),
	.datae(!\my_accel|accel_y [0]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'hAAFFAA00F000F000;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N36
cyclonev_lcell_comb \my_accel|data_buffer[2]~4 (
// Equation(s):
// \my_accel|data_buffer[2]~4_combout  = ( \my_accel|data_buffer [2] & ( \FPGA_I2C_SDAT~input_o  ) ) # ( !\my_accel|data_buffer [2] & ( \FPGA_I2C_SDAT~input_o  & ( (!\my_accel|bit_cnt [2] & (!\my_accel|bit_cnt [0] & (\my_accel|data_buffer[4]~0_combout  & 
// \my_accel|bit_cnt [1]))) ) ) ) # ( \my_accel|data_buffer [2] & ( !\FPGA_I2C_SDAT~input_o  & ( (((!\my_accel|data_buffer[4]~0_combout ) # (!\my_accel|bit_cnt [1])) # (\my_accel|bit_cnt [0])) # (\my_accel|bit_cnt [2]) ) ) )

	.dataa(!\my_accel|bit_cnt [2]),
	.datab(!\my_accel|bit_cnt [0]),
	.datac(!\my_accel|data_buffer[4]~0_combout ),
	.datad(!\my_accel|bit_cnt [1]),
	.datae(!\my_accel|data_buffer [2]),
	.dataf(!\FPGA_I2C_SDAT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|data_buffer[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|data_buffer[2]~4 .extended_lut = "off";
defparam \my_accel|data_buffer[2]~4 .lut_mask = 64'h0000FFF70008FFFF;
defparam \my_accel|data_buffer[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N37
dffeas \my_accel|data_buffer[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|data_buffer[2]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|data_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|data_buffer[2] .is_wysiwyg = "true";
defparam \my_accel|data_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N15
cyclonev_lcell_comb \my_accel|rx_data[1][2]~feeder (
// Equation(s):
// \my_accel|rx_data[1][2]~feeder_combout  = ( \my_accel|data_buffer [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[1][2]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N17
dffeas \my_accel|rx_data[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[1][2] .is_wysiwyg = "true";
defparam \my_accel|rx_data[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N46
dffeas \my_accel|accel_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[1][2]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[2] .is_wysiwyg = "true";
defparam \my_accel|accel_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N9
cyclonev_lcell_comb \my_accel|rx_data[3][2]~feeder (
// Equation(s):
// \my_accel|rx_data[3][2]~feeder_combout  = ( \my_accel|data_buffer [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[3][2]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N10
dffeas \my_accel|rx_data[3][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[3][2] .is_wysiwyg = "true";
defparam \my_accel|rx_data[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N5
dffeas \my_accel|accel_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[3][2]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[2] .is_wysiwyg = "true";
defparam \my_accel|accel_y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N57
cyclonev_lcell_comb \my_accel|rx_data[5][2]~feeder (
// Equation(s):
// \my_accel|rx_data[5][2]~feeder_combout  = ( \my_accel|data_buffer [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[5][2]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[5][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N59
dffeas \my_accel|rx_data[5][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[5][2] .is_wysiwyg = "true";
defparam \my_accel|rx_data[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N8
dffeas \my_accel|accel_z[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[5][2]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[2] .is_wysiwyg = "true";
defparam \my_accel|accel_z[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N3
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \my_accel|accel_z [2] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & (!\my_accel|accel_x [2])) # (\SW[0]~input_o  & ((!\my_accel|accel_y [2]))))) ) ) # ( !\my_accel|accel_z [2] & ( (!\SW[0]~input_o  & (((!\my_accel|accel_x [2])) # 
// (\SW[1]~input_o ))) # (\SW[0]~input_o  & (!\SW[1]~input_o  & ((!\my_accel|accel_y [2])))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\my_accel|accel_x [2]),
	.datad(!\my_accel|accel_y [2]),
	.datae(gnd),
	.dataf(!\my_accel|accel_z [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'hE6A2E6A2C480C480;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N3
cyclonev_lcell_comb \my_accel|data_buffer[5]~2 (
// Equation(s):
// \my_accel|data_buffer[5]~2_combout  = ( \my_accel|i2c_tick~q  & ( (!\my_accel|phase [0] & (\my_accel|state.READ_DATA~q  & (\my_accel|bit_cnt [0] & \my_accel|phase [1]))) ) )

	.dataa(!\my_accel|phase [0]),
	.datab(!\my_accel|state.READ_DATA~q ),
	.datac(!\my_accel|bit_cnt [0]),
	.datad(!\my_accel|phase [1]),
	.datae(!\my_accel|i2c_tick~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|data_buffer[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|data_buffer[5]~2 .extended_lut = "off";
defparam \my_accel|data_buffer[5]~2 .lut_mask = 64'h0000000200000002;
defparam \my_accel|data_buffer[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N30
cyclonev_lcell_comb \my_accel|data_buffer[1]~3 (
// Equation(s):
// \my_accel|data_buffer[1]~3_combout  = ( \FPGA_I2C_SDAT~input_o  & ( ((\my_accel|data_buffer[5]~2_combout  & (!\my_accel|bit_cnt [1] & !\my_accel|bit_cnt [2]))) # (\my_accel|data_buffer [1]) ) ) # ( !\FPGA_I2C_SDAT~input_o  & ( (\my_accel|data_buffer [1] & 
// ((!\my_accel|data_buffer[5]~2_combout ) # ((\my_accel|bit_cnt [2]) # (\my_accel|bit_cnt [1])))) ) )

	.dataa(!\my_accel|data_buffer[5]~2_combout ),
	.datab(!\my_accel|bit_cnt [1]),
	.datac(!\my_accel|bit_cnt [2]),
	.datad(!\my_accel|data_buffer [1]),
	.datae(gnd),
	.dataf(!\FPGA_I2C_SDAT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|data_buffer[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|data_buffer[1]~3 .extended_lut = "off";
defparam \my_accel|data_buffer[1]~3 .lut_mask = 64'h00BF00BF40FF40FF;
defparam \my_accel|data_buffer[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N31
dffeas \my_accel|data_buffer[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|data_buffer[1]~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|data_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|data_buffer[1] .is_wysiwyg = "true";
defparam \my_accel|data_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N12
cyclonev_lcell_comb \my_accel|rx_data[1][1]~feeder (
// Equation(s):
// \my_accel|rx_data[1][1]~feeder_combout  = ( \my_accel|data_buffer [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[1][1]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N13
dffeas \my_accel|rx_data[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[1][1] .is_wysiwyg = "true";
defparam \my_accel|rx_data[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N35
dffeas \my_accel|accel_x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[1][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[1] .is_wysiwyg = "true";
defparam \my_accel|accel_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N0
cyclonev_lcell_comb \my_accel|rx_data[5][1]~feeder (
// Equation(s):
// \my_accel|rx_data[5][1]~feeder_combout  = ( \my_accel|data_buffer [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[5][1]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[5][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N1
dffeas \my_accel|rx_data[5][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[5][1] .is_wysiwyg = "true";
defparam \my_accel|rx_data[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N7
dffeas \my_accel|accel_z[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[5][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[1] .is_wysiwyg = "true";
defparam \my_accel|accel_z[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y8_N34
dffeas \my_accel|rx_data[3][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[3][1] .is_wysiwyg = "true";
defparam \my_accel|rx_data[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N8
dffeas \my_accel|accel_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[3][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[1] .is_wysiwyg = "true";
defparam \my_accel|accel_y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N6
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \my_accel|accel_y [1] & ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & !\my_accel|accel_z [1]) ) ) ) # ( !\my_accel|accel_y [1] & ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & !\my_accel|accel_z [1]) ) ) ) # ( \my_accel|accel_y [1] & ( 
// !\SW[1]~input_o  & ( (!\my_accel|accel_x [1] & !\SW[0]~input_o ) ) ) ) # ( !\my_accel|accel_y [1] & ( !\SW[1]~input_o  & ( (!\my_accel|accel_x [1]) # (\SW[0]~input_o ) ) ) )

	.dataa(!\my_accel|accel_x [1]),
	.datab(!\SW[0]~input_o ),
	.datac(!\my_accel|accel_z [1]),
	.datad(gnd),
	.datae(!\my_accel|accel_y [1]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'hBBBB8888C0C0C0C0;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N33
cyclonev_lcell_comb \my_accel|data_buffer[3]~5 (
// Equation(s):
// \my_accel|data_buffer[3]~5_combout  = ( \FPGA_I2C_SDAT~input_o  & ( ((\my_accel|data_buffer[5]~2_combout  & (\my_accel|bit_cnt [1] & !\my_accel|bit_cnt [2]))) # (\my_accel|data_buffer [3]) ) ) # ( !\FPGA_I2C_SDAT~input_o  & ( (\my_accel|data_buffer [3] & 
// ((!\my_accel|data_buffer[5]~2_combout ) # ((!\my_accel|bit_cnt [1]) # (\my_accel|bit_cnt [2])))) ) )

	.dataa(!\my_accel|data_buffer[5]~2_combout ),
	.datab(!\my_accel|bit_cnt [1]),
	.datac(!\my_accel|bit_cnt [2]),
	.datad(!\my_accel|data_buffer [3]),
	.datae(gnd),
	.dataf(!\FPGA_I2C_SDAT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|data_buffer[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|data_buffer[3]~5 .extended_lut = "off";
defparam \my_accel|data_buffer[3]~5 .lut_mask = 64'h00EF00EF10FF10FF;
defparam \my_accel|data_buffer[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N34
dffeas \my_accel|data_buffer[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|data_buffer[3]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|data_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|data_buffer[3] .is_wysiwyg = "true";
defparam \my_accel|data_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N30
cyclonev_lcell_comb \my_accel|rx_data[3][3]~feeder (
// Equation(s):
// \my_accel|rx_data[3][3]~feeder_combout  = ( \my_accel|data_buffer [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[3][3]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N31
dffeas \my_accel|rx_data[3][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[3][3] .is_wysiwyg = "true";
defparam \my_accel|rx_data[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N26
dffeas \my_accel|accel_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[3][3]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[3] .is_wysiwyg = "true";
defparam \my_accel|accel_y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N1
dffeas \my_accel|rx_data[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[1][3] .is_wysiwyg = "true";
defparam \my_accel|rx_data[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N40
dffeas \my_accel|accel_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[1][3]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[3] .is_wysiwyg = "true";
defparam \my_accel|accel_x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N31
dffeas \my_accel|rx_data[5][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[5][3] .is_wysiwyg = "true";
defparam \my_accel|rx_data[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N20
dffeas \my_accel|accel_z[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[5][3]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[3] .is_wysiwyg = "true";
defparam \my_accel|accel_z[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N18
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( !\my_accel|accel_z [3] & ( \SW[1]~input_o  & ( !\SW[0]~input_o  ) ) ) # ( \my_accel|accel_z [3] & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((!\my_accel|accel_x [3]))) # (\SW[0]~input_o  & (!\my_accel|accel_y [3])) ) ) ) # ( 
// !\my_accel|accel_z [3] & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((!\my_accel|accel_x [3]))) # (\SW[0]~input_o  & (!\my_accel|accel_y [3])) ) ) )

	.dataa(!\my_accel|accel_y [3]),
	.datab(!\my_accel|accel_x [3]),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\my_accel|accel_z [3]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'hCACACACAF0F00000;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N33
cyclonev_lcell_comb \u0|WideOr6~0 (
// Equation(s):
// \u0|WideOr6~0_combout  = ( \Mux14~0_combout  & ( \Mux12~0_combout  & ( !\Mux15~0_combout  $ (!\Mux13~0_combout ) ) ) ) # ( \Mux14~0_combout  & ( !\Mux12~0_combout  & ( (!\Mux15~0_combout  & !\Mux13~0_combout ) ) ) ) # ( !\Mux14~0_combout  & ( 
// !\Mux12~0_combout  & ( (!\Mux15~0_combout  & \Mux13~0_combout ) ) ) )

	.dataa(!\Mux15~0_combout ),
	.datab(gnd),
	.datac(!\Mux13~0_combout ),
	.datad(gnd),
	.datae(!\Mux14~0_combout ),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|WideOr6~0 .extended_lut = "off";
defparam \u0|WideOr6~0 .lut_mask = 64'h0A0AA0A000005A5A;
defparam \u0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N42
cyclonev_lcell_comb \u0|WideOr5~0 (
// Equation(s):
// \u0|WideOr5~0_combout  = ( !\Mux14~0_combout  & ( \Mux13~0_combout  & ( (!\Mux12~0_combout  & !\Mux15~0_combout ) ) ) ) # ( \Mux14~0_combout  & ( !\Mux13~0_combout  & ( !\Mux12~0_combout  $ (!\Mux15~0_combout ) ) ) ) # ( !\Mux14~0_combout  & ( 
// !\Mux13~0_combout  & ( (!\Mux12~0_combout ) # (\Mux15~0_combout ) ) ) )

	.dataa(!\Mux12~0_combout ),
	.datab(gnd),
	.datac(!\Mux15~0_combout ),
	.datad(gnd),
	.datae(!\Mux14~0_combout ),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|WideOr5~0 .extended_lut = "off";
defparam \u0|WideOr5~0 .lut_mask = 64'hAFAF5A5AA0A00000;
defparam \u0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N36
cyclonev_lcell_comb \u0|WideOr4~0 (
// Equation(s):
// \u0|WideOr4~0_combout  = ( !\Mux14~0_combout  & ( \Mux13~0_combout  & ( (\Mux12~0_combout  & \Mux15~0_combout ) ) ) ) # ( \Mux14~0_combout  & ( !\Mux13~0_combout  & ( (!\Mux12~0_combout  & \Mux15~0_combout ) ) ) ) # ( !\Mux14~0_combout  & ( 
// !\Mux13~0_combout  & ( !\Mux12~0_combout  ) ) )

	.dataa(!\Mux12~0_combout ),
	.datab(gnd),
	.datac(!\Mux15~0_combout ),
	.datad(gnd),
	.datae(!\Mux14~0_combout ),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|WideOr4~0 .extended_lut = "off";
defparam \u0|WideOr4~0 .lut_mask = 64'hAAAA0A0A05050000;
defparam \u0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N9
cyclonev_lcell_comb \u0|WideOr3~0 (
// Equation(s):
// \u0|WideOr3~0_combout  = ( \Mux14~0_combout  & ( \Mux12~0_combout  & ( !\Mux15~0_combout  $ (!\Mux13~0_combout ) ) ) ) # ( !\Mux14~0_combout  & ( \Mux12~0_combout  & ( (!\Mux15~0_combout  & !\Mux13~0_combout ) ) ) ) # ( !\Mux14~0_combout  & ( 
// !\Mux12~0_combout  & ( !\Mux15~0_combout  $ (\Mux13~0_combout ) ) ) )

	.dataa(!\Mux15~0_combout ),
	.datab(gnd),
	.datac(!\Mux13~0_combout ),
	.datad(gnd),
	.datae(!\Mux14~0_combout ),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|WideOr3~0 .extended_lut = "off";
defparam \u0|WideOr3~0 .lut_mask = 64'hA5A50000A0A05A5A;
defparam \u0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N12
cyclonev_lcell_comb \u0|WideOr2~0 (
// Equation(s):
// \u0|WideOr2~0_combout  = ( \Mux14~0_combout  & ( \Mux13~0_combout  & ( !\Mux15~0_combout  ) ) ) # ( !\Mux14~0_combout  & ( \Mux13~0_combout  & ( (\Mux12~0_combout  & !\Mux15~0_combout ) ) ) ) # ( \Mux14~0_combout  & ( !\Mux13~0_combout  & ( 
// \Mux12~0_combout  ) ) ) # ( !\Mux14~0_combout  & ( !\Mux13~0_combout  & ( (\Mux12~0_combout  & !\Mux15~0_combout ) ) ) )

	.dataa(!\Mux12~0_combout ),
	.datab(gnd),
	.datac(!\Mux15~0_combout ),
	.datad(gnd),
	.datae(!\Mux14~0_combout ),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|WideOr2~0 .extended_lut = "off";
defparam \u0|WideOr2~0 .lut_mask = 64'h505055555050F0F0;
defparam \u0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N27
cyclonev_lcell_comb \u0|WideOr1~0 (
// Equation(s):
// \u0|WideOr1~0_combout  = ( \Mux14~0_combout  & ( \Mux12~0_combout  & ( (!\Mux15~0_combout  & \Mux13~0_combout ) ) ) ) # ( !\Mux14~0_combout  & ( \Mux12~0_combout  & ( (!\Mux15~0_combout ) # (\Mux13~0_combout ) ) ) ) # ( \Mux14~0_combout  & ( 
// !\Mux12~0_combout  & ( (!\Mux15~0_combout  & !\Mux13~0_combout ) ) ) )

	.dataa(!\Mux15~0_combout ),
	.datab(gnd),
	.datac(!\Mux13~0_combout ),
	.datad(gnd),
	.datae(!\Mux14~0_combout ),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|WideOr1~0 .extended_lut = "off";
defparam \u0|WideOr1~0 .lut_mask = 64'h0000A0A0AFAF0A0A;
defparam \u0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N51
cyclonev_lcell_comb \u0|WideOr0~0 (
// Equation(s):
// \u0|WideOr0~0_combout  = ( \Mux14~0_combout  & ( \Mux12~0_combout  & ( !\Mux13~0_combout  ) ) ) # ( !\Mux14~0_combout  & ( \Mux12~0_combout  & ( (\Mux13~0_combout ) # (\Mux15~0_combout ) ) ) ) # ( \Mux14~0_combout  & ( !\Mux12~0_combout  & ( 
// (!\Mux15~0_combout ) # (\Mux13~0_combout ) ) ) ) # ( !\Mux14~0_combout  & ( !\Mux12~0_combout  ) )

	.dataa(!\Mux15~0_combout ),
	.datab(gnd),
	.datac(!\Mux13~0_combout ),
	.datad(gnd),
	.datae(!\Mux14~0_combout ),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|WideOr0~0 .extended_lut = "off";
defparam \u0|WideOr0~0 .lut_mask = 64'hFFFFAFAF5F5FF0F0;
defparam \u0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N21
cyclonev_lcell_comb \my_accel|data_buffer[7]~9 (
// Equation(s):
// \my_accel|data_buffer[7]~9_combout  = ( \FPGA_I2C_SDAT~input_o  & ( ((\my_accel|data_buffer[5]~2_combout  & (\my_accel|bit_cnt [1] & \my_accel|bit_cnt [2]))) # (\my_accel|data_buffer [7]) ) ) # ( !\FPGA_I2C_SDAT~input_o  & ( (\my_accel|data_buffer [7] & 
// ((!\my_accel|data_buffer[5]~2_combout ) # ((!\my_accel|bit_cnt [1]) # (!\my_accel|bit_cnt [2])))) ) )

	.dataa(!\my_accel|data_buffer[5]~2_combout ),
	.datab(!\my_accel|bit_cnt [1]),
	.datac(!\my_accel|bit_cnt [2]),
	.datad(!\my_accel|data_buffer [7]),
	.datae(gnd),
	.dataf(!\FPGA_I2C_SDAT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|data_buffer[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|data_buffer[7]~9 .extended_lut = "off";
defparam \my_accel|data_buffer[7]~9 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \my_accel|data_buffer[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N22
dffeas \my_accel|data_buffer[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|data_buffer[7]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|data_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|data_buffer[7] .is_wysiwyg = "true";
defparam \my_accel|data_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N4
dffeas \my_accel|rx_data[3][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[3][7] .is_wysiwyg = "true";
defparam \my_accel|rx_data[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N23
dffeas \my_accel|accel_y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[3][7]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[7] .is_wysiwyg = "true";
defparam \my_accel|accel_y[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N18
cyclonev_lcell_comb \my_accel|rx_data[1][7]~feeder (
// Equation(s):
// \my_accel|rx_data[1][7]~feeder_combout  = ( \my_accel|data_buffer [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[1][7]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N19
dffeas \my_accel|rx_data[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[1][7] .is_wysiwyg = "true";
defparam \my_accel|rx_data[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N43
dffeas \my_accel|accel_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[1][7]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[7] .is_wysiwyg = "true";
defparam \my_accel|accel_x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N46
dffeas \my_accel|rx_data[5][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[5][7] .is_wysiwyg = "true";
defparam \my_accel|rx_data[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N29
dffeas \my_accel|accel_z[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[5][7]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[7] .is_wysiwyg = "true";
defparam \my_accel|accel_z[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N27
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \my_accel|accel_z [7] & ( \SW[0]~input_o  & ( (!\my_accel|accel_y [7] & !\SW[1]~input_o ) ) ) ) # ( !\my_accel|accel_z [7] & ( \SW[0]~input_o  & ( (!\my_accel|accel_y [7] & !\SW[1]~input_o ) ) ) ) # ( \my_accel|accel_z [7] & ( 
// !\SW[0]~input_o  & ( (!\my_accel|accel_x [7] & !\SW[1]~input_o ) ) ) ) # ( !\my_accel|accel_z [7] & ( !\SW[0]~input_o  & ( (!\my_accel|accel_x [7]) # (\SW[1]~input_o ) ) ) )

	.dataa(!\my_accel|accel_y [7]),
	.datab(!\my_accel|accel_x [7]),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\my_accel|accel_z [7]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'hCFCFC0C0A0A0A0A0;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N54
cyclonev_lcell_comb \my_accel|data_buffer[6]~8 (
// Equation(s):
// \my_accel|data_buffer[6]~8_combout  = ( \my_accel|data_buffer [6] & ( \FPGA_I2C_SDAT~input_o  ) ) # ( !\my_accel|data_buffer [6] & ( \FPGA_I2C_SDAT~input_o  & ( (\my_accel|bit_cnt [2] & (!\my_accel|bit_cnt [0] & (\my_accel|data_buffer[4]~0_combout  & 
// \my_accel|bit_cnt [1]))) ) ) ) # ( \my_accel|data_buffer [6] & ( !\FPGA_I2C_SDAT~input_o  & ( (!\my_accel|bit_cnt [2]) # (((!\my_accel|data_buffer[4]~0_combout ) # (!\my_accel|bit_cnt [1])) # (\my_accel|bit_cnt [0])) ) ) )

	.dataa(!\my_accel|bit_cnt [2]),
	.datab(!\my_accel|bit_cnt [0]),
	.datac(!\my_accel|data_buffer[4]~0_combout ),
	.datad(!\my_accel|bit_cnt [1]),
	.datae(!\my_accel|data_buffer [6]),
	.dataf(!\FPGA_I2C_SDAT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|data_buffer[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|data_buffer[6]~8 .extended_lut = "off";
defparam \my_accel|data_buffer[6]~8 .lut_mask = 64'h0000FFFB0004FFFF;
defparam \my_accel|data_buffer[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N55
dffeas \my_accel|data_buffer[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|data_buffer[6]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|data_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|data_buffer[6] .is_wysiwyg = "true";
defparam \my_accel|data_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N33
cyclonev_lcell_comb \my_accel|rx_data[1][6]~feeder (
// Equation(s):
// \my_accel|rx_data[1][6]~feeder_combout  = ( \my_accel|data_buffer [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[1][6]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N34
dffeas \my_accel|rx_data[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[1][6] .is_wysiwyg = "true";
defparam \my_accel|rx_data[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N35
dffeas \my_accel|accel_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[1][6]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[6] .is_wysiwyg = "true";
defparam \my_accel|accel_x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N36
cyclonev_lcell_comb \my_accel|rx_data[5][6]~feeder (
// Equation(s):
// \my_accel|rx_data[5][6]~feeder_combout  = ( \my_accel|data_buffer [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[5][6]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N37
dffeas \my_accel|rx_data[5][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[5][6] .is_wysiwyg = "true";
defparam \my_accel|rx_data[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N33
cyclonev_lcell_comb \my_accel|accel_z[6]~feeder (
// Equation(s):
// \my_accel|accel_z[6]~feeder_combout  = ( \my_accel|rx_data[5][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|rx_data[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|accel_z[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|accel_z[6]~feeder .extended_lut = "off";
defparam \my_accel|accel_z[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|accel_z[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N35
dffeas \my_accel|accel_z[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|accel_z[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[6] .is_wysiwyg = "true";
defparam \my_accel|accel_z[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N57
cyclonev_lcell_comb \my_accel|rx_data[3][6]~feeder (
// Equation(s):
// \my_accel|rx_data[3][6]~feeder_combout  = ( \my_accel|data_buffer [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[3][6]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N58
dffeas \my_accel|rx_data[3][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[3][6] .is_wysiwyg = "true";
defparam \my_accel|rx_data[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N11
dffeas \my_accel|accel_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[3][6]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[6] .is_wysiwyg = "true";
defparam \my_accel|accel_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N9
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( !\my_accel|accel_y [6] & ( \SW[0]~input_o  & ( !\SW[1]~input_o  ) ) ) # ( \my_accel|accel_y [6] & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (!\my_accel|accel_x [6])) # (\SW[1]~input_o  & ((!\my_accel|accel_z [6]))) ) ) ) # ( 
// !\my_accel|accel_y [6] & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (!\my_accel|accel_x [6])) # (\SW[1]~input_o  & ((!\my_accel|accel_z [6]))) ) ) )

	.dataa(!\my_accel|accel_x [6]),
	.datab(!\my_accel|accel_z [6]),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\my_accel|accel_y [6]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'hACACACACF0F00000;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N18
cyclonev_lcell_comb \my_accel|data_buffer[5]~7 (
// Equation(s):
// \my_accel|data_buffer[5]~7_combout  = ( \my_accel|bit_cnt [2] & ( (!\my_accel|data_buffer[5]~2_combout  & (((\my_accel|data_buffer [5])))) # (\my_accel|data_buffer[5]~2_combout  & ((!\my_accel|bit_cnt [1] & (\FPGA_I2C_SDAT~input_o )) # (\my_accel|bit_cnt 
// [1] & ((\my_accel|data_buffer [5]))))) ) ) # ( !\my_accel|bit_cnt [2] & ( \my_accel|data_buffer [5] ) )

	.dataa(!\my_accel|data_buffer[5]~2_combout ),
	.datab(!\my_accel|bit_cnt [1]),
	.datac(!\FPGA_I2C_SDAT~input_o ),
	.datad(!\my_accel|data_buffer [5]),
	.datae(gnd),
	.dataf(!\my_accel|bit_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|data_buffer[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|data_buffer[5]~7 .extended_lut = "off";
defparam \my_accel|data_buffer[5]~7 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \my_accel|data_buffer[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N19
dffeas \my_accel|data_buffer[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|data_buffer[5]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|data_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|data_buffer[5] .is_wysiwyg = "true";
defparam \my_accel|data_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N30
cyclonev_lcell_comb \my_accel|rx_data[1][5]~feeder (
// Equation(s):
// \my_accel|rx_data[1][5]~feeder_combout  = ( \my_accel|data_buffer [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[1][5]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N31
dffeas \my_accel|rx_data[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[1][5] .is_wysiwyg = "true";
defparam \my_accel|rx_data[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N26
dffeas \my_accel|accel_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[1][5]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[5] .is_wysiwyg = "true";
defparam \my_accel|accel_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N9
cyclonev_lcell_comb \my_accel|rx_data[3][5]~feeder (
// Equation(s):
// \my_accel|rx_data[3][5]~feeder_combout  = ( \my_accel|data_buffer [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[3][5]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N10
dffeas \my_accel|rx_data[3][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[3][5] .is_wysiwyg = "true";
defparam \my_accel|rx_data[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N2
dffeas \my_accel|accel_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[3][5]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[5] .is_wysiwyg = "true";
defparam \my_accel|accel_y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y9_N31
dffeas \my_accel|rx_data[5][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[5][5] .is_wysiwyg = "true";
defparam \my_accel|rx_data[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N53
dffeas \my_accel|accel_z[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[5][5]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[5] .is_wysiwyg = "true";
defparam \my_accel|accel_z[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N0
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \my_accel|accel_z [5] & ( (!\SW[1]~input_o  & ((!\SW[0]~input_o  & (!\my_accel|accel_x [5])) # (\SW[0]~input_o  & ((!\my_accel|accel_y [5]))))) ) ) # ( !\my_accel|accel_z [5] & ( (!\SW[0]~input_o  & (((!\my_accel|accel_x [5])) # 
// (\SW[1]~input_o ))) # (\SW[0]~input_o  & (!\SW[1]~input_o  & ((!\my_accel|accel_y [5])))) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\SW[1]~input_o ),
	.datac(!\my_accel|accel_x [5]),
	.datad(!\my_accel|accel_y [5]),
	.datae(gnd),
	.dataf(!\my_accel|accel_z [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'hE6A2E6A2C480C480;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N12
cyclonev_lcell_comb \my_accel|data_buffer[4]~6 (
// Equation(s):
// \my_accel|data_buffer[4]~6_combout  = ( \my_accel|data_buffer [4] & ( \FPGA_I2C_SDAT~input_o  ) ) # ( !\my_accel|data_buffer [4] & ( \FPGA_I2C_SDAT~input_o  & ( (\my_accel|bit_cnt [2] & (!\my_accel|bit_cnt [0] & (\my_accel|data_buffer[4]~0_combout  & 
// !\my_accel|bit_cnt [1]))) ) ) ) # ( \my_accel|data_buffer [4] & ( !\FPGA_I2C_SDAT~input_o  & ( (!\my_accel|bit_cnt [2]) # (((!\my_accel|data_buffer[4]~0_combout ) # (\my_accel|bit_cnt [1])) # (\my_accel|bit_cnt [0])) ) ) )

	.dataa(!\my_accel|bit_cnt [2]),
	.datab(!\my_accel|bit_cnt [0]),
	.datac(!\my_accel|data_buffer[4]~0_combout ),
	.datad(!\my_accel|bit_cnt [1]),
	.datae(!\my_accel|data_buffer [4]),
	.dataf(!\FPGA_I2C_SDAT~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|data_buffer[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|data_buffer[4]~6 .extended_lut = "off";
defparam \my_accel|data_buffer[4]~6 .lut_mask = 64'h0000FBFF0400FFFF;
defparam \my_accel|data_buffer[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N13
dffeas \my_accel|data_buffer[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|data_buffer[4]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|data_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|data_buffer[4] .is_wysiwyg = "true";
defparam \my_accel|data_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N21
cyclonev_lcell_comb \my_accel|rx_data[1][4]~feeder (
// Equation(s):
// \my_accel|rx_data[1][4]~feeder_combout  = ( \my_accel|data_buffer [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[1][4]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N22
dffeas \my_accel|rx_data[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[1][4] .is_wysiwyg = "true";
defparam \my_accel|rx_data[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N38
dffeas \my_accel|accel_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[1][4]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[4] .is_wysiwyg = "true";
defparam \my_accel|accel_x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N1
dffeas \my_accel|rx_data[5][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[5][4] .is_wysiwyg = "true";
defparam \my_accel|rx_data[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N14
dffeas \my_accel|accel_z[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[5][4]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[4] .is_wysiwyg = "true";
defparam \my_accel|accel_z[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N54
cyclonev_lcell_comb \my_accel|rx_data[3][4]~feeder (
// Equation(s):
// \my_accel|rx_data[3][4]~feeder_combout  = ( \my_accel|data_buffer [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[3][4]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N55
dffeas \my_accel|rx_data[3][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[3][4] .is_wysiwyg = "true";
defparam \my_accel|rx_data[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N17
dffeas \my_accel|accel_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[3][4]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[4] .is_wysiwyg = "true";
defparam \my_accel|accel_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N15
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( !\my_accel|accel_y [4] & ( \SW[0]~input_o  & ( !\SW[1]~input_o  ) ) ) # ( \my_accel|accel_y [4] & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (!\my_accel|accel_x [4])) # (\SW[1]~input_o  & ((!\my_accel|accel_z [4]))) ) ) ) # ( 
// !\my_accel|accel_y [4] & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & (!\my_accel|accel_x [4])) # (\SW[1]~input_o  & ((!\my_accel|accel_z [4]))) ) ) )

	.dataa(!\my_accel|accel_x [4]),
	.datab(!\my_accel|accel_z [4]),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\my_accel|accel_y [4]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'hACACACACF0F00000;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N39
cyclonev_lcell_comb \u1|WideOr6~0 (
// Equation(s):
// \u1|WideOr6~0_combout  = ( \Mux10~0_combout  & ( \Mux11~0_combout  & ( (\Mux8~0_combout  & !\Mux9~0_combout ) ) ) ) # ( \Mux10~0_combout  & ( !\Mux11~0_combout  & ( !\Mux8~0_combout  $ (\Mux9~0_combout ) ) ) ) # ( !\Mux10~0_combout  & ( !\Mux11~0_combout  
// & ( (!\Mux8~0_combout  & \Mux9~0_combout ) ) ) )

	.dataa(!\Mux8~0_combout ),
	.datab(gnd),
	.datac(!\Mux9~0_combout ),
	.datad(gnd),
	.datae(!\Mux10~0_combout ),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr6~0 .extended_lut = "off";
defparam \u1|WideOr6~0 .lut_mask = 64'h0A0AA5A500005050;
defparam \u1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N18
cyclonev_lcell_comb \u1|WideOr5~0 (
// Equation(s):
// \u1|WideOr5~0_combout  = ( \Mux10~0_combout  & ( \Mux11~0_combout  & ( (!\Mux9~0_combout  & !\Mux8~0_combout ) ) ) ) # ( !\Mux10~0_combout  & ( \Mux11~0_combout  & ( !\Mux9~0_combout  ) ) ) # ( \Mux10~0_combout  & ( !\Mux11~0_combout  & ( 
// (!\Mux9~0_combout  & \Mux8~0_combout ) ) ) ) # ( !\Mux10~0_combout  & ( !\Mux11~0_combout  & ( !\Mux8~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Mux9~0_combout ),
	.datac(!\Mux8~0_combout ),
	.datad(gnd),
	.datae(!\Mux10~0_combout ),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr5~0 .extended_lut = "off";
defparam \u1|WideOr5~0 .lut_mask = 64'hF0F00C0CCCCCC0C0;
defparam \u1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N48
cyclonev_lcell_comb \u1|WideOr4~0 (
// Equation(s):
// \u1|WideOr4~0_combout  = ( \Mux10~0_combout  & ( \Mux11~0_combout  & ( (!\Mux9~0_combout  & !\Mux8~0_combout ) ) ) ) # ( !\Mux10~0_combout  & ( \Mux11~0_combout  & ( !\Mux9~0_combout  $ (\Mux8~0_combout ) ) ) ) # ( !\Mux10~0_combout  & ( !\Mux11~0_combout 
//  & ( (!\Mux9~0_combout  & !\Mux8~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux9~0_combout ),
	.datac(!\Mux8~0_combout ),
	.datad(gnd),
	.datae(!\Mux10~0_combout ),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr4~0 .extended_lut = "off";
defparam \u1|WideOr4~0 .lut_mask = 64'hC0C00000C3C3C0C0;
defparam \u1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N57
cyclonev_lcell_comb \u1|WideOr3~0 (
// Equation(s):
// \u1|WideOr3~0_combout  = ( \Mux11~0_combout  & ( (!\Mux10~0_combout  & (\Mux9~0_combout  & !\Mux8~0_combout )) # (\Mux10~0_combout  & (!\Mux9~0_combout  & \Mux8~0_combout )) ) ) # ( !\Mux11~0_combout  & ( (!\Mux10~0_combout  & (!\Mux9~0_combout )) # 
// (\Mux10~0_combout  & (\Mux9~0_combout  & \Mux8~0_combout )) ) )

	.dataa(!\Mux10~0_combout ),
	.datab(!\Mux9~0_combout ),
	.datac(gnd),
	.datad(!\Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr3~0 .extended_lut = "off";
defparam \u1|WideOr3~0 .lut_mask = 64'h8899889922442244;
defparam \u1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N30
cyclonev_lcell_comb \u1|WideOr2~0 (
// Equation(s):
// \u1|WideOr2~0_combout  = ( \Mux10~0_combout  & ( \Mux11~0_combout  & ( (!\Mux9~0_combout  & \Mux8~0_combout ) ) ) ) # ( \Mux10~0_combout  & ( !\Mux11~0_combout  & ( (\Mux8~0_combout ) # (\Mux9~0_combout ) ) ) ) # ( !\Mux10~0_combout  & ( !\Mux11~0_combout 
//  & ( \Mux8~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Mux9~0_combout ),
	.datac(!\Mux8~0_combout ),
	.datad(gnd),
	.datae(!\Mux10~0_combout ),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr2~0 .extended_lut = "off";
defparam \u1|WideOr2~0 .lut_mask = 64'h0F0F3F3F00000C0C;
defparam \u1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N45
cyclonev_lcell_comb \u1|WideOr1~0 (
// Equation(s):
// \u1|WideOr1~0_combout  = ( !\Mux10~0_combout  & ( \Mux11~0_combout  & ( (\Mux8~0_combout  & \Mux9~0_combout ) ) ) ) # ( \Mux10~0_combout  & ( !\Mux11~0_combout  & ( !\Mux8~0_combout  $ (\Mux9~0_combout ) ) ) ) # ( !\Mux10~0_combout  & ( !\Mux11~0_combout  
// & ( \Mux8~0_combout  ) ) )

	.dataa(!\Mux8~0_combout ),
	.datab(gnd),
	.datac(!\Mux9~0_combout ),
	.datad(gnd),
	.datae(!\Mux10~0_combout ),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr1~0 .extended_lut = "off";
defparam \u1|WideOr1~0 .lut_mask = 64'h5555A5A505050000;
defparam \u1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N54
cyclonev_lcell_comb \u1|WideOr0~0 (
// Equation(s):
// \u1|WideOr0~0_combout  = ( \Mux11~0_combout  & ( (!\Mux10~0_combout ) # (!\Mux9~0_combout  $ (!\Mux8~0_combout )) ) ) # ( !\Mux11~0_combout  & ( (!\Mux8~0_combout ) # (!\Mux10~0_combout  $ (!\Mux9~0_combout )) ) )

	.dataa(!\Mux10~0_combout ),
	.datab(!\Mux9~0_combout ),
	.datac(gnd),
	.datad(!\Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr0~0 .extended_lut = "off";
defparam \u1|WideOr0~0 .lut_mask = 64'hFF66FF66BBEEBBEE;
defparam \u1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \my_accel|Decoder3~5 (
// Equation(s):
// \my_accel|Decoder3~5_combout  = ( \KEY[0]~input_o  & ( \my_accel|Decoder3~0_combout  & ( (!\my_accel|byte_cnt [2] & (!\my_accel|byte_cnt [0] & (\my_accel|sda_en~0_combout  & !\my_accel|byte_cnt [1]))) ) ) )

	.dataa(!\my_accel|byte_cnt [2]),
	.datab(!\my_accel|byte_cnt [0]),
	.datac(!\my_accel|sda_en~0_combout ),
	.datad(!\my_accel|byte_cnt [1]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\my_accel|Decoder3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Decoder3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Decoder3~5 .extended_lut = "off";
defparam \my_accel|Decoder3~5 .lut_mask = 64'h0000000000000800;
defparam \my_accel|Decoder3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N52
dffeas \my_accel|rx_data[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[0][0] .is_wysiwyg = "true";
defparam \my_accel|rx_data[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N36
cyclonev_lcell_comb \my_accel|accel_x[8]~feeder (
// Equation(s):
// \my_accel|accel_x[8]~feeder_combout  = ( \my_accel|rx_data[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|rx_data[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|accel_x[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|accel_x[8]~feeder .extended_lut = "off";
defparam \my_accel|accel_x[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|accel_x[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N37
dffeas \my_accel|accel_x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|accel_x[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[8] .is_wysiwyg = "true";
defparam \my_accel|accel_x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N39
cyclonev_lcell_comb \my_accel|rx_data[4][0]~feeder (
// Equation(s):
// \my_accel|rx_data[4][0]~feeder_combout  = ( \my_accel|data_buffer [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[4][0]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[4][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N39
cyclonev_lcell_comb \my_accel|Decoder3~4 (
// Equation(s):
// \my_accel|Decoder3~4_combout  = ( !\my_accel|byte_cnt [0] & ( \my_accel|byte_cnt [2] & ( (\my_accel|Decoder3~0_combout  & (\KEY[0]~input_o  & (\my_accel|sda_en~0_combout  & !\my_accel|byte_cnt[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\my_accel|Decoder3~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\my_accel|sda_en~0_combout ),
	.datad(!\my_accel|byte_cnt[1]~DUPLICATE_q ),
	.datae(!\my_accel|byte_cnt [0]),
	.dataf(!\my_accel|byte_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Decoder3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Decoder3~4 .extended_lut = "off";
defparam \my_accel|Decoder3~4 .lut_mask = 64'h0000000001000000;
defparam \my_accel|Decoder3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N40
dffeas \my_accel|rx_data[4][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[4][0] .is_wysiwyg = "true";
defparam \my_accel|rx_data[4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N0
cyclonev_lcell_comb \my_accel|accel_z[8]~feeder (
// Equation(s):
// \my_accel|accel_z[8]~feeder_combout  = ( \my_accel|rx_data[4][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|rx_data[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|accel_z[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|accel_z[8]~feeder .extended_lut = "off";
defparam \my_accel|accel_z[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|accel_z[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N1
dffeas \my_accel|accel_z[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|accel_z[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[8] .is_wysiwyg = "true";
defparam \my_accel|accel_z[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \my_accel|Decoder3~6 (
// Equation(s):
// \my_accel|Decoder3~6_combout  = ( \KEY[0]~input_o  & ( \my_accel|Decoder3~0_combout  & ( (!\my_accel|byte_cnt [2] & (!\my_accel|byte_cnt [0] & (\my_accel|sda_en~0_combout  & \my_accel|byte_cnt [1]))) ) ) )

	.dataa(!\my_accel|byte_cnt [2]),
	.datab(!\my_accel|byte_cnt [0]),
	.datac(!\my_accel|sda_en~0_combout ),
	.datad(!\my_accel|byte_cnt [1]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\my_accel|Decoder3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Decoder3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Decoder3~6 .extended_lut = "off";
defparam \my_accel|Decoder3~6 .lut_mask = 64'h0000000000000008;
defparam \my_accel|Decoder3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N58
dffeas \my_accel|rx_data[2][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[2][0] .is_wysiwyg = "true";
defparam \my_accel|rx_data[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N35
dffeas \my_accel|accel_y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[2][0]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[8] .is_wysiwyg = "true";
defparam \my_accel|accel_y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N33
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \my_accel|accel_y [8] & ( \SW[1]~input_o  & ( (!\my_accel|accel_z [8] & !\SW[0]~input_o ) ) ) ) # ( !\my_accel|accel_y [8] & ( \SW[1]~input_o  & ( (!\my_accel|accel_z [8] & !\SW[0]~input_o ) ) ) ) # ( \my_accel|accel_y [8] & ( 
// !\SW[1]~input_o  & ( (!\my_accel|accel_x [8] & !\SW[0]~input_o ) ) ) ) # ( !\my_accel|accel_y [8] & ( !\SW[1]~input_o  & ( (!\my_accel|accel_x [8]) # (\SW[0]~input_o ) ) ) )

	.dataa(!\my_accel|accel_x [8]),
	.datab(!\my_accel|accel_z [8]),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\my_accel|accel_y [8]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'hAFAFA0A0C0C0C0C0;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N30
cyclonev_lcell_comb \my_accel|rx_data[0][2]~feeder (
// Equation(s):
// \my_accel|rx_data[0][2]~feeder_combout  = ( \my_accel|data_buffer [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[0][2]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N31
dffeas \my_accel|rx_data[0][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[0][2] .is_wysiwyg = "true";
defparam \my_accel|rx_data[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N5
dffeas \my_accel|accel_x[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[0][2]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[10] .is_wysiwyg = "true";
defparam \my_accel|accel_x[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N45
cyclonev_lcell_comb \my_accel|rx_data[4][2]~feeder (
// Equation(s):
// \my_accel|rx_data[4][2]~feeder_combout  = ( \my_accel|data_buffer [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[4][2]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N47
dffeas \my_accel|rx_data[4][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[4][2] .is_wysiwyg = "true";
defparam \my_accel|rx_data[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N59
dffeas \my_accel|accel_z[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[4][2]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[10] .is_wysiwyg = "true";
defparam \my_accel|accel_z[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N6
cyclonev_lcell_comb \my_accel|rx_data[2][2]~feeder (
// Equation(s):
// \my_accel|rx_data[2][2]~feeder_combout  = ( \my_accel|data_buffer [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[2][2]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N7
dffeas \my_accel|rx_data[2][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[2][2] .is_wysiwyg = "true";
defparam \my_accel|rx_data[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N8
dffeas \my_accel|accel_y[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[2][2]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[10] .is_wysiwyg = "true";
defparam \my_accel|accel_y[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N6
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \my_accel|accel_y [10] & ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & !\my_accel|accel_z [10]) ) ) ) # ( !\my_accel|accel_y [10] & ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & !\my_accel|accel_z [10]) ) ) ) # ( \my_accel|accel_y [10] & ( 
// !\SW[1]~input_o  & ( (!\SW[0]~input_o  & !\my_accel|accel_x [10]) ) ) ) # ( !\my_accel|accel_y [10] & ( !\SW[1]~input_o  & ( (!\my_accel|accel_x [10]) # (\SW[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\my_accel|accel_x [10]),
	.datad(!\my_accel|accel_z [10]),
	.datae(!\my_accel|accel_y [10]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'hF3F3C0C0CC00CC00;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N42
cyclonev_lcell_comb \my_accel|rx_data[4][1]~feeder (
// Equation(s):
// \my_accel|rx_data[4][1]~feeder_combout  = ( \my_accel|data_buffer [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[4][1]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N44
dffeas \my_accel|rx_data[4][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[4][1] .is_wysiwyg = "true";
defparam \my_accel|rx_data[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N38
dffeas \my_accel|accel_z[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[4][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[9] .is_wysiwyg = "true";
defparam \my_accel|accel_z[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N1
dffeas \my_accel|rx_data[0][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[0][1] .is_wysiwyg = "true";
defparam \my_accel|rx_data[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N16
dffeas \my_accel|accel_x[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[0][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[9] .is_wysiwyg = "true";
defparam \my_accel|accel_x[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N6
cyclonev_lcell_comb \my_accel|rx_data[2][1]~feeder (
// Equation(s):
// \my_accel|rx_data[2][1]~feeder_combout  = ( \my_accel|data_buffer [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[2][1]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N8
dffeas \my_accel|rx_data[2][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[2][1] .is_wysiwyg = "true";
defparam \my_accel|rx_data[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N23
dffeas \my_accel|accel_y[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[2][1]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[9] .is_wysiwyg = "true";
defparam \my_accel|accel_y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N21
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \my_accel|accel_y [9] & ( \SW[1]~input_o  & ( (!\my_accel|accel_z [9] & !\SW[0]~input_o ) ) ) ) # ( !\my_accel|accel_y [9] & ( \SW[1]~input_o  & ( (!\my_accel|accel_z [9] & !\SW[0]~input_o ) ) ) ) # ( \my_accel|accel_y [9] & ( 
// !\SW[1]~input_o  & ( (!\my_accel|accel_x [9] & !\SW[0]~input_o ) ) ) ) # ( !\my_accel|accel_y [9] & ( !\SW[1]~input_o  & ( (!\my_accel|accel_x [9]) # (\SW[0]~input_o ) ) ) )

	.dataa(!\my_accel|accel_z [9]),
	.datab(!\my_accel|accel_x [9]),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\my_accel|accel_y [9]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'hCFCFC0C0A0A0A0A0;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N10
dffeas \my_accel|rx_data[2][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[2][3] .is_wysiwyg = "true";
defparam \my_accel|rx_data[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N50
dffeas \my_accel|accel_y[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[2][3]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[11] .is_wysiwyg = "true";
defparam \my_accel|accel_y[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N46
dffeas \my_accel|rx_data[0][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[0][3] .is_wysiwyg = "true";
defparam \my_accel|rx_data[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N47
dffeas \my_accel|accel_x[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[0][3]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[11] .is_wysiwyg = "true";
defparam \my_accel|accel_x[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N49
dffeas \my_accel|rx_data[4][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[4][3] .is_wysiwyg = "true";
defparam \my_accel|rx_data[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N14
dffeas \my_accel|accel_z[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[4][3]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[11] .is_wysiwyg = "true";
defparam \my_accel|accel_z[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N12
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( !\my_accel|accel_z [11] & ( \SW[1]~input_o  & ( !\SW[0]~input_o  ) ) ) # ( \my_accel|accel_z [11] & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((!\my_accel|accel_x [11]))) # (\SW[0]~input_o  & (!\my_accel|accel_y [11])) ) ) ) # ( 
// !\my_accel|accel_z [11] & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((!\my_accel|accel_x [11]))) # (\SW[0]~input_o  & (!\my_accel|accel_y [11])) ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\my_accel|accel_y [11]),
	.datad(!\my_accel|accel_x [11]),
	.datae(!\my_accel|accel_z [11]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'hFC30FC30CCCC0000;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N24
cyclonev_lcell_comb \u2|WideOr6~0 (
// Equation(s):
// \u2|WideOr6~0_combout  = ( \Mux4~0_combout  & ( (\Mux6~0_combout  & (!\Mux7~0_combout  $ (!\Mux5~0_combout ))) ) ) # ( !\Mux4~0_combout  & ( (!\Mux7~0_combout  & (!\Mux5~0_combout  $ (!\Mux6~0_combout ))) ) )

	.dataa(!\Mux7~0_combout ),
	.datab(!\Mux5~0_combout ),
	.datac(gnd),
	.datad(!\Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|WideOr6~0 .extended_lut = "off";
defparam \u2|WideOr6~0 .lut_mask = 64'h2288228800660066;
defparam \u2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N54
cyclonev_lcell_comb \u2|WideOr5~0 (
// Equation(s):
// \u2|WideOr5~0_combout  = ( \Mux6~0_combout  & ( \Mux7~0_combout  & ( (!\Mux4~0_combout  & !\Mux5~0_combout ) ) ) ) # ( !\Mux6~0_combout  & ( \Mux7~0_combout  & ( !\Mux5~0_combout  ) ) ) # ( \Mux6~0_combout  & ( !\Mux7~0_combout  & ( (\Mux4~0_combout  & 
// !\Mux5~0_combout ) ) ) ) # ( !\Mux6~0_combout  & ( !\Mux7~0_combout  & ( !\Mux4~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Mux4~0_combout ),
	.datac(gnd),
	.datad(!\Mux5~0_combout ),
	.datae(!\Mux6~0_combout ),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|WideOr5~0 .extended_lut = "off";
defparam \u2|WideOr5~0 .lut_mask = 64'hCCCC3300FF00CC00;
defparam \u2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N27
cyclonev_lcell_comb \u2|WideOr4~0 (
// Equation(s):
// \u2|WideOr4~0_combout  = ( \Mux4~0_combout  & ( (\Mux7~0_combout  & (\Mux5~0_combout  & !\Mux6~0_combout )) ) ) # ( !\Mux4~0_combout  & ( (!\Mux5~0_combout  & ((!\Mux6~0_combout ) # (\Mux7~0_combout ))) ) )

	.dataa(!\Mux7~0_combout ),
	.datab(gnd),
	.datac(!\Mux5~0_combout ),
	.datad(!\Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|WideOr4~0 .extended_lut = "off";
defparam \u2|WideOr4~0 .lut_mask = 64'hF050F05005000500;
defparam \u2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N0
cyclonev_lcell_comb \u2|WideOr3~0 (
// Equation(s):
// \u2|WideOr3~0_combout  = ( \Mux6~0_combout  & ( \Mux7~0_combout  & ( (\Mux4~0_combout  & !\Mux5~0_combout ) ) ) ) # ( !\Mux6~0_combout  & ( \Mux7~0_combout  & ( (!\Mux4~0_combout  & \Mux5~0_combout ) ) ) ) # ( \Mux6~0_combout  & ( !\Mux7~0_combout  & ( 
// (\Mux4~0_combout  & \Mux5~0_combout ) ) ) ) # ( !\Mux6~0_combout  & ( !\Mux7~0_combout  & ( !\Mux5~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Mux4~0_combout ),
	.datac(gnd),
	.datad(!\Mux5~0_combout ),
	.datae(!\Mux6~0_combout ),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|WideOr3~0 .extended_lut = "off";
defparam \u2|WideOr3~0 .lut_mask = 64'hFF00003300CC3300;
defparam \u2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N42
cyclonev_lcell_comb \u2|WideOr2~0 (
// Equation(s):
// \u2|WideOr2~0_combout  = ( \Mux6~0_combout  & ( \Mux7~0_combout  & ( (\Mux4~0_combout  & !\Mux5~0_combout ) ) ) ) # ( \Mux6~0_combout  & ( !\Mux7~0_combout  & ( (\Mux5~0_combout ) # (\Mux4~0_combout ) ) ) ) # ( !\Mux6~0_combout  & ( !\Mux7~0_combout  & ( 
// \Mux4~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Mux4~0_combout ),
	.datac(gnd),
	.datad(!\Mux5~0_combout ),
	.datae(!\Mux6~0_combout ),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|WideOr2~0 .extended_lut = "off";
defparam \u2|WideOr2~0 .lut_mask = 64'h333333FF00003300;
defparam \u2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N51
cyclonev_lcell_comb \u2|WideOr1~0 (
// Equation(s):
// \u2|WideOr1~0_combout  = ( !\Mux6~0_combout  & ( \Mux7~0_combout  & ( (\Mux5~0_combout  & \Mux4~0_combout ) ) ) ) # ( \Mux6~0_combout  & ( !\Mux7~0_combout  & ( !\Mux5~0_combout  $ (\Mux4~0_combout ) ) ) ) # ( !\Mux6~0_combout  & ( !\Mux7~0_combout  & ( 
// \Mux4~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Mux5~0_combout ),
	.datac(!\Mux4~0_combout ),
	.datad(gnd),
	.datae(!\Mux6~0_combout ),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|WideOr1~0 .extended_lut = "off";
defparam \u2|WideOr1~0 .lut_mask = 64'h0F0FC3C303030000;
defparam \u2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N39
cyclonev_lcell_comb \u2|WideOr0~0 (
// Equation(s):
// \u2|WideOr0~0_combout  = ( \Mux6~0_combout  & ( \Mux7~0_combout  & ( !\Mux5~0_combout  $ (!\Mux4~0_combout ) ) ) ) # ( !\Mux6~0_combout  & ( \Mux7~0_combout  ) ) # ( \Mux6~0_combout  & ( !\Mux7~0_combout  & ( (!\Mux5~0_combout ) # (!\Mux4~0_combout ) ) ) 
// ) # ( !\Mux6~0_combout  & ( !\Mux7~0_combout  & ( (!\Mux4~0_combout ) # (\Mux5~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux5~0_combout ),
	.datac(!\Mux4~0_combout ),
	.datad(gnd),
	.datae(!\Mux6~0_combout ),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|WideOr0~0 .extended_lut = "off";
defparam \u2|WideOr0~0 .lut_mask = 64'hF3F3FCFCFFFF3C3C;
defparam \u2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N51
cyclonev_lcell_comb \my_accel|rx_data[4][4]~feeder (
// Equation(s):
// \my_accel|rx_data[4][4]~feeder_combout  = ( \my_accel|data_buffer [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[4][4]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N53
dffeas \my_accel|rx_data[4][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[4][4] .is_wysiwyg = "true";
defparam \my_accel|rx_data[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N33
cyclonev_lcell_comb \my_accel|accel_z[12]~feeder (
// Equation(s):
// \my_accel|accel_z[12]~feeder_combout  = ( \my_accel|rx_data[4][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|rx_data[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|accel_z[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|accel_z[12]~feeder .extended_lut = "off";
defparam \my_accel|accel_z[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|accel_z[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N34
dffeas \my_accel|accel_z[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|accel_z[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[12] .is_wysiwyg = "true";
defparam \my_accel|accel_z[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N52
dffeas \my_accel|rx_data[0][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[0][4] .is_wysiwyg = "true";
defparam \my_accel|rx_data[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N1
dffeas \my_accel|accel_x[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[0][4]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[12] .is_wysiwyg = "true";
defparam \my_accel|accel_x[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N14
dffeas \my_accel|rx_data[2][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[2][4] .is_wysiwyg = "true";
defparam \my_accel|rx_data[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N2
dffeas \my_accel|accel_y[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[2][4]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[12] .is_wysiwyg = "true";
defparam \my_accel|accel_y[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N0
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( !\my_accel|accel_y [12] & ( \SW[0]~input_o  & ( !\SW[1]~input_o  ) ) ) # ( \my_accel|accel_y [12] & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & ((!\my_accel|accel_x [12]))) # (\SW[1]~input_o  & (!\my_accel|accel_z [12])) ) ) ) # ( 
// !\my_accel|accel_y [12] & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & ((!\my_accel|accel_x [12]))) # (\SW[1]~input_o  & (!\my_accel|accel_z [12])) ) ) )

	.dataa(!\my_accel|accel_z [12]),
	.datab(!\my_accel|accel_x [12]),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\my_accel|accel_y [12]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'hCACACACAF0F00000;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N27
cyclonev_lcell_comb \my_accel|rx_data[4][6]~feeder (
// Equation(s):
// \my_accel|rx_data[4][6]~feeder_combout  = ( \my_accel|data_buffer [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[4][6]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N28
dffeas \my_accel|rx_data[4][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[4][6] .is_wysiwyg = "true";
defparam \my_accel|rx_data[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N7
dffeas \my_accel|accel_z[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[4][6]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[14] .is_wysiwyg = "true";
defparam \my_accel|accel_z[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N38
dffeas \my_accel|rx_data[0][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[0][6] .is_wysiwyg = "true";
defparam \my_accel|rx_data[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N49
dffeas \my_accel|accel_x[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[0][6]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[14] .is_wysiwyg = "true";
defparam \my_accel|accel_x[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N15
cyclonev_lcell_comb \my_accel|rx_data[2][6]~feeder (
// Equation(s):
// \my_accel|rx_data[2][6]~feeder_combout  = ( \my_accel|data_buffer [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[2][6]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N16
dffeas \my_accel|rx_data[2][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[2][6] .is_wysiwyg = "true";
defparam \my_accel|rx_data[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y9_N2
dffeas \my_accel|accel_y[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[2][6]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[14] .is_wysiwyg = "true";
defparam \my_accel|accel_y[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N0
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \my_accel|accel_y [14] & ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & !\my_accel|accel_z [14]) ) ) ) # ( !\my_accel|accel_y [14] & ( \SW[1]~input_o  & ( (!\SW[0]~input_o  & !\my_accel|accel_z [14]) ) ) ) # ( \my_accel|accel_y [14] & ( 
// !\SW[1]~input_o  & ( (!\SW[0]~input_o  & !\my_accel|accel_x [14]) ) ) ) # ( !\my_accel|accel_y [14] & ( !\SW[1]~input_o  & ( (!\my_accel|accel_x [14]) # (\SW[0]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\my_accel|accel_z [14]),
	.datac(!\my_accel|accel_x [14]),
	.datad(gnd),
	.datae(!\my_accel|accel_y [14]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'hF5F5A0A088888888;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N7
dffeas \my_accel|rx_data[2][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|data_buffer [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[2][5] .is_wysiwyg = "true";
defparam \my_accel|rx_data[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N43
dffeas \my_accel|accel_y[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[2][5]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[13] .is_wysiwyg = "true";
defparam \my_accel|accel_y[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N3
cyclonev_lcell_comb \my_accel|rx_data[0][5]~feeder (
// Equation(s):
// \my_accel|rx_data[0][5]~feeder_combout  = ( \my_accel|data_buffer [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[0][5]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N4
dffeas \my_accel|rx_data[0][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[0][5] .is_wysiwyg = "true";
defparam \my_accel|rx_data[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N10
dffeas \my_accel|accel_x[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[0][5]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[13] .is_wysiwyg = "true";
defparam \my_accel|accel_x[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N33
cyclonev_lcell_comb \my_accel|rx_data[4][5]~feeder (
// Equation(s):
// \my_accel|rx_data[4][5]~feeder_combout  = ( \my_accel|data_buffer [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[4][5]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[4][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N34
dffeas \my_accel|rx_data[4][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[4][5] .is_wysiwyg = "true";
defparam \my_accel|rx_data[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N32
dffeas \my_accel|accel_z[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[4][5]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[13] .is_wysiwyg = "true";
defparam \my_accel|accel_z[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N30
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( !\my_accel|accel_z [13] & ( \SW[1]~input_o  & ( !\SW[0]~input_o  ) ) ) # ( \my_accel|accel_z [13] & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((!\my_accel|accel_x [13]))) # (\SW[0]~input_o  & (!\my_accel|accel_y [13])) ) ) ) # ( 
// !\my_accel|accel_z [13] & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((!\my_accel|accel_x [13]))) # (\SW[0]~input_o  & (!\my_accel|accel_y [13])) ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\my_accel|accel_y [13]),
	.datad(!\my_accel|accel_x [13]),
	.datae(!\my_accel|accel_z [13]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'hFC30FC30CCCC0000;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N30
cyclonev_lcell_comb \my_accel|rx_data[2][7]~feeder (
// Equation(s):
// \my_accel|rx_data[2][7]~feeder_combout  = ( \my_accel|data_buffer [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[2][7]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N31
dffeas \my_accel|rx_data[2][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[2][7] .is_wysiwyg = "true";
defparam \my_accel|rx_data[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N33
cyclonev_lcell_comb \my_accel|accel_y[15]~feeder (
// Equation(s):
// \my_accel|accel_y[15]~feeder_combout  = ( \my_accel|rx_data[2][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|rx_data[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|accel_y[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|accel_y[15]~feeder .extended_lut = "off";
defparam \my_accel|accel_y[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|accel_y[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N34
dffeas \my_accel|accel_y[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|accel_y[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_y [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_y[15] .is_wysiwyg = "true";
defparam \my_accel|accel_y[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N15
cyclonev_lcell_comb \my_accel|rx_data[0][7]~feeder (
// Equation(s):
// \my_accel|rx_data[0][7]~feeder_combout  = ( \my_accel|data_buffer [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[0][7]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N16
dffeas \my_accel|rx_data[0][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[0][7] .is_wysiwyg = "true";
defparam \my_accel|rx_data[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N25
dffeas \my_accel|accel_x[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[0][7]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_x [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_x[15] .is_wysiwyg = "true";
defparam \my_accel|accel_x[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N39
cyclonev_lcell_comb \my_accel|rx_data[4][7]~feeder (
// Equation(s):
// \my_accel|rx_data[4][7]~feeder_combout  = ( \my_accel|data_buffer [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|data_buffer [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|rx_data[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|rx_data[4][7]~feeder .extended_lut = "off";
defparam \my_accel|rx_data[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_accel|rx_data[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N40
dffeas \my_accel|rx_data[4][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|rx_data[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|rx_data[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|rx_data[4][7] .is_wysiwyg = "true";
defparam \my_accel|rx_data[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N2
dffeas \my_accel|accel_z[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_accel|rx_data[4][7]~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_accel|accel_x[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|accel_z [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|accel_z[15] .is_wysiwyg = "true";
defparam \my_accel|accel_z[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N0
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( !\my_accel|accel_z [15] & ( \SW[1]~input_o  & ( !\SW[0]~input_o  ) ) ) # ( \my_accel|accel_z [15] & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((!\my_accel|accel_x [15]))) # (\SW[0]~input_o  & (!\my_accel|accel_y [15])) ) ) ) # ( 
// !\my_accel|accel_z [15] & ( !\SW[1]~input_o  & ( (!\SW[0]~input_o  & ((!\my_accel|accel_x [15]))) # (\SW[0]~input_o  & (!\my_accel|accel_y [15])) ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\my_accel|accel_y [15]),
	.datad(!\my_accel|accel_x [15]),
	.datae(!\my_accel|accel_z [15]),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'hFC30FC30CCCC0000;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N36
cyclonev_lcell_comb \u3|WideOr6~0 (
// Equation(s):
// \u3|WideOr6~0_combout  = ( \Mux2~0_combout  & ( \Mux0~0_combout  & ( !\Mux3~0_combout  $ (!\Mux1~0_combout ) ) ) ) # ( \Mux2~0_combout  & ( !\Mux0~0_combout  & ( (!\Mux3~0_combout  & !\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\Mux0~0_combout  & ( 
// (!\Mux3~0_combout  & \Mux1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux3~0_combout ),
	.datac(!\Mux1~0_combout ),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|WideOr6~0 .extended_lut = "off";
defparam \u3|WideOr6~0 .lut_mask = 64'h0C0CC0C000003C3C;
defparam \u3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N45
cyclonev_lcell_comb \u3|WideOr5~0 (
// Equation(s):
// \u3|WideOr5~0_combout  = ( \Mux2~0_combout  & ( \Mux0~0_combout  & ( (!\Mux3~0_combout  & !\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( \Mux0~0_combout  & ( (\Mux3~0_combout  & !\Mux1~0_combout ) ) ) ) # ( \Mux2~0_combout  & ( !\Mux0~0_combout  & ( 
// (\Mux3~0_combout  & !\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\Mux0~0_combout  & ( (!\Mux3~0_combout ) # (!\Mux1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux3~0_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|WideOr5~0 .extended_lut = "off";
defparam \u3|WideOr5~0 .lut_mask = 64'hFFF00F000F00F000;
defparam \u3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N6
cyclonev_lcell_comb \u3|WideOr4~0 (
// Equation(s):
// \u3|WideOr4~0_combout  = ( !\Mux2~0_combout  & ( \Mux0~0_combout  & ( (\Mux3~0_combout  & \Mux1~0_combout ) ) ) ) # ( \Mux2~0_combout  & ( !\Mux0~0_combout  & ( (\Mux3~0_combout  & !\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\Mux0~0_combout  & ( 
// !\Mux1~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Mux3~0_combout ),
	.datac(!\Mux1~0_combout ),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|WideOr4~0 .extended_lut = "off";
defparam \u3|WideOr4~0 .lut_mask = 64'hF0F0303003030000;
defparam \u3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N3
cyclonev_lcell_comb \u3|WideOr3~0 (
// Equation(s):
// \u3|WideOr3~0_combout  = ( \Mux2~0_combout  & ( \Mux0~0_combout  & ( !\Mux3~0_combout  $ (!\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( \Mux0~0_combout  & ( (!\Mux3~0_combout  & !\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\Mux0~0_combout  & ( 
// !\Mux3~0_combout  $ (\Mux1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux3~0_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|WideOr3~0 .extended_lut = "off";
defparam \u3|WideOr3~0 .lut_mask = 64'hF00F0000F0000FF0;
defparam \u3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N51
cyclonev_lcell_comb \u3|WideOr2~0 (
// Equation(s):
// \u3|WideOr2~0_combout  = ( \Mux2~0_combout  & ( \Mux0~0_combout  & ( (!\Mux3~0_combout ) # (!\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( \Mux0~0_combout  & ( !\Mux3~0_combout  ) ) ) # ( \Mux2~0_combout  & ( !\Mux0~0_combout  & ( (!\Mux3~0_combout  & 
// \Mux1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux3~0_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|WideOr2~0 .extended_lut = "off";
defparam \u3|WideOr2~0 .lut_mask = 64'h000000F0F0F0FFF0;
defparam \u3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N12
cyclonev_lcell_comb \u3|WideOr1~0 (
// Equation(s):
// \u3|WideOr1~0_combout  = ( \Mux2~0_combout  & ( \Mux0~0_combout  & ( (!\Mux3~0_combout  & \Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( \Mux0~0_combout  & ( (!\Mux3~0_combout ) # (\Mux1~0_combout ) ) ) ) # ( \Mux2~0_combout  & ( !\Mux0~0_combout  & ( 
// (!\Mux3~0_combout  & !\Mux1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux3~0_combout ),
	.datac(!\Mux1~0_combout ),
	.datad(gnd),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|WideOr1~0 .extended_lut = "off";
defparam \u3|WideOr1~0 .lut_mask = 64'h0000C0C0CFCF0C0C;
defparam \u3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N27
cyclonev_lcell_comb \u3|WideOr0~0 (
// Equation(s):
// \u3|WideOr0~0_combout  = ( \Mux2~0_combout  & ( \Mux0~0_combout  & ( !\Mux1~0_combout  ) ) ) # ( !\Mux2~0_combout  & ( \Mux0~0_combout  & ( (\Mux1~0_combout ) # (\Mux3~0_combout ) ) ) ) # ( \Mux2~0_combout  & ( !\Mux0~0_combout  & ( (!\Mux3~0_combout ) # 
// (\Mux1~0_combout ) ) ) ) # ( !\Mux2~0_combout  & ( !\Mux0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux3~0_combout ),
	.datad(!\Mux1~0_combout ),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|WideOr0~0 .extended_lut = "off";
defparam \u3|WideOr0~0 .lut_mask = 64'hFFFFF0FF0FFFFF00;
defparam \u3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N30
cyclonev_lcell_comb \my_accel|Selector1~0 (
// Equation(s):
// \my_accel|Selector1~0_combout  = ( \my_accel|phase [0] & ( \my_accel|phase [1] & ( (!\my_accel|i2c_scl~q ) # ((!\my_accel|state.STOP~q  & (!\my_accel|state.WAIT_CONFIG~q  & !\my_accel|state.START~q ))) ) ) ) # ( !\my_accel|phase [0] & ( \my_accel|phase 
// [1] & ( (!\my_accel|state.STOP~q  & (!\my_accel|state.WAIT_CONFIG~q  & !\my_accel|state.START~q )) ) ) ) # ( \my_accel|phase [0] & ( !\my_accel|phase [1] & ( (!\my_accel|i2c_scl~q ) # ((!\my_accel|state.STOP~q  & (!\my_accel|state.WAIT_CONFIG~q  & 
// !\my_accel|state.START~q ))) ) ) ) # ( !\my_accel|phase [0] & ( !\my_accel|phase [1] & ( (!\my_accel|state.STOP~q  & !\my_accel|state.WAIT_CONFIG~q ) ) ) )

	.dataa(!\my_accel|state.STOP~q ),
	.datab(!\my_accel|state.WAIT_CONFIG~q ),
	.datac(!\my_accel|i2c_scl~q ),
	.datad(!\my_accel|state.START~q ),
	.datae(!\my_accel|phase [0]),
	.dataf(!\my_accel|phase [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector1~0 .extended_lut = "off";
defparam \my_accel|Selector1~0 .lut_mask = 64'h8888F8F08800F8F0;
defparam \my_accel|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \my_accel|Selector1~4 (
// Equation(s):
// \my_accel|Selector1~4_combout  = ( \my_accel|state.START~DUPLICATE_q  & ( (!\my_accel|i2c_scl~q  & (!\my_accel|phase [1] & \my_accel|phase [0])) ) ) # ( !\my_accel|state.START~DUPLICATE_q  & ( (!\my_accel|i2c_scl~q  & (!\my_accel|phase [1] $ 
// (((!\my_accel|phase [0]))))) # (\my_accel|i2c_scl~q  & (!\my_accel|phase [1] & (!\my_accel|state.WAIT_CONFIG~q  & \my_accel|phase [0]))) ) )

	.dataa(!\my_accel|i2c_scl~q ),
	.datab(!\my_accel|phase [1]),
	.datac(!\my_accel|state.WAIT_CONFIG~q ),
	.datad(!\my_accel|phase [0]),
	.datae(gnd),
	.dataf(!\my_accel|state.START~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector1~4 .extended_lut = "off";
defparam \my_accel|Selector1~4 .lut_mask = 64'h22C822C800880088;
defparam \my_accel|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \my_accel|Selector1~3 (
// Equation(s):
// \my_accel|Selector1~3_combout  = ( !\my_accel|state.READ_DATA~q  & ( (!\my_accel|state.RESTART~DUPLICATE_q  & (!\my_accel|state.ACK_CHECK~q  & !\my_accel|state.ACK_SEND~q )) ) )

	.dataa(gnd),
	.datab(!\my_accel|state.RESTART~DUPLICATE_q ),
	.datac(!\my_accel|state.ACK_CHECK~q ),
	.datad(!\my_accel|state.ACK_SEND~q ),
	.datae(gnd),
	.dataf(!\my_accel|state.READ_DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector1~3 .extended_lut = "off";
defparam \my_accel|Selector1~3 .lut_mask = 64'hC000C00000000000;
defparam \my_accel|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N9
cyclonev_lcell_comb \my_accel|Selector1~2 (
// Equation(s):
// \my_accel|Selector1~2_combout  = ( !\my_accel|state.STOP~q  & ( (!\my_accel|i2c_scl~q  & !\my_accel|phase [1]) ) )

	.dataa(!\my_accel|i2c_scl~q ),
	.datab(!\my_accel|phase [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_accel|state.STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector1~2 .extended_lut = "off";
defparam \my_accel|Selector1~2 .lut_mask = 64'h8888888800000000;
defparam \my_accel|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \my_accel|Selector1~5 (
// Equation(s):
// \my_accel|Selector1~5_combout  = ( \my_accel|Selector1~2_combout  & ( (!\my_accel|Selector1~4_combout  & !\my_accel|Selector1~3_combout ) ) ) # ( !\my_accel|Selector1~2_combout  & ( (!\my_accel|Selector1~4_combout  & (((!\my_accel|Selector1~0_combout ) # 
// (!\my_accel|Selector1~3_combout )) # (\my_accel|Selector1~1_combout ))) ) )

	.dataa(!\my_accel|Selector1~1_combout ),
	.datab(!\my_accel|Selector1~0_combout ),
	.datac(!\my_accel|Selector1~4_combout ),
	.datad(!\my_accel|Selector1~3_combout ),
	.datae(gnd),
	.dataf(!\my_accel|Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_accel|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_accel|Selector1~5 .extended_lut = "off";
defparam \my_accel|Selector1~5 .lut_mask = 64'hF0D0F0D0F000F000;
defparam \my_accel|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N1
dffeas \my_accel|i2c_scl (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_accel|Selector1~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_accel|i2c_tick~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_accel|i2c_scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_accel|i2c_scl .is_wysiwyg = "true";
defparam \my_accel|i2c_scl .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
