# Details

Date : 2023-05-19 16:54:29

Directory e:\\2023IC\\rtl_workspace\\cnn_fpga\\source

Total : 27 files,  1925 codes, 74 comments, 179 blanks, all 2178 lines

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [document.md](/document.md) | Markdown | 62 | 0 | 6 | 68 |
| [markdown.md](/markdown.md) | Markdown | 64 | 0 | 12 | 76 |
| [rtl/ControlUnit/StateMachine.v](/rtl/ControlUnit/StateMachine.v) | Verilog | 52 | 0 | 12 | 64 |
| [rtl/ConvUnit/APM.v](/rtl/ConvUnit/APM.v) | Verilog | 81 | 12 | 8 | 101 |
| [rtl/ConvUnit/ConvCtrl.v](/rtl/ConvUnit/ConvCtrl.v) | Verilog | 47 | 4 | 5 | 56 |
| [rtl/ConvUnit/ConvUnit.v](/rtl/ConvUnit/ConvUnit.v) | Verilog | 48 | 2 | 11 | 61 |
| [rtl/ConvUnit/NPUCore.v](/rtl/ConvUnit/NPUCore.v) | Verilog | 140 | 9 | 16 | 165 |
| [rtl/ConvUnit/align_reg_in.v](/rtl/ConvUnit/align_reg_in.v) | Verilog | 57 | 4 | 9 | 70 |
| [rtl/DRMUnit/BiasMemoryUnit/BiasCtrl.v](/rtl/DRMUnit/BiasMemoryUnit/BiasCtrl.v) | Verilog | 0 | 0 | 1 | 1 |
| [rtl/DRMUnit/BiasMemoryUnit/BiasDRM.v](/rtl/DRMUnit/BiasMemoryUnit/BiasDRM.v) | Verilog | 0 | 0 | 1 | 1 |
| [rtl/DRMUnit/BiasMemoryUnit/BiasMemoryTop.v](/rtl/DRMUnit/BiasMemoryUnit/BiasMemoryTop.v) | Verilog | 0 | 0 | 1 | 1 |
| [rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapCtrl.v](/rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapCtrl.v) | Verilog | 14 | 3 | 4 | 21 |
| [rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapDRM.v](/rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapDRM.v) | Verilog | 38 | 2 | 5 | 45 |
| [rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapMemoryTop.v](/rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapMemoryTop.v) | Verilog | 69 | 7 | 4 | 80 |
| [rtl/DRMUnit/MemoryCtrl.v](/rtl/DRMUnit/MemoryCtrl.v) | Verilog | 0 | 0 | 1 | 1 |
| [rtl/DRMUnit/WeightMemoryUnit/WeightCtrl.v](/rtl/DRMUnit/WeightMemoryUnit/WeightCtrl.v) | Verilog | 14 | 3 | 3 | 20 |
| [rtl/DRMUnit/WeightMemoryUnit/WeightDRM.v](/rtl/DRMUnit/WeightMemoryUnit/WeightDRM.v) | Verilog | 38 | 2 | 5 | 45 |
| [rtl/DRMUnit/WeightMemoryUnit/WeightMemoryTop.v](/rtl/DRMUnit/WeightMemoryUnit/WeightMemoryTop.v) | Verilog | 69 | 7 | 4 | 80 |
| [rtl/DRMUnit/WidthConverter.v](/rtl/DRMUnit/WidthConverter.v) | Verilog | 178 | 0 | 6 | 184 |
| [rtl/PostProcessUnit/ReLU.v](/rtl/PostProcessUnit/ReLU.v) | Verilog | 7 | 0 | 3 | 10 |
| [rtl/top.v](/rtl/top.v) | Verilog | 65 | 1 | 9 | 75 |
| [rtl_old/DWconv_win_gen.v](/rtl_old/DWconv_win_gen.v) | Verilog | 21 | 12 | 6 | 39 |
| [rtl_old/align_reg_old.v](/rtl_old/align_reg_old.v) | Verilog | 552 | 4 | 8 | 564 |
| [rtl_old/param_define.v](/rtl_old/param_define.v) | Verilog | 2 | 0 | 1 | 3 |
| [rtl_old/row_buffer_8_dual.v](/rtl_old/row_buffer_8_dual.v) | Verilog | 49 | 2 | 8 | 59 |
| [sim/NPUTestbench.v](/sim/NPUTestbench.v) | Verilog | 211 | 0 | 20 | 231 |
| [sim/WidthConverterTestbench.v](/sim/WidthConverterTestbench.v) | Verilog | 47 | 0 | 10 | 57 |

[Summary](results.md) / Details / [Diff Summary](diff.md) / [Diff Details](diff-details.md)