Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : accumulator
Version: T-2022.03-SP5
Date   : Sat Sep  9 14:04:29 2023
****************************************

Operating Conditions: PVT_0P7V_25C   Library: asap7
Wire Load Model Mode: top

  Startpoint: genShiftReg[3].sr/ff_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_sum_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genShiftReg[3].sr/ff_reg[0]/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                                                          0.00       0.00 r
  genShiftReg[3].sr/ff_reg[0]/QN (ASYNC_DFFHx1_ASAP7_75t_R)
                                                         57.20      57.20 f
  genShiftReg[3].sr/so (shift_reg_width4_2)               0.00      57.20 f
  add_68/B[3] (accumulator_DW01_add_1)                    0.00      57.20 f
  add_68/U28/Y (NAND2xp5_ASAP7_75t_R)                    23.02      80.22 r
  add_68/U4/Y (NAND2x1_ASAP7_75t_R)                      13.49      93.71 f
  add_68/U30/Y (AOI31xp33_ASAP7_75t_R)                   23.09     116.80 r
  add_68/U62/Y (OAI21xp5_ASAP7_75t_R)                    17.49     134.29 f
  add_68/U61/Y (XOR2xp5_ASAP7_75t_R)                     20.81     155.10 f
  add_68/SUM[5] (accumulator_DW01_add_1)                  0.00     155.10 f
  U49/Y (NAND2xp5_ASAP7_75t_R)                           11.94     167.05 r
  reg_sum_reg[5]/D (ASYNC_DFFHx1_ASAP7_75t_R)             0.00     167.05 r
  data arrival time                                                167.05

  clock clk (rise edge)                                 185.00     185.00
  clock network delay (ideal)                             0.00     185.00
  reg_sum_reg[5]/CLK (ASYNC_DFFHx1_ASAP7_75t_R)           0.00     185.00 r
  library setup time                                    -17.88     167.12
  data required time                                               167.12
  --------------------------------------------------------------------------
  data required time                                               167.12
  data arrival time                                               -167.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


1
