#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000047f1220 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000000048692f0_0 .net "ans", 8 0, v00000000047f29a0_0;  1 drivers
v0000000004869390_0 .net "b", 7 0, v0000000004869c50_0;  1 drivers
v00000000048696b0_0 .net "carry", 0 0, v00000000047fb260_0;  1 drivers
v0000000004869e30_0 .var "clk", 0 0;
v00000000048697f0_0 .net "counter", 12 0, v00000000047f2640_0;  1 drivers
v0000000004869b10_0 .net "d", 0 0, v0000000004869930_0;  1 drivers
v0000000004869570_0 .var "f", 7 0;
v0000000004869890_0 .net "inst", 3 0, v0000000004869250_0;  1 drivers
v0000000004869d90_0 .var "inst_reg", 7 0;
v000000000486b4f0_0 .var "k", 7 0;
v000000000486bb30_0 .var "reset", 0 0;
v000000000486bd10_0 .net "switch_a_m", 0 0, v00000000048699d0_0;  1 drivers
v000000000486bdb0_0 .net "w", 7 0, v0000000004869430_0;  1 drivers
S_00000000047f13a0 .scope module, "u0" "pcounter" 2 11, 3 1 0, S_00000000047f1220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 13 "counter"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v00000000047f1520_0 .net "clk", 0 0, v0000000004869e30_0;  1 drivers
v00000000047f2640_0 .var "counter", 12 0;
v00000000047f26e0_0 .net "reset", 0 0, v000000000486bb30_0;  1 drivers
E_000000000480ffd0 .event posedge, v00000000047f26e0_0, v00000000047f1520_0;
S_00000000047f2780 .scope module, "u1" "alu" 2 12, 4 1 0, S_00000000047f1220;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inst"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "b"
    .port_info 3 /INPUT 8 "a"
    .port_info 4 /OUTPUT 1 "carry"
    .port_info 5 /OUTPUT 9 "ans"
v00000000047f2900_0 .net "a", 7 0, v0000000004869430_0;  alias, 1 drivers
v00000000047f29a0_0 .var "ans", 8 0;
v00000000047fb1c0_0 .net "b", 7 0, v0000000004869c50_0;  alias, 1 drivers
v00000000047fb260_0 .var "carry", 0 0;
v0000000004869ed0_0 .net "inst", 3 0, v0000000004869250_0;  alias, 1 drivers
v000000000486a0b0_0 .net "reset", 0 0, v000000000486bb30_0;  alias, 1 drivers
E_00000000048104d0 .event edge, v00000000047f2900_0, v00000000047fb1c0_0, v0000000004869ed0_0;
S_00000000047fb300 .scope module, "u2" "w_reg" 2 13, 5 1 0, S_00000000047f1220;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "ans"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "d"
    .port_info 4 /OUTPUT 8 "w"
v00000000048691b0_0 .net "ans", 8 0, v00000000047f29a0_0;  alias, 1 drivers
v0000000004869750_0 .net "clk", 0 0, v0000000004869e30_0;  alias, 1 drivers
v0000000004869610_0 .net "d", 0 0, v0000000004869930_0;  alias, 1 drivers
v0000000004869a70_0 .net "reset", 0 0, v000000000486bb30_0;  alias, 1 drivers
v0000000004869430_0 .var "w", 7 0;
S_00000000047eb220 .scope module, "u3" "decode" 2 14, 6 1 0, S_00000000047f1220;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inst_reg"
    .port_info 1 /OUTPUT 3 "bit_number"
    .port_info 2 /OUTPUT 4 "inst"
    .port_info 3 /OUTPUT 1 "d"
    .port_info 4 /OUTPUT 1 "switch_a_m"
v00000000048694d0_0 .var "bit_number", 2 0;
v0000000004869930_0 .var "d", 0 0;
v0000000004869250_0 .var "inst", 3 0;
v0000000004869f70_0 .net "inst_reg", 7 0, v0000000004869d90_0;  1 drivers
v00000000048699d0_0 .var "switch_a_m", 0 0;
E_0000000004810b50 .event edge, v0000000004869f70_0;
S_00000000047eb3a0 .scope module, "u4" "alu_mux" 2 15, 7 1 0, S_00000000047f1220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "b"
    .port_info 1 /INPUT 8 "k"
    .port_info 2 /INPUT 8 "f"
    .port_info 3 /INPUT 1 "switch_a_m"
v0000000004869c50_0 .var "b", 7 0;
v0000000004869cf0_0 .net "f", 7 0, v0000000004869570_0;  1 drivers
v000000000486a010_0 .net "k", 7 0, v000000000486b4f0_0;  1 drivers
v0000000004869bb0_0 .net "switch_a_m", 0 0, v00000000048699d0_0;  alias, 1 drivers
E_0000000004810090 .event edge, v00000000048699d0_0, v0000000004869cf0_0, v000000000486a010_0;
    .scope S_00000000047f13a0;
T_0 ;
    %wait E_000000000480ffd0;
    %load/vec4 v00000000047f26e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000047f2640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000047f2640_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000047f2640_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000047f2780;
T_1 ;
    %wait E_00000000048104d0;
    %load/vec4 v0000000004869ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %load/vec4 v00000000047f29a0_0;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.0 ;
    %load/vec4 v00000000047fb1c0_0;
    %pad/u 9;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.1 ;
    %load/vec4 v00000000047f2900_0;
    %pad/u 9;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.2 ;
    %load/vec4 v00000000047f2900_0;
    %pad/u 9;
    %load/vec4 v00000000047fb1c0_0;
    %pad/u 9;
    %add;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.3 ;
    %load/vec4 v00000000047fb1c0_0;
    %pad/u 9;
    %load/vec4 v00000000047f2900_0;
    %pad/u 9;
    %sub;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.4 ;
    %load/vec4 v00000000047f2900_0;
    %pad/u 9;
    %load/vec4 v00000000047fb1c0_0;
    %pad/u 9;
    %and;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.5 ;
    %load/vec4 v00000000047fb1c0_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.6 ;
    %load/vec4 v00000000047fb1c0_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.7 ;
    %load/vec4 v00000000047f2900_0;
    %pad/u 9;
    %load/vec4 v00000000047fb1c0_0;
    %pad/u 9;
    %xor;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.8 ;
    %load/vec4 v00000000047f29a0_0;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.10 ;
    %load/vec4 v00000000047f2900_0;
    %pad/u 9;
    %load/vec4 v00000000047fb1c0_0;
    %pad/u 9;
    %or;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.11 ;
    %load/vec4 v00000000047fb1c0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v00000000047fb1c0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.12 ;
    %load/vec4 v00000000047fb1c0_0;
    %pad/u 9;
    %inv;
    %assign/vec4 v00000000047f29a0_0, 0;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %load/vec4 v00000000047f29a0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v00000000047fb260_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000047fb300;
T_2 ;
    %wait E_000000000480ffd0;
    %load/vec4 v0000000004869a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000004869430_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000004869610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v00000000048691b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000000004869430_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000047eb220;
T_3 ;
    %wait E_0000000004810b50;
    %load/vec4 v0000000004869f70_0;
    %parti/s 2, 6, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000000004869f70_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000004869930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000048699d0_0, 0;
    %load/vec4 v0000000004869f70_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.4 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.5 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.11 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000004869f70_0;
    %parti/s 2, 6, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.16, 4;
    %load/vec4 v0000000004869f70_0;
    %parti/s 3, 1, 2;
    %store/vec4 v00000000048694d0_0, 0, 3;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0000000004869f70_0;
    %parti/s 2, 6, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.18, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000004869930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000048699d0_0, 0;
    %load/vec4 v0000000004869f70_0;
    %parti/s 4, 2, 3;
    %dup/vec4;
    %pushi/vec4 3, 3, 4;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_3.21, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_3.22, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_3.23, 4;
    %dup/vec4;
    %pushi/vec4 13, 1, 4;
    %cmp/x;
    %jmp/1 T_3.24, 4;
    %dup/vec4;
    %pushi/vec4 15, 1, 4;
    %cmp/x;
    %jmp/1 T_3.25, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.27;
T_3.20 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.27;
T_3.21 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.27;
T_3.22 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.27;
T_3.23 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.27;
T_3.24 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.27;
T_3.25 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000004869250_0, 0;
    %jmp T_3.27;
T_3.27 ;
    %pop/vec4 1;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0000000004869f70_0;
    %parti/s 2, 6, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.28, 4;
T_3.28 ;
T_3.19 ;
T_3.17 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000047eb3a0;
T_4 ;
    %wait E_0000000004810090;
    %load/vec4 v0000000004869bb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000000000486a010_0;
    %assign/vec4 v0000000004869c50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000004869bb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000000004869cf0_0;
    %assign/vec4 v0000000004869c50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000047f1220;
T_5 ;
    %vpi_call/w 2 18 "$display", "\012timer  \011reset \011counter \011inst \011   b \011   w \011   ans \011 c \011 inst_reg" {0 0 0};
    %vpi_call/w 2 19 "$monitor", "%d \011%b \011%d \011\011%b \011%d \011%d \011%d \011%b \011%b", $time, v000000000486bb30_0, v00000000048697f0_0, v0000000004869890_0, v0000000004869390_0, v000000000486bdb0_0, v00000000048692f0_0, v00000000048696b0_0, v0000000004869d90_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000004869e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000486bb30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000004869570_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000000000486b4f0_0, 0, 8;
    %pushi/vec4 29, 0, 8;
    %store/vec4 v0000000004869d90_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000486bb30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000486bb30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000000004869570_0, 0, 8;
    %delay 30, 0;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0000000004869d90_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 57, 0, 8;
    %store/vec4 v0000000004869d90_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0000000004869d90_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000000004869d90_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000000004869d90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000004869570_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 37, 0, 8;
    %store/vec4 v0000000004869d90_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0000000004869d90_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0000000004869d90_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_00000000047f1220;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0000000004869e30_0;
    %inv;
    %store/vec4 v0000000004869e30_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000047f1220;
T_7 ;
    %delay 250, 0;
    %vpi_call/w 2 48 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./testbench.sv";
    "./program_counter.sv";
    "./alu.sv";
    "./w_reg.sv";
    "./decode.sv";
    "./alu_mux.sv";
