coverage
input generator
coverage metric
50 50
input generation
style rule
interface protocol
activated constraints
verilog module
constraining logic
functional coverage
bus protocol
every clock
corner cases
clock cycle
style rules
verification aids
50 50 50
every clock cycle
functional coverage metric
processor bus protocol
design under verification
component under verification
interface signal variables
cost value problem
