{
    "nl": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/53-openroad-fillinsertion/dynamic_noise_reduction.nl.v",
    "pnl": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/53-openroad-fillinsertion/dynamic_noise_reduction.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/54-odb-cellfrequencytables/dynamic_noise_reduction.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/54-odb-cellfrequencytables/dynamic_noise_reduction.odb",
    "sdc": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/53-openroad-fillinsertion/dynamic_noise_reduction.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/12-openroad-staprepnr/nom_tt_025C_1v80/dynamic_noise_reduction__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/12-openroad-staprepnr/nom_ss_100C_1v60/dynamic_noise_reduction__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/12-openroad-staprepnr/nom_ff_n40C_1v95/dynamic_noise_reduction__nom_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/55-openroad-rcx/nom/dynamic_noise_reduction.nom.spef",
        "min_*": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/55-openroad-rcx/min/dynamic_noise_reduction.min.spef",
        "max_*": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/55-openroad-rcx/max/dynamic_noise_reduction.max.spef"
    },
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/05-yosys-jsonheader/dynamic_noise_reduction.h.json",
    "vh": "/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-45-19/28-odb-writeverilogheader/dynamic_noise_reduction.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 6,
        "design__inferred_latch__count": 0,
        "design__instance__count": 6593,
        "design__instance__area": 28894,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 8,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00930906,
        "power__switching__total": 0.0106658,
        "power__leakage__total": 1.32223e-08,
        "power__total": 0.0199748,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.251177,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.251177,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 1.04781,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 9.10904,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1.04781,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1105,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 55,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 2.4173950192507125,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 1.9094646404503774,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 2.417395,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 55,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.634245784954901,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.579267650242878,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.634246,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 8,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.251177,
        "clock__skew__worst_setup": 0.251177,
        "timing__hold__ws": 1.04781,
        "timing__setup__ws": 9.10904,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1.04781,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 500.0 500.0",
        "design__core__bbox": "5.52 10.88 494.04 486.88",
        "design__io": 52,
        "design__die__area": 250000,
        "design__core__area": 232536,
        "design__instance__count__stdcell": 6593,
        "design__instance__area__stdcell": 28894,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.124256,
        "design__instance__utilization__stdcell": 0.124256,
        "design__instance__count__class:inverter": 68,
        "design__instance__count__class:sequential_cell": 16,
        "design__instance__count__class:multi_input_combinational_cell": 2910,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 19379,
        "design__instance__count__class:tap_cell": 3274,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 50,
        "design__io__hpwl": 23049974,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 107585,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 272,
        "design__instance__count__class:clock_buffer": 4,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 5,
        "antenna__violating__pins": 5,
        "route__antenna_violation__count": 5,
        "antenna_diodes_count": 49,
        "design__instance__count__class:antenna_cell": 49,
        "route__net": 3303,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 1167,
        "route__wirelength__iter:1": 115229,
        "route__drc_errors__iter:2": 377,
        "route__wirelength__iter:2": 114813,
        "route__drc_errors__iter:3": 358,
        "route__wirelength__iter:3": 114766,
        "route__drc_errors__iter:4": 33,
        "route__wirelength__iter:4": 114764,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 114746,
        "route__drc_errors": 0,
        "route__wirelength": 114746,
        "route__vias": 22636,
        "route__vias__singlecut": 22636,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 805.75
    }
}