// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fn1_fn1,hls_ip_2020_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.550000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=75,HLS_VERSION=2020_2}" *)

module fn1 (
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p,
        p_11,
        p_13,
        p_15,
        p_19,
        ap_return
);


input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p;
input  [15:0] p_11;
input  [31:0] p_13;
input  [31:0] p_15;
input  [15:0] p_19;
output  [15:0] ap_return;

wire   [15:0] trunc_ln36_fu_42_p1;
wire   [15:0] or_ln36_fu_46_p2;
wire   [0:0] icmp_ln36_fu_58_p2;
wire   [15:0] xor_ln36_fu_52_p2;
wire   [15:0] select_ln36_fu_64_p3;
wire    ap_ce_reg;

assign ap_done = ap_start;

assign ap_idle = 1'b1;

assign ap_ready = ap_start;

assign ap_return = (xor_ln36_fu_52_p2 + select_ln36_fu_64_p3);

assign icmp_ln36_fu_58_p2 = ((p == 32'd0) ? 1'b1 : 1'b0);

assign or_ln36_fu_46_p2 = (trunc_ln36_fu_42_p1 | 16'd23679);

assign select_ln36_fu_64_p3 = ((icmp_ln36_fu_58_p2[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign trunc_ln36_fu_42_p1 = p[15:0];

assign xor_ln36_fu_52_p2 = (or_ln36_fu_46_p2 ^ 16'd41856);

endmodule //fn1
