#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Jun 10 19:57:22 2017
# Process ID: 11228
# Current directory: F:/GITHUB/vivado/zynq_c2c/zynq_c2c.runs/axi_chip2chip_0_synth_1
# Command line: vivado.exe -log axi_chip2chip_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_chip2chip_0.tcl
# Log file: F:/GITHUB/vivado/zynq_c2c/zynq_c2c.runs/axi_chip2chip_0_synth_1/axi_chip2chip_0.vds
# Journal file: F:/GITHUB/vivado/zynq_c2c/zynq_c2c.runs/axi_chip2chip_0_synth_1\vivado.jou
#-----------------------------------------------------------
source axi_chip2chip_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 371.125 ; gain = 160.797
INFO: [Synth 8-638] synthesizing module 'axi_chip2chip_0' [f:/GITHUB/vivado/zynq_c2c/zynq_c2c.srcs/sources_1/ip/axi_chip2chip_0/synth/axi_chip2chip_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_chip2chip_0' (47#1) [f:/GITHUB/vivado/zynq_c2c/zynq_c2c.srcs/sources_1/ip/axi_chip2chip_0/synth/axi_chip2chip_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:03:23 ; elapsed = 00:03:58 . Memory (MB): peak = 616.148 ; gain = 405.820
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:23 ; elapsed = 00:03:59 . Memory (MB): peak = 616.148 ; gain = 405.820
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1255.480 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:04:37 ; elapsed = 00:05:22 . Memory (MB): peak = 1255.480 ; gain = 1045.152
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:37 ; elapsed = 00:05:22 . Memory (MB): peak = 1255.480 ; gain = 1045.152
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:37 ; elapsed = 00:05:23 . Memory (MB): peak = 1255.480 ; gain = 1045.152
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:42 ; elapsed = 00:05:29 . Memory (MB): peak = 1255.480 ; gain = 1045.152
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:05 ; elapsed = 00:06:02 . Memory (MB): peak = 1255.480 ; gain = 1045.152
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|Module Name           | RTL Object                                                                                                                                                                         | Inference      | Size (Depth x Width) | Primitives                 | 
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+
|axi_chip2chip_v4_2_11 | master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 256 x 8              | RAM64X1D x 8  RAM64M x 8   | 
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:20 ; elapsed = 00:06:18 . Memory (MB): peak = 1271.785 ; gain = 1061.457
Finished Timing Optimization : Time (s): cpu = 00:05:21 ; elapsed = 00:06:19 . Memory (MB): peak = 1284.867 ; gain = 1074.539
Finished Technology Mapping : Time (s): cpu = 00:05:23 ; elapsed = 00:06:22 . Memory (MB): peak = 1306.551 ; gain = 1096.223
Finished IO Insertion : Time (s): cpu = 00:05:25 ; elapsed = 00:06:23 . Memory (MB): peak = 1306.551 ; gain = 1096.223
Finished Renaming Generated Instances : Time (s): cpu = 00:05:25 ; elapsed = 00:06:23 . Memory (MB): peak = 1306.551 ; gain = 1096.223
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:26 ; elapsed = 00:06:25 . Memory (MB): peak = 1306.551 ; gain = 1096.223
Finished Renaming Generated Ports : Time (s): cpu = 00:05:26 ; elapsed = 00:06:25 . Memory (MB): peak = 1306.551 ; gain = 1096.223
Finished Handling Custom Attributes : Time (s): cpu = 00:05:26 ; elapsed = 00:06:25 . Memory (MB): peak = 1306.551 ; gain = 1096.223
Finished Renaming Generated Nets : Time (s): cpu = 00:05:26 ; elapsed = 00:06:25 . Memory (MB): peak = 1306.551 ; gain = 1096.223

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    27|
|2     |LUT1     |    56|
|3     |LUT2     |   190|
|4     |LUT3     |   232|
|5     |LUT4     |   176|
|6     |LUT5     |   172|
|7     |LUT6     |   259|
|8     |MUXCY    |    40|
|9     |RAM64M   |     8|
|10    |RAM64X1D |     8|
|11    |RAMB36E1 |     4|
|12    |SRLC32E  |     4|
|13    |FDCE     |   505|
|14    |FDPE     |   127|
|15    |FDRE     |  1240|
|16    |FDSE     |    29|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:26 ; elapsed = 00:06:25 . Memory (MB): peak = 1306.551 ; gain = 1096.223
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1974.203 ; gain = 624.543
synth_design: Time (s): cpu = 00:05:48 ; elapsed = 00:06:44 . Memory (MB): peak = 1981.016 ; gain = 1690.984
