

#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
6 gated/generated clock tree(s) driving 150 clock pin(s) of sequential element(s)
0 instances converted, 150 sequential instances remain driven by gated/generated clocks

================================================================================================================== Gated/Generated Clocks ===================================================================================================================
Clock Tree ID     Driving Element                     Drive Element Type     Fanout     Sample Instance                        Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_26MHZ_0.Core                    PLL                    77         spi_mode_config_0.state_b[2]           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       clock_div_26MHZ_1MHZ_0.clk_out      DFN1P0                 18         clock_div_1MHZ_10HZ_0.counter[16]      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0003       clock_div_1MHZ_10HZ_0.clk_out       DFN1P0                 14         orbit_control_0.cntr[12]               No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0004       spi_mode_config_0.next_b            DFN1E0C0               7          read_buffer_0.position[0]              No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0005       spi_master_0.state_q_RNIRHEV[0]     NOR2                   23         spi_mode_config_0.config_cntr_a[6]     No clocks found on inputs                                                                                                     
@K:CKID0006       reset_pulse_0.CLK_OUT_48MHZ         NOR2B                  11         read_buffer_0.init_stage[1]            No clocks found on inputs                                                                                                     
=============================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

