# Reading E:/Programas/ModelSim/tcl/vsim/pref.tcl
# OpenFile E:/Uni/TFM/VerilogCode/MULDIV/lib/LPM_MULT32.v
cd E:/Uni/TFM/VerilogCode/MULDIV/sim
# reading modelsim.ini
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:53:08 on Nov 22,2020
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module Signed2Unsigned
# -- Compiling module MULDIVgold
# -- Compiling module MULDIV
# -- Compiling module MULDIV2
# -- Compiling module dseDIVrest32u
# -- Compiling module seDIVrest32u
# -- Compiling module dDIVrest32u
# -- Compiling module deqsDIVrest32u
# -- Compiling module eqsDIVrest32u
# -- Compiling module qsDIVrest32u
# -- Compiling module bDIVrest32u
# -- Compiling module tDIVrest32u
# -- Compiling module HighestLeftBit32u
# -- Compiling module Normalize32u
# -- Compiling module testMULDIV
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	LPM_MULT32
# 	ALTMULT_ADD32
# 
# Top level modules:
# 	MULDIV2
# 	seDIVrest32u
# 	dDIVrest32u
# 	deqsDIVrest32u
# 	qsDIVrest32u
# 	bDIVrest32u
# 	tDIVrest32u
# 	testMULDIV
# End time: 09:53:08 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "LPM".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet LPM LPM 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:53:09 on Nov 22,2020
# vcom -reportprogress 300 -work LPM E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/vhdl/lpms/lpm_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lpm_components
# -- Compiling package body lpm_components
# -- Loading package lpm_components
# End time: 09:53:09 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:53:09 on Nov 22,2020
# vlog -reportprogress 300 -work LPM E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/lpm_mult.v 
# -- Compiling module lpm_mult
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	mult_block
# 	addsub_block
# 	pipeline_internal_fv
# 
# Top level modules:
# 	lpm_mult
# End time: 09:53:09 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:53:09 on Nov 22,2020
# vlog -reportprogress 300 -work LPM E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/mult_block.v 
# -- Compiling module mult_block
# 
# Top level modules:
# 	mult_block
# End time: 09:53:09 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:53:09 on Nov 22,2020
# vlog -reportprogress 300 -work LPM E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/addsub_block.v 
# -- Compiling module addsub_block
# 
# Top level modules:
# 	addsub_block
# End time: 09:53:09 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:53:09 on Nov 22,2020
# vlog -reportprogress 300 -work LPM E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/pipeline_internal_fv.v 
# -- Compiling module pipeline_internal_fv
# -- Compiling module dff_bus
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	dffep
# 
# Top level modules:
# 	pipeline_internal_fv
# End time: 09:53:09 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:53:10 on Nov 22,2020
# vlog -reportprogress 300 -work LPM -sv -f sv_libfiles 
# -- Compiling module LPM_MULT32
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	lpm_mult
# 
# Top level modules:
# 	LPM_MULT32
# End time: 09:53:10 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L LPM work.testMULDIV
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui E:\Uni\TFM\VerilogCode\MULDIV\lib\LPM_MULT32.v 
# Start time: 09:53:22 on Nov 22,2020
# Loading sv_std.std
# Loading work.testMULDIV
# Loading work.MULDIV
# Loading work.dseDIVrest32u
# Loading work.HighestLeftBit32u
# Loading LPM.LPM_MULT32
# Loading LPM.lpm_mult
# Loading LPM.mult_block
# Loading LPM.addsub_block
# Loading LPM.pipeline_internal_fv
# Loading work.Signed2Unsigned
# Loading work.MULDIVgold
# ** Warning: (vsim-3017) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/lpm_mult.v(115): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testMULDIV/MULDIV/MULmod/lpm_mult_component/add File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/addsub_block.v
# ** Warning: (vsim-3722) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/lpm_mult.v(115): [TFMPC] - Missing connection for port 'sumsign'.
run -all
# ** Note: $stop    : ../tb/testMULDIV.v(101)
#    Time: 2775 ns  Iteration: 0  Instance: /testMULDIV
# Break in Module testMULDIV at ../tb/testMULDIV.v line 101
run -all
#         137              32
#         149              31
#         163              30
#         174              29
#         186              28
#         195              27
#         206              26
#         220              25
#         245              24
#         249              23
#         262              22
#         274              21
#         283              20
#         298              19
#         290              18
#         318              17
#         319              16
#         334              15
#         344              14
#         363              13
#         365              12
#         374              11
#         380              10
#         426               9
#         432               8
#         430               7
#         435               6
#         456               5
#         407               4
#         425               3
#         331               2
# ** Note: $stop    : ../tb/testMULDIV.v(146)
#    Time: 1276075 ns  Iteration: 0  Instance: /testMULDIV
# Break in Module testMULDIV at ../tb/testMULDIV.v line 146
quit -sim
vmap -del work
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet -del work 
# Removing reference to logical library work
# Modifying modelsim.ini
vdel -all -lib work
# Error 31: Unable to unlink file "E:/Uni/TFM/VerilogCode/MULDIV/sim/work/_lib.qdb".
# Error 31: Unable to unlink file "E:/Uni/TFM/VerilogCode/MULDIV/sim/work/_lib1_8.qdb".
# Error 31: Unable to unlink file "E:/Uni/TFM/VerilogCode/MULDIV/sim/work/_lib1_8.qpg".
# Error 31: Unable to unlink file "E:/Uni/TFM/VerilogCode/MULDIV/sim/work/_lib1_8.qtl".
# Error 133: Unable to remove directory "E:/Uni/TFM/VerilogCode/MULDIV/sim/work".
vmap -del LPM
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet -del LPM 
# Removing reference to logical library LPM
# Modifying modelsim.ini
vdel -all -lib LPM
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Error: (vlib-35) Failed to create directory "work".
# 
# File exists. (errno = EEXIST)
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:57:23 on Nov 22,2020
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module Signed2Unsigned
# -- Compiling module MULDIVgold
# -- Compiling module MULDIV
# -- Compiling module dseDIVrest32u
# -- Compiling module seDIVrest32u
# -- Compiling module dDIVrest32u
# -- Compiling module deqsDIVrest32u
# -- Compiling module eqsDIVrest32u
# -- Compiling module qsDIVrest32u
# -- Compiling module bDIVrest32u
# -- Compiling module tDIVrest32u
# -- Compiling module HighestLeftBit32u
# -- Compiling module Normalize32u
# -- Compiling module testMULDIV
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	LPM_MULT32
# 
# Top level modules:
# 	seDIVrest32u
# 	dDIVrest32u
# 	deqsDIVrest32u
# 	eqsDIVrest32u
# 	qsDIVrest32u
# 	bDIVrest32u
# 	tDIVrest32u
# 	testMULDIV
# End time: 09:57:23 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet LPM LPM 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:57:23 on Nov 22,2020
# vcom -reportprogress 300 -work LPM E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/vhdl/lpms/lpm_components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package lpm_components
# -- Compiling package body lpm_components
# -- Loading package lpm_components
# End time: 09:57:23 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:57:23 on Nov 22,2020
# vlog -reportprogress 300 -work LPM E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/lpm_mult.v 
# -- Compiling module lpm_mult
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	mult_block
# 	addsub_block
# 	pipeline_internal_fv
# 
# Top level modules:
# 	lpm_mult
# End time: 09:57:23 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:57:23 on Nov 22,2020
# vlog -reportprogress 300 -work LPM E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/mult_block.v 
# -- Compiling module mult_block
# 
# Top level modules:
# 	mult_block
# End time: 09:57:23 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:57:24 on Nov 22,2020
# vlog -reportprogress 300 -work LPM E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/addsub_block.v 
# -- Compiling module addsub_block
# 
# Top level modules:
# 	addsub_block
# End time: 09:57:24 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:57:24 on Nov 22,2020
# vlog -reportprogress 300 -work LPM E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/pipeline_internal_fv.v 
# -- Compiling module pipeline_internal_fv
# -- Compiling module dff_bus
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	dffep
# 
# Top level modules:
# 	pipeline_internal_fv
# End time: 09:57:24 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 09:57:24 on Nov 22,2020
# vlog -reportprogress 300 -work LPM -sv -f sv_libfiles 
# -- Compiling module LPM_MULT32
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	lpm_mult
# 
# Top level modules:
# 	LPM_MULT32
# End time: 09:57:24 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L LPM work.testMULDIV
# vsim 
# Start time: 09:57:32 on Nov 22,2020
# Loading sv_std.std
# Loading work.testMULDIV
# Loading work.MULDIV
# Loading work.dseDIVrest32u
# Loading work.HighestLeftBit32u
# Loading LPM.LPM_MULT32
# Loading LPM.lpm_mult
# Loading LPM.mult_block
# Loading LPM.addsub_block
# Loading LPM.pipeline_internal_fv
# Loading work.Signed2Unsigned
# Loading work.MULDIVgold
# ** Warning: (vsim-3017) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/lpm_mult.v(115): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testMULDIV/MULDIV/MULmod/lpm_mult_component/add File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/addsub_block.v
# ** Warning: (vsim-3722) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/lpm_mult.v(115): [TFMPC] - Missing connection for port 'sumsign'.
add wave -position end  sim:/testMULDIV/MULDIV/clk
add wave -position end  sim:/testMULDIV/MULDIV/rstLow
add wave -position end  sim:/testMULDIV/MULDIV/rs1_i
add wave -position end  sim:/testMULDIV/MULDIV/rs2_i
add wave -position end  sim:/testMULDIV/MULDIV/funct3_i
add wave -position end  sim:/testMULDIV/MULDIV/c_o
run -all
# ** Note: $stop    : ../tb/testMULDIV.v(101)
#    Time: 2775 ns  Iteration: 0  Instance: /testMULDIV
# Break in Module testMULDIV at ../tb/testMULDIV.v line 101
run -all
#         137              32
#         149              31
#         163              30
#         174              29
#         186              28
#         195              27
#         206              26
#         220              25
#         245              24
#         249              23
#         262              22
#         274              21
#         283              20
#         298              19
#         290              18
#         318              17
#         319              16
#         334              15
#         344              14
#         363              13
#         365              12
#         374              11
#         380              10
#         426               9
#         432               8
#         430               7
#         435               6
#         456               5
#         407               4
#         425               3
#         331               2
# ** Note: $stop    : ../tb/testMULDIV.v(146)
#    Time: 1276075 ns  Iteration: 0  Instance: /testMULDIV
# Break in Module testMULDIV at ../tb/testMULDIV.v line 146
quit -sim
cd E:/Uni/TFM/VerilogCode/MULDIV2/sim
# reading modelsim.ini
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:07:48 on Nov 22,2020
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module Signed2Unsigned
# -- Compiling module MULDIVgold
# -- Compiling module MULDIV2
# -- Compiling module dseDIVrest32u
# -- Compiling module seDIVrest32u
# -- Compiling module dDIVrest32u
# -- Compiling module deqsDIVrest32u
# -- Compiling module eqsDIVrest32u
# -- Compiling module qsDIVrest32u
# -- Compiling module bDIVrest32u
# -- Compiling module tDIVrest32u
# -- Compiling module HighestLeftBit32u
# -- Compiling module Normalize32u
# -- Compiling module testMULDIV
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	ALTMULT_ADD32
# 	MULDIV
# 
# Top level modules:
# 	MULDIV2
# 	dseDIVrest32u
# 	seDIVrest32u
# 	dDIVrest32u
# 	deqsDIVrest32u
# 	qsDIVrest32u
# 	bDIVrest32u
# 	tDIVrest32u
# 	testMULDIV
# End time: 10:07:48 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet ALTMULT ALTMULT 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:07:48 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v 
# -- Compiling module altmult_add
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	mult_block
# 	rs_block
# 	addsub_block
# 	dffep
# 	pipeline_internal_fv
# 
# Top level modules:
# 	altmult_add
# End time: 10:07:49 on Nov 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:07:49 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT -sv -f sv_libfiles 
# -- Compiling module ALTMULT_ADD32
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altmult_add
# 
# Top level modules:
# 	ALTMULT_ADD32
# End time: 10:07:49 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L ALTMULT work.testMULDIV
# vsim 
# Start time: 10:08:09 on Nov 22,2020
# Loading sv_std.std
# Loading work.testMULDIV
# ** Error: (vsim-3033) ../tb/testMULDIV.v(34): Instantiation of 'MULDIV' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /testMULDIV File: ../tb/testMULDIV.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/work
# Loading work.MULDIVgold
# Error loading design
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:08:40 on Nov 22,2020
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module Signed2Unsigned
# -- Compiling module MULDIVgold
# -- Compiling module MULDIV2
# -- Compiling module dseDIVrest32u
# -- Compiling module seDIVrest32u
# -- Compiling module dDIVrest32u
# -- Compiling module deqsDIVrest32u
# -- Compiling module eqsDIVrest32u
# -- Compiling module qsDIVrest32u
# -- Compiling module bDIVrest32u
# -- Compiling module tDIVrest32u
# -- Compiling module HighestLeftBit32u
# -- Compiling module Normalize32u
# -- Compiling module testMULDIV
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	ALTMULT_ADD32
# 
# Top level modules:
# 	dseDIVrest32u
# 	seDIVrest32u
# 	dDIVrest32u
# 	deqsDIVrest32u
# 	qsDIVrest32u
# 	bDIVrest32u
# 	tDIVrest32u
# 	testMULDIV
# End time: 10:08:40 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "ALTMULT".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet ALTMULT ALTMULT 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:08:41 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v 
# -- Compiling module altmult_add
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	mult_block
# 	rs_block
# 	addsub_block
# 	dffep
# 	pipeline_internal_fv
# 
# Top level modules:
# 	altmult_add
# End time: 10:08:41 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:08:41 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT -sv -f sv_libfiles 
# -- Compiling module ALTMULT_ADD32
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altmult_add
# 
# Top level modules:
# 	ALTMULT_ADD32
# End time: 10:08:41 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L ALTMULT work.testMULDIV
# vsim 
# Start time: 10:08:43 on Nov 22,2020
# Loading sv_std.std
# Loading work.testMULDIV
# Loading work.MULDIV2
# Loading work.eqsDIVrest32u
# Loading work.HighestLeftBit32u
# Loading ALTMULT.ALTMULT_ADD32
# Loading ALTMULT.altmult_add
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(771): Instantiation of 'addsub_block' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# Loading work.Signed2Unsigned
# Loading work.MULDIVgold
# Error loading design
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:10:21 on Nov 22,2020
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module Signed2Unsigned
# -- Compiling module MULDIVgold
# -- Compiling module MULDIV2
# -- Compiling module dseDIVrest32u
# -- Compiling module seDIVrest32u
# -- Compiling module dDIVrest32u
# -- Compiling module deqsDIVrest32u
# -- Compiling module eqsDIVrest32u
# -- Compiling module qsDIVrest32u
# -- Compiling module bDIVrest32u
# -- Compiling module tDIVrest32u
# -- Compiling module HighestLeftBit32u
# -- Compiling module Normalize32u
# -- Compiling module testMULDIV
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	ALTMULT_ADD32
# 
# Top level modules:
# 	dseDIVrest32u
# 	seDIVrest32u
# 	dDIVrest32u
# 	deqsDIVrest32u
# 	qsDIVrest32u
# 	bDIVrest32u
# 	tDIVrest32u
# 	testMULDIV
# End time: 10:10:21 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "ALTMULT".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet ALTMULT ALTMULT 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:10:22 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v 
# -- Compiling module altmult_add
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	mult_block
# 	rs_block
# 	addsub_block
# 	dffep
# 	pipeline_internal_fv
# 
# Top level modules:
# 	altmult_add
# End time: 10:10:22 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:10:22 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/addsub_block.v 
# -- Compiling module addsub_block
# 
# Top level modules:
# 	addsub_block
# End time: 10:10:22 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:10:22 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT -sv -f sv_libfiles 
# -- Compiling module ALTMULT_ADD32
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altmult_add
# 
# Top level modules:
# 	ALTMULT_ADD32
# End time: 10:10:22 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L ALTMULT work.testMULDIV
# vsim 
# Start time: 10:10:24 on Nov 22,2020
# Loading sv_std.std
# Loading work.testMULDIV
# Loading work.MULDIV2
# Loading work.eqsDIVrest32u
# Loading work.HighestLeftBit32u
# Loading ALTMULT.ALTMULT_ADD32
# Loading ALTMULT.altmult_add
# Loading ALTMULT.addsub_block
# Loading work.Signed2Unsigned
# Loading work.MULDIVgold
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(654): Instantiation of 'mult_block' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/mlt[0] File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(921): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk18 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(937): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk19 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(2981): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk183 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(2997): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk184 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(3013): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk185 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(3268): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk198 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(3704): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk218 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(3727): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk220 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(3742): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk221 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(3757): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk222 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(3772): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk223 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(3787): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk224 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(3802): Instantiation of 'dffep' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/genblk225 File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# Error loading design
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:11:09 on Nov 22,2020
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module Signed2Unsigned
# -- Compiling module MULDIVgold
# -- Compiling module MULDIV2
# -- Compiling module dseDIVrest32u
# -- Compiling module seDIVrest32u
# -- Compiling module dDIVrest32u
# -- Compiling module deqsDIVrest32u
# -- Compiling module eqsDIVrest32u
# -- Compiling module qsDIVrest32u
# -- Compiling module bDIVrest32u
# -- Compiling module tDIVrest32u
# -- Compiling module HighestLeftBit32u
# -- Compiling module Normalize32u
# -- Compiling module testMULDIV
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	ALTMULT_ADD32
# 
# Top level modules:
# 	dseDIVrest32u
# 	seDIVrest32u
# 	dDIVrest32u
# 	deqsDIVrest32u
# 	qsDIVrest32u
# 	bDIVrest32u
# 	tDIVrest32u
# 	testMULDIV
# End time: 10:11:09 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "ALTMULT".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet ALTMULT ALTMULT 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:11:09 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v 
# -- Compiling module altmult_add
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	mult_block
# 	rs_block
# 	addsub_block
# 	dffep
# 	pipeline_internal_fv
# 
# Top level modules:
# 	altmult_add
# End time: 10:11:10 on Nov 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:11:10 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/addsub_block.v 
# -- Compiling module addsub_block
# 
# Top level modules:
# 	addsub_block
# End time: 10:11:10 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:11:10 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/dffep.v 
# -- Compiling UDP dffep
# 
# Top level modules:
# 	--none--
# End time: 10:11:10 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:11:10 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT -sv -f sv_libfiles 
# -- Compiling module ALTMULT_ADD32
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altmult_add
# 
# Top level modules:
# 	ALTMULT_ADD32
# End time: 10:11:10 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L ALTMULT work.testMULDIV
# vsim 
# Start time: 10:11:12 on Nov 22,2020
# Loading sv_std.std
# Loading work.testMULDIV
# Loading work.MULDIV2
# Loading work.eqsDIVrest32u
# Loading work.HighestLeftBit32u
# Loading ALTMULT.ALTMULT_ADD32
# Loading ALTMULT.altmult_add
# Loading ALTMULT.addsub_block
# Loading work.Signed2Unsigned
# Loading work.MULDIVgold
# ** Error: (vsim-3033) E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v(654): Instantiation of 'mult_block' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Region: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component/mlt[0] File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
#         Searched libraries:
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
#             E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT
# Error loading design
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:11:42 on Nov 22,2020
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module Signed2Unsigned
# -- Compiling module MULDIVgold
# -- Compiling module MULDIV2
# -- Compiling module dseDIVrest32u
# -- Compiling module seDIVrest32u
# -- Compiling module dDIVrest32u
# -- Compiling module deqsDIVrest32u
# -- Compiling module eqsDIVrest32u
# -- Compiling module qsDIVrest32u
# -- Compiling module bDIVrest32u
# -- Compiling module tDIVrest32u
# -- Compiling module HighestLeftBit32u
# -- Compiling module Normalize32u
# -- Compiling module testMULDIV
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	ALTMULT_ADD32
# 
# Top level modules:
# 	dseDIVrest32u
# 	seDIVrest32u
# 	dDIVrest32u
# 	deqsDIVrest32u
# 	qsDIVrest32u
# 	bDIVrest32u
# 	tDIVrest32u
# 	testMULDIV
# End time: 10:11:42 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "ALTMULT".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet ALTMULT ALTMULT 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:11:43 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v 
# -- Compiling module altmult_add
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	mult_block
# 	rs_block
# 	addsub_block
# 	dffep
# 	pipeline_internal_fv
# 
# Top level modules:
# 	altmult_add
# End time: 10:11:43 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:11:43 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/addsub_block.v 
# -- Compiling module addsub_block
# 
# Top level modules:
# 	addsub_block
# End time: 10:11:43 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:11:43 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/dffep.v 
# -- Compiling UDP dffep
# 
# Top level modules:
# 	--none--
# End time: 10:11:43 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:11:43 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/mult_block.v 
# -- Compiling module mult_block
# 
# Top level modules:
# 	mult_block
# End time: 10:11:43 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:11:43 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT -sv -f sv_libfiles 
# -- Compiling module ALTMULT_ADD32
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altmult_add
# 
# Top level modules:
# 	ALTMULT_ADD32
# End time: 10:11:43 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L ALTMULT work.testMULDIV
# vsim 
# Start time: 10:11:44 on Nov 22,2020
# Loading sv_std.std
# Loading work.testMULDIV
# Loading work.MULDIV2
# Loading work.eqsDIVrest32u
# Loading work.HighestLeftBit32u
# Loading ALTMULT.ALTMULT_ADD32
# Loading ALTMULT.altmult_add
# Loading ALTMULT.addsub_block
# Loading work.Signed2Unsigned
# Loading work.MULDIVgold
# Loading ALTMULT.mult_block
# ** Error: (vsim-3389) ../lib/ALTMULT_ADD32.v(68): Port 'coefsel0' not found in the connected module (23rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
# ** Error: (vsim-3389) ../lib/ALTMULT_ADD32.v(68): Port 'coefsel1' not found in the connected module (24th connection).
#    Time: 0 ps  Iteration: 0  Instance: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
# ** Error: (vsim-3389) ../lib/ALTMULT_ADD32.v(68): Port 'coefsel2' not found in the connected module (25th connection).
#    Time: 0 ps  Iteration: 0  Instance: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
# ** Error: (vsim-3389) ../lib/ALTMULT_ADD32.v(68): Port 'coefsel3' not found in the connected module (26th connection).
#    Time: 0 ps  Iteration: 0  Instance: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
# ** Error: (vsim-3389) ../lib/ALTMULT_ADD32.v(68): Port 'datac' not found in the connected module (27th connection).
#    Time: 0 ps  Iteration: 0  Instance: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
# ** Fatal: (vsim-3365) ../lib/ALTMULT_ADD32.v(68): Too many port connections. Expected 47, found 52.
#    Time: 0 ps  Iteration: 0  Instance: /testMULDIV/MULDIV/MULmod/ALTMULT_ADD_component File: E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v
# FATAL ERROR while loading design
# Error loading design
vmap -del LPM
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet -del LPM 
# Removing reference to logical library LPM
# Modifying modelsim.ini
vdel -all -lib LPM
# ** Error: (vdel-19) Failed to access library 'LPM' at "LPM".
# 
# No such file or directory. (errno = ENOENT)
# ** Warning: (vdel-57) Library 'LPM' is missing or is not a valid ModelSim library.
# 
# E:/Programas/ModelSim/win32pe_edu/vdel failed.
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:17:30 on Nov 22,2020
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module Signed2Unsigned
# -- Compiling module MULDIVgold
# -- Compiling module MULDIV2
# -- Compiling module dseDIVrest32u
# -- Compiling module seDIVrest32u
# -- Compiling module dDIVrest32u
# -- Compiling module deqsDIVrest32u
# -- Compiling module eqsDIVrest32u
# -- Compiling module qsDIVrest32u
# -- Compiling module bDIVrest32u
# -- Compiling module tDIVrest32u
# -- Compiling module HighestLeftBit32u
# -- Compiling module Normalize32u
# -- Compiling module testMULDIV
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	ALTMULT_ADD32
# 
# Top level modules:
# 	dseDIVrest32u
# 	seDIVrest32u
# 	dDIVrest32u
# 	deqsDIVrest32u
# 	qsDIVrest32u
# 	bDIVrest32u
# 	tDIVrest32u
# 	testMULDIV
# End time: 10:17:31 on Nov 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "ALTMULT".
# 
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet ALTMULT ALTMULT 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:17:31 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v 
# -- Compiling module altmult_add
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	mult_block
# 	rs_block
# 	addsub_block
# 	dffep
# 	pipeline_internal_fv
# 
# Top level modules:
# 	altmult_add
# End time: 10:17:31 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:17:31 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/addsub_block.v 
# -- Compiling module addsub_block
# 
# Top level modules:
# 	addsub_block
# End time: 10:17:31 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:17:31 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/dffep.v 
# -- Compiling UDP dffep
# 
# Top level modules:
# 	--none--
# End time: 10:17:31 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:17:31 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/mult_block.v 
# -- Compiling module mult_block
# 
# Top level modules:
# 	mult_block
# End time: 10:17:31 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:17:31 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT -sv -f sv_libfiles 
# -- Compiling module ALTMULT_ADD32
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altmult_add
# 
# Top level modules:
# 	ALTMULT_ADD32
# End time: 10:17:31 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L ALTMULT work.testMULDIV
# vsim 
# Start time: 10:17:36 on Nov 22,2020
# Loading sv_std.std
# Loading work.testMULDIV
# Loading work.MULDIV2
# Loading work.eqsDIVrest32u
# Loading work.HighestLeftBit32u
# Loading ALTMULT.ALTMULT_ADD32
# Loading ALTMULT.altmult_add
# Loading ALTMULT.addsub_block
# Loading work.Signed2Unsigned
# Loading work.MULDIVgold
# Loading ALTMULT.mult_block
# Loading ALTMULT.dffep
vmap -del ALTMULT
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet -del ALTMULT 
# Removing reference to logical library ALTMULT
# Modifying modelsim.ini
vdel -all -lib ALTMULT
# Error 31: Unable to unlink file "E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT/_lib.qdb".
# Error 31: Unable to unlink file "E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT/_lib1_5.qdb".
# Error 31: Unable to unlink file "E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT/_lib1_5.qpg".
# Error 31: Unable to unlink file "E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT/_lib1_5.qtl".
# Error 133: Unable to remove directory "E:/Uni/TFM/VerilogCode/MULDIV2/sim/ALTMULT".
vmap -del work
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet -del work 
# Removing reference to logical library work
# Modifying modelsim.ini
vdel -all -lib work
do .comp_sv
# E:/Programas/Quartus/altera_lite/13.1/quartus
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet work work 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:17:57 on Nov 22,2020
# vlog -reportprogress 300 -sv -f sv_files 
# -- Compiling module Signed2Unsigned
# -- Compiling module MULDIVgold
# -- Compiling module MULDIV2
# -- Compiling module dseDIVrest32u
# -- Compiling module seDIVrest32u
# -- Compiling module dDIVrest32u
# -- Compiling module deqsDIVrest32u
# -- Compiling module eqsDIVrest32u
# -- Compiling module qsDIVrest32u
# -- Compiling module bDIVrest32u
# -- Compiling module tDIVrest32u
# -- Compiling module HighestLeftBit32u
# -- Compiling module Normalize32u
# -- Compiling module testMULDIV
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	ALTMULT_ADD32
# 
# Top level modules:
# 	dseDIVrest32u
# 	seDIVrest32u
# 	dDIVrest32u
# 	deqsDIVrest32u
# 	qsDIVrest32u
# 	bDIVrest32u
# 	tDIVrest32u
# 	testMULDIV
# End time: 10:17:57 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Error: (vlib-35) Failed to create directory "ALTMULT".
# 
# File exists. (errno = EEXIST)
# Model Technology ModelSim PE vmap 10.4a Lib Mapping Utility 2015.03 Apr  7 2015
# vmap -modelsim_quiet ALTMULT ALTMULT 
# Modifying modelsim.ini
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:17:58 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/altmult_add.v 
# -- Compiling module altmult_add
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	mult_block
# 	rs_block
# 	addsub_block
# 	dffep
# 	pipeline_internal_fv
# 
# Top level modules:
# 	altmult_add
# End time: 10:17:58 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:17:58 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/addsub_block.v 
# -- Compiling module addsub_block
# 
# Top level modules:
# 	addsub_block
# End time: 10:17:58 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:17:58 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/dffep.v 
# -- Compiling UDP dffep
# 
# Top level modules:
# 	--none--
# End time: 10:17:58 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:17:58 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog/mult_block.v 
# -- Compiling module mult_block
# 
# Top level modules:
# 	mult_block
# End time: 10:17:58 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
# Start time: 10:17:58 on Nov 22,2020
# vlog -reportprogress 300 -work ALTMULT -sv -f sv_libfiles 
# -- Compiling module ALTMULT_ADD32
# -- Scanning library directory 'E:/Programas/Quartus/altera_lite/13.1/quartus/eda/fv_lib/verilog'
# 
# Referenced (but uncompiled) modules or primitives:
# 	altmult_add
# 
# Top level modules:
# 	ALTMULT_ADD32
# End time: 10:17:58 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -L ALTMULT work.testMULDIV
# vsim 
# Start time: 10:18:09 on Nov 22,2020
# Loading sv_std.std
# Loading work.testMULDIV
# Loading work.MULDIV2
# Loading work.eqsDIVrest32u
# Loading work.HighestLeftBit32u
# Loading ALTMULT.ALTMULT_ADD32
# Loading ALTMULT.altmult_add
# Loading ALTMULT.addsub_block
# Loading work.Signed2Unsigned
# Loading work.MULDIVgold
# Loading ALTMULT.mult_block
# Loading ALTMULT.dffep
run -all
# ** Note: $stop    : ../tb/testMULDIV.v(101)
#    Time: 2975 ns  Iteration: 0  Instance: /testMULDIV
# Break in Module testMULDIV at ../tb/testMULDIV.v line 101
run -all
#         178              32
#         208              31
#         250              30
#         272              29
#         294              28
#         344              27
#         378              26
#         404              25
#         486              24
#         490              23
#         528              22
#         572              21
#         598              20
#         626              19
#         636              18
#         684              17
#         706              16
#         746              15
#         774              14
#         830              13
#         852              12
#         880              11
#         890              10
#         980               9
#         998               8
#        1032               7
#        1054               6
#        1076               5
#         992               4
#        1020               3
#         838               2
# ** Note: $stop    : ../tb/testMULDIV.v(146)
#    Time: 2417875 ns  Iteration: 0  Instance: /testMULDIV
# Break in Module testMULDIV at ../tb/testMULDIV.v line 146
add wave -position end  sim:/testMULDIV/MULDIV/clk
add wave -position end  sim:/testMULDIV/MULDIV/rstLow
add wave -position end  sim:/testMULDIV/MULDIV/rs1_i
add wave -position end  sim:/testMULDIV/MULDIV/rs2_i
add wave -position end  sim:/testMULDIV/MULDIV/funct3_i
add wave -position end  sim:/testMULDIV/MULDIV/c_o
restart
run -all
# ** Note: $stop    : ../tb/testMULDIV.v(101)
#    Time: 2975 ns  Iteration: 0  Instance: /testMULDIV
# Break in Module testMULDIV at ../tb/testMULDIV.v line 101
run -all
#         178              32
#         208              31
#         250              30
#         272              29
#         294              28
#         344              27
#         378              26
#         404              25
#         486              24
#         490              23
#         528              22
#         572              21
#         598              20
#         626              19
#         636              18
#         684              17
#         706              16
#         746              15
#         774              14
#         830              13
#         852              12
#         880              11
#         890              10
#         980               9
#         998               8
#        1032               7
#        1054               6
#        1076               5
#         992               4
#        1020               3
#         838               2
# ** Note: $stop    : ../tb/testMULDIV.v(146)
#    Time: 2417875 ns  Iteration: 0  Instance: /testMULDIV
# Break in Module testMULDIV at ../tb/testMULDIV.v line 146
# End time: 10:26:35 on Nov 22,2020, Elapsed time: 0:08:26
# Errors: 0, Warnings: 0
