#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Sep 11 11:18:39 2025
# Process ID: 23768
# Log file: C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/vivado.log
# Journal file: C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/vieta/Blinking_LEDs' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-265] Setting active simulation fileset to 'sim_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 771.766 ; gain = 160.410
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new
file mkdir {C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new}
close [ open {C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new/blinking_leds.v} w ]
add_files {{C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new/blinking_leds.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/constrs_1
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/constrs_1
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/constrs_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/constrs_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/constrs_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/constrs_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/constrs_1
file mkdir {C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/constrs_1/new}
close [ open {C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/constrs_1/new/pin.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/constrs_1/new/pin.xdc}}
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new/blinking_leds.v" into library work [C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.srcs/sources_1/new/blinking_leds.v:1]
[Thu Sep 11 11:36:14 2025] Launched synth_1...
Run output will be captured here: C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.runs/synth_1/runme.log
launch_runs impl_1
[Thu Sep 11 11:37:50 2025] Launched impl_1...
Run output will be captured here: C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Sep 11 11:39:00 2025] Launched impl_1...
Run output will be captured here: C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-26] No hardware targets exist on the server [TCP:localhost:3121]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
close_project
create_project Seven_Segment_LED_Display {C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display} -part xc7a35tcpg236-1
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display/Seven_Segment_LED_Display.srcs/sources_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display/Seven_Segment_LED_Display.srcs/sources_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display/Seven_Segment_LED_Display.srcs/sources_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display/Seven_Segment_LED_Display.srcs/sources_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display/Seven_Segment_LED_Display.srcs/sources_1/new
file mkdir C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display/Seven_Segment_LED_Display.srcs/sources_1/new
file mkdir {C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display/Seven_Segment_LED_Display.srcs/sources_1/new}
close [ open {C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display/Seven_Segment_LED_Display.srcs/sources_1/new/seven_segment_led.v} w ]
add_files {{C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display/Seven_Segment_LED_Display.srcs/sources_1/new/seven_segment_led.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display/Seven_Segment_LED_Display.srcs/sources_1/new/seven_segment_led.v" into library work [C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display/Seven_Segment_LED_Display.srcs/sources_1/new/seven_segment_led.v:1]
[Thu Sep 11 11:50:55 2025] Launched synth_1...
Run output will be captured here: C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Seven_Segment_LED_Display/Seven_Segment_LED_Display.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
open_project {C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
reset_run impl_1
launch_runs impl_1
[Thu Sep 11 11:58:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/vieta/OneDrive/Desktop/School Stuff/Fall 2025/FPGA/Blinking_LEDs/Blinking_LEDs.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 11 12:02:44 2025...
