vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_50M_4/sim/design_1_rst_ps7_0_50M_4.vhd" \

# Do not sort compile order
nosort
