# core-v-doc
Program and project level documentation for the OpenHW Group's set of CORE-V RISC-V cores.
<br><br>
Directory contents...
### cores
Architecture and Design documentation for the CORE-V cores. The readthedocs
rendering of:

- `CV32E40P User Manual` can be viewed [here](https://cv32e40p.readthedocs.io/en/latest/).
- `CVA6 User Manual` can be viewed [here](https://cva6.readthedocs.io/en/latest/).

### verif
Verification Strategy, Verification Plans, Workflow plus meeting slides and minutes.  The
readthedocs rendering of the `CORE-V Verification Strategy` can be viewed [here](https://core-v-docs-verif-strat.readthedocs.io/en/latest/).
<br>
**Note**: the source for this will be moving to [core-v-verif](https://github.com/openhwgroup/core-v-verif) in the not to distant future.

### platform
Information about the hardware and software of the physical platforms built to demonstrate
the capabilities of the CORE-V cores.  Coming soon.

## Issues and Troubleshooting
If you find any problems or issues with the documentation, please check out the [issue
 tracker](https://github.com/openhwgroup/core-v-docs/issues) and create a new issue if your problem is
not yet tracked.

## credits
The flow, style, and parts of the content of the `CV32E40P User Manual` are based on the Ibex User Manual from [lowRISC](https://www.lowrisc.org).

A dummy change
