;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @120, 6
	DJN -1, @-20
	CMP <-160, -100
	ADD 210, 30
	SLT @0, 2
	JMN 112, #200
	SUB <0, @2
	SLT 130, 9
	CMP @121, 103
	ADD 130, 9
	SUB @121, 103
	SUB @121, 106
	SUB <0, @2
	DJN -1, @-20
	JMP 0, @-20
	SUB <0, @2
	JMN 0, <-2
	ADD -130, 9
	DJN -901, -70
	JMP 0, @-20
	MOV -1, <-20
	ADD 210, 30
	ADD -130, 9
	JMP 112, #200
	DJN -901, -70
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	CMP <0, @2
	CMP <-100, -100
	SUB <0, @2
	DJN -1, @-20
	SPL 0, <-2
	SPL 0, <-2
	SUB #72, @-200
	SPL 0, <-2
	SPL 0, <-2
	SPL 300, 90
	MOV -1, <-20
	SLT -130, 9
	SLT -130, 9
	SUB <-160, -100
	SUB #72, @-200
	SUB #72, @-200
	ADD 3, @21
	ADD 3, @21
	ADD 3, @21
