$date
	Tue Aug 26 15:19:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module instr_mem_tb $end
$var wire 32 ! instr [31:0] $end
$var reg 11 " addr [10:0] $end
$scope module uut $end
$var wire 11 # addr [10:0] $end
$var parameter 32 $ ADDR_WIDTH $end
$var parameter 136 % MEM_FILE $end
$var reg 32 & instr [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111001101110010011000110010111101101001011011100111001101110100011100100101111101101101011001010110110100101110011011010110010101101101 %
b1011 $
$end
#0
$dumpvars
b10011 &
b0 #
b0 "
b10011 !
$end
#10
b100011 !
b100011 &
b1 "
b1 #
#20
b10010 !
b10010 &
b10 "
b10 #
#30
