{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654807803354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654807803355 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 17:50:03 2022 " "Processing started: Thu Jun 09 17:50:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654807803355 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807803355 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807803355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654807803704 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654807803704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uc1 " "Found entity 1: uc1" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4 " "Found entity 1: mux8_4" {  } { { "mux8_4.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux8_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "rom2.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814230 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_bank.v(30) " "Verilog HDL information at register_bank.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654807814233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_reg " "Found entity 1: constant_reg" {  } { { "constant_reg.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/constant_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_block.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_block " "Found entity 1: carry_block" {  } { { "carry_block.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/carry_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_1.v 1 1 " "Found 1 design units, including 1 entities, in source file block_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block_1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.v 1 1 " "Found 1 design units, including 1 entities, in source file block2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Found entity 1: Block2" {  } { { "Block2.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block3.v 1 1 " "Found 1 design units, including 1 entities, in source file block3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Found entity 1: Block3" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814261 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "super_register_bank.v(71) " "Verilog HDL information at super_register_bank.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654807814264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file super_register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 super_register_bank " "Found entity 1: super_register_bank" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uc1 " "Elaborating entity \"uc1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654807814421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "uc1.bdf" "inst1" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 56 856 1072 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814424 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rj decoder.v(24) " "Verilog HDL Always Construct warning at decoder.v(24): variable \"Rj\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814429 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(28) " "Verilog HDL Case Statement warning at decoder.v(28): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654807814432 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814436 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SH decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"SH\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814436 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "KMux decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"KMux\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814436 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MR decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"MR\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814436 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MW decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"MW\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814436 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_B decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"Sel_B\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814437 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_C decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"Sel_C\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814437 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Type decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"Type\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814437 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dadd decoder.v(21) " "Verilog HDL Always Construct warning at decoder.v(21): inferring latch(es) for variable \"Dadd\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814437 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[0\] decoder.v(21) " "Inferred latch for \"Dadd\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814442 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[1\] decoder.v(21) " "Inferred latch for \"Dadd\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814443 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[2\] decoder.v(21) " "Inferred latch for \"Dadd\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814443 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[3\] decoder.v(21) " "Inferred latch for \"Dadd\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814443 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[4\] decoder.v(21) " "Inferred latch for \"Dadd\[4\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814443 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[5\] decoder.v(21) " "Inferred latch for \"Dadd\[5\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814443 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[6\] decoder.v(21) " "Inferred latch for \"Dadd\[6\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814443 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[7\] decoder.v(21) " "Inferred latch for \"Dadd\[7\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814443 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[8\] decoder.v(21) " "Inferred latch for \"Dadd\[8\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814444 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dadd\[9\] decoder.v(21) " "Inferred latch for \"Dadd\[9\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814444 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[0\] decoder.v(21) " "Inferred latch for \"Type\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814444 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[1\] decoder.v(21) " "Inferred latch for \"Type\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814444 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[2\] decoder.v(21) " "Inferred latch for \"Type\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814444 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[3\] decoder.v(21) " "Inferred latch for \"Type\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814444 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[4\] decoder.v(21) " "Inferred latch for \"Type\[4\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814444 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[5\] decoder.v(21) " "Inferred latch for \"Type\[5\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[6\] decoder.v(21) " "Inferred latch for \"Type\[6\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[0\] decoder.v(21) " "Inferred latch for \"Sel_C\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[1\] decoder.v(21) " "Inferred latch for \"Sel_C\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[2\] decoder.v(21) " "Inferred latch for \"Sel_C\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[3\] decoder.v(21) " "Inferred latch for \"Sel_C\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[4\] decoder.v(21) " "Inferred latch for \"Sel_C\[4\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[5\] decoder.v(21) " "Inferred latch for \"Sel_C\[5\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[0\] decoder.v(21) " "Inferred latch for \"Sel_B\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[1\] decoder.v(21) " "Inferred latch for \"Sel_B\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[2\] decoder.v(21) " "Inferred latch for \"Sel_B\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[3\] decoder.v(21) " "Inferred latch for \"Sel_B\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[4\] decoder.v(21) " "Inferred latch for \"Sel_B\[4\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814445 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[5\] decoder.v(21) " "Inferred latch for \"Sel_B\[5\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814446 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MW decoder.v(21) " "Inferred latch for \"MW\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814446 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MR decoder.v(21) " "Inferred latch for \"MR\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814446 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KMux decoder.v(21) " "Inferred latch for \"KMux\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814446 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[0\] decoder.v(21) " "Inferred latch for \"SH\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814446 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[1\] decoder.v(21) " "Inferred latch for \"SH\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814446 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] decoder.v(21) " "Inferred latch for \"ALUC\[0\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814446 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] decoder.v(21) " "Inferred latch for \"ALUC\[1\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814446 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] decoder.v(21) " "Inferred latch for \"ALUC\[2\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814446 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[3\] decoder.v(21) " "Inferred latch for \"ALUC\[3\]\" at decoder.v(21)" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814446 "|uc1|decoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:inst " "Elaborating entity \"rom1\" for hierarchy \"rom1:inst\"" {  } { { "uc1.bdf" "inst" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 528 160 376 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prog1.hex " "Parameter \"init_file\" = \"prog1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814556 ""}  } { { "rom1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654807814556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mr91 " "Found entity 1: altsyncram_mr91" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mr91 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated " "Elaborating entity \"altsyncram_mr91\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:inst4 " "Elaborating entity \"fetch\" for hierarchy \"fetch:inst4\"" {  } { { "uc1.bdf" "inst4" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 152 288 488 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 fetch.v(15) " "Verilog HDL assignment warning at fetch.v(15): truncated value with size 32 to match size of target (11)" {  } { { "fetch.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/fetch.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654807814615 "|uc1|fetch:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst10 " "Elaborating entity \"Block1\" for hierarchy \"Block1:inst10\"" {  } { { "uc1.bdf" "inst10" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 352 208 408 464 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814616 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B1OUT Block_1.v(9) " "Verilog HDL Always Construct warning at Block_1.v(9): inferring latch(es) for variable \"B1OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "Block_1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block_1.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814617 "|uc1|Block1:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1OUT Block_1.v(9) " "Inferred latch for \"B1OUT\" at Block_1.v(9)" {  } { { "Block_1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block_1.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814617 "|uc1|Block1:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst5\"" {  } { { "uc1.bdf" "inst5" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 416 1120 1288 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814618 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cy_out alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"cy_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z alu.v(9) " "Verilog HDL Always Construct warning at alu.v(9): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.v(9) " "Inferred latch for \"z\[0\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.v(9) " "Inferred latch for \"z\[1\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.v(9) " "Inferred latch for \"z\[2\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.v(9) " "Inferred latch for \"z\[3\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.v(9) " "Inferred latch for \"z\[4\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.v(9) " "Inferred latch for \"z\[5\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.v(9) " "Inferred latch for \"z\[6\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.v(9) " "Inferred latch for \"z\[7\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.v(9) " "Inferred latch for \"z\[8\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.v(9) " "Inferred latch for \"z\[9\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.v(9) " "Inferred latch for \"z\[10\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.v(9) " "Inferred latch for \"z\[11\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.v(9) " "Inferred latch for \"z\[12\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.v(9) " "Inferred latch for \"z\[13\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814620 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.v(9) " "Inferred latch for \"z\[14\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814621 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.v(9) " "Inferred latch for \"z\[15\]\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814621 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy_out alu.v(9) " "Inferred latch for \"cy_out\" at alu.v(9)" {  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814621 "|uc1|ALU:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_block carry_block:inst8 " "Elaborating entity \"carry_block\" for hierarchy \"carry_block:inst8\"" {  } { { "uc1.bdf" "inst8" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 544 1136 1280 656 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst3 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst3\"" {  } { { "uc1.bdf" "inst3" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 416 856 1000 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst3\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814679 ""}  } { { "mux2.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654807814679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "super_register_bank super_register_bank:inst2 " "Elaborating entity \"super_register_bank\" for hierarchy \"super_register_bank:inst2\"" {  } { { "uc1.bdf" "inst2" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 616 656 928 824 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r35 super_register_bank.v(47) " "Verilog HDL or VHDL warning at super_register_bank.v(47): object \"r35\" assigned a value but never read" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654807814762 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset super_register_bank.v(73) " "Verilog HDL Always Construct warning at super_register_bank.v(73): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814762 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SEL_REG super_register_bank.v(79) " "Verilog HDL Always Construct warning at super_register_bank.v(79): variable \"SEL_REG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814762 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(80) " "Verilog HDL Always Construct warning at super_register_bank.v(80): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814762 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(81) " "Verilog HDL Always Construct warning at super_register_bank.v(81): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814762 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(82) " "Verilog HDL Always Construct warning at super_register_bank.v(82): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814762 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(83) " "Verilog HDL Always Construct warning at super_register_bank.v(83): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814762 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(84) " "Verilog HDL Always Construct warning at super_register_bank.v(84): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814762 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(85) " "Verilog HDL Always Construct warning at super_register_bank.v(85): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814762 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(86) " "Verilog HDL Always Construct warning at super_register_bank.v(86): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814762 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(87) " "Verilog HDL Always Construct warning at super_register_bank.v(87): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814762 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(88) " "Verilog HDL Always Construct warning at super_register_bank.v(88): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814763 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(89) " "Verilog HDL Always Construct warning at super_register_bank.v(89): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814763 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(90) " "Verilog HDL Always Construct warning at super_register_bank.v(90): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814763 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(91) " "Verilog HDL Always Construct warning at super_register_bank.v(91): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814763 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(92) " "Verilog HDL Always Construct warning at super_register_bank.v(92): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814763 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(93) " "Verilog HDL Always Construct warning at super_register_bank.v(93): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814763 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(94) " "Verilog HDL Always Construct warning at super_register_bank.v(94): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814763 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(95) " "Verilog HDL Always Construct warning at super_register_bank.v(95): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814763 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(96) " "Verilog HDL Always Construct warning at super_register_bank.v(96): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814763 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(97) " "Verilog HDL Always Construct warning at super_register_bank.v(97): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814764 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(98) " "Verilog HDL Always Construct warning at super_register_bank.v(98): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814764 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(99) " "Verilog HDL Always Construct warning at super_register_bank.v(99): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814764 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(100) " "Verilog HDL Always Construct warning at super_register_bank.v(100): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814764 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(101) " "Verilog HDL Always Construct warning at super_register_bank.v(101): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814764 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(102) " "Verilog HDL Always Construct warning at super_register_bank.v(102): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814764 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(103) " "Verilog HDL Always Construct warning at super_register_bank.v(103): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814764 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(104) " "Verilog HDL Always Construct warning at super_register_bank.v(104): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814764 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(105) " "Verilog HDL Always Construct warning at super_register_bank.v(105): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814764 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(106) " "Verilog HDL Always Construct warning at super_register_bank.v(106): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814764 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(107) " "Verilog HDL Always Construct warning at super_register_bank.v(107): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814764 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(110) " "Verilog HDL Always Construct warning at super_register_bank.v(110): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814765 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(111) " "Verilog HDL Always Construct warning at super_register_bank.v(111): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814765 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA super_register_bank.v(112) " "Verilog HDL Always Construct warning at super_register_bank.v(112): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814765 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "updateBlock3 super_register_bank.v(123) " "Verilog HDL Always Construct warning at super_register_bank.v(123): variable \"updateBlock3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814765 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r0\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814765 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r1\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814765 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r2\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814765 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r3\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814765 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r4\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814765 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r5\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814765 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r6\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814765 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r7\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814766 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r8 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r8\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814766 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r9 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r9\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814766 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r10 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r10\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814766 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r11 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r11\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814766 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r12 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r12\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814766 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r13 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r13\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814766 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r14 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r14\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814766 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r15 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r15\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814766 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r16 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r16\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814766 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r17 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r17\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814767 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r18 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r18\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814767 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r19 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r19\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814767 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r20 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r20\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814767 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r21 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r21\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814767 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r22 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r22\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814767 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r23 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r23\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814767 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r24 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r24\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814767 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r25 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r25\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814767 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r26 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r26\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814767 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r27 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"r27\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PO0 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"PO0\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PO1 super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"PO1\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Working_register super_register_bank.v(71) " "Verilog HDL Always Construct warning at super_register_bank.v(71): inferring latch(es) for variable \"Working_register\", which holds its previous value in one or more paths through the always construct" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "updateBlock3 super_register_bank.v(71) " "Verilog HDL warning at super_register_bank.v(71): assignments to updateBlock3 create a combinational loop" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[0\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[0\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[1\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[1\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[2\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[2\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[3\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[3\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[4\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[4\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[5\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[5\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[6\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[6\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[7\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[7\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[8\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[8\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[9\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[9\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[10\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[10\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814768 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[11\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[11\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[12\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[12\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[13\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[13\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[14\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[14\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Working_register\[15\] super_register_bank.v(71) " "Inferred latch for \"Working_register\[15\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[0\] super_register_bank.v(71) " "Inferred latch for \"PO1\[0\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[1\] super_register_bank.v(71) " "Inferred latch for \"PO1\[1\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[2\] super_register_bank.v(71) " "Inferred latch for \"PO1\[2\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[3\] super_register_bank.v(71) " "Inferred latch for \"PO1\[3\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[4\] super_register_bank.v(71) " "Inferred latch for \"PO1\[4\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[5\] super_register_bank.v(71) " "Inferred latch for \"PO1\[5\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[6\] super_register_bank.v(71) " "Inferred latch for \"PO1\[6\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[7\] super_register_bank.v(71) " "Inferred latch for \"PO1\[7\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[8\] super_register_bank.v(71) " "Inferred latch for \"PO1\[8\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[9\] super_register_bank.v(71) " "Inferred latch for \"PO1\[9\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[10\] super_register_bank.v(71) " "Inferred latch for \"PO1\[10\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[11\] super_register_bank.v(71) " "Inferred latch for \"PO1\[11\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[12\] super_register_bank.v(71) " "Inferred latch for \"PO1\[12\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[13\] super_register_bank.v(71) " "Inferred latch for \"PO1\[13\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[14\] super_register_bank.v(71) " "Inferred latch for \"PO1\[14\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO1\[15\] super_register_bank.v(71) " "Inferred latch for \"PO1\[15\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[0\] super_register_bank.v(71) " "Inferred latch for \"PO0\[0\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[1\] super_register_bank.v(71) " "Inferred latch for \"PO0\[1\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814769 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[2\] super_register_bank.v(71) " "Inferred latch for \"PO0\[2\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814770 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[3\] super_register_bank.v(71) " "Inferred latch for \"PO0\[3\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814770 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[4\] super_register_bank.v(71) " "Inferred latch for \"PO0\[4\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814770 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[5\] super_register_bank.v(71) " "Inferred latch for \"PO0\[5\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814770 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[6\] super_register_bank.v(71) " "Inferred latch for \"PO0\[6\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814770 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[7\] super_register_bank.v(71) " "Inferred latch for \"PO0\[7\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814770 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[8\] super_register_bank.v(71) " "Inferred latch for \"PO0\[8\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814770 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[9\] super_register_bank.v(71) " "Inferred latch for \"PO0\[9\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814770 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[10\] super_register_bank.v(71) " "Inferred latch for \"PO0\[10\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814770 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[11\] super_register_bank.v(71) " "Inferred latch for \"PO0\[11\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814770 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[12\] super_register_bank.v(71) " "Inferred latch for \"PO0\[12\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814770 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[13\] super_register_bank.v(71) " "Inferred latch for \"PO0\[13\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814774 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[14\] super_register_bank.v(71) " "Inferred latch for \"PO0\[14\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814774 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PO0\[15\] super_register_bank.v(71) " "Inferred latch for \"PO0\[15\]\" at super_register_bank.v(71)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814774 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[0\] super_register_bank.v(79) " "Inferred latch for \"r27\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814774 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[1\] super_register_bank.v(79) " "Inferred latch for \"r27\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814774 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[2\] super_register_bank.v(79) " "Inferred latch for \"r27\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814774 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[3\] super_register_bank.v(79) " "Inferred latch for \"r27\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814774 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[4\] super_register_bank.v(79) " "Inferred latch for \"r27\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814774 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[5\] super_register_bank.v(79) " "Inferred latch for \"r27\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814774 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[6\] super_register_bank.v(79) " "Inferred latch for \"r27\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814774 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[7\] super_register_bank.v(79) " "Inferred latch for \"r27\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814774 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[8\] super_register_bank.v(79) " "Inferred latch for \"r27\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814774 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[9\] super_register_bank.v(79) " "Inferred latch for \"r27\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814775 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[10\] super_register_bank.v(79) " "Inferred latch for \"r27\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814775 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[11\] super_register_bank.v(79) " "Inferred latch for \"r27\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814775 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[12\] super_register_bank.v(79) " "Inferred latch for \"r27\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814775 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[13\] super_register_bank.v(79) " "Inferred latch for \"r27\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814775 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[14\] super_register_bank.v(79) " "Inferred latch for \"r27\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814775 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r27\[15\] super_register_bank.v(79) " "Inferred latch for \"r27\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814775 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[0\] super_register_bank.v(79) " "Inferred latch for \"r26\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814777 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[1\] super_register_bank.v(79) " "Inferred latch for \"r26\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814778 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[2\] super_register_bank.v(79) " "Inferred latch for \"r26\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[3\] super_register_bank.v(79) " "Inferred latch for \"r26\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[4\] super_register_bank.v(79) " "Inferred latch for \"r26\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[5\] super_register_bank.v(79) " "Inferred latch for \"r26\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[6\] super_register_bank.v(79) " "Inferred latch for \"r26\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[7\] super_register_bank.v(79) " "Inferred latch for \"r26\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[8\] super_register_bank.v(79) " "Inferred latch for \"r26\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[9\] super_register_bank.v(79) " "Inferred latch for \"r26\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[10\] super_register_bank.v(79) " "Inferred latch for \"r26\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[11\] super_register_bank.v(79) " "Inferred latch for \"r26\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[12\] super_register_bank.v(79) " "Inferred latch for \"r26\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[13\] super_register_bank.v(79) " "Inferred latch for \"r26\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[14\] super_register_bank.v(79) " "Inferred latch for \"r26\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r26\[15\] super_register_bank.v(79) " "Inferred latch for \"r26\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[0\] super_register_bank.v(79) " "Inferred latch for \"r25\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[1\] super_register_bank.v(79) " "Inferred latch for \"r25\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[2\] super_register_bank.v(79) " "Inferred latch for \"r25\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[3\] super_register_bank.v(79) " "Inferred latch for \"r25\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814779 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[4\] super_register_bank.v(79) " "Inferred latch for \"r25\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[5\] super_register_bank.v(79) " "Inferred latch for \"r25\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[6\] super_register_bank.v(79) " "Inferred latch for \"r25\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[7\] super_register_bank.v(79) " "Inferred latch for \"r25\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[8\] super_register_bank.v(79) " "Inferred latch for \"r25\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[9\] super_register_bank.v(79) " "Inferred latch for \"r25\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[10\] super_register_bank.v(79) " "Inferred latch for \"r25\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[11\] super_register_bank.v(79) " "Inferred latch for \"r25\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[12\] super_register_bank.v(79) " "Inferred latch for \"r25\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[13\] super_register_bank.v(79) " "Inferred latch for \"r25\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[14\] super_register_bank.v(79) " "Inferred latch for \"r25\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r25\[15\] super_register_bank.v(79) " "Inferred latch for \"r25\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[0\] super_register_bank.v(79) " "Inferred latch for \"r24\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[1\] super_register_bank.v(79) " "Inferred latch for \"r24\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[2\] super_register_bank.v(79) " "Inferred latch for \"r24\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[3\] super_register_bank.v(79) " "Inferred latch for \"r24\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[4\] super_register_bank.v(79) " "Inferred latch for \"r24\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[5\] super_register_bank.v(79) " "Inferred latch for \"r24\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814780 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[6\] super_register_bank.v(79) " "Inferred latch for \"r24\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[7\] super_register_bank.v(79) " "Inferred latch for \"r24\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[8\] super_register_bank.v(79) " "Inferred latch for \"r24\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[9\] super_register_bank.v(79) " "Inferred latch for \"r24\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[10\] super_register_bank.v(79) " "Inferred latch for \"r24\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[11\] super_register_bank.v(79) " "Inferred latch for \"r24\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[12\] super_register_bank.v(79) " "Inferred latch for \"r24\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[13\] super_register_bank.v(79) " "Inferred latch for \"r24\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[14\] super_register_bank.v(79) " "Inferred latch for \"r24\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r24\[15\] super_register_bank.v(79) " "Inferred latch for \"r24\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[0\] super_register_bank.v(79) " "Inferred latch for \"r23\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[1\] super_register_bank.v(79) " "Inferred latch for \"r23\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[2\] super_register_bank.v(79) " "Inferred latch for \"r23\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[3\] super_register_bank.v(79) " "Inferred latch for \"r23\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814781 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[4\] super_register_bank.v(79) " "Inferred latch for \"r23\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[5\] super_register_bank.v(79) " "Inferred latch for \"r23\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[6\] super_register_bank.v(79) " "Inferred latch for \"r23\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[7\] super_register_bank.v(79) " "Inferred latch for \"r23\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[8\] super_register_bank.v(79) " "Inferred latch for \"r23\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[9\] super_register_bank.v(79) " "Inferred latch for \"r23\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[10\] super_register_bank.v(79) " "Inferred latch for \"r23\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[11\] super_register_bank.v(79) " "Inferred latch for \"r23\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[12\] super_register_bank.v(79) " "Inferred latch for \"r23\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[13\] super_register_bank.v(79) " "Inferred latch for \"r23\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[14\] super_register_bank.v(79) " "Inferred latch for \"r23\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r23\[15\] super_register_bank.v(79) " "Inferred latch for \"r23\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[0\] super_register_bank.v(79) " "Inferred latch for \"r22\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[1\] super_register_bank.v(79) " "Inferred latch for \"r22\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[2\] super_register_bank.v(79) " "Inferred latch for \"r22\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[3\] super_register_bank.v(79) " "Inferred latch for \"r22\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[4\] super_register_bank.v(79) " "Inferred latch for \"r22\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[5\] super_register_bank.v(79) " "Inferred latch for \"r22\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[6\] super_register_bank.v(79) " "Inferred latch for \"r22\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814782 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[7\] super_register_bank.v(79) " "Inferred latch for \"r22\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[8\] super_register_bank.v(79) " "Inferred latch for \"r22\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[9\] super_register_bank.v(79) " "Inferred latch for \"r22\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[10\] super_register_bank.v(79) " "Inferred latch for \"r22\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[11\] super_register_bank.v(79) " "Inferred latch for \"r22\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[12\] super_register_bank.v(79) " "Inferred latch for \"r22\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[13\] super_register_bank.v(79) " "Inferred latch for \"r22\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[14\] super_register_bank.v(79) " "Inferred latch for \"r22\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r22\[15\] super_register_bank.v(79) " "Inferred latch for \"r22\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[0\] super_register_bank.v(79) " "Inferred latch for \"r21\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[1\] super_register_bank.v(79) " "Inferred latch for \"r21\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[2\] super_register_bank.v(79) " "Inferred latch for \"r21\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[3\] super_register_bank.v(79) " "Inferred latch for \"r21\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[4\] super_register_bank.v(79) " "Inferred latch for \"r21\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[5\] super_register_bank.v(79) " "Inferred latch for \"r21\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[6\] super_register_bank.v(79) " "Inferred latch for \"r21\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[7\] super_register_bank.v(79) " "Inferred latch for \"r21\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[8\] super_register_bank.v(79) " "Inferred latch for \"r21\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[9\] super_register_bank.v(79) " "Inferred latch for \"r21\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[10\] super_register_bank.v(79) " "Inferred latch for \"r21\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[11\] super_register_bank.v(79) " "Inferred latch for \"r21\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[12\] super_register_bank.v(79) " "Inferred latch for \"r21\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[13\] super_register_bank.v(79) " "Inferred latch for \"r21\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[14\] super_register_bank.v(79) " "Inferred latch for \"r21\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r21\[15\] super_register_bank.v(79) " "Inferred latch for \"r21\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[0\] super_register_bank.v(79) " "Inferred latch for \"r20\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814783 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[1\] super_register_bank.v(79) " "Inferred latch for \"r20\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[2\] super_register_bank.v(79) " "Inferred latch for \"r20\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[3\] super_register_bank.v(79) " "Inferred latch for \"r20\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[4\] super_register_bank.v(79) " "Inferred latch for \"r20\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[5\] super_register_bank.v(79) " "Inferred latch for \"r20\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[6\] super_register_bank.v(79) " "Inferred latch for \"r20\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[7\] super_register_bank.v(79) " "Inferred latch for \"r20\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[8\] super_register_bank.v(79) " "Inferred latch for \"r20\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[9\] super_register_bank.v(79) " "Inferred latch for \"r20\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[10\] super_register_bank.v(79) " "Inferred latch for \"r20\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[11\] super_register_bank.v(79) " "Inferred latch for \"r20\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[12\] super_register_bank.v(79) " "Inferred latch for \"r20\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[13\] super_register_bank.v(79) " "Inferred latch for \"r20\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[14\] super_register_bank.v(79) " "Inferred latch for \"r20\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r20\[15\] super_register_bank.v(79) " "Inferred latch for \"r20\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[0\] super_register_bank.v(79) " "Inferred latch for \"r19\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[1\] super_register_bank.v(79) " "Inferred latch for \"r19\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[2\] super_register_bank.v(79) " "Inferred latch for \"r19\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[3\] super_register_bank.v(79) " "Inferred latch for \"r19\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[4\] super_register_bank.v(79) " "Inferred latch for \"r19\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[5\] super_register_bank.v(79) " "Inferred latch for \"r19\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[6\] super_register_bank.v(79) " "Inferred latch for \"r19\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[7\] super_register_bank.v(79) " "Inferred latch for \"r19\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[8\] super_register_bank.v(79) " "Inferred latch for \"r19\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[9\] super_register_bank.v(79) " "Inferred latch for \"r19\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[10\] super_register_bank.v(79) " "Inferred latch for \"r19\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[11\] super_register_bank.v(79) " "Inferred latch for \"r19\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[12\] super_register_bank.v(79) " "Inferred latch for \"r19\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[13\] super_register_bank.v(79) " "Inferred latch for \"r19\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[14\] super_register_bank.v(79) " "Inferred latch for \"r19\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r19\[15\] super_register_bank.v(79) " "Inferred latch for \"r19\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[0\] super_register_bank.v(79) " "Inferred latch for \"r18\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814784 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[1\] super_register_bank.v(79) " "Inferred latch for \"r18\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[2\] super_register_bank.v(79) " "Inferred latch for \"r18\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[3\] super_register_bank.v(79) " "Inferred latch for \"r18\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[4\] super_register_bank.v(79) " "Inferred latch for \"r18\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[5\] super_register_bank.v(79) " "Inferred latch for \"r18\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[6\] super_register_bank.v(79) " "Inferred latch for \"r18\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[7\] super_register_bank.v(79) " "Inferred latch for \"r18\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[8\] super_register_bank.v(79) " "Inferred latch for \"r18\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[9\] super_register_bank.v(79) " "Inferred latch for \"r18\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[10\] super_register_bank.v(79) " "Inferred latch for \"r18\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[11\] super_register_bank.v(79) " "Inferred latch for \"r18\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[12\] super_register_bank.v(79) " "Inferred latch for \"r18\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[13\] super_register_bank.v(79) " "Inferred latch for \"r18\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[14\] super_register_bank.v(79) " "Inferred latch for \"r18\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r18\[15\] super_register_bank.v(79) " "Inferred latch for \"r18\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[0\] super_register_bank.v(79) " "Inferred latch for \"r17\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[1\] super_register_bank.v(79) " "Inferred latch for \"r17\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[2\] super_register_bank.v(79) " "Inferred latch for \"r17\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[3\] super_register_bank.v(79) " "Inferred latch for \"r17\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[4\] super_register_bank.v(79) " "Inferred latch for \"r17\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[5\] super_register_bank.v(79) " "Inferred latch for \"r17\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[6\] super_register_bank.v(79) " "Inferred latch for \"r17\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[7\] super_register_bank.v(79) " "Inferred latch for \"r17\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[8\] super_register_bank.v(79) " "Inferred latch for \"r17\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814785 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[9\] super_register_bank.v(79) " "Inferred latch for \"r17\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[10\] super_register_bank.v(79) " "Inferred latch for \"r17\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[11\] super_register_bank.v(79) " "Inferred latch for \"r17\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[12\] super_register_bank.v(79) " "Inferred latch for \"r17\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[13\] super_register_bank.v(79) " "Inferred latch for \"r17\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[14\] super_register_bank.v(79) " "Inferred latch for \"r17\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r17\[15\] super_register_bank.v(79) " "Inferred latch for \"r17\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[0\] super_register_bank.v(79) " "Inferred latch for \"r16\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[1\] super_register_bank.v(79) " "Inferred latch for \"r16\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[2\] super_register_bank.v(79) " "Inferred latch for \"r16\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[3\] super_register_bank.v(79) " "Inferred latch for \"r16\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[4\] super_register_bank.v(79) " "Inferred latch for \"r16\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[5\] super_register_bank.v(79) " "Inferred latch for \"r16\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[6\] super_register_bank.v(79) " "Inferred latch for \"r16\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[7\] super_register_bank.v(79) " "Inferred latch for \"r16\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[8\] super_register_bank.v(79) " "Inferred latch for \"r16\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[9\] super_register_bank.v(79) " "Inferred latch for \"r16\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[10\] super_register_bank.v(79) " "Inferred latch for \"r16\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[11\] super_register_bank.v(79) " "Inferred latch for \"r16\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[12\] super_register_bank.v(79) " "Inferred latch for \"r16\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[13\] super_register_bank.v(79) " "Inferred latch for \"r16\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[14\] super_register_bank.v(79) " "Inferred latch for \"r16\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r16\[15\] super_register_bank.v(79) " "Inferred latch for \"r16\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814786 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[0\] super_register_bank.v(79) " "Inferred latch for \"r15\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[1\] super_register_bank.v(79) " "Inferred latch for \"r15\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[2\] super_register_bank.v(79) " "Inferred latch for \"r15\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[3\] super_register_bank.v(79) " "Inferred latch for \"r15\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[4\] super_register_bank.v(79) " "Inferred latch for \"r15\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[5\] super_register_bank.v(79) " "Inferred latch for \"r15\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[6\] super_register_bank.v(79) " "Inferred latch for \"r15\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[7\] super_register_bank.v(79) " "Inferred latch for \"r15\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[8\] super_register_bank.v(79) " "Inferred latch for \"r15\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[9\] super_register_bank.v(79) " "Inferred latch for \"r15\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[10\] super_register_bank.v(79) " "Inferred latch for \"r15\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[11\] super_register_bank.v(79) " "Inferred latch for \"r15\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[12\] super_register_bank.v(79) " "Inferred latch for \"r15\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[13\] super_register_bank.v(79) " "Inferred latch for \"r15\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[14\] super_register_bank.v(79) " "Inferred latch for \"r15\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[15\] super_register_bank.v(79) " "Inferred latch for \"r15\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[0\] super_register_bank.v(79) " "Inferred latch for \"r14\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[1\] super_register_bank.v(79) " "Inferred latch for \"r14\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[2\] super_register_bank.v(79) " "Inferred latch for \"r14\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[3\] super_register_bank.v(79) " "Inferred latch for \"r14\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[4\] super_register_bank.v(79) " "Inferred latch for \"r14\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[5\] super_register_bank.v(79) " "Inferred latch for \"r14\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[6\] super_register_bank.v(79) " "Inferred latch for \"r14\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814787 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[7\] super_register_bank.v(79) " "Inferred latch for \"r14\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[8\] super_register_bank.v(79) " "Inferred latch for \"r14\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[9\] super_register_bank.v(79) " "Inferred latch for \"r14\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[10\] super_register_bank.v(79) " "Inferred latch for \"r14\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[11\] super_register_bank.v(79) " "Inferred latch for \"r14\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[12\] super_register_bank.v(79) " "Inferred latch for \"r14\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[13\] super_register_bank.v(79) " "Inferred latch for \"r14\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[14\] super_register_bank.v(79) " "Inferred latch for \"r14\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[15\] super_register_bank.v(79) " "Inferred latch for \"r14\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[0\] super_register_bank.v(79) " "Inferred latch for \"r13\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[1\] super_register_bank.v(79) " "Inferred latch for \"r13\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[2\] super_register_bank.v(79) " "Inferred latch for \"r13\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[3\] super_register_bank.v(79) " "Inferred latch for \"r13\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[4\] super_register_bank.v(79) " "Inferred latch for \"r13\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[5\] super_register_bank.v(79) " "Inferred latch for \"r13\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[6\] super_register_bank.v(79) " "Inferred latch for \"r13\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[7\] super_register_bank.v(79) " "Inferred latch for \"r13\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[8\] super_register_bank.v(79) " "Inferred latch for \"r13\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[9\] super_register_bank.v(79) " "Inferred latch for \"r13\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[10\] super_register_bank.v(79) " "Inferred latch for \"r13\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[11\] super_register_bank.v(79) " "Inferred latch for \"r13\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[12\] super_register_bank.v(79) " "Inferred latch for \"r13\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814788 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[13\] super_register_bank.v(79) " "Inferred latch for \"r13\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814789 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[14\] super_register_bank.v(79) " "Inferred latch for \"r13\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814789 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[15\] super_register_bank.v(79) " "Inferred latch for \"r13\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814790 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[0\] super_register_bank.v(79) " "Inferred latch for \"r12\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814790 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[1\] super_register_bank.v(79) " "Inferred latch for \"r12\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814790 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[2\] super_register_bank.v(79) " "Inferred latch for \"r12\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814790 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[3\] super_register_bank.v(79) " "Inferred latch for \"r12\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[4\] super_register_bank.v(79) " "Inferred latch for \"r12\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[5\] super_register_bank.v(79) " "Inferred latch for \"r12\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[6\] super_register_bank.v(79) " "Inferred latch for \"r12\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[7\] super_register_bank.v(79) " "Inferred latch for \"r12\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[8\] super_register_bank.v(79) " "Inferred latch for \"r12\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[9\] super_register_bank.v(79) " "Inferred latch for \"r12\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[10\] super_register_bank.v(79) " "Inferred latch for \"r12\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[11\] super_register_bank.v(79) " "Inferred latch for \"r12\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[12\] super_register_bank.v(79) " "Inferred latch for \"r12\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[13\] super_register_bank.v(79) " "Inferred latch for \"r12\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[14\] super_register_bank.v(79) " "Inferred latch for \"r12\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[15\] super_register_bank.v(79) " "Inferred latch for \"r12\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[0\] super_register_bank.v(79) " "Inferred latch for \"r11\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[1\] super_register_bank.v(79) " "Inferred latch for \"r11\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[2\] super_register_bank.v(79) " "Inferred latch for \"r11\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[3\] super_register_bank.v(79) " "Inferred latch for \"r11\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[4\] super_register_bank.v(79) " "Inferred latch for \"r11\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[5\] super_register_bank.v(79) " "Inferred latch for \"r11\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[6\] super_register_bank.v(79) " "Inferred latch for \"r11\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[7\] super_register_bank.v(79) " "Inferred latch for \"r11\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[8\] super_register_bank.v(79) " "Inferred latch for \"r11\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814791 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[9\] super_register_bank.v(79) " "Inferred latch for \"r11\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[10\] super_register_bank.v(79) " "Inferred latch for \"r11\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[11\] super_register_bank.v(79) " "Inferred latch for \"r11\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[12\] super_register_bank.v(79) " "Inferred latch for \"r11\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[13\] super_register_bank.v(79) " "Inferred latch for \"r11\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[14\] super_register_bank.v(79) " "Inferred latch for \"r11\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[15\] super_register_bank.v(79) " "Inferred latch for \"r11\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[0\] super_register_bank.v(79) " "Inferred latch for \"r10\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[1\] super_register_bank.v(79) " "Inferred latch for \"r10\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[2\] super_register_bank.v(79) " "Inferred latch for \"r10\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[3\] super_register_bank.v(79) " "Inferred latch for \"r10\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[4\] super_register_bank.v(79) " "Inferred latch for \"r10\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[5\] super_register_bank.v(79) " "Inferred latch for \"r10\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[6\] super_register_bank.v(79) " "Inferred latch for \"r10\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[7\] super_register_bank.v(79) " "Inferred latch for \"r10\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[8\] super_register_bank.v(79) " "Inferred latch for \"r10\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[9\] super_register_bank.v(79) " "Inferred latch for \"r10\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[10\] super_register_bank.v(79) " "Inferred latch for \"r10\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[11\] super_register_bank.v(79) " "Inferred latch for \"r10\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[12\] super_register_bank.v(79) " "Inferred latch for \"r10\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[13\] super_register_bank.v(79) " "Inferred latch for \"r10\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[14\] super_register_bank.v(79) " "Inferred latch for \"r10\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[15\] super_register_bank.v(79) " "Inferred latch for \"r10\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[0\] super_register_bank.v(79) " "Inferred latch for \"r9\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[1\] super_register_bank.v(79) " "Inferred latch for \"r9\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[2\] super_register_bank.v(79) " "Inferred latch for \"r9\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[3\] super_register_bank.v(79) " "Inferred latch for \"r9\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[4\] super_register_bank.v(79) " "Inferred latch for \"r9\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[5\] super_register_bank.v(79) " "Inferred latch for \"r9\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[6\] super_register_bank.v(79) " "Inferred latch for \"r9\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[7\] super_register_bank.v(79) " "Inferred latch for \"r9\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[8\] super_register_bank.v(79) " "Inferred latch for \"r9\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[9\] super_register_bank.v(79) " "Inferred latch for \"r9\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[10\] super_register_bank.v(79) " "Inferred latch for \"r9\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814792 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[11\] super_register_bank.v(79) " "Inferred latch for \"r9\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[12\] super_register_bank.v(79) " "Inferred latch for \"r9\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[13\] super_register_bank.v(79) " "Inferred latch for \"r9\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[14\] super_register_bank.v(79) " "Inferred latch for \"r9\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[15\] super_register_bank.v(79) " "Inferred latch for \"r9\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[0\] super_register_bank.v(79) " "Inferred latch for \"r8\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[1\] super_register_bank.v(79) " "Inferred latch for \"r8\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[2\] super_register_bank.v(79) " "Inferred latch for \"r8\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[3\] super_register_bank.v(79) " "Inferred latch for \"r8\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[4\] super_register_bank.v(79) " "Inferred latch for \"r8\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[5\] super_register_bank.v(79) " "Inferred latch for \"r8\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[6\] super_register_bank.v(79) " "Inferred latch for \"r8\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[7\] super_register_bank.v(79) " "Inferred latch for \"r8\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[8\] super_register_bank.v(79) " "Inferred latch for \"r8\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[9\] super_register_bank.v(79) " "Inferred latch for \"r8\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[10\] super_register_bank.v(79) " "Inferred latch for \"r8\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[11\] super_register_bank.v(79) " "Inferred latch for \"r8\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[12\] super_register_bank.v(79) " "Inferred latch for \"r8\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[13\] super_register_bank.v(79) " "Inferred latch for \"r8\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[14\] super_register_bank.v(79) " "Inferred latch for \"r8\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[15\] super_register_bank.v(79) " "Inferred latch for \"r8\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[0\] super_register_bank.v(79) " "Inferred latch for \"r7\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[1\] super_register_bank.v(79) " "Inferred latch for \"r7\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[2\] super_register_bank.v(79) " "Inferred latch for \"r7\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814793 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[3\] super_register_bank.v(79) " "Inferred latch for \"r7\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[4\] super_register_bank.v(79) " "Inferred latch for \"r7\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[5\] super_register_bank.v(79) " "Inferred latch for \"r7\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[6\] super_register_bank.v(79) " "Inferred latch for \"r7\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[7\] super_register_bank.v(79) " "Inferred latch for \"r7\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[8\] super_register_bank.v(79) " "Inferred latch for \"r7\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[9\] super_register_bank.v(79) " "Inferred latch for \"r7\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[10\] super_register_bank.v(79) " "Inferred latch for \"r7\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[11\] super_register_bank.v(79) " "Inferred latch for \"r7\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[12\] super_register_bank.v(79) " "Inferred latch for \"r7\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[13\] super_register_bank.v(79) " "Inferred latch for \"r7\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[14\] super_register_bank.v(79) " "Inferred latch for \"r7\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[15\] super_register_bank.v(79) " "Inferred latch for \"r7\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[0\] super_register_bank.v(79) " "Inferred latch for \"r6\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[1\] super_register_bank.v(79) " "Inferred latch for \"r6\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[2\] super_register_bank.v(79) " "Inferred latch for \"r6\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[3\] super_register_bank.v(79) " "Inferred latch for \"r6\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[4\] super_register_bank.v(79) " "Inferred latch for \"r6\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[5\] super_register_bank.v(79) " "Inferred latch for \"r6\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[6\] super_register_bank.v(79) " "Inferred latch for \"r6\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814794 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[7\] super_register_bank.v(79) " "Inferred latch for \"r6\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814795 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[8\] super_register_bank.v(79) " "Inferred latch for \"r6\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814795 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[9\] super_register_bank.v(79) " "Inferred latch for \"r6\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814795 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[10\] super_register_bank.v(79) " "Inferred latch for \"r6\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814795 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[11\] super_register_bank.v(79) " "Inferred latch for \"r6\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814795 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[12\] super_register_bank.v(79) " "Inferred latch for \"r6\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814795 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[13\] super_register_bank.v(79) " "Inferred latch for \"r6\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814795 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[14\] super_register_bank.v(79) " "Inferred latch for \"r6\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814795 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[15\] super_register_bank.v(79) " "Inferred latch for \"r6\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814795 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[0\] super_register_bank.v(79) " "Inferred latch for \"r5\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814795 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[1\] super_register_bank.v(79) " "Inferred latch for \"r5\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814795 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[2\] super_register_bank.v(79) " "Inferred latch for \"r5\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814795 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[3\] super_register_bank.v(79) " "Inferred latch for \"r5\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[4\] super_register_bank.v(79) " "Inferred latch for \"r5\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[5\] super_register_bank.v(79) " "Inferred latch for \"r5\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[6\] super_register_bank.v(79) " "Inferred latch for \"r5\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[7\] super_register_bank.v(79) " "Inferred latch for \"r5\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[8\] super_register_bank.v(79) " "Inferred latch for \"r5\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[9\] super_register_bank.v(79) " "Inferred latch for \"r5\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[10\] super_register_bank.v(79) " "Inferred latch for \"r5\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[11\] super_register_bank.v(79) " "Inferred latch for \"r5\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[12\] super_register_bank.v(79) " "Inferred latch for \"r5\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[13\] super_register_bank.v(79) " "Inferred latch for \"r5\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[14\] super_register_bank.v(79) " "Inferred latch for \"r5\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[15\] super_register_bank.v(79) " "Inferred latch for \"r5\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[0\] super_register_bank.v(79) " "Inferred latch for \"r4\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[1\] super_register_bank.v(79) " "Inferred latch for \"r4\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[2\] super_register_bank.v(79) " "Inferred latch for \"r4\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[3\] super_register_bank.v(79) " "Inferred latch for \"r4\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[4\] super_register_bank.v(79) " "Inferred latch for \"r4\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[5\] super_register_bank.v(79) " "Inferred latch for \"r4\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[6\] super_register_bank.v(79) " "Inferred latch for \"r4\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[7\] super_register_bank.v(79) " "Inferred latch for \"r4\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[8\] super_register_bank.v(79) " "Inferred latch for \"r4\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[9\] super_register_bank.v(79) " "Inferred latch for \"r4\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[10\] super_register_bank.v(79) " "Inferred latch for \"r4\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[11\] super_register_bank.v(79) " "Inferred latch for \"r4\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[12\] super_register_bank.v(79) " "Inferred latch for \"r4\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814796 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[13\] super_register_bank.v(79) " "Inferred latch for \"r4\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[14\] super_register_bank.v(79) " "Inferred latch for \"r4\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[15\] super_register_bank.v(79) " "Inferred latch for \"r4\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[0\] super_register_bank.v(79) " "Inferred latch for \"r3\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[1\] super_register_bank.v(79) " "Inferred latch for \"r3\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[2\] super_register_bank.v(79) " "Inferred latch for \"r3\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[3\] super_register_bank.v(79) " "Inferred latch for \"r3\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[4\] super_register_bank.v(79) " "Inferred latch for \"r3\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[5\] super_register_bank.v(79) " "Inferred latch for \"r3\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[6\] super_register_bank.v(79) " "Inferred latch for \"r3\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[7\] super_register_bank.v(79) " "Inferred latch for \"r3\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[8\] super_register_bank.v(79) " "Inferred latch for \"r3\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[9\] super_register_bank.v(79) " "Inferred latch for \"r3\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[10\] super_register_bank.v(79) " "Inferred latch for \"r3\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[11\] super_register_bank.v(79) " "Inferred latch for \"r3\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[12\] super_register_bank.v(79) " "Inferred latch for \"r3\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[13\] super_register_bank.v(79) " "Inferred latch for \"r3\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[14\] super_register_bank.v(79) " "Inferred latch for \"r3\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[15\] super_register_bank.v(79) " "Inferred latch for \"r3\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[0\] super_register_bank.v(79) " "Inferred latch for \"r2\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[1\] super_register_bank.v(79) " "Inferred latch for \"r2\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[2\] super_register_bank.v(79) " "Inferred latch for \"r2\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[3\] super_register_bank.v(79) " "Inferred latch for \"r2\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[4\] super_register_bank.v(79) " "Inferred latch for \"r2\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[5\] super_register_bank.v(79) " "Inferred latch for \"r2\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[6\] super_register_bank.v(79) " "Inferred latch for \"r2\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[7\] super_register_bank.v(79) " "Inferred latch for \"r2\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[8\] super_register_bank.v(79) " "Inferred latch for \"r2\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[9\] super_register_bank.v(79) " "Inferred latch for \"r2\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[10\] super_register_bank.v(79) " "Inferred latch for \"r2\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[11\] super_register_bank.v(79) " "Inferred latch for \"r2\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814797 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[12\] super_register_bank.v(79) " "Inferred latch for \"r2\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[13\] super_register_bank.v(79) " "Inferred latch for \"r2\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[14\] super_register_bank.v(79) " "Inferred latch for \"r2\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[15\] super_register_bank.v(79) " "Inferred latch for \"r2\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[0\] super_register_bank.v(79) " "Inferred latch for \"r1\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[1\] super_register_bank.v(79) " "Inferred latch for \"r1\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[2\] super_register_bank.v(79) " "Inferred latch for \"r1\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[3\] super_register_bank.v(79) " "Inferred latch for \"r1\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[4\] super_register_bank.v(79) " "Inferred latch for \"r1\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[5\] super_register_bank.v(79) " "Inferred latch for \"r1\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[6\] super_register_bank.v(79) " "Inferred latch for \"r1\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[7\] super_register_bank.v(79) " "Inferred latch for \"r1\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[8\] super_register_bank.v(79) " "Inferred latch for \"r1\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[9\] super_register_bank.v(79) " "Inferred latch for \"r1\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[10\] super_register_bank.v(79) " "Inferred latch for \"r1\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[11\] super_register_bank.v(79) " "Inferred latch for \"r1\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[12\] super_register_bank.v(79) " "Inferred latch for \"r1\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[13\] super_register_bank.v(79) " "Inferred latch for \"r1\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[14\] super_register_bank.v(79) " "Inferred latch for \"r1\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[15\] super_register_bank.v(79) " "Inferred latch for \"r1\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[0\] super_register_bank.v(79) " "Inferred latch for \"r0\[0\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[1\] super_register_bank.v(79) " "Inferred latch for \"r0\[1\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[2\] super_register_bank.v(79) " "Inferred latch for \"r0\[2\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[3\] super_register_bank.v(79) " "Inferred latch for \"r0\[3\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[4\] super_register_bank.v(79) " "Inferred latch for \"r0\[4\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[5\] super_register_bank.v(79) " "Inferred latch for \"r0\[5\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[6\] super_register_bank.v(79) " "Inferred latch for \"r0\[6\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[7\] super_register_bank.v(79) " "Inferred latch for \"r0\[7\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[8\] super_register_bank.v(79) " "Inferred latch for \"r0\[8\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814798 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[9\] super_register_bank.v(79) " "Inferred latch for \"r0\[9\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814799 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[10\] super_register_bank.v(79) " "Inferred latch for \"r0\[10\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814799 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[11\] super_register_bank.v(79) " "Inferred latch for \"r0\[11\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814799 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[12\] super_register_bank.v(79) " "Inferred latch for \"r0\[12\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814799 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[13\] super_register_bank.v(79) " "Inferred latch for \"r0\[13\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814799 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[14\] super_register_bank.v(79) " "Inferred latch for \"r0\[14\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814799 "|uc1|super_register_bank:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[15\] super_register_bank.v(79) " "Inferred latch for \"r0\[15\]\" at super_register_bank.v(79)" {  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814799 "|uc1|super_register_bank:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block2 super_register_bank:inst2\|Block2:block2 " "Elaborating entity \"Block2\" for hierarchy \"super_register_bank:inst2\|Block2:block2\"" {  } { { "super_register_bank.v" "block2" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 super_register_bank:inst2\|Block3:block3 " "Elaborating entity \"Block3\" for hierarchy \"super_register_bank:inst2\|Block3:block3\"" {  } { { "super_register_bank.v" "block3" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814812 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r0 Block3.v(18) " "Verilog HDL Always Construct warning at Block3.v(18): variable \"r0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 Block3.v(19) " "Verilog HDL Always Construct warning at Block3.v(19): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 Block3.v(20) " "Verilog HDL Always Construct warning at Block3.v(20): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 Block3.v(21) " "Verilog HDL Always Construct warning at Block3.v(21): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 Block3.v(22) " "Verilog HDL Always Construct warning at Block3.v(22): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r5 Block3.v(23) " "Verilog HDL Always Construct warning at Block3.v(23): variable \"r5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r6 Block3.v(24) " "Verilog HDL Always Construct warning at Block3.v(24): variable \"r6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r7 Block3.v(25) " "Verilog HDL Always Construct warning at Block3.v(25): variable \"r7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r8 Block3.v(26) " "Verilog HDL Always Construct warning at Block3.v(26): variable \"r8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r9 Block3.v(27) " "Verilog HDL Always Construct warning at Block3.v(27): variable \"r9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r10 Block3.v(28) " "Verilog HDL Always Construct warning at Block3.v(28): variable \"r10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r11 Block3.v(29) " "Verilog HDL Always Construct warning at Block3.v(29): variable \"r11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r12 Block3.v(30) " "Verilog HDL Always Construct warning at Block3.v(30): variable \"r12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r13 Block3.v(31) " "Verilog HDL Always Construct warning at Block3.v(31): variable \"r13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r14 Block3.v(32) " "Verilog HDL Always Construct warning at Block3.v(32): variable \"r14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r15 Block3.v(33) " "Verilog HDL Always Construct warning at Block3.v(33): variable \"r15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r16 Block3.v(34) " "Verilog HDL Always Construct warning at Block3.v(34): variable \"r16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r17 Block3.v(35) " "Verilog HDL Always Construct warning at Block3.v(35): variable \"r17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r18 Block3.v(36) " "Verilog HDL Always Construct warning at Block3.v(36): variable \"r18\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r19 Block3.v(37) " "Verilog HDL Always Construct warning at Block3.v(37): variable \"r19\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r20 Block3.v(38) " "Verilog HDL Always Construct warning at Block3.v(38): variable \"r20\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r21 Block3.v(39) " "Verilog HDL Always Construct warning at Block3.v(39): variable \"r21\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814817 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r22 Block3.v(40) " "Verilog HDL Always Construct warning at Block3.v(40): variable \"r22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r23 Block3.v(41) " "Verilog HDL Always Construct warning at Block3.v(41): variable \"r23\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r24 Block3.v(42) " "Verilog HDL Always Construct warning at Block3.v(42): variable \"r24\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r25 Block3.v(43) " "Verilog HDL Always Construct warning at Block3.v(43): variable \"r25\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r26 Block3.v(44) " "Verilog HDL Always Construct warning at Block3.v(44): variable \"r26\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r27 Block3.v(45) " "Verilog HDL Always Construct warning at Block3.v(45): variable \"r27\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Block3.v(17) " "Verilog HDL Case Statement warning at Block3.v(17): incomplete case statement has no default case item" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r0 Block3.v(53) " "Verilog HDL Always Construct warning at Block3.v(53): variable \"r0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r1 Block3.v(54) " "Verilog HDL Always Construct warning at Block3.v(54): variable \"r1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r2 Block3.v(55) " "Verilog HDL Always Construct warning at Block3.v(55): variable \"r2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r3 Block3.v(56) " "Verilog HDL Always Construct warning at Block3.v(56): variable \"r3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 Block3.v(57) " "Verilog HDL Always Construct warning at Block3.v(57): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r5 Block3.v(58) " "Verilog HDL Always Construct warning at Block3.v(58): variable \"r5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r6 Block3.v(59) " "Verilog HDL Always Construct warning at Block3.v(59): variable \"r6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814818 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r7 Block3.v(60) " "Verilog HDL Always Construct warning at Block3.v(60): variable \"r7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814819 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r8 Block3.v(61) " "Verilog HDL Always Construct warning at Block3.v(61): variable \"r8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814819 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r9 Block3.v(62) " "Verilog HDL Always Construct warning at Block3.v(62): variable \"r9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814819 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r10 Block3.v(63) " "Verilog HDL Always Construct warning at Block3.v(63): variable \"r10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814819 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r11 Block3.v(64) " "Verilog HDL Always Construct warning at Block3.v(64): variable \"r11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814819 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r12 Block3.v(65) " "Verilog HDL Always Construct warning at Block3.v(65): variable \"r12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814819 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r13 Block3.v(66) " "Verilog HDL Always Construct warning at Block3.v(66): variable \"r13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814819 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r14 Block3.v(67) " "Verilog HDL Always Construct warning at Block3.v(67): variable \"r14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814819 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r15 Block3.v(68) " "Verilog HDL Always Construct warning at Block3.v(68): variable \"r15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814819 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r16 Block3.v(69) " "Verilog HDL Always Construct warning at Block3.v(69): variable \"r16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814819 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r17 Block3.v(70) " "Verilog HDL Always Construct warning at Block3.v(70): variable \"r17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r18 Block3.v(71) " "Verilog HDL Always Construct warning at Block3.v(71): variable \"r18\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r19 Block3.v(72) " "Verilog HDL Always Construct warning at Block3.v(72): variable \"r19\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r20 Block3.v(73) " "Verilog HDL Always Construct warning at Block3.v(73): variable \"r20\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r21 Block3.v(74) " "Verilog HDL Always Construct warning at Block3.v(74): variable \"r21\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r22 Block3.v(75) " "Verilog HDL Always Construct warning at Block3.v(75): variable \"r22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r23 Block3.v(76) " "Verilog HDL Always Construct warning at Block3.v(76): variable \"r23\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r24 Block3.v(77) " "Verilog HDL Always Construct warning at Block3.v(77): variable \"r24\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r25 Block3.v(78) " "Verilog HDL Always Construct warning at Block3.v(78): variable \"r25\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r26 Block3.v(79) " "Verilog HDL Always Construct warning at Block3.v(79): variable \"r26\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r27 Block3.v(80) " "Verilog HDL Always Construct warning at Block3.v(80): variable \"r27\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Working_Register Block3.v(85) " "Verilog HDL Always Construct warning at Block3.v(85): variable \"Working_Register\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Block3.v(52) " "Verilog HDL Case Statement warning at Block3.v(52): incomplete case statement has no default case item" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 52 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_A Block3.v(15) " "Verilog HDL Always Construct warning at Block3.v(15): inferring latch(es) for variable \"Data_A\", which holds its previous value in one or more paths through the always construct" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_B Block3.v(15) " "Verilog HDL Always Construct warning at Block3.v(15): inferring latch(es) for variable \"Data_B\", which holds its previous value in one or more paths through the always construct" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[0\] Block3.v(15) " "Inferred latch for \"Data_B\[0\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[1\] Block3.v(15) " "Inferred latch for \"Data_B\[1\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[2\] Block3.v(15) " "Inferred latch for \"Data_B\[2\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[3\] Block3.v(15) " "Inferred latch for \"Data_B\[3\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814820 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[4\] Block3.v(15) " "Inferred latch for \"Data_B\[4\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[5\] Block3.v(15) " "Inferred latch for \"Data_B\[5\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[6\] Block3.v(15) " "Inferred latch for \"Data_B\[6\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[7\] Block3.v(15) " "Inferred latch for \"Data_B\[7\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[8\] Block3.v(15) " "Inferred latch for \"Data_B\[8\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[9\] Block3.v(15) " "Inferred latch for \"Data_B\[9\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[10\] Block3.v(15) " "Inferred latch for \"Data_B\[10\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[11\] Block3.v(15) " "Inferred latch for \"Data_B\[11\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[12\] Block3.v(15) " "Inferred latch for \"Data_B\[12\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[13\] Block3.v(15) " "Inferred latch for \"Data_B\[13\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[14\] Block3.v(15) " "Inferred latch for \"Data_B\[14\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_B\[15\] Block3.v(15) " "Inferred latch for \"Data_B\[15\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[0\] Block3.v(15) " "Inferred latch for \"Data_A\[0\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[1\] Block3.v(15) " "Inferred latch for \"Data_A\[1\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[2\] Block3.v(15) " "Inferred latch for \"Data_A\[2\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[3\] Block3.v(15) " "Inferred latch for \"Data_A\[3\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[4\] Block3.v(15) " "Inferred latch for \"Data_A\[4\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[5\] Block3.v(15) " "Inferred latch for \"Data_A\[5\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[6\] Block3.v(15) " "Inferred latch for \"Data_A\[6\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[7\] Block3.v(15) " "Inferred latch for \"Data_A\[7\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[8\] Block3.v(15) " "Inferred latch for \"Data_A\[8\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[9\] Block3.v(15) " "Inferred latch for \"Data_A\[9\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814821 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[10\] Block3.v(15) " "Inferred latch for \"Data_A\[10\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814822 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[11\] Block3.v(15) " "Inferred latch for \"Data_A\[11\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814822 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[12\] Block3.v(15) " "Inferred latch for \"Data_A\[12\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814822 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[13\] Block3.v(15) " "Inferred latch for \"Data_A\[13\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814822 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[14\] Block3.v(15) " "Inferred latch for \"Data_A\[14\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814822 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_A\[15\] Block3.v(15) " "Inferred latch for \"Data_A\[15\]\" at Block3.v(15)" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814822 "|uc1|super_register_bank:inst2|Block3:block3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA DATA:inst12 " "Elaborating entity \"DATA\" for hierarchy \"DATA:inst12\"" {  } { { "uc1.bdf" "inst12" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 728 184 400 856 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA:inst12\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA:inst12\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "altsyncram_component" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA:inst12\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA:inst12\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA:inst12\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DATA.hex " "Parameter \"init_file\" = \"DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807814852 ""}  } { { "DATA.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/DATA.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654807814852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_joi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_joi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_joi1 " "Found entity 1: altsyncram_joi1" {  } { { "db/altsyncram_joi1.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_joi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654807814920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807814920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_joi1 DATA:inst12\|altsyncram:altsyncram_component\|altsyncram_joi1:auto_generated " "Elaborating entity \"altsyncram_joi1\" for hierarchy \"DATA:inst12\|altsyncram:altsyncram_component\|altsyncram_joi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_reg constant_reg:inst6 " "Elaborating entity \"constant_reg\" for hierarchy \"constant_reg:inst6\"" {  } { { "uc1.bdf" "inst6" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 288 864 1056 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst7 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst7\"" {  } { { "uc1.bdf" "inst7" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 760 1224 1456 840 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807814926 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "super_register_bank:inst2\|updateBlock3 " "Net \"super_register_bank:inst2\|updateBlock3\" is missing source, defaulting to GND" {  } { { "super_register_bank.v" "updateBlock3" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654807815011 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654807815011 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Block1:inst10\|B1OUT " "LATCH primitive \"Block1:inst10\|B1OUT\" is permanently enabled" {  } { { "Block_1.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block_1.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815513 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst1\|Sel_B\[5\] decoder:inst1\|Sel_B\[1\] " "Duplicate LATCH primitive \"decoder:inst1\|Sel_B\[5\]\" merged with LATCH primitive \"decoder:inst1\|Sel_B\[1\]\"" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654807815901 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1654807815901 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|MW " "Latch decoder:inst1\|MW has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815902 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|MR " "Latch decoder:inst1\|MR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815902 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[15\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815902 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|KMux " "Latch decoder:inst1\|KMux has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815902 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[14\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815902 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[13\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815903 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[12\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815903 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[11\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815903 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[10\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815903 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[9\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815903 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[8\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815903 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[7\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815903 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[6\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815903 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815903 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[5\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815904 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[4\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815904 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[3\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815904 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[2\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815904 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[1\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815905 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_A\[0\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_A\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815905 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[15\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815905 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[14\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815905 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[13\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815905 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[12\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815906 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[11\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815906 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[10\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815906 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[9\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815906 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[8\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815906 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[7\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815907 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[6\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815907 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[5\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815907 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[4\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815907 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[3\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815907 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[2\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815907 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[1\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815907 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "super_register_bank:inst2\|Block3:block3\|Data_B\[0\] " "Latch super_register_bank:inst2\|Block3:block3\|Data_B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|Sel_B\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|Sel_B\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815907 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815907 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[15\] " "Latch ALU:inst5\|z\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815908 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[14\] " "Latch ALU:inst5\|z\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815908 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[13\] " "Latch ALU:inst5\|z\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815908 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[12\] " "Latch ALU:inst5\|z\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815908 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[11\] " "Latch ALU:inst5\|z\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815908 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[10\] " "Latch ALU:inst5\|z\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815908 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[9\] " "Latch ALU:inst5\|z\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815908 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[8\] " "Latch ALU:inst5\|z\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815908 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[7\] " "Latch ALU:inst5\|z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815908 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[6\] " "Latch ALU:inst5\|z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815908 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[5\] " "Latch ALU:inst5\|z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815908 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[4\] " "Latch ALU:inst5\|z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815909 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[3\] " "Latch ALU:inst5\|z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815909 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[2\] " "Latch ALU:inst5\|z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815909 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[1\] " "Latch ALU:inst5\|z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815909 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|z\[0\] " "Latch ALU:inst5\|z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[2\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[2\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815909 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[5\] " "Latch decoder:inst1\|Sel_C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815909 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[4\] " "Latch decoder:inst1\|Sel_C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[9\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[9\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815909 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[3\] " "Latch decoder:inst1\|Sel_C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[8\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[8\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815909 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[2\] " "Latch decoder:inst1\|Sel_C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815909 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[1\] " "Latch decoder:inst1\|Sel_C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815909 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[0\] " "Latch decoder:inst1\|Sel_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815909 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_B\[1\] " "Latch decoder:inst1\|Sel_B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815912 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815912 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[2\] " "Latch decoder:inst1\|ALUC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[13\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815913 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[3\] " "Latch decoder:inst1\|ALUC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815913 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[0\] " "Latch decoder:inst1\|ALUC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815913 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[1\] " "Latch decoder:inst1\|ALUC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[11\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815913 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst5\|cy_out " "Latch ALU:inst5\|cy_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA decoder:inst1\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal decoder:inst1\|ALUC\[1\]" {  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815913 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Type\[6\] " "Latch decoder:inst1\|Type\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654807815913 ""}  } { { "decoder.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/decoder.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654807815913 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[15\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[15\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[14\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[14\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[13\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[13\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[12\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[12\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[11\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[11\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[10\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[10\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[9\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[9\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[8\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[8\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[7\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[7\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[6\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[6\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815915 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[5\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[5\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[4\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[4\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[3\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[3\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[2\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[2\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[1\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[1\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815916 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "super_register_bank:inst2\|Block3:block3\|Data_B\[0\] " "LATCH primitive \"super_register_bank:inst2\|Block3:block3\|Data_B\[0\]\" is permanently enabled" {  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654807815916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654807816351 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654807818431 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/output_files/uc1.map.smsg " "Generated suppressed messages file C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/output_files/uc1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807818798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654807819448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654807819448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1279 " "Implemented 1279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654807819731 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654807819731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1122 " "Implemented 1122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654807819731 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654807819731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654807819731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 291 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 291 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654807819869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 17:50:19 2022 " "Processing ended: Thu Jun 09 17:50:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654807819869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654807819869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654807819869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654807819869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654807822709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654807822713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 17:50:21 2022 " "Processing started: Thu Jun 09 17:50:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654807822713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654807822713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uc1 -c uc1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654807822713 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654807822990 ""}
{ "Info" "0" "" "Project  = uc1" {  } {  } 0 0 "Project  = uc1" 0 0 "Fitter" 0 0 1654807822991 ""}
{ "Info" "0" "" "Revision = uc1" {  } {  } 0 0 "Revision = uc1" 0 0 "Fitter" 0 0 1654807822992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654807823341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654807823342 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uc1 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"uc1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654807823391 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654807823522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654807823523 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654807823739 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654807823745 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654807824008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654807824008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654807824008 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654807824008 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654807824012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654807824012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654807824012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654807824012 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654807824012 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654807824012 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654807824020 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654807824071 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "125 125 " "No exact pin location assignment(s) for 125 pins of 125 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1654807824600 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "522 " "The Timing Analyzer is analyzing 522 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654807824949 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654807824952 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654807824958 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: dataa  to: combout " "Cell: inst5\|Mux16~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654807824970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a10~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a10\|portadataout\[0\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a10~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a10\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654807824970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a11~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a11\|portadataout\[0\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a11~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a11\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654807824970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a2~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a2\|portadataout\[0\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a2~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a2\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654807824970 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1654807824970 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654807824976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654807824981 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654807824983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_mem~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_mem~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a3 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 98 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654807825112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a4 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 119 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654807825112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a8 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 203 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654807825112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a9 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 224 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654807825112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a12 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 287 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654807825112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a13 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 308 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654807825112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a14 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 329 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654807825112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a15 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_mr91.tdf" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/db/altsyncram_mr91.tdf" 350 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654807825112 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654807825112 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 48 48 224 64 "clk_mem" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_k~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_k~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 72 48 224 88 "clk_k" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_reg~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk_reg~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 96 48 224 112 "clk_reg" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_pc~input (placed in PIN T8 (CLK14, DIFFCLK_6n)) " "Automatically promoted node clk_pc~input (placed in PIN T8 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/uc1.bdf" { { 24 48 224 40 "clk_pc" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 2064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst5\|Mux16~0  " "Automatically promoted node ALU:inst5\|Mux16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "alu.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/alu.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Block3:block3\|Mux33~0  " "Automatically promoted node super_register_bank:inst2\|Block3:block3\|Mux33~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "Block3.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/Block3.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~10  " "Automatically promoted node super_register_bank:inst2\|Decoder0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~11  " "Automatically promoted node super_register_bank:inst2\|Decoder0~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~13  " "Automatically promoted node super_register_bank:inst2\|Decoder0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~14  " "Automatically promoted node super_register_bank:inst2\|Decoder0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~15  " "Automatically promoted node super_register_bank:inst2\|Decoder0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~17  " "Automatically promoted node super_register_bank:inst2\|Decoder0~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~18  " "Automatically promoted node super_register_bank:inst2\|Decoder0~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~20  " "Automatically promoted node super_register_bank:inst2\|Decoder0~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~21  " "Automatically promoted node super_register_bank:inst2\|Decoder0~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825113 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~22  " "Automatically promoted node super_register_bank:inst2\|Decoder0~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825114 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~23  " "Automatically promoted node super_register_bank:inst2\|Decoder0~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825114 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~24  " "Automatically promoted node super_register_bank:inst2\|Decoder0~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825114 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~25  " "Automatically promoted node super_register_bank:inst2\|Decoder0~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825114 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825114 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "super_register_bank:inst2\|Decoder0~26  " "Automatically promoted node super_register_bank:inst2\|Decoder0~26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654807825114 ""}  } { { "super_register_bank.v" "" { Text "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/super_register_bank.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654807825114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654807825564 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654807825566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654807825567 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654807825568 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654807825569 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654807825570 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654807825570 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654807825570 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654807825572 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654807825573 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654807825573 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "121 unused 2.5V 1 120 0 " "Number of I/O pins in group: 121 (unused VREF, 2.5V VCCIO, 1 input, 120 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1654807825576 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1654807825576 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654807825576 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654807825576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654807825576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654807825576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654807825576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654807825576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654807825576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654807825576 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654807825576 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1654807825576 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654807825576 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654807825766 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654807825771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654807826696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654807827013 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654807827036 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654807832649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654807832649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654807833092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.6% " "1e+03 ns of routing delay (approximately 2.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1654807835301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654807836042 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654807836042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654807857143 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654807857143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:23 " "Fitter routing operations ending: elapsed time is 00:00:23" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654807857147 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.77 " "Total time spent on timing analysis during the Fitter is 2.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654807857289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654807857303 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654807857698 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654807857698 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654807857973 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654807858542 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/output_files/uc1.fit.smsg " "Generated suppressed messages file C:/Users/Franco/Documents/GitHub/EV22/EV22_Quartus/output_files/uc1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654807859014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5545 " "Peak virtual memory: 5545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654807859429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 17:50:59 2022 " "Processing ended: Thu Jun 09 17:50:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654807859429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654807859429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654807859429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654807859429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654807860559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654807860559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 17:51:00 2022 " "Processing started: Thu Jun 09 17:51:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654807860559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654807860559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uc1 -c uc1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654807860560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654807860910 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654807861515 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654807861545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654807861712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 17:51:01 2022 " "Processing ended: Thu Jun 09 17:51:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654807861712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654807861712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654807861712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654807861712 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654807862332 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654807862994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654807862995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 17:51:02 2022 " "Processing started: Thu Jun 09 17:51:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654807862995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654807862995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uc1 -c uc1 " "Command: quartus_sta uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654807862995 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654807863125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654807863334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654807863334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654807863395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654807863395 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "522 " "The Timing Analyzer is analyzing 522 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654807863629 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654807863663 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654807863663 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_mem clk_mem " "create_clock -period 1.000 -name clk_mem clk_mem" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654807863666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_pc clk_pc " "create_clock -period 1.000 -name clk_pc clk_pc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654807863666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decoder:inst1\|Sel_C\[0\] decoder:inst1\|Sel_C\[0\] " "create_clock -period 1.000 -name decoder:inst1\|Sel_C\[0\] decoder:inst1\|Sel_C\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654807863666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654807863666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_reg clk_reg " "create_clock -period 1.000 -name clk_reg clk_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654807863666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decoder:inst1\|ALUC\[0\] decoder:inst1\|ALUC\[0\] " "create_clock -period 1.000 -name decoder:inst1\|ALUC\[0\] decoder:inst1\|ALUC\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654807863666 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_k clk_k " "create_clock -period 1.000 -name clk_k clk_k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654807863666 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654807863666 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: datab  to: combout " "Cell: inst5\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654807863673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654807863673 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654807863673 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654807863675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654807863677 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654807863679 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654807863686 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654807863762 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654807863762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.755 " "Worst-case setup slack is -11.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.755            -160.111 decoder:inst1\|ALUC\[0\]  " "  -11.755            -160.111 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.975            -150.350 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.975            -150.350 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.318             -44.662 clk_pc  " "   -5.318             -44.662 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.201             -80.550 clk_reg  " "   -5.201             -80.550 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.122             -76.966 clk_k  " "   -5.122             -76.966 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.164             -22.827 clk_mem  " "   -4.164             -22.827 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166            -286.054 decoder:inst1\|Sel_C\[0\]  " "   -2.166            -286.054 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654807863763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.955 " "Worst-case hold slack is -1.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.955             -26.490 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.955             -26.490 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -3.508 decoder:inst1\|Sel_C\[0\]  " "   -0.405              -3.508 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 decoder:inst1\|ALUC\[0\]  " "    0.011               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clk_mem  " "    0.300               0.000 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk_pc  " "    0.358               0.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 clk_reg  " "    1.076               0.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.410               0.000 clk_k  " "    1.410               0.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654807863781 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654807863789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654807863805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.740 clk_mem  " "   -3.000             -24.740 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clk_k  " "   -3.000             -19.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clk_reg  " "   -3.000             -19.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.000 clk_pc  " "   -3.000             -12.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781             -68.977 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.781             -68.977 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 decoder:inst1\|Sel_C\[0\]  " "    0.251               0.000 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 decoder:inst1\|ALUC\[0\]  " "    0.403               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807863809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654807863809 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654807864010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654807864030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654807864569 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: datab  to: combout " "Cell: inst5\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654807864664 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654807864664 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654807864664 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654807864666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654807864696 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654807864696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.555 " "Worst-case setup slack is -10.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.555            -142.310 decoder:inst1\|ALUC\[0\]  " "  -10.555            -142.310 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.417            -133.310 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.417            -133.310 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.657             -39.321 clk_pc  " "   -4.657             -39.321 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.570             -70.848 clk_reg  " "   -4.570             -70.848 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.540             -68.008 clk_k  " "   -4.540             -68.008 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.676             -19.851 clk_mem  " "   -3.676             -19.851 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.868            -234.909 decoder:inst1\|Sel_C\[0\]  " "   -1.868            -234.909 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654807864701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.763 " "Worst-case hold slack is -1.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.763             -23.813 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.763             -23.813 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -1.053 decoder:inst1\|Sel_C\[0\]  " "   -0.288              -1.053 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 decoder:inst1\|ALUC\[0\]  " "    0.053               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clk_mem  " "    0.271               0.000 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clk_pc  " "    0.313               0.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.961               0.000 clk_reg  " "    0.961               0.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.279               0.000 clk_k  " "    1.279               0.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654807864744 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654807864753 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654807864887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.740 clk_mem  " "   -3.000             -24.740 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clk_k  " "   -3.000             -19.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clk_reg  " "   -3.000             -19.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.000 clk_pc  " "   -3.000             -12.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598             -56.147 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.598             -56.147 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 decoder:inst1\|Sel_C\[0\]  " "    0.356               0.000 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 decoder:inst1\|ALUC\[0\]  " "    0.444               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807864931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654807864931 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654807865391 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: datab  to: combout " "Cell: inst5\|Mux16~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654807865531 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654807865531 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654807865531 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654807865533 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654807865565 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654807865565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.285 " "Worst-case setup slack is -6.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.285             -84.029 decoder:inst1\|ALUC\[0\]  " "   -6.285             -84.029 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.345             -76.798 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.345             -76.798 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.641             -40.523 clk_reg  " "   -2.641             -40.523 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.633             -21.633 clk_pc  " "   -2.633             -21.633 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.511             -37.165 clk_k  " "   -2.511             -37.165 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.011              -9.367 clk_mem  " "   -2.011              -9.367 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.902             -25.054 decoder:inst1\|Sel_C\[0\]  " "   -0.902             -25.054 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654807865593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.232 " "Worst-case hold slack is -1.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.232             -17.795 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.232             -17.795 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.375              -4.222 decoder:inst1\|Sel_C\[0\]  " "   -0.375              -4.222 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -0.115 decoder:inst1\|ALUC\[0\]  " "   -0.094              -0.115 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 clk_mem  " "    0.113               0.000 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk_pc  " "    0.187               0.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 clk_k  " "    0.497               0.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.612               0.000 clk_reg  " "    0.612               0.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654807865620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654807865633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654807865642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.954 clk_k  " "   -3.000             -19.954 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.935 clk_reg  " "   -3.000             -19.935 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.160 clk_mem  " "   -3.000             -14.160 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.487 clk_pc  " "   -3.000             -12.487 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351             -13.699 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.351             -13.699 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 decoder:inst1\|Sel_C\[0\]  " "    0.190               0.000 decoder:inst1\|Sel_C\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 decoder:inst1\|ALUC\[0\]  " "    0.327               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654807865656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654807865656 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654807866533 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654807866535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654807866703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 17:51:06 2022 " "Processing ended: Thu Jun 09 17:51:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654807866703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654807866703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654807866703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654807866703 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 304 s " "Quartus Prime Full Compilation was successful. 0 errors, 304 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654807867544 ""}
