Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Feb  5 03:55:54 2026
| Host         : fer-win-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1 -file C:/Users/stefa/OneDrive/Documentos/risc-v-risky-edition/computer_system/timing_report.txt
| Design       : riscv_fpga_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

rst_btn_i
uart_rx_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

led_debug_o
led_prog_o
led_wait_o
uart_tx_o

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.031        0.000                      0                 3698        0.155        0.000                      0                 3698        3.000        0.000                       0                  1808  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_i             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_i                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.031        0.000                      0                 3698        0.155        0.000                      0                 3698        9.020        0.000                       0                  1804  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                  clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_i
  To Clock:  sys_clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 core_inst/reg_file_inst/reg_file_reg[22][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_inst/pc_reg_inst/pc_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        9.526ns  (logic 2.236ns (23.473%)  route 7.290ns (76.527%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 9.125 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.392    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.488 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.637     9.125    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y5          FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[22][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.459     9.584 r  core_inst/reg_file_inst/reg_file_reg[22][1]/Q
                         net (fo=3, routed)           0.918    10.503    core_inst/reg_file_inst/reg_file_reg[22]_9[1]
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_25/I3
    SLICE_X54Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  core_inst/reg_file_inst/data_o[90]_i_25/O
                         net (fo=1, routed)           0.000    10.627    core_inst/reg_file_inst/data_o[90]_i_25_n_0
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o_reg[90]_i_13/I1
    SLICE_X54Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    10.841 r  core_inst/reg_file_inst/data_o_reg[90]_i_13/O
                         net (fo=1, routed)           0.659    11.500    core_inst/reg_file_inst/data_o_reg[90]_i_13_n_0
    SLICE_X55Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_5/I3
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.297    11.797 r  core_inst/reg_file_inst/data_o[90]_i_5/O
                         net (fo=1, routed)           0.467    12.264    core_inst/rs1_data_selector/rs1_file_data_id[1]
    SLICE_X50Y6                                                       r  core_inst/rs1_data_selector/data_o[90]_i_2/I3
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.388 r  core_inst/rs1_data_selector/data_o[90]_i_2/O
                         net (fo=4, routed)           0.587    12.975    core_inst/id_ex_reg/rs1_data_id[1]
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o[31]_i_32/I0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.099 r  core_inst/id_ex_reg/pc_o[31]_i_32/O
                         net (fo=1, routed)           0.000    13.099    core_inst/id_ex_reg/pc_o[31]_i_32_n_0
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o_reg[31]_i_22/S[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.326 f  core_inst/id_ex_reg/pc_o_reg[31]_i_22/O[1]
                         net (fo=1, routed)           1.766    15.092    core_inst/id_ex_reg/cmp_result[1]
    SLICE_X51Y8                                                       f  core_inst/id_ex_reg/pc_o[31]_i_21_comp/I0
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.303    15.395 r  core_inst/id_ex_reg/pc_o[31]_i_21_comp/O
                         net (fo=1, routed)           0.825    16.220    core_inst/id_ex_reg/pc_o[31]_i_21_n_0
    SLICE_X49Y9                                                       r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/I4
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.344 r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/O
                         net (fo=2, routed)           0.655    16.998    core_inst/if_id_reg/pc_o_reg[31]
    SLICE_X45Y8                                                       r  core_inst/if_id_reg/pc_o[31]_i_5/I1
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.122 r  core_inst/if_id_reg/pc_o[31]_i_5/O
                         net (fo=133, routed)         0.645    17.768    core_inst/if_id_reg/data_o_reg[32]_0[0]
    SLICE_X42Y9                                                       r  core_inst/if_id_reg/pc_o[15]_i_1/I0
    SLICE_X42Y9          LUT4 (Prop_lut4_I0_O)        0.116    17.884 r  core_inst/if_id_reg/pc_o[15]_i_1/O
                         net (fo=1, routed)           0.767    18.651    core_inst/pc_reg_inst/D[15]
    SLICE_X45Y5          FDCE                                         r  core_inst/pc_reg_inst/pc_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.448    18.453    core_inst/pc_reg_inst/clk_out1
    SLICE_X45Y5          FDCE                                         r  core_inst/pc_reg_inst/pc_o_reg[15]/C
                         clock pessimism              0.564    19.016    
                         clock uncertainty           -0.084    18.933    
    SLICE_X45Y5          FDCE (Setup_fdce_C_D)       -0.251    18.682    core_inst/pc_reg_inst/pc_o_reg[15]
  -------------------------------------------------------------------
                         required time                         18.682    
                         arrival time                         -18.651    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 core_inst/reg_file_inst/reg_file_reg[22][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_inst/if_id_reg/data_o_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        9.549ns  (logic 2.244ns (23.500%)  route 7.305ns (76.499%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 9.125 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.392    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.488 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.637     9.125    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y5          FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[22][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.459     9.584 r  core_inst/reg_file_inst/reg_file_reg[22][1]/Q
                         net (fo=3, routed)           0.918    10.503    core_inst/reg_file_inst/reg_file_reg[22]_9[1]
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_25/I3
    SLICE_X54Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  core_inst/reg_file_inst/data_o[90]_i_25/O
                         net (fo=1, routed)           0.000    10.627    core_inst/reg_file_inst/data_o[90]_i_25_n_0
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o_reg[90]_i_13/I1
    SLICE_X54Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    10.841 r  core_inst/reg_file_inst/data_o_reg[90]_i_13/O
                         net (fo=1, routed)           0.659    11.500    core_inst/reg_file_inst/data_o_reg[90]_i_13_n_0
    SLICE_X55Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_5/I3
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.297    11.797 r  core_inst/reg_file_inst/data_o[90]_i_5/O
                         net (fo=1, routed)           0.467    12.264    core_inst/rs1_data_selector/rs1_file_data_id[1]
    SLICE_X50Y6                                                       r  core_inst/rs1_data_selector/data_o[90]_i_2/I3
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.388 r  core_inst/rs1_data_selector/data_o[90]_i_2/O
                         net (fo=4, routed)           0.587    12.975    core_inst/id_ex_reg/rs1_data_id[1]
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o[31]_i_32/I0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.099 r  core_inst/id_ex_reg/pc_o[31]_i_32/O
                         net (fo=1, routed)           0.000    13.099    core_inst/id_ex_reg/pc_o[31]_i_32_n_0
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o_reg[31]_i_22/S[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.326 f  core_inst/id_ex_reg/pc_o_reg[31]_i_22/O[1]
                         net (fo=1, routed)           1.766    15.092    core_inst/id_ex_reg/cmp_result[1]
    SLICE_X51Y8                                                       f  core_inst/id_ex_reg/pc_o[31]_i_21_comp/I0
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.303    15.395 r  core_inst/id_ex_reg/pc_o[31]_i_21_comp/O
                         net (fo=1, routed)           0.825    16.220    core_inst/id_ex_reg/pc_o[31]_i_21_n_0
    SLICE_X49Y9                                                       r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/I4
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.344 r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/O
                         net (fo=2, routed)           0.655    16.998    core_inst/if_id_reg/pc_o_reg[31]
    SLICE_X45Y8                                                       r  core_inst/if_id_reg/pc_o[31]_i_5/I1
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.122 r  core_inst/if_id_reg/pc_o[31]_i_5/O
                         net (fo=133, routed)         0.652    17.775    c2_inst/debug_inst/hazard_status[0]
    SLICE_X42Y8                                                       r  c2_inst/debug_inst/data_o[95]_i_1__2/I1
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124    17.899 r  c2_inst/debug_inst/data_o[95]_i_1__2/O
                         net (fo=100, routed)         0.775    18.674    core_inst/if_id_reg/data_o_reg[56]_rep__1_1
    SLICE_X47Y8          FDCE                                         r  core_inst/if_id_reg/data_o_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.447    18.452    core_inst/if_id_reg/clk_out1
    SLICE_X47Y8          FDCE                                         r  core_inst/if_id_reg/data_o_reg[18]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X47Y8          FDCE (Setup_fdce_C_CE)      -0.205    18.727    core_inst/if_id_reg/data_o_reg[18]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                         -18.674    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 core_inst/reg_file_inst/reg_file_reg[22][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_inst/if_id_reg/data_o_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        9.549ns  (logic 2.244ns (23.500%)  route 7.305ns (76.499%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 9.125 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.392    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.488 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.637     9.125    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y5          FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[22][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.459     9.584 r  core_inst/reg_file_inst/reg_file_reg[22][1]/Q
                         net (fo=3, routed)           0.918    10.503    core_inst/reg_file_inst/reg_file_reg[22]_9[1]
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_25/I3
    SLICE_X54Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  core_inst/reg_file_inst/data_o[90]_i_25/O
                         net (fo=1, routed)           0.000    10.627    core_inst/reg_file_inst/data_o[90]_i_25_n_0
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o_reg[90]_i_13/I1
    SLICE_X54Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    10.841 r  core_inst/reg_file_inst/data_o_reg[90]_i_13/O
                         net (fo=1, routed)           0.659    11.500    core_inst/reg_file_inst/data_o_reg[90]_i_13_n_0
    SLICE_X55Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_5/I3
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.297    11.797 r  core_inst/reg_file_inst/data_o[90]_i_5/O
                         net (fo=1, routed)           0.467    12.264    core_inst/rs1_data_selector/rs1_file_data_id[1]
    SLICE_X50Y6                                                       r  core_inst/rs1_data_selector/data_o[90]_i_2/I3
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.388 r  core_inst/rs1_data_selector/data_o[90]_i_2/O
                         net (fo=4, routed)           0.587    12.975    core_inst/id_ex_reg/rs1_data_id[1]
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o[31]_i_32/I0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.099 r  core_inst/id_ex_reg/pc_o[31]_i_32/O
                         net (fo=1, routed)           0.000    13.099    core_inst/id_ex_reg/pc_o[31]_i_32_n_0
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o_reg[31]_i_22/S[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.326 f  core_inst/id_ex_reg/pc_o_reg[31]_i_22/O[1]
                         net (fo=1, routed)           1.766    15.092    core_inst/id_ex_reg/cmp_result[1]
    SLICE_X51Y8                                                       f  core_inst/id_ex_reg/pc_o[31]_i_21_comp/I0
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.303    15.395 r  core_inst/id_ex_reg/pc_o[31]_i_21_comp/O
                         net (fo=1, routed)           0.825    16.220    core_inst/id_ex_reg/pc_o[31]_i_21_n_0
    SLICE_X49Y9                                                       r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/I4
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.344 r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/O
                         net (fo=2, routed)           0.655    16.998    core_inst/if_id_reg/pc_o_reg[31]
    SLICE_X45Y8                                                       r  core_inst/if_id_reg/pc_o[31]_i_5/I1
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.122 r  core_inst/if_id_reg/pc_o[31]_i_5/O
                         net (fo=133, routed)         0.652    17.775    c2_inst/debug_inst/hazard_status[0]
    SLICE_X42Y8                                                       r  c2_inst/debug_inst/data_o[95]_i_1__2/I1
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124    17.899 r  c2_inst/debug_inst/data_o[95]_i_1__2/O
                         net (fo=100, routed)         0.775    18.674    core_inst/if_id_reg/data_o_reg[56]_rep__1_1
    SLICE_X47Y8          FDCE                                         r  core_inst/if_id_reg/data_o_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.447    18.452    core_inst/if_id_reg/clk_out1
    SLICE_X47Y8          FDCE                                         r  core_inst/if_id_reg/data_o_reg[19]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X47Y8          FDCE (Setup_fdce_C_CE)      -0.205    18.727    core_inst/if_id_reg/data_o_reg[19]
  -------------------------------------------------------------------
                         required time                         18.727    
                         arrival time                         -18.674    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 core_inst/reg_file_inst/reg_file_reg[22][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_inst/pc_reg_inst/pc_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        9.505ns  (logic 2.273ns (23.913%)  route 7.232ns (76.087%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 9.125 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.392    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.488 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.637     9.125    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y5          FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[22][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.459     9.584 r  core_inst/reg_file_inst/reg_file_reg[22][1]/Q
                         net (fo=3, routed)           0.918    10.503    core_inst/reg_file_inst/reg_file_reg[22]_9[1]
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_25/I3
    SLICE_X54Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  core_inst/reg_file_inst/data_o[90]_i_25/O
                         net (fo=1, routed)           0.000    10.627    core_inst/reg_file_inst/data_o[90]_i_25_n_0
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o_reg[90]_i_13/I1
    SLICE_X54Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    10.841 r  core_inst/reg_file_inst/data_o_reg[90]_i_13/O
                         net (fo=1, routed)           0.659    11.500    core_inst/reg_file_inst/data_o_reg[90]_i_13_n_0
    SLICE_X55Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_5/I3
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.297    11.797 r  core_inst/reg_file_inst/data_o[90]_i_5/O
                         net (fo=1, routed)           0.467    12.264    core_inst/rs1_data_selector/rs1_file_data_id[1]
    SLICE_X50Y6                                                       r  core_inst/rs1_data_selector/data_o[90]_i_2/I3
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.388 r  core_inst/rs1_data_selector/data_o[90]_i_2/O
                         net (fo=4, routed)           0.587    12.975    core_inst/id_ex_reg/rs1_data_id[1]
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o[31]_i_32/I0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.099 r  core_inst/id_ex_reg/pc_o[31]_i_32/O
                         net (fo=1, routed)           0.000    13.099    core_inst/id_ex_reg/pc_o[31]_i_32_n_0
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o_reg[31]_i_22/S[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.326 f  core_inst/id_ex_reg/pc_o_reg[31]_i_22/O[1]
                         net (fo=1, routed)           1.766    15.092    core_inst/id_ex_reg/cmp_result[1]
    SLICE_X51Y8                                                       f  core_inst/id_ex_reg/pc_o[31]_i_21_comp/I0
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.303    15.395 r  core_inst/id_ex_reg/pc_o[31]_i_21_comp/O
                         net (fo=1, routed)           0.825    16.220    core_inst/id_ex_reg/pc_o[31]_i_21_n_0
    SLICE_X49Y9                                                       r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/I4
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.344 r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/O
                         net (fo=2, routed)           0.655    16.998    core_inst/if_id_reg/pc_o_reg[31]
    SLICE_X45Y8                                                       r  core_inst/if_id_reg/pc_o[31]_i_5/I1
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.122 r  core_inst/if_id_reg/pc_o[31]_i_5/O
                         net (fo=133, routed)         1.020    18.143    core_inst/if_id_reg/data_o_reg[32]_0[0]
    SLICE_X45Y11                                                      r  core_inst/if_id_reg/pc_o[22]_i_1/I0
    SLICE_X45Y11         LUT4 (Prop_lut4_I0_O)        0.153    18.296 r  core_inst/if_id_reg/pc_o[22]_i_1/O
                         net (fo=1, routed)           0.335    18.631    core_inst/pc_reg_inst/D[22]
    SLICE_X45Y10         FDCE                                         r  core_inst/pc_reg_inst/pc_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.446    18.451    core_inst/pc_reg_inst/clk_out1
    SLICE_X45Y10         FDCE                                         r  core_inst/pc_reg_inst/pc_o_reg[22]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X45Y10         FDCE (Setup_fdce_C_D)       -0.246    18.685    core_inst/pc_reg_inst/pc_o_reg[22]
  -------------------------------------------------------------------
                         required time                         18.685    
                         arrival time                         -18.631    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 core_inst/reg_file_inst/reg_file_reg[22][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c2_inst/uart_phy_inst/tx_inst/shift_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        9.725ns  (logic 3.003ns (30.878%)  route 6.722ns (69.122%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 9.125 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.392    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.488 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.637     9.125    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y5          FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[22][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.459     9.584 r  core_inst/reg_file_inst/reg_file_reg[22][1]/Q
                         net (fo=3, routed)           0.918    10.503    core_inst/reg_file_inst/reg_file_reg[22]_9[1]
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_25/I3
    SLICE_X54Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  core_inst/reg_file_inst/data_o[90]_i_25/O
                         net (fo=1, routed)           0.000    10.627    core_inst/reg_file_inst/data_o[90]_i_25_n_0
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o_reg[90]_i_13/I1
    SLICE_X54Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    10.841 r  core_inst/reg_file_inst/data_o_reg[90]_i_13/O
                         net (fo=1, routed)           0.659    11.500    core_inst/reg_file_inst/data_o_reg[90]_i_13_n_0
    SLICE_X55Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_5/I3
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.297    11.797 r  core_inst/reg_file_inst/data_o[90]_i_5/O
                         net (fo=1, routed)           0.467    12.264    core_inst/rs1_data_selector/rs1_file_data_id[1]
    SLICE_X50Y6                                                       r  core_inst/rs1_data_selector/data_o[90]_i_2/I3
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.388 r  core_inst/rs1_data_selector/data_o[90]_i_2/O
                         net (fo=4, routed)           0.587    12.975    core_inst/id_ex_reg/rs1_data_id[1]
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o[31]_i_32/I0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.099 r  core_inst/id_ex_reg/pc_o[31]_i_32/O
                         net (fo=1, routed)           0.000    13.099    core_inst/id_ex_reg/pc_o[31]_i_32_n_0
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o_reg[31]_i_22/S[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.326 f  core_inst/id_ex_reg/pc_o_reg[31]_i_22/O[1]
                         net (fo=1, routed)           1.766    15.092    core_inst/id_ex_reg/cmp_result[1]
    SLICE_X51Y8                                                       f  core_inst/id_ex_reg/pc_o[31]_i_21_comp/I0
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.303    15.395 r  core_inst/id_ex_reg/pc_o[31]_i_21_comp/O
                         net (fo=1, routed)           0.825    16.220    core_inst/id_ex_reg/pc_o[31]_i_21_n_0
    SLICE_X49Y9                                                       r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/I4
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.344 r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/O
                         net (fo=2, routed)           0.310    16.654    core_inst/id_ex_reg/pc_o_reg[31]_i_22_0
    SLICE_X49Y11                                                      r  core_inst/id_ex_reg/shift[1]_i_55/I2
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.124    16.778 r  core_inst/id_ex_reg/shift[1]_i_55/O
                         net (fo=1, routed)           0.300    17.078    core_inst/if_id_reg/branch_taken
    SLICE_X48Y10                                                      r  core_inst/if_id_reg/shift[1]_i_35/I3
    SLICE_X48Y10         LUT6 (Prop_lut6_I3_O)        0.124    17.202 r  core_inst/if_id_reg/shift[1]_i_35/O
                         net (fo=1, routed)           0.000    17.202    core_inst/if_id_reg/shift[1]_i_35_n_0
    SLICE_X48Y10                                                      r  core_inst/if_id_reg/shift_reg[1]_i_23/I0
    SLICE_X48Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    17.414 r  core_inst/if_id_reg/shift_reg[1]_i_23/O
                         net (fo=1, routed)           0.308    17.722    core_inst/if_id_reg/shift_reg[1]_i_23_n_0
    SLICE_X48Y12                                                      r  core_inst/if_id_reg/shift[1]_i_13/I0
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.299    18.021 r  core_inst/if_id_reg/shift[1]_i_13/O
                         net (fo=1, routed)           0.302    18.323    c2_inst/dumper_inst/shift_reg[1]_0
    SLICE_X48Y13                                                      r  c2_inst/dumper_inst/shift[1]_i_4/I3
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    18.447 f  c2_inst/dumper_inst/shift[1]_i_4/O
                         net (fo=1, routed)           0.280    18.727    c2_inst/dumper_inst/shift[1]_i_4_n_0
    SLICE_X48Y13                                                      f  c2_inst/dumper_inst/shift[1]_i_1/I3
    SLICE_X48Y13         LUT6 (Prop_lut6_I3_O)        0.124    18.851 r  c2_inst/dumper_inst/shift[1]_i_1/O
                         net (fo=1, routed)           0.000    18.851    c2_inst/uart_phy_inst/tx_inst/D[1]
    SLICE_X48Y13         FDCE                                         r  c2_inst/uart_phy_inst/tx_inst/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.446    18.451    c2_inst/uart_phy_inst/tx_inst/clk_out1
    SLICE_X48Y13         FDCE                                         r  c2_inst/uart_phy_inst/tx_inst/shift_reg[1]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X48Y13         FDCE (Setup_fdce_C_D)        0.031    18.962    c2_inst/uart_phy_inst/tx_inst/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         18.962    
                         arrival time                         -18.851    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 core_inst/reg_file_inst/reg_file_reg[22][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_inst/pc_reg_inst/pc_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        9.414ns  (logic 2.270ns (24.112%)  route 7.144ns (75.888%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 9.125 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.392    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.488 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.637     9.125    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y5          FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[22][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.459     9.584 r  core_inst/reg_file_inst/reg_file_reg[22][1]/Q
                         net (fo=3, routed)           0.918    10.503    core_inst/reg_file_inst/reg_file_reg[22]_9[1]
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_25/I3
    SLICE_X54Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  core_inst/reg_file_inst/data_o[90]_i_25/O
                         net (fo=1, routed)           0.000    10.627    core_inst/reg_file_inst/data_o[90]_i_25_n_0
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o_reg[90]_i_13/I1
    SLICE_X54Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    10.841 r  core_inst/reg_file_inst/data_o_reg[90]_i_13/O
                         net (fo=1, routed)           0.659    11.500    core_inst/reg_file_inst/data_o_reg[90]_i_13_n_0
    SLICE_X55Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_5/I3
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.297    11.797 r  core_inst/reg_file_inst/data_o[90]_i_5/O
                         net (fo=1, routed)           0.467    12.264    core_inst/rs1_data_selector/rs1_file_data_id[1]
    SLICE_X50Y6                                                       r  core_inst/rs1_data_selector/data_o[90]_i_2/I3
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.388 r  core_inst/rs1_data_selector/data_o[90]_i_2/O
                         net (fo=4, routed)           0.587    12.975    core_inst/id_ex_reg/rs1_data_id[1]
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o[31]_i_32/I0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.099 r  core_inst/id_ex_reg/pc_o[31]_i_32/O
                         net (fo=1, routed)           0.000    13.099    core_inst/id_ex_reg/pc_o[31]_i_32_n_0
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o_reg[31]_i_22/S[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.326 f  core_inst/id_ex_reg/pc_o_reg[31]_i_22/O[1]
                         net (fo=1, routed)           1.766    15.092    core_inst/id_ex_reg/cmp_result[1]
    SLICE_X51Y8                                                       f  core_inst/id_ex_reg/pc_o[31]_i_21_comp/I0
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.303    15.395 r  core_inst/id_ex_reg/pc_o[31]_i_21_comp/O
                         net (fo=1, routed)           0.825    16.220    core_inst/id_ex_reg/pc_o[31]_i_21_n_0
    SLICE_X49Y9                                                       r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/I4
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.344 r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/O
                         net (fo=2, routed)           0.655    16.998    core_inst/if_id_reg/pc_o_reg[31]
    SLICE_X45Y8                                                       r  core_inst/if_id_reg/pc_o[31]_i_5/I1
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.122 r  core_inst/if_id_reg/pc_o[31]_i_5/O
                         net (fo=133, routed)         0.935    18.057    core_inst/if_id_reg/data_o_reg[32]_0[0]
    SLICE_X42Y7                                                       r  core_inst/if_id_reg/pc_o[29]_i_1/I0
    SLICE_X42Y7          LUT4 (Prop_lut4_I0_O)        0.150    18.207 r  core_inst/if_id_reg/pc_o[29]_i_1/O
                         net (fo=1, routed)           0.333    18.540    core_inst/pc_reg_inst/D[29]
    SLICE_X40Y7          FDCE                                         r  core_inst/pc_reg_inst/pc_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.446    18.451    core_inst/pc_reg_inst/clk_out1
    SLICE_X40Y7          FDCE                                         r  core_inst/pc_reg_inst/pc_o_reg[29]/C
                         clock pessimism              0.564    19.014    
                         clock uncertainty           -0.084    18.931    
    SLICE_X40Y7          FDCE (Setup_fdce_C_D)       -0.278    18.653    core_inst/pc_reg_inst/pc_o_reg[29]
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -18.540    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 core_inst/reg_file_inst/reg_file_reg[22][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_inst/if_id_reg/data_o_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        9.443ns  (logic 2.244ns (23.763%)  route 7.199ns (76.237%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 9.125 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.392    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.488 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.637     9.125    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y5          FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[22][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.459     9.584 r  core_inst/reg_file_inst/reg_file_reg[22][1]/Q
                         net (fo=3, routed)           0.918    10.503    core_inst/reg_file_inst/reg_file_reg[22]_9[1]
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_25/I3
    SLICE_X54Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  core_inst/reg_file_inst/data_o[90]_i_25/O
                         net (fo=1, routed)           0.000    10.627    core_inst/reg_file_inst/data_o[90]_i_25_n_0
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o_reg[90]_i_13/I1
    SLICE_X54Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    10.841 r  core_inst/reg_file_inst/data_o_reg[90]_i_13/O
                         net (fo=1, routed)           0.659    11.500    core_inst/reg_file_inst/data_o_reg[90]_i_13_n_0
    SLICE_X55Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_5/I3
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.297    11.797 r  core_inst/reg_file_inst/data_o[90]_i_5/O
                         net (fo=1, routed)           0.467    12.264    core_inst/rs1_data_selector/rs1_file_data_id[1]
    SLICE_X50Y6                                                       r  core_inst/rs1_data_selector/data_o[90]_i_2/I3
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.388 r  core_inst/rs1_data_selector/data_o[90]_i_2/O
                         net (fo=4, routed)           0.587    12.975    core_inst/id_ex_reg/rs1_data_id[1]
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o[31]_i_32/I0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.099 r  core_inst/id_ex_reg/pc_o[31]_i_32/O
                         net (fo=1, routed)           0.000    13.099    core_inst/id_ex_reg/pc_o[31]_i_32_n_0
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o_reg[31]_i_22/S[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.326 f  core_inst/id_ex_reg/pc_o_reg[31]_i_22/O[1]
                         net (fo=1, routed)           1.766    15.092    core_inst/id_ex_reg/cmp_result[1]
    SLICE_X51Y8                                                       f  core_inst/id_ex_reg/pc_o[31]_i_21_comp/I0
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.303    15.395 r  core_inst/id_ex_reg/pc_o[31]_i_21_comp/O
                         net (fo=1, routed)           0.825    16.220    core_inst/id_ex_reg/pc_o[31]_i_21_n_0
    SLICE_X49Y9                                                       r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/I4
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.344 r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/O
                         net (fo=2, routed)           0.655    16.998    core_inst/if_id_reg/pc_o_reg[31]
    SLICE_X45Y8                                                       r  core_inst/if_id_reg/pc_o[31]_i_5/I1
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.122 r  core_inst/if_id_reg/pc_o[31]_i_5/O
                         net (fo=133, routed)         0.652    17.775    c2_inst/debug_inst/hazard_status[0]
    SLICE_X42Y8                                                       r  c2_inst/debug_inst/data_o[95]_i_1__2/I1
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124    17.899 r  c2_inst/debug_inst/data_o[95]_i_1__2/O
                         net (fo=100, routed)         0.670    18.569    core_inst/if_id_reg/data_o_reg[56]_rep__1_1
    SLICE_X42Y3          FDCE                                         r  core_inst/if_id_reg/data_o_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.447    18.452    core_inst/if_id_reg/clk_out1
    SLICE_X42Y3          FDCE                                         r  core_inst/if_id_reg/data_o_reg[40]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y3          FDCE (Setup_fdce_C_CE)      -0.169    18.763    core_inst/if_id_reg/data_o_reg[40]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                         -18.569    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 core_inst/reg_file_inst/reg_file_reg[22][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_inst/if_id_reg/data_o_reg[41]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        9.443ns  (logic 2.244ns (23.763%)  route 7.199ns (76.237%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 9.125 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.392    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.488 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.637     9.125    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y5          FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[22][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.459     9.584 r  core_inst/reg_file_inst/reg_file_reg[22][1]/Q
                         net (fo=3, routed)           0.918    10.503    core_inst/reg_file_inst/reg_file_reg[22]_9[1]
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_25/I3
    SLICE_X54Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  core_inst/reg_file_inst/data_o[90]_i_25/O
                         net (fo=1, routed)           0.000    10.627    core_inst/reg_file_inst/data_o[90]_i_25_n_0
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o_reg[90]_i_13/I1
    SLICE_X54Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    10.841 r  core_inst/reg_file_inst/data_o_reg[90]_i_13/O
                         net (fo=1, routed)           0.659    11.500    core_inst/reg_file_inst/data_o_reg[90]_i_13_n_0
    SLICE_X55Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_5/I3
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.297    11.797 r  core_inst/reg_file_inst/data_o[90]_i_5/O
                         net (fo=1, routed)           0.467    12.264    core_inst/rs1_data_selector/rs1_file_data_id[1]
    SLICE_X50Y6                                                       r  core_inst/rs1_data_selector/data_o[90]_i_2/I3
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.388 r  core_inst/rs1_data_selector/data_o[90]_i_2/O
                         net (fo=4, routed)           0.587    12.975    core_inst/id_ex_reg/rs1_data_id[1]
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o[31]_i_32/I0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.099 r  core_inst/id_ex_reg/pc_o[31]_i_32/O
                         net (fo=1, routed)           0.000    13.099    core_inst/id_ex_reg/pc_o[31]_i_32_n_0
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o_reg[31]_i_22/S[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.326 f  core_inst/id_ex_reg/pc_o_reg[31]_i_22/O[1]
                         net (fo=1, routed)           1.766    15.092    core_inst/id_ex_reg/cmp_result[1]
    SLICE_X51Y8                                                       f  core_inst/id_ex_reg/pc_o[31]_i_21_comp/I0
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.303    15.395 r  core_inst/id_ex_reg/pc_o[31]_i_21_comp/O
                         net (fo=1, routed)           0.825    16.220    core_inst/id_ex_reg/pc_o[31]_i_21_n_0
    SLICE_X49Y9                                                       r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/I4
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.344 r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/O
                         net (fo=2, routed)           0.655    16.998    core_inst/if_id_reg/pc_o_reg[31]
    SLICE_X45Y8                                                       r  core_inst/if_id_reg/pc_o[31]_i_5/I1
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.122 r  core_inst/if_id_reg/pc_o[31]_i_5/O
                         net (fo=133, routed)         0.652    17.775    c2_inst/debug_inst/hazard_status[0]
    SLICE_X42Y8                                                       r  c2_inst/debug_inst/data_o[95]_i_1__2/I1
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124    17.899 r  c2_inst/debug_inst/data_o[95]_i_1__2/O
                         net (fo=100, routed)         0.670    18.569    core_inst/if_id_reg/data_o_reg[56]_rep__1_1
    SLICE_X42Y3          FDCE                                         r  core_inst/if_id_reg/data_o_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.447    18.452    core_inst/if_id_reg/clk_out1
    SLICE_X42Y3          FDCE                                         r  core_inst/if_id_reg/data_o_reg[41]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y3          FDCE (Setup_fdce_C_CE)      -0.169    18.763    core_inst/if_id_reg/data_o_reg[41]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                         -18.569    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 core_inst/reg_file_inst/reg_file_reg[22][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_inst/if_id_reg/data_o_reg[56]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        9.443ns  (logic 2.244ns (23.763%)  route 7.199ns (76.237%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 9.125 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.392    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.488 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.637     9.125    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y5          FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[22][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.459     9.584 r  core_inst/reg_file_inst/reg_file_reg[22][1]/Q
                         net (fo=3, routed)           0.918    10.503    core_inst/reg_file_inst/reg_file_reg[22]_9[1]
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_25/I3
    SLICE_X54Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  core_inst/reg_file_inst/data_o[90]_i_25/O
                         net (fo=1, routed)           0.000    10.627    core_inst/reg_file_inst/data_o[90]_i_25_n_0
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o_reg[90]_i_13/I1
    SLICE_X54Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    10.841 r  core_inst/reg_file_inst/data_o_reg[90]_i_13/O
                         net (fo=1, routed)           0.659    11.500    core_inst/reg_file_inst/data_o_reg[90]_i_13_n_0
    SLICE_X55Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_5/I3
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.297    11.797 r  core_inst/reg_file_inst/data_o[90]_i_5/O
                         net (fo=1, routed)           0.467    12.264    core_inst/rs1_data_selector/rs1_file_data_id[1]
    SLICE_X50Y6                                                       r  core_inst/rs1_data_selector/data_o[90]_i_2/I3
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.388 r  core_inst/rs1_data_selector/data_o[90]_i_2/O
                         net (fo=4, routed)           0.587    12.975    core_inst/id_ex_reg/rs1_data_id[1]
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o[31]_i_32/I0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.099 r  core_inst/id_ex_reg/pc_o[31]_i_32/O
                         net (fo=1, routed)           0.000    13.099    core_inst/id_ex_reg/pc_o[31]_i_32_n_0
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o_reg[31]_i_22/S[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.326 f  core_inst/id_ex_reg/pc_o_reg[31]_i_22/O[1]
                         net (fo=1, routed)           1.766    15.092    core_inst/id_ex_reg/cmp_result[1]
    SLICE_X51Y8                                                       f  core_inst/id_ex_reg/pc_o[31]_i_21_comp/I0
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.303    15.395 r  core_inst/id_ex_reg/pc_o[31]_i_21_comp/O
                         net (fo=1, routed)           0.825    16.220    core_inst/id_ex_reg/pc_o[31]_i_21_n_0
    SLICE_X49Y9                                                       r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/I4
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.344 r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/O
                         net (fo=2, routed)           0.655    16.998    core_inst/if_id_reg/pc_o_reg[31]
    SLICE_X45Y8                                                       r  core_inst/if_id_reg/pc_o[31]_i_5/I1
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.122 r  core_inst/if_id_reg/pc_o[31]_i_5/O
                         net (fo=133, routed)         0.652    17.775    c2_inst/debug_inst/hazard_status[0]
    SLICE_X42Y8                                                       r  c2_inst/debug_inst/data_o[95]_i_1__2/I1
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124    17.899 r  c2_inst/debug_inst/data_o[95]_i_1__2/O
                         net (fo=100, routed)         0.670    18.569    core_inst/if_id_reg/data_o_reg[56]_rep__1_1
    SLICE_X42Y3          FDCE                                         r  core_inst/if_id_reg/data_o_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.447    18.452    core_inst/if_id_reg/clk_out1
    SLICE_X42Y3          FDCE                                         r  core_inst/if_id_reg/data_o_reg[56]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y3          FDCE (Setup_fdce_C_CE)      -0.169    18.763    core_inst/if_id_reg/data_o_reg[56]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                         -18.569    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 core_inst/reg_file_inst/reg_file_reg[22][1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core_inst/if_id_reg/data_o_reg[57]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        9.443ns  (logic 2.244ns (23.763%)  route 7.199ns (76.237%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 9.125 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    12.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961     5.731 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661     7.392    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     7.488 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.637     9.125    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y5          FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[22][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDCE (Prop_fdce_C_Q)         0.459     9.584 r  core_inst/reg_file_inst/reg_file_reg[22][1]/Q
                         net (fo=3, routed)           0.918    10.503    core_inst/reg_file_inst/reg_file_reg[22]_9[1]
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_25/I3
    SLICE_X54Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  core_inst/reg_file_inst/data_o[90]_i_25/O
                         net (fo=1, routed)           0.000    10.627    core_inst/reg_file_inst/data_o[90]_i_25_n_0
    SLICE_X54Y6                                                       r  core_inst/reg_file_inst/data_o_reg[90]_i_13/I1
    SLICE_X54Y6          MUXF7 (Prop_muxf7_I1_O)      0.214    10.841 r  core_inst/reg_file_inst/data_o_reg[90]_i_13/O
                         net (fo=1, routed)           0.659    11.500    core_inst/reg_file_inst/data_o_reg[90]_i_13_n_0
    SLICE_X55Y6                                                       r  core_inst/reg_file_inst/data_o[90]_i_5/I3
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.297    11.797 r  core_inst/reg_file_inst/data_o[90]_i_5/O
                         net (fo=1, routed)           0.467    12.264    core_inst/rs1_data_selector/rs1_file_data_id[1]
    SLICE_X50Y6                                                       r  core_inst/rs1_data_selector/data_o[90]_i_2/I3
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.124    12.388 r  core_inst/rs1_data_selector/data_o[90]_i_2/O
                         net (fo=4, routed)           0.587    12.975    core_inst/id_ex_reg/rs1_data_id[1]
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o[31]_i_32/I0
    SLICE_X53Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.099 r  core_inst/id_ex_reg/pc_o[31]_i_32/O
                         net (fo=1, routed)           0.000    13.099    core_inst/id_ex_reg/pc_o[31]_i_32_n_0
    SLICE_X53Y6                                                       r  core_inst/id_ex_reg/pc_o_reg[31]_i_22/S[1]
    SLICE_X53Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.326 f  core_inst/id_ex_reg/pc_o_reg[31]_i_22/O[1]
                         net (fo=1, routed)           1.766    15.092    core_inst/id_ex_reg/cmp_result[1]
    SLICE_X51Y8                                                       f  core_inst/id_ex_reg/pc_o[31]_i_21_comp/I0
    SLICE_X51Y8          LUT6 (Prop_lut6_I0_O)        0.303    15.395 r  core_inst/id_ex_reg/pc_o[31]_i_21_comp/O
                         net (fo=1, routed)           0.825    16.220    core_inst/id_ex_reg/pc_o[31]_i_21_n_0
    SLICE_X49Y9                                                       r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/I4
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    16.344 r  core_inst/id_ex_reg/pc_o[31]_i_11_comp/O
                         net (fo=2, routed)           0.655    16.998    core_inst/if_id_reg/pc_o_reg[31]
    SLICE_X45Y8                                                       r  core_inst/if_id_reg/pc_o[31]_i_5/I1
    SLICE_X45Y8          LUT6 (Prop_lut6_I1_O)        0.124    17.122 r  core_inst/if_id_reg/pc_o[31]_i_5/O
                         net (fo=133, routed)         0.652    17.775    c2_inst/debug_inst/hazard_status[0]
    SLICE_X42Y8                                                       r  c2_inst/debug_inst/data_o[95]_i_1__2/I1
    SLICE_X42Y8          LUT4 (Prop_lut4_I1_O)        0.124    17.899 r  c2_inst/debug_inst/data_o[95]_i_1__2/O
                         net (fo=100, routed)         0.670    18.569    core_inst/if_id_reg/data_o_reg[56]_rep__1_1
    SLICE_X42Y3          FDCE                                         r  core_inst/if_id_reg/data_o_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    16.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    17.005 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.447    18.452    core_inst/if_id_reg/clk_out1
    SLICE_X42Y3          FDCE                                         r  core_inst/if_id_reg/data_o_reg[57]/C
                         clock pessimism              0.564    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X42Y3          FDCE (Setup_fdce_C_CE)      -0.169    18.763    core_inst/if_id_reg/data_o_reg[57]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                         -18.569    
  -------------------------------------------------------------------
                         slack                                  0.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 c2_inst/debug_inst/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c2_inst/debug_inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.585    -0.596    c2_inst/debug_inst/clk_out1
    SLICE_X3Y28          FDCE                                         r  c2_inst/debug_inst/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  c2_inst/debug_inst/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.110    -0.345    c2_inst/debug_inst/FSM_onehot_state_reg_n_0_[6]
    SLICE_X2Y28                                                       r  c2_inst/debug_inst/FSM_onehot_state[2]_i_1/I3
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.048    -0.297 r  c2_inst/debug_inst/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    c2_inst/debug_inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  c2_inst/debug_inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.854    -0.836    c2_inst/debug_inst/clk_out1
    SLICE_X2Y28          FDCE                                         r  c2_inst/debug_inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.131    -0.452    c2_inst/debug_inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 c2_inst/loader_inst/word_buffer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.444%)  route 0.339ns (64.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.593    -0.588    c2_inst/loader_inst/clk_out1
    SLICE_X5Y5           FDCE                                         r  c2_inst/loader_inst/word_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  c2_inst/loader_inst/word_buffer_reg[19]/Q
                         net (fo=2, routed)           0.140    -0.308    c2_inst/loader_inst/word_buffer_reg[23]_0[11]
    SLICE_X7Y4                                                        r  c2_inst/loader_inst/imem_inst_i_24/I0
    SLICE_X7Y4           LUT5 (Prop_lut5_I0_O)        0.045    -0.263 r  c2_inst/loader_inst/imem_inst_i_24/O
                         net (fo=1, routed)           0.199    -0.064    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.878    -0.811    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.274    -0.537    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296    -0.241    <hidden>
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 c2_inst/dumper_inst/pipe_word_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c2_inst/dumper_inst/pipe_word_idx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.581    -0.600    c2_inst/dumper_inst/clk_out1
    SLICE_X7Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  c2_inst/dumper_inst/pipe_word_idx_reg[0]/Q
                         net (fo=170, routed)         0.134    -0.326    c2_inst/dumper_inst/pipe_word_idx_reg[4]_0[0]
    SLICE_X6Y23                                                       r  c2_inst/dumper_inst/pipe_word_idx[3]_i_1/I2
    SLICE_X6Y23          LUT5 (Prop_lut5_I2_O)        0.048    -0.278 r  c2_inst/dumper_inst/pipe_word_idx[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    c2_inst/dumper_inst/next_pipe_word_idx[3]
    SLICE_X6Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.849    -0.841    c2_inst/dumper_inst/clk_out1
    SLICE_X6Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[3]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X6Y23          FDCE (Hold_fdce_C_D)         0.131    -0.456    c2_inst/dumper_inst/pipe_word_idx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 c2_inst/uart_phy_inst/rx_inst/shift_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c2_inst/uart_phy_inst/rx_inst/data_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.146%)  route 0.129ns (47.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.588    -0.593    c2_inst/uart_phy_inst/rx_inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  c2_inst/uart_phy_inst/rx_inst/shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  c2_inst/uart_phy_inst/rx_inst/shift_reg[6]/Q
                         net (fo=2, routed)           0.129    -0.323    c2_inst/uart_phy_inst/rx_inst/shift[6]
    SLICE_X1Y30          FDCE                                         r  c2_inst/uart_phy_inst/rx_inst/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.856    -0.834    c2_inst/uart_phy_inst/rx_inst/clk_out1
    SLICE_X1Y30          FDCE                                         r  c2_inst/uart_phy_inst/rx_inst/data_o_reg[6]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X1Y30          FDCE (Hold_fdce_C_D)         0.072    -0.508    c2_inst/uart_phy_inst/rx_inst/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 c2_inst/uart_phy_inst/rx_inst/shift_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c2_inst/uart_phy_inst/rx_inst/data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.588    -0.593    c2_inst/uart_phy_inst/rx_inst/clk_out1
    SLICE_X0Y31          FDCE                                         r  c2_inst/uart_phy_inst/rx_inst/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.452 r  c2_inst/uart_phy_inst/rx_inst/shift_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.328    c2_inst/uart_phy_inst/rx_inst/shift[1]
    SLICE_X0Y30          FDCE                                         r  c2_inst/uart_phy_inst/rx_inst/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.856    -0.834    c2_inst/uart_phy_inst/rx_inst/clk_out1
    SLICE_X0Y30          FDCE                                         r  c2_inst/uart_phy_inst/rx_inst/data_o_reg[1]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.066    -0.514    c2_inst/uart_phy_inst/rx_inst/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 c2_inst/dumper_inst/pipe_word_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c2_inst/dumper_inst/pipe_word_idx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.581    -0.600    c2_inst/dumper_inst/clk_out1
    SLICE_X7Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  c2_inst/dumper_inst/pipe_word_idx_reg[0]/Q
                         net (fo=170, routed)         0.134    -0.326    c2_inst/dumper_inst/pipe_word_idx_reg[4]_0[0]
    SLICE_X6Y23                                                       r  c2_inst/dumper_inst/pipe_word_idx[2]_i_1/I2
    SLICE_X6Y23          LUT4 (Prop_lut4_I2_O)        0.045    -0.281 r  c2_inst/dumper_inst/pipe_word_idx[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    c2_inst/dumper_inst/next_pipe_word_idx[2]
    SLICE_X6Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.849    -0.841    c2_inst/dumper_inst/clk_out1
    SLICE_X6Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[2]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X6Y23          FDCE (Hold_fdce_C_D)         0.120    -0.467    c2_inst/dumper_inst/pipe_word_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 c2_inst/dumper_inst/pipe_word_idx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c2_inst/dumper_inst/pipe_word_idx_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.581    -0.600    c2_inst/dumper_inst/clk_out1
    SLICE_X7Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  c2_inst/dumper_inst/pipe_word_idx_reg[0]/Q
                         net (fo=170, routed)         0.138    -0.322    c2_inst/dumper_inst/pipe_word_idx_reg[4]_0[0]
    SLICE_X6Y23                                                       r  c2_inst/dumper_inst/pipe_word_idx[4]_i_2/I2
    SLICE_X6Y23          LUT6 (Prop_lut6_I2_O)        0.045    -0.277 r  c2_inst/dumper_inst/pipe_word_idx[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.277    c2_inst/dumper_inst/next_pipe_word_idx[4]
    SLICE_X6Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.849    -0.841    c2_inst/dumper_inst/clk_out1
    SLICE_X6Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[4]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X6Y23          FDCE (Hold_fdce_C_D)         0.121    -0.466    c2_inst/dumper_inst/pipe_word_idx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.693%)  route 0.214ns (60.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.567    -0.614    <hidden>
    SLICE_X9Y1           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  <hidden>
                         net (fo=1, routed)           0.214    -0.259    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.879    -0.810    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism              0.254    -0.556    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.460    <hidden>
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 c2_inst/uart_phy_inst/baud_gen_inst/baud_sel_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            c2_inst/uart_phy_inst/baud_gen_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.780%)  route 0.133ns (41.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.587    -0.594    c2_inst/uart_phy_inst/baud_gen_inst/clk_out1
    SLICE_X5Y32          FDCE                                         r  c2_inst/uart_phy_inst/baud_gen_inst/baud_sel_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  c2_inst/uart_phy_inst/baud_gen_inst/baud_sel_d_reg[1]/Q
                         net (fo=9, routed)           0.133    -0.320    c2_inst/uart_phy_inst/baud_gen_inst/baud_sel_d[1]
    SLICE_X4Y32                                                       r  c2_inst/uart_phy_inst/baud_gen_inst/counter[7]_i_1/I0
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.049    -0.271 r  c2_inst/uart_phy_inst/baud_gen_inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    c2_inst/uart_phy_inst/baud_gen_inst/counter[7]_i_1_n_0
    SLICE_X4Y32          FDCE                                         r  c2_inst/uart_phy_inst/baud_gen_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.856    -0.834    c2_inst/uart_phy_inst/baud_gen_inst/clk_out1
    SLICE_X4Y32          FDCE                                         r  c2_inst/uart_phy_inst/baud_gen_inst/counter_reg[7]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X4Y32          FDCE (Hold_fdce_C_D)         0.107    -0.474    c2_inst/uart_phy_inst/baud_gen_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.585    -0.596    <hidden>
    SLICE_X5Y30          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  <hidden>
                         net (fo=2, routed)           0.070    -0.398    <hidden>
    SLICE_X5Y30                                                       r  <hidden>
    SLICE_X5Y30          LUT2 (Prop_lut2_I0_O)        0.099    -0.299 r  <hidden>
                         net (fo=1, routed)           0.000    -0.299    <hidden>
    SLICE_X5Y30          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.854    -0.836    <hidden>
    SLICE_X5Y30          FDRE                                         r  <hidden>
                         clock pessimism              0.239    -0.596    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.091    -0.505    <hidden>
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y0      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y0      <hidden>
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_gen_inst/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         20.000      17.845     BUFHCE_X0Y0      clk_gen_inst/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y30      <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y30      <hidden>
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y30      <hidden>
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y30      <hidden>
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y30      <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y30      <hidden>
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y30      <hidden>
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X2Y30      <hidden>
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y23      c2_inst/arbiter_inst/FSM_sequential_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.441ns (44.769%)  route 1.778ns (55.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           1.778     3.219    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[0]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.441ns (44.769%)  route 1.778ns (55.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           1.778     3.219    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[1]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.441ns (44.769%)  route 1.778ns (55.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           1.778     3.219    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[2]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.441ns (44.769%)  route 1.778ns (55.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           1.778     3.219    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[3]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.441ns (44.769%)  route 1.778ns (55.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           1.778     3.219    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[4]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.441ns (44.769%)  route 1.778ns (55.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           1.778     3.219    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[5]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.441ns (44.769%)  route 1.778ns (55.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           1.778     3.219    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[6]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.219ns  (logic 1.441ns (44.769%)  route 1.778ns (55.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           1.778     3.219    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[7]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.012ns  (logic 0.000ns (0.000%)  route 2.012ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           2.012     2.012    clk_gen_inst/inst/locked
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.000ns (0.000%)  route 0.928ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           0.928     0.928    clk_gen_inst/inst/locked
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[0]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.210ns (20.448%)  route 0.815ns (79.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           0.815     1.025    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[0]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.210ns (20.448%)  route 0.815ns (79.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           0.815     1.025    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[1]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.210ns (20.448%)  route 0.815ns (79.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           0.815     1.025    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[2]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.210ns (20.448%)  route 0.815ns (79.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           0.815     1.025    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[3]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.210ns (20.448%)  route 0.815ns (79.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           0.815     1.025    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[4]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.210ns (20.448%)  route 0.815ns (79.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           0.815     1.025    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[5]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.210ns (20.448%)  route 0.815ns (79.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           0.815     1.025    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[6]/C

Slack:                    inf
  Source:                 rst_btn_i
                            (input port)
  Destination:            clk_gen_inst/inst/seq_reg1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.210ns (20.448%)  route 0.815ns (79.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  rst_btn_i (IN)
                         net (fo=0)                   0.000     0.000    rst_btn_i
    U18                                                               f  rst_btn_i_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  rst_btn_i_IBUF_inst/O
                         net (fo=9, routed)           0.815     1.025    clk_gen_inst/inst/reset
    SLICE_X35Y13         FDCE                                         f  clk_gen_inst/inst/seq_reg1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.175ns (39.526%)  route 0.268ns (60.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.175    -1.131 r  clk_gen_inst/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.268    -0.863    clk_gen_inst/inst/seq_reg1[5]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[6]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.160ns (38.207%)  route 0.259ns (61.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.160    -1.146 r  clk_gen_inst/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.259    -0.887    clk_gen_inst/inst/seq_reg1[2]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.175ns (45.879%)  route 0.206ns (54.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.175    -1.131 r  clk_gen_inst/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.206    -0.925    clk_gen_inst/inst/seq_reg1[3]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[4]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.160ns (44.960%)  route 0.196ns (55.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.160    -1.146 r  clk_gen_inst/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.196    -0.950    clk_gen_inst/inst/seq_reg1[4]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[5]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.160ns (53.438%)  route 0.139ns (46.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.160    -1.146 r  clk_gen_inst/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.139    -1.007    clk_gen_inst/inst/seq_reg1[1]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.175ns (72.645%)  route 0.066ns (27.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.175    -1.131 r  clk_gen_inst/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.066    -1.065    clk_gen_inst/inst/seq_reg1[0]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.160ns (71.363%)  route 0.064ns (28.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.492    -1.306    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.160    -1.146 r  clk_gen_inst/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.064    -1.082    clk_gen_inst/inst/seq_reg1[6]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.268    -1.039    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.469ns  (logic 0.337ns (71.824%)  route 0.132ns (28.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.154ns
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.337    -2.379 r  clk_gen_inst/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.132    -2.246    clk_gen_inst/inst/seq_reg1[6]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.759    -2.154    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[7]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.154ns
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.367    -2.349 r  clk_gen_inst/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.159    -2.190    clk_gen_inst/inst/seq_reg1[0]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.759    -2.154    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.337ns (51.262%)  route 0.320ns (48.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.154ns
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.337    -2.379 r  clk_gen_inst/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.320    -2.058    clk_gen_inst/inst/seq_reg1[1]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.759    -2.154    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.742ns  (logic 0.337ns (45.425%)  route 0.405ns (54.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.154ns
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.337    -2.379 r  clk_gen_inst/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.405    -1.974    clk_gen_inst/inst/seq_reg1[4]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.759    -2.154    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[5]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.842ns  (logic 0.367ns (43.564%)  route 0.475ns (56.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.154ns
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.367    -2.349 r  clk_gen_inst/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.475    -1.873    clk_gen_inst/inst/seq_reg1[3]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.759    -2.154    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[4]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.337ns (39.704%)  route 0.512ns (60.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.154ns
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.337    -2.379 r  clk_gen_inst/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.512    -1.867    clk_gen_inst/inst/seq_reg1[2]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.759    -2.154    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_gen_inst/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.909ns  (logic 0.367ns (40.385%)  route 0.542ns (59.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.154ns
    Source Clock Delay      (SCD):    -2.716ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.152    -3.516    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    -3.435 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.719    -2.716    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.367    -2.349 r  clk_gen_inst/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.542    -1.807    clk_gen_inst/inst/seq_reg1[5]
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFHCE_X0Y0                                                       r  clk_gen_inst/inst/clkout1_buf_en/I
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  clk_gen_inst/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.759    -2.154    clk_gen_inst/inst/clk_out1_clk_wiz_0_en_clk
    SLICE_X35Y13         FDCE                                         r  clk_gen_inst/inst/seq_reg1_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2_inst/arbiter_inst/latched_cmd_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_debug_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.475ns  (logic 4.464ns (52.675%)  route 4.011ns (47.325%))
  Logic Levels:           4  (LUT4=3 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.621    -0.891    c2_inst/arbiter_inst/clk_out1
    SLICE_X0Y22          FDCE                                         r  c2_inst/arbiter_inst/latched_cmd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.419    -0.472 r  c2_inst/arbiter_inst/latched_cmd_reg[5]/Q
                         net (fo=2, routed)           0.927     0.456    c2_inst/arbiter_inst/latched_cmd[5]
    SLICE_X0Y22                                                       r  c2_inst/arbiter_inst/led_debug_o_OBUF_inst_i_3/I1
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.296     0.752 r  c2_inst/arbiter_inst/led_debug_o_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.430     1.182    c2_inst/arbiter_inst/led_debug_o_OBUF_inst_i_3_n_0
    SLICE_X0Y22                                                       r  c2_inst/arbiter_inst/led_debug_o_OBUF_inst_i_2/I3
    SLICE_X0Y22          LUT4 (Prop_lut4_I3_O)        0.124     1.306 f  c2_inst/arbiter_inst/led_debug_o_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.807     2.113    c2_inst/arbiter_inst/latched_cmd_reg[6]_0
    SLICE_X1Y23                                                       f  c2_inst/arbiter_inst/led_debug_o_OBUF_inst_i_1/I3
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124     2.237 r  c2_inst/arbiter_inst/led_debug_o_OBUF_inst_i_1/O
                         net (fo=14, routed)          1.846     4.083    led_debug_o_OBUF
    U19                                                               r  led_debug_o_OBUF_inst/I
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.584 r  led_debug_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.584    led_debug_o
    U19                                                               r  led_debug_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2_inst/loader_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_prog_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.435ns  (logic 4.340ns (51.451%)  route 4.095ns (48.549%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.621    -0.891    c2_inst/loader_inst/clk_out1
    SLICE_X1Y22          FDCE                                         r  c2_inst/loader_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.456    -0.435 f  c2_inst/loader_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=81, routed)          1.455     1.020    c2_inst/loader_inst/state_0[0]
    SLICE_X2Y17                                                       f  c2_inst/loader_inst/led_prog_o_OBUF_inst_i_1/I0
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.150     1.170 r  c2_inst/loader_inst/led_prog_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.640     3.810    led_prog_o_OBUF
    E19                                                               r  led_prog_o_OBUF_inst/I
    E19                  OBUF (Prop_obuf_I_O)         3.734     7.544 r  led_prog_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.544    led_prog_o
    E19                                                               r  led_prog_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2_inst/uart_phy_inst/tx_inst/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.825ns  (logic 4.036ns (51.577%)  route 3.789ns (48.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.618    -0.894    c2_inst/uart_phy_inst/tx_inst/clk_out1
    SLICE_X2Y24          FDPE                                         r  c2_inst/uart_phy_inst/tx_inst/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.518    -0.376 r  c2_inst/uart_phy_inst/tx_inst/tx_reg_reg/Q
                         net (fo=1, routed)           3.789     3.413    uart_tx_o_OBUF
    A18                                                               r  uart_tx_o_OBUF_inst/I
    A18                  OBUF (Prop_obuf_I_O)         3.518     6.931 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.931    uart_tx_o
    A18                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2_inst/arbiter_inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_wait_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 4.315ns (56.511%)  route 3.320ns (43.489%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.620    -0.892    c2_inst/arbiter_inst/clk_out1
    SLICE_X0Y23          FDCE                                         r  c2_inst/arbiter_inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.456    -0.436 f  c2_inst/arbiter_inst/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          1.033     0.597    c2_inst/arbiter_inst/state[0]
    SLICE_X0Y22                                                       f  c2_inst/arbiter_inst/led_wait_o_OBUF_inst_i_1/I2
    SLICE_X0Y22          LUT3 (Prop_lut3_I2_O)        0.152     0.749 r  c2_inst/arbiter_inst/led_wait_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.288     3.037    led_wait_o_OBUF
    U16                                                               r  led_wait_o_OBUF_inst/I
    U16                  OBUF (Prop_obuf_I_O)         3.707     6.744 r  led_wait_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.744    led_wait_o
    U16                                                               r  led_wait_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2_inst/arbiter_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_debug_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.388ns (72.475%)  route 0.527ns (27.525%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.583    -0.598    c2_inst/arbiter_inst/clk_out1
    SLICE_X0Y23          FDCE                                         r  c2_inst/arbiter_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  c2_inst/arbiter_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.121    -0.336    c2_inst/arbiter_inst/state[1]
    SLICE_X1Y23                                                       r  c2_inst/arbiter_inst/led_debug_o_OBUF_inst_i_1/I2
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.045    -0.291 r  c2_inst/arbiter_inst/led_debug_o_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.406     0.115    led_debug_o_OBUF
    U19                                                               r  led_debug_o_OBUF_inst/I
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.317 r  led_debug_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.317    led_debug_o
    U19                                                               r  led_debug_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2_inst/arbiter_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_wait_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.457ns (64.650%)  route 0.797ns (35.350%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.583    -0.598    c2_inst/arbiter_inst/clk_out1
    SLICE_X0Y23          FDCE                                         r  c2_inst/arbiter_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  c2_inst/arbiter_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=15, routed)          0.207    -0.251    c2_inst/arbiter_inst/state[1]
    SLICE_X0Y22                                                       f  c2_inst/arbiter_inst/led_wait_o_OBUF_inst_i_1/I1
    SLICE_X0Y22          LUT3 (Prop_lut3_I1_O)        0.048    -0.203 r  c2_inst/arbiter_inst/led_wait_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.590     0.387    led_wait_o_OBUF
    U16                                                               r  led_wait_o_OBUF_inst/I
    U16                  OBUF (Prop_obuf_I_O)         1.268     1.655 r  led_wait_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.655    led_wait_o
    U16                                                               r  led_wait_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2_inst/uart_phy_inst/tx_inst/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.383ns (54.574%)  route 1.151ns (45.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.582    -0.599    c2_inst/uart_phy_inst/tx_inst/clk_out1
    SLICE_X2Y24          FDPE                                         r  c2_inst/uart_phy_inst/tx_inst/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDPE (Prop_fdpe_C_Q)         0.164    -0.435 r  c2_inst/uart_phy_inst/tx_inst/tx_reg_reg/Q
                         net (fo=1, routed)           1.151     0.716    uart_tx_o_OBUF
    A18                                                               r  uart_tx_o_OBUF_inst/I
    A18                  OBUF (Prop_obuf_I_O)         1.219     1.934 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.934    uart_tx_o
    A18                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2_inst/loader_inst/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_prog_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.484ns (57.027%)  route 1.118ns (42.973%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.585    -0.596    c2_inst/loader_inst/clk_out1
    SLICE_X1Y21          FDCE                                         r  c2_inst/loader_inst/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.455 f  c2_inst/loader_inst/FSM_sequential_state_reg[1]/Q
                         net (fo=81, routed)          0.369    -0.087    c2_inst/loader_inst/FSM_sequential_state_reg[2]_0[0]
    SLICE_X2Y17                                                       f  c2_inst/loader_inst/led_prog_o_OBUF_inst_i_1/I1
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.046    -0.041 r  c2_inst/loader_inst/led_prog_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.749     0.709    led_prog_o_OBUF
    E19                                                               r  led_prog_o_OBUF_inst/I
    E19                  OBUF (Prop_obuf_I_O)         1.297     2.005 r  led_prog_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.005    led_prog_o
    E19                                                               r  led_prog_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1720 Endpoints
Min Delay          1720 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            core_inst/reg_file_inst/reg_file_reg[18][18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.905ns  (logic 0.119ns (0.798%)  route 14.786ns (99.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.365     3.365    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.119     3.484 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)       11.421    14.905    core_inst/reg_file_inst/mmcm_adv_inst
    SLICE_X61Y16         FDCE                                         f  core_inst/reg_file_inst/reg_file_reg[18][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.511     8.516    core_inst/reg_file_inst/clk_out1
    SLICE_X61Y16         FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[18][18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            core_inst/reg_file_inst/reg_file_reg[18][19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.905ns  (logic 0.119ns (0.798%)  route 14.786ns (99.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.365     3.365    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.119     3.484 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)       11.421    14.905    core_inst/reg_file_inst/mmcm_adv_inst
    SLICE_X61Y16         FDCE                                         f  core_inst/reg_file_inst/reg_file_reg[18][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.511     8.516    core_inst/reg_file_inst/clk_out1
    SLICE_X61Y16         FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[18][19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            core_inst/reg_file_inst/reg_file_reg[22][17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.905ns  (logic 0.119ns (0.798%)  route 14.786ns (99.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.365     3.365    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.119     3.484 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)       11.421    14.905    core_inst/reg_file_inst/mmcm_adv_inst
    SLICE_X60Y16         FDCE                                         f  core_inst/reg_file_inst/reg_file_reg[22][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.511     8.516    core_inst/reg_file_inst/clk_out1
    SLICE_X60Y16         FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[22][17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            core_inst/reg_file_inst/reg_file_reg[22][18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.905ns  (logic 0.119ns (0.798%)  route 14.786ns (99.202%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.365     3.365    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.119     3.484 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)       11.421    14.905    core_inst/reg_file_inst/mmcm_adv_inst
    SLICE_X60Y16         FDCE                                         f  core_inst/reg_file_inst/reg_file_reg[22][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.511     8.516    core_inst/reg_file_inst/clk_out1
    SLICE_X60Y16         FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[22][18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            core_inst/reg_file_inst/reg_file_reg[14][26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.779ns  (logic 0.119ns (0.805%)  route 14.660ns (99.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.365     3.365    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.119     3.484 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)       11.295    14.779    core_inst/reg_file_inst/mmcm_adv_inst
    SLICE_X58Y19         FDCE                                         f  core_inst/reg_file_inst/reg_file_reg[14][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.507     8.512    core_inst/reg_file_inst/clk_out1
    SLICE_X58Y19         FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[14][26]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            core_inst/reg_file_inst/reg_file_reg[5][26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.775ns  (logic 0.119ns (0.805%)  route 14.656ns (99.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.365     3.365    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.119     3.484 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)       11.291    14.775    core_inst/reg_file_inst/mmcm_adv_inst
    SLICE_X59Y19         FDCE                                         f  core_inst/reg_file_inst/reg_file_reg[5][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.507     8.512    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y19         FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[5][26]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            core_inst/reg_file_inst/reg_file_reg[10][17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.633ns  (logic 0.119ns (0.813%)  route 14.514ns (99.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.365     3.365    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.119     3.484 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)       11.149    14.633    core_inst/reg_file_inst/mmcm_adv_inst
    SLICE_X58Y18         FDCE                                         f  core_inst/reg_file_inst/reg_file_reg[10][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.508     8.513    core_inst/reg_file_inst/clk_out1
    SLICE_X58Y18         FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[10][17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            core_inst/reg_file_inst/reg_file_reg[10][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.633ns  (logic 0.119ns (0.813%)  route 14.514ns (99.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.365     3.365    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.119     3.484 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)       11.149    14.633    core_inst/reg_file_inst/mmcm_adv_inst
    SLICE_X58Y18         FDCE                                         f  core_inst/reg_file_inst/reg_file_reg[10][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.508     8.513    core_inst/reg_file_inst/clk_out1
    SLICE_X58Y18         FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[10][29]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            core_inst/reg_file_inst/reg_file_reg[12][18]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.629ns  (logic 0.119ns (0.813%)  route 14.510ns (99.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.365     3.365    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.119     3.484 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)       11.145    14.629    core_inst/reg_file_inst/mmcm_adv_inst
    SLICE_X59Y18         FDCE                                         f  core_inst/reg_file_inst/reg_file_reg[12][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.508     8.513    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y18         FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[12][18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            core_inst/reg_file_inst/reg_file_reg[12][26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.629ns  (logic 0.119ns (0.813%)  route 14.510ns (99.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           3.365     3.365    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.119     3.484 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)       11.145    14.629    core_inst/reg_file_inst/mmcm_adv_inst
    SLICE_X59Y18         FDCE                                         f  core_inst/reg_file_inst/reg_file_reg[12][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_inst/inst/clk_in1
    W5                                                                f  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 f  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   f  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 f  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     f  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 f  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        1.508     8.513    core_inst/reg_file_inst/clk_out1
    SLICE_X59Y18         FDCE                                         r  core_inst/reg_file_inst/reg_file_reg[12][26]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            c2_inst/uart_phy_inst/rx_inst/rx_s1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.224ns (16.045%)  route 1.174ns (83.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    B18                                                               r  uart_rx_i_IBUF_inst/I
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           1.174     1.398    c2_inst/uart_phy_inst/rx_inst/uart_rx_i_IBUF
    SLICE_X0Y34          FDPE                                         r  c2_inst/uart_phy_inst/rx_inst/rx_s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.860    -0.830    c2_inst/uart_phy_inst/rx_inst/clk_out1
    SLICE_X0Y34          FDPE                                         r  c2_inst/uart_phy_inst/rx_inst/rx_s1_reg/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            c2_inst/dumper_inst/pipe_word_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.049ns (2.690%)  route 1.773ns (97.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.593     1.593    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)        0.180     1.822    c2_inst/dumper_inst/rf_idx_reg[4]_rep_1
    SLICE_X7Y23          FDCE                                         f  c2_inst/dumper_inst/pipe_word_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.849    -0.841    c2_inst/dumper_inst/clk_out1
    SLICE_X7Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            c2_inst/dumper_inst/pipe_word_idx_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.049ns (2.690%)  route 1.773ns (97.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.593     1.593    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)        0.180     1.822    c2_inst/dumper_inst/rf_idx_reg[4]_rep_1
    SLICE_X7Y23          FDCE                                         f  c2_inst/dumper_inst/pipe_word_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.849    -0.841    c2_inst/dumper_inst/clk_out1
    SLICE_X7Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            c2_inst/dumper_inst/pipe_word_idx_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.049ns (2.690%)  route 1.773ns (97.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.593     1.593    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)        0.180     1.822    c2_inst/dumper_inst/rf_idx_reg[4]_rep_1
    SLICE_X6Y23          FDCE                                         f  c2_inst/dumper_inst/pipe_word_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.849    -0.841    c2_inst/dumper_inst/clk_out1
    SLICE_X6Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            c2_inst/dumper_inst/pipe_word_idx_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.049ns (2.690%)  route 1.773ns (97.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.593     1.593    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)        0.180     1.822    c2_inst/dumper_inst/rf_idx_reg[4]_rep_1
    SLICE_X6Y23          FDCE                                         f  c2_inst/dumper_inst/pipe_word_idx_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.849    -0.841    c2_inst/dumper_inst/clk_out1
    SLICE_X6Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[3]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            c2_inst/dumper_inst/pipe_word_idx_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.049ns (2.690%)  route 1.773ns (97.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.593     1.593    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)        0.180     1.822    c2_inst/dumper_inst/rf_idx_reg[4]_rep_1
    SLICE_X6Y23          FDCE                                         f  c2_inst/dumper_inst/pipe_word_idx_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.849    -0.841    c2_inst/dumper_inst/clk_out1
    SLICE_X6Y23          FDCE                                         r  c2_inst/dumper_inst/pipe_word_idx_reg[4]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            c2_inst/dumper_inst/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.049ns (2.628%)  route 1.815ns (97.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.593     1.593    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)        0.223     1.864    c2_inst/dumper_inst/rf_idx_reg[4]_rep_1
    SLICE_X5Y23          FDCE                                         f  c2_inst/dumper_inst/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.849    -0.841    c2_inst/dumper_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  c2_inst/dumper_inst/state_reg[0]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            c2_inst/dumper_inst/state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.864ns  (logic 0.049ns (2.628%)  route 1.815ns (97.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.593     1.593    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)        0.223     1.864    c2_inst/dumper_inst/rf_idx_reg[4]_rep_1
    SLICE_X5Y23          FDCE                                         f  c2_inst/dumper_inst/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.849    -0.841    c2_inst/dumper_inst/clk_out1
    SLICE_X5Y23          FDCE                                         r  c2_inst/dumper_inst/state_reg[2]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            c2_inst/dumper_inst/return_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.049ns (2.622%)  route 1.820ns (97.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.593     1.593    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)        0.227     1.869    c2_inst/dumper_inst/rf_idx_reg[4]_rep_1
    SLICE_X4Y23          FDCE                                         f  c2_inst/dumper_inst/return_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.849    -0.841    c2_inst/dumper_inst/clk_out1
    SLICE_X4Y23          FDCE                                         r  c2_inst/dumper_inst/return_state_reg[1]/C

Slack:                    inf
  Source:                 clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            c2_inst/dumper_inst/return_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.869ns  (logic 0.049ns (2.622%)  route 1.820ns (97.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=4, routed)           1.593     1.593    core_inst/reg_file_inst/locked
    SLICE_X7Y23                                                       r  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/I0
    SLICE_X7Y23          LUT1 (Prop_lut1_I0_O)        0.049     1.642 f  core_inst/reg_file_inst/FSM_sequential_state[2]_i_2__1/O
                         net (fo=1713, routed)        0.227     1.869    c2_inst/dumper_inst/rf_idx_reg[4]_rep_1
    SLICE_X4Y23          FDCE                                         f  c2_inst/dumper_inst/return_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1
    W5                                                                r  clk_gen_inst/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0                                                   r  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    clk_gen_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0                                                     r  clk_gen_inst/inst/clkout1_buf/I0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=1793, routed)        0.849    -0.841    c2_inst/dumper_inst/clk_out1
    SLICE_X4Y23          FDCE                                         r  c2_inst/dumper_inst/return_state_reg[3]/C





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+--------------------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal           |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock              |
----------+-----------+---------+-------+---------------+---------+---------------+---------+--------------------+
sys_clk_i | rst_btn_i | FDCE    | -     |     6.518 (r) | SLOW    |    -2.423 (r) | FAST    | clk_out1_clk_wiz_0 |
sys_clk_i | uart_rx_i | FDPE    | -     |     6.203 (r) | SLOW    |    -2.162 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+-----------+---------+-------+---------------+---------+---------------+---------+--------------------+


Output Ports Clock-to-out

----------+-------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output      | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port        | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+-------------+--------+-------+----------------+---------+----------------+---------+--------------------+
sys_clk_i | led_debug_o | FDCE   | -     |      7.762 (r) | SLOW    |      1.139 (r) | FAST    | clk_out1_clk_wiz_0 |
sys_clk_i | led_prog_o  | FDCE   | -     |      7.723 (r) | SLOW    |      1.827 (r) | FAST    | clk_out1_clk_wiz_0 |
sys_clk_i | led_wait_o  | FDCE   | -     |      6.922 (r) | SLOW    |      1.477 (r) | FAST    | clk_out1_clk_wiz_0 |
sys_clk_i | uart_tx_o   | FDPE   | -     |      7.110 (r) | SLOW    |      1.756 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+-------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk_i | sys_clk_i   |        16.971 | SLOW    |         8.488 | SLOW    |         9.969 | SLOW    |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



