GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\MiniLED_driver.v'
Undeclared symbol 'scan1_wire', assumed default net type 'wire'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\MiniLED_driver.v":77)
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\SPI7001_pack\SPI7001_gowin.vp'
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\bh1750.v'
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\filter.v'
Undeclared symbol 'get_data', assumed default net type 'wire'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\filter.v":70)
Undeclared symbol 'compare', assumed default net type 'wire'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\filter.v":90)
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\get_pixel.v'
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\gray.v'
Undeclared symbol 'group_column_update', assumed default net type 'wire'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\gray.v":208)
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\led_part\led_pll\7001_rpll.v'
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\led_part\ramflag_1.v'
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v'
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\lvds_7to1_rx_defines.v'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v":2)
Back to file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v":2)
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\bit_align_ctl.v'
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\lvds_7to1_rx_defines.v'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\bit_align_ctl.v":2)
Back to file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\bit_align_ctl.v'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\bit_align_ctl.v":2)
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\gowin_rpll\LVDS_RX_rPLL.v'
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\lvds_7to1_rx_defines.v'
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\lvds_7to1_rx_top.v'
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\lvds_7to1_rx_defines.v'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\lvds_7to1_rx_top.v":22)
Back to file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\lvds_7to1_rx_top.v'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\lvds_7to1_rx_top.v":22)
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\word_align_ctl.v'
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\gowin_rpll\LVDS_TX_rPLL.v'
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\ip_gddr71tx.v'
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\lvds_7to1_tx_defines.v'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\ip_gddr71tx.v":2)
Back to file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\ip_gddr71tx.v'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\ip_gddr71tx.v":2)
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\lvds_7to1_tx_defines.v'
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\lvds_7to1_tx_top.v'
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\lvds_7to1_tx_defines.v'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\lvds_7to1_tx_top.v":25)
Back to file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\lvds_7to1_tx_top.v'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\lvds_7to1_tx_top.v":25)
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_video_top.v'
Undeclared symbol 'rx_sclk', assumed default net type 'wire'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_video_top.v":71)
Undeclared symbol 'update', assumed default net type 'wire'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_video_top.v":121)
Undeclared symbol 'process_end', assumed default net type 'wire'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_video_top.v":124)
Undeclared symbol 'filter_end', assumed default net type 'wire'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_video_top.v":136)
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\screen_driver_top.v'
Undeclared symbol 'light_refresh', assumed default net type 'wire'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\screen_driver_top.v":40)
Undeclared symbol 'dvi', assumed default net type 'wire'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\screen_driver_top.v":70)
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\src\sram_top_pack\sram_top_gowin.vp'
Analyzing Verilog file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'screen_driver_top'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\screen_driver_top.v":1)
Compiling module 'lvds_video_top'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_video_top.v":22)
Compiling module 'LVDS_7to1_RX_Top'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\lvds_7to1_rx_top.v":24)
Compiling module 'LVDS71RX_1CLK8DATA'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v":6)
Compiling module 'LVDS_RX_rPLL'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\gowin_rpll\LVDS_RX_rPLL.v":9)
Compiling module 'bit_align_ctl'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\bit_align_ctl.v":5)
WARN  (EX2420) : Latch inferred for net 'next_state[3]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\bit_align_ctl.v":126)
Compiling module 'word_align_ctl'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\word_align_ctl.v":1)
Compiling module 'LVDS_7to1_TX_Top'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\lvds_7to1_tx_top.v":27)
Compiling module 'LVDS_TX_rPLL'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\gowin_rpll\LVDS_TX_rPLL.v":9)
Compiling module 'ip_gddr71tx'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_tx\ip_gddr71tx.v":4)
Compiling module 'get_pixel'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\get_pixel.v":1)
Compiling module 'gray'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\gray.v":1)
Compiling module 'filter'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\filter.v":1)
Extracting RAM for identifier 'gray_ram'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\filter.v":13)
Compiling module 'MiniLED_driver'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\MiniLED_driver.v":1)
Compiling module 'SPI7001_25M_1M_rPLL'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\led_part\led_pll\7001_rpll.v":10)
Compiling module 'ramflag_1'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\led_part\ramflag_1.v":1)
Extracting RAM for identifier 'light_ram'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\led_part\ramflag_1.v":21)
Compiling module 'sram_top_gowin_top'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\sram_top_pack\sram_top_gowin.vp":7)
Compiling module '**'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\sram_top_pack\sram_top_gowin.vp":1274)
Compiling module 'SPI7001_gowin_top'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\SPI7001_pack\SPI7001_gowin.vp":7)
Compiling module '**'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\SPI7001_pack\SPI7001_gowin.vp":2398)
Compiling module 'BH1750_drive'("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\bh1750.v":1)
Compiling module 'gw_gao'("E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("E:\Software\Gowin\Gowin_V1.9.10.02_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "screen_driver_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "bit_align_ctl" instantiated to "bit_aln_ctl_inst" is swept in optimizing("E:\Code\FPGA\GW_project\screen_driver_filter_light\src\lvds_7to1_rx\lvds_7to1_rx_top.v":482)
[95%] Generate netlist file "E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\screen_driver.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk" and "MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/led_rpll_inst/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "bh/clk_100khz" and "lvds_video_top_inst/LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk"
[100%] Generate report file "E:\Code\FPGA\GW_project\screen_driver_filter_light\impl\gwsynthesis\screen_driver_syn.rpt.html" completed
GowinSynthesis finish
