****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Thu May 18 18:50:09 2023
****************************************

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   6.266
  Critical Path Slack:                   24.538
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.169
  Critical Path Slack:                    0.074
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   3.503
  Critical Path Slack:                    3.844
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   1.708
  Critical Path Slack:                    0.252
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   2.900
  Critical Path Slack:                   -1.137
  Total Negative Slack:                 -28.924
  No. of Violating Paths:                    32
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   2.703
  Critical Path Slack:                   -0.784
  Total Negative Slack:                 -28.660
  No. of Violating Paths:                   183
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            9
  Critical Path Length:                   4.236
  Critical Path Slack:                   -0.934
  Total Negative Slack:                 -12.887
  No. of Violating Paths:                    45
  ---------------------------------------------

  Timing Path Group 'ate_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   2.319
  Critical Path Slack:                    8.581
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   2.698
  Critical Path Slack:                    2.202
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3392
  Leaf Cell Count:                        46086
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              67912.133
  Total cell area:                   383877.281
  Design Area:                       451789.406
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185845
  sequential_clock_pulse_width Count:        38
  max_capacitance Count:                     31
  min_capacitance Count:                     16
  sequential_clock_pulse_width Cost:     -2.654
  max_capacitance Cost:                -618.389
  min_capacitance Cost:                  -1.424
  Total DRC Cost:                      -622.468
  ---------------------------------------------

1
