
---------- Begin Simulation Statistics ----------
final_tick                               1774279841000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  13035                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885936                       # Number of bytes of host memory used
host_op_rate                                    24570                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   767.15                       # Real time elapsed on the host
host_tick_rate                               28230377                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021657                       # Number of seconds simulated
sim_ticks                                 21656982250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       250553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        503518                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3682648                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7348                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4032933                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155689                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3682648                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       526959                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026367                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493182                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1674                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14440921                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511542                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7399                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545481                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33171336                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     38978942                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.483574                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.696370                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34980699     89.74%     89.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       793821      2.04%     91.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       372993      0.96%     92.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561219      1.44%     94.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444559      1.14%     95.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201419      0.52%     95.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74704      0.19%     96.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4047      0.01%     96.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545481      3.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     38978942                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.331394                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.331394                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      29949373                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64778998                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607075                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519495                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389332                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820642                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377255                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2077                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10605982                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026367                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314886                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36325482                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46593                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35719426                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778664                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.116045                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6570580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648871                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.824663                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43285926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.783946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.053242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30607542     70.71%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           701999      1.62%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737864      1.70%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987197      2.28%     76.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260691      2.91%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779613      1.80%     81.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901473      2.08%     83.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745585      1.72%     84.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6563962     15.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43285926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16037780                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12336442                       # number of floating regfile writes
system.switch_cpus.idleCycles                   28018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9964                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500202                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.322370                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23365979                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10605982                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7369251                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602008                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733262                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61090711                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12759997                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423537                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57277058                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30227                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1425498                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389332                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1342549                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24659                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       321958                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259655                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782961                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42223873                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52851700                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718998                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30358892                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.220201                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56277343                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76790439                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26464476                       # number of integer regfile writes
system.switch_cpus.ipc                       0.230873                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.230873                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292531      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27629844     47.88%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216766      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2972      0.01%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3658122      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730934      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259641     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6875930     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57700600                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22798817                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43414904                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19504182                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38364975                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3097761                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053687                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181837      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202681      6.54%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        472992     15.27%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664483     53.73%     81.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       575009     18.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34707013                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118430145                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33347518                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64967520                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60804420                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57700600                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42241451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60167                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16667332                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43285926                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.333011                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.380099                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30633959     70.77%     70.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1200227      2.77%     73.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1661903      3.84%     77.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1271981      2.94%     80.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015371      4.66%     84.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1814882      4.19%     89.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2172936      5.02%     94.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       930222      2.15%     96.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584445      3.66%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43285926                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.332148                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6314968                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14345                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3383171                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31198632                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43313944                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8803971                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         142528                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024231                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         472813                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3167                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155524850                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62310545                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56532378                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8764688                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       20789791                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389332                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21303695                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36160098                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820713                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86157163                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5625468                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             84492777                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108348214                       # The number of ROB writes
system.switch_cpus.timesIdled                     422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252382                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       120700                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506147                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         120701                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             127026                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       124730                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125823                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        127026                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       756483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       756483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 756483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24172480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24172480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24172480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252965                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252965    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252965                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1029135500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1317963750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21656982250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127822                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       250274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          613                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          311076                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           971                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126852                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24314944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          309581                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7982720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           563346                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.214261                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.410313                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 442644     78.57%     78.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 120701     21.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             563346                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379228500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379186500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1453999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          574                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          226                       # number of demand (read+write) hits
system.l2.demand_hits::total                      800                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          574                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          226                       # number of overall hits
system.l2.overall_hits::total                     800                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          395                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252566                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252965                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          395                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252566                       # number of overall misses
system.l2.overall_misses::total                252965                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     33197500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20155396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20188593500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     33197500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20155396000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20188593500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          969                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252792                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253765                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          969                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252792                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253765                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.407637                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.999106                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996847                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.407637                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.999106                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996847                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84044.303797                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79802.491230                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79807.852865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84044.303797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79802.491230                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79807.852865                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              124730                       # number of writebacks
system.l2.writebacks::total                    124730                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252961                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     29247500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17629736000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17658983500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     29247500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17629736000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17658983500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.407637                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.999106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996832                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.407637                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.999106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996832                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74044.303797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69802.491230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69809.114844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74044.303797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69802.491230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69809.114844                       # average overall mshr miss latency
system.l2.replacements                         309581                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          613                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              613                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          613                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          613                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        61673                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         61673                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9771109000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9771109000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77586.045625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77586.045625                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8511719000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8511719000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67586.045625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67586.045625                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                574                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     33197500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33197500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          969                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.407637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.408857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84044.303797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83620.906801                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     29247500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29247500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.407637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.406797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74044.303797                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74044.303797                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10384287000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10384287000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.998242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82006.894264                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82005.599033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9118017000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9118017000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.998242                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998226                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72006.894264                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72006.894264                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2035.723340                       # Cycle average of tags in use
system.l2.tags.total_refs                      441852                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    309581                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.427258                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     355.063525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.019644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.023972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.506121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1678.110077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.173371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.819390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994006                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          612                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2336213                       # Number of tag accesses
system.l2.tags.data_accesses                  2336213                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16164224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16189760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7982720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7982720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       124730                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             124730                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1167291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    746374717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             747553829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1167291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1173201                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      368597984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            368597984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      368597984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1167291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    746374717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1116151813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    124730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000174328500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7056                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7056                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              612088                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             117846                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252961                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124730                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252961                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124730                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7606                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2548652500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7291671250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10075.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28825.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   229711                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  113630                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252961                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124730                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  180069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        34320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    704.208858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   522.169323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.022709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3621     10.55%     10.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2661      7.75%     18.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3536     10.30%     28.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1198      3.49%     32.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1370      3.99%     36.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1744      5.08%     41.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1376      4.01%     45.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2271      6.62%     51.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16543     48.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        34320                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.846514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.652808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.400689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6969     98.77%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           77      1.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            6      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7056                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.673328                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.610164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.516272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2373     33.63%     33.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              547      7.75%     41.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2521     35.73%     77.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              723     10.25%     87.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              530      7.51%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              243      3.44%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              119      1.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7056                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16189504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7980992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16189504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7982720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       747.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       368.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    747.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    368.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21656864500                       # Total gap between requests
system.mem_ctrls.avgGap                      57340.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16164224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7980992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1167290.978409514995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 746374717.096145749092                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 368518194.634434759617                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       124730                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13008250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7278663000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 513133130500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32932.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28818.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4113951.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            121165800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             64397355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898162020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          323723520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1709313840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8827778100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        882336960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12826877595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.274466                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2184751000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    723060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18749161250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            123900420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             65847045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907979520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          327226140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1709313840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8826488190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        883422720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12844177875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.073297                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2187945000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    723060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18745967250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21656972250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313803                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313813                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313803                       # number of overall hits
system.cpu.icache.overall_hits::total         6313813                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1083                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1083                       # number of overall misses
system.cpu.icache.overall_misses::total          1085                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     46353000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46353000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     46353000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46353000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314898                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314898                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 42800.554017                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42721.658986                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 42800.554017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42721.658986                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          613                       # number of writebacks
system.cpu.icache.writebacks::total               613                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          114                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          969                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          969                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          969                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          969                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     40704000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40704000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     40704000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40704000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42006.191950                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42006.191950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42006.191950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42006.191950                       # average overall mshr miss latency
system.cpu.icache.replacements                    613                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313803                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313813                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1083                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     46353000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46353000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 42800.554017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42721.658986                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          114                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          969                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          969                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     40704000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40704000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42006.191950                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42006.191950                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.770990                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            793.928222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002247                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.768743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007361                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007365                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630767                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630767                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11849473                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11849474                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13320197                       # number of overall hits
system.cpu.dcache.overall_hits::total        13320198                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       542280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         542282                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       636414                       # number of overall misses
system.cpu.dcache.overall_misses::total        636416                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  40825382997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40825382997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  40825382997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40825382997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391753                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391756                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956611                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956614                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.043761                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.045599                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045600                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75284.692404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75284.414745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64149.096338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64148.894743                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3549273                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        17214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24378                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             296                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   145.593281                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.155405                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       337251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       337251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       337251                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       337251                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252793                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252793                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16178330497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16178330497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20548902997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20548902997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78907.522824                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78907.522824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81287.468391                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81287.468391                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251769                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10025125                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10025126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       416337                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        416339                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  30739380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30739380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10441462                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10441465                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.039873                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73832.928613                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73832.573936                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       337251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       337251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79086                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79086                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6218269500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6218269500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78626.678552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78626.678552                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10086002997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10086002997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80083.871251                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80083.871251                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9960060997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9960060997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79083.879191                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79083.879191                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470724                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470724                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94134                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94134                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564858                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564858                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060155                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060155                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4370572500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4370572500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91503.485889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91503.485889                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774279841000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.463537                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12389245                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251769                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.208779                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002269                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.461268                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012169                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012171                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          903                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28166021                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28166021                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1806844915500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33191                       # Simulator instruction rate (inst/s)
host_mem_usage                                 911284                       # Number of bytes of host memory used
host_op_rate                                    70677                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1205.13                       # Real time elapsed on the host
host_tick_rate                               27022036                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032565                       # Number of seconds simulated
sim_ticks                                 32565074500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       419049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        838277                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1388062                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           36                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18973                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1406756                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1137240                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1388062                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       250822                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1633038                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118508                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7521                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5405453                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5178001                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19175                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4607776                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8769199                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     63816652                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.039320                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.340881                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     49643379     77.79%     77.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2401879      3.76%     81.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2330401      3.65%     85.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1046157      1.64%     86.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1629827      2.55%     89.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       729747      1.14%     90.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       897902      1.41%     91.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       529584      0.83%     92.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4607776      7.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     63816652                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.171005                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.171005                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      51417537                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78412043                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2789209                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8619974                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         114265                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2023210                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23511235                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5563                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8997582                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2932                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1633038                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4237453                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              60428833                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8321                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37268215                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          229                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1431                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          228530                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.025073                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4419377                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1255748                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.572211                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     64964195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.260491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.752475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         52335975     80.56%     80.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           433010      0.67%     81.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           756257      1.16%     82.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           930614      1.43%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           819314      1.26%     85.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           562303      0.87%     85.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           790317      1.22%     87.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           372511      0.57%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7963894     12.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     64964195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99740904                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53990033                       # number of floating regfile writes
system.switch_cpus.idleCycles                  165954                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        29446                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1213754                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.174265                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32955617                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8997577                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2317973                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23580820                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           99                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          673                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9804659                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77259437                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23958040                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       142380                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76480061                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          17828                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      14354441                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         114265                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      14361465                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        78118                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1514435                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          189                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          852                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2407620                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2960145                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          852                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        12070                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17376                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88210798                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75024295                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622365                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54899297                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.151913                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75864645                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76208944                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10852125                       # number of integer regfile writes
system.switch_cpus.ipc                       0.460616                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.460616                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       818113      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16744479     21.85%     22.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14808      0.02%     22.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           410      0.00%     22.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       291645      0.38%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          979      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       140080      0.18%     23.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6090      0.01%     23.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74328      0.10%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          102      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576368     19.02%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           24      0.00%     42.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663369     13.92%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2917697      3.81%     60.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1009195      1.32%     62.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21087340     27.52%     89.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7991009     10.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76622439                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65456581                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127958294                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61954665                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66679652                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3434540                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044824                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           64046      1.86%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            813      0.02%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             30      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           388      0.01%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       324488      9.45%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       689267     20.07%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         270241      7.87%     39.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        134051      3.90%     43.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1674537     48.76%     91.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       276678      8.06%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13782285                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     93701711                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13069630                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21514164                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77188283                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76622439                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71154                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10933549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16390                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65207                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4751454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     64964195                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.179456                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.226892                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     46808096     72.05%     72.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2748377      4.23%     76.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2340726      3.60%     79.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2009650      3.09%     82.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2905940      4.47%     87.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2357487      3.63%     91.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2537731      3.91%     94.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1523425      2.35%     97.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1732763      2.67%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     64964195                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.176451                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4237690                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   355                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        68214                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       974958                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23580820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9804659                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36033393                       # number of misc regfile reads
system.switch_cpus.numCycles                 65130149                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        18400157                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         568369                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3720846                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        8572922                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        111629                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221577541                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77742106                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71260437                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9639101                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       23768319                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         114265                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      33089610                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9812132                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100573649                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78386104                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          216                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           50                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12628660                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           52                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            133075114                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151338280                       # The number of ROB writes
system.switch_cpus.timesIdled                    1935                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       204706                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887125                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         204709                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  32565074500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             260273                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       160390                       # Transaction distribution
system.membus.trans_dist::CleanEvict           258657                       # Transaction distribution
system.membus.trans_dist::ReadExReq            158957                       # Transaction distribution
system.membus.trans_dist::ReadExResp           158957                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        260273                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1257507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1257507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1257507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     37095680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     37095680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37095680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            419230                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  419230    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              419230                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1544216500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2280723000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  32565074500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  32565074500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  32565074500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  32565074500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       328029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3482                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          639967                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162878                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3636                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1320011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       455424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38889088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               39344512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          527994                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10265152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           971631                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.210695                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.407810                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 766916     78.93%     78.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 204712     21.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             971631                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          614682500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660006000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5454499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  32565074500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1484                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22923                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24407                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1484                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22923                       # number of overall hits
system.l2.overall_hits::total                   24407                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2150                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       417080                       # number of demand (read+write) misses
system.l2.demand_misses::total                 419230                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2150                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       417080                       # number of overall misses
system.l2.overall_misses::total                419230                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    179960000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  39454165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39634125500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    179960000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  39454165500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39634125500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       440003                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443637                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       440003                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443637                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.591635                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.947903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.944984                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.591635                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.947903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.944984                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83702.325581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 94596.157811                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94540.289340                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83702.325581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 94596.157811                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94540.289340                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              160391                       # number of writebacks
system.l2.writebacks::total                    160391                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       417080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            419230                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       417080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           419230                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    158460000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  35283365500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35441825500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    158460000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  35283365500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35441825500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.591635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.947903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.944984                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.591635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.947903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.944984                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73702.325581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84596.157811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84540.289340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73702.325581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84596.157811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84540.289340                       # average overall mshr miss latency
system.l2.replacements                         527992                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       167638                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           167638                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       167638                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       167638                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3479                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3479                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3479                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3479                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        95763                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         95763                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3921                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3921                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       158957                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              158957                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  14183442500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14183442500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.975927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.975927                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89228.171770                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89228.171770                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       158957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         158957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  12593872500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12593872500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.975927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.975927                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 79228.171770                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79228.171770                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    179960000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    179960000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.591635                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.591635                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83702.325581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83702.325581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    158460000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    158460000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.591635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.591635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73702.325581                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73702.325581                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        19002                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19002                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       258123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          258123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  25270723000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25270723000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.931432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.931432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97901.864615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97901.864615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       258123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       258123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  22689493000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22689493000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.931432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.931432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87901.864615                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87901.864615                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  32565074500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      793977                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    530040                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.497957                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     358.113811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.336863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1682.549326                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.174860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.821557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1357                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          547                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4076468                       # Number of tag accesses
system.l2.tags.data_accesses                  4076468                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  32565074500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       137600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     26693120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26830720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       137600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        137600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10264960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10264960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       417080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              419230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       160390                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             160390                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4225386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    819685519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             823910905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4225386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4225386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      315213773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            315213773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      315213773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4225386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    819685519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1139124678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    417014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001237780500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9425                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9425                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              905407                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151216                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      419230                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     160390                       # Number of write requests accepted
system.mem_ctrls.readBursts                    419230                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160390                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     67                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            26298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            26344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10170                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10263770750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2095815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18123077000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24486.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43236.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   160305                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  134508                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 38.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                419230                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160390                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  254350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   84999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   49925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       284709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.277132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.651864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.951494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       227749     79.99%     79.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25632      9.00%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12879      4.52%     93.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3771      1.32%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1938      0.68%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1111      0.39%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          834      0.29%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1024      0.36%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9771      3.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       284709                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.473952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.584941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    196.016805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9421     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-15871            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9425                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.015491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.974725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.198282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4997     53.02%     53.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              493      5.23%     58.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3080     32.68%     90.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              611      6.48%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              162      1.72%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               55      0.58%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9425                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26826432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10263744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26830720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10264960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       823.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       315.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    823.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    315.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32565123000                       # Total gap between requests
system.mem_ctrls.avgGap                      56183.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       137536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     26688896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10263744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4223420.400896058418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 819555809.706500172615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 315176432.346254885197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2150                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       417080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160390                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     69873750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  18053203250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 793894018250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32499.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     43284.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4949772.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1046724000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            556320435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1547966280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          430258500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2570424480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13534935570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1107148320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20793777585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.530017                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2730927500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1087320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28746827000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            986183940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            524150220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1444857540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          406878120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2570424480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13474477380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1158060480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20565032160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.505761                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2865401750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1087320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28612352750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    54222046750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1806844915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10546997                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10547007                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10546997                       # number of overall hits
system.cpu.icache.overall_hits::total        10547007                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5341                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5343                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5341                       # number of overall misses
system.cpu.icache.overall_misses::total          5343                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    281262997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    281262997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    281262997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    281262997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10552338                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10552350                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10552338                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10552350                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000506                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000506                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000506                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000506                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52661.111590                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52641.399401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52661.111590                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52641.399401                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          816                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.727273                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4095                       # number of writebacks
system.cpu.icache.writebacks::total              4095                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          736                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          736                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          736                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          736                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4605                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4605                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4605                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4605                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    241827997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    241827997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    241827997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    241827997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000436                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000436                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 52514.223018                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52514.223018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 52514.223018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52514.223018                       # average overall mshr miss latency
system.cpu.icache.replacements                   4095                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10546997                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10547007                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5341                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5343                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    281262997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    281262997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10552338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10552350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000506                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000506                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52661.111590                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52641.399401                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          736                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          736                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4605                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    241827997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    241827997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 52514.223018                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52514.223018                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1806844915500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            12.244127                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10551614                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4607                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2290.343825                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002207                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    12.241921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.023914                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21109307                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21109307                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1806844915500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806844915500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806844915500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1806844915500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1806844915500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1806844915500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1806844915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39450560                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39450561                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41271014                       # number of overall hits
system.cpu.dcache.overall_hits::total        41271015                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1394552                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1394554                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1516272                       # number of overall misses
system.cpu.dcache.overall_misses::total       1516274                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 109719499613                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 109719499613                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 109719499613                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 109719499613                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40845112                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40845115                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42787286                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42787289                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034142                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034142                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035437                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035437                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78677.238004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78677.125169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 72361.357074                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72361.261628                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9533579                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        17308                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            103779                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             297                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    91.864240                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.276094                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       293182                       # number of writebacks
system.cpu.dcache.writebacks::total            293182                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       763273                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       763273                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       763273                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       763273                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692795                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692795                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  55286970113                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55286970113                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  60920785613                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  60920785613                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015455                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015455                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016192                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016192                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87579.295546                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87579.295546                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87934.794005                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87934.794005                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691773                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30944664                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30944665                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1105653                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1105655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  84995511500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  84995511500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32050317                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32050320                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 76873.586469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76873.447414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       763193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       763193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342460                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342460                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30855049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30855049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90098.256731                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90098.256731                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505896                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288899                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  24723988113                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24723988113                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85580.040474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85580.040474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           80                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288819                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  24431921113                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24431921113                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 84592.499500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84592.499500                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1820454                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1820454                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       121720                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       121720                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942174                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942174                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.062672                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.062672                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61516                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61516                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5633815500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5633815500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031674                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91582.929644                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91582.929644                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1806844915500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            30.694632                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41963812                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692797                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.571584                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002229                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    30.692403                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.029973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.029975                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86267375                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86267375                       # Number of data accesses

---------- End Simulation Statistics   ----------
