Active-HDL 10.3.3558.6081  2019-05-30 22:46:57

Elaboration top modules:
Verilog Module                sdram_uart_testbench


-------------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version          | Compilation Options
-------------------------------------------------------------------------------------------
sdram_uart_testbench    | work    |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
all_modules             | work    |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
fifo                    | work    |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
uart_to_sdram           | work    |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
SDRAM_Controller        | work    |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
sdram_to_uart           | work    |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
Timer1                  | work    |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
Timer                   | work    |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
bankArbiter             | work    |      | 10.3.3558.6081  (Windows) | -O2 -sv2k12
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
work                    | None
-------------------------------------------------------------------------------------------
