HW Instruction Count:
	CPU0: Used 1428873222 instructions
	CPU1: Used 1909664596 instructions
	CPU2: Used 1113481383 instructions
	CPU3: Used 1113481383 instructions

Hardware misses:
	CPU0: 25636510 cache misses
	CPU1: 25149314 cache misses
	CPU2: 21434200 cache misses
	CPU3: 21434200 cache misses

	CPU0: 25636534 branch misses
	CPU1: 25149393 branch misses
	CPU2: 21434205 branch misses
	CPU3: 23603848 branch misses

Cache Read/Write:
	CPU0: 316995490 cache reads
	CPU1: 273601511 cache reads
	CPU2: 400058118 cache reads
	CPU3: 283973181 cache reads

	CPU0: 25636534 cache writes
	CPU1: 25149393 cache writes
	CPU2: 21434205 cache writes
	CPU3: 23603848 cache writes

Level 1 cache & TLB:
	CPU0: 318368788 level 1 data cache
	CPU1: 350644280 level 1 data cache
	CPU2: 287446067 level 1 data cache
	CPU3: 379011500 level 1 data cache

	CPU0: 140734781973056 level 1 instruct cache
	CPU1: 94692472914128 level 1 instruct cache
	CPU2: 140734781972800 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5756829 last level cache
	CPU1: 4892140 last level cache
	CPU2: 3825347 last level cache
	CPU3: 4659959 last level cache

	CPU0: 318367876 data TLB
	CPU1: 350644240 data TLB
	CPU2: 287415721 data TLB
	CPU3: 379011500 data TLB

	CPU0: 1469781 instruct TLB
	CPU1: 1562199 instruct TLB
	CPU2: 1260346 instruct TLB
	CPU3: 1705300 instruct TLB
HW Instruction Count:
	CPU0: Used 1240822352 instructions
	CPU1: Used 1761313245 instructions
	CPU2: Used 1680841968 instructions
	CPU3: Used 1680841968 instructions

Hardware misses:
	CPU0: 23343778 cache misses
	CPU1: 27535672 cache misses
	CPU2: 19557778 cache misses
	CPU3: 19557778 cache misses

	CPU0: 23343779 branch misses
	CPU1: 27535672 branch misses
	CPU2: 19557904 branch misses
	CPU3: 24241301 branch misses

Cache Read/Write:
	CPU0: 323323316 cache reads
	CPU1: 330541869 cache reads
	CPU2: 367607776 cache reads
	CPU3: 250276417 cache reads

	CPU0: 23343779 cache writes
	CPU1: 27535672 cache writes
	CPU2: 19557904 cache writes
	CPU3: 24241301 cache writes

Level 1 cache & TLB:
	CPU0: 315906717 level 1 data cache
	CPU1: 248136877 level 1 data cache
	CPU2: 258788635 level 1 data cache
	CPU3: 448448197 level 1 data cache

	CPU0: 140734468156192 level 1 instruct cache
	CPU1: 94702432891088 level 1 instruct cache
	CPU2: 140734468155936 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5417713 last level cache
	CPU1: 4443768 last level cache
	CPU2: 3942742 last level cache
	CPU3: 5041157 last level cache

	CPU0: 315906717 data TLB
	CPU1: 248140067 data TLB
	CPU2: 258758123 data TLB
	CPU3: 448448157 data TLB

	CPU0: 1498796 instruct TLB
	CPU1: 1132651 instruct TLB
	CPU2: 1193145 instruct TLB
	CPU3: 1852203 instruct TLB
HW Instruction Count:
	CPU0: Used 1459184330 instructions
	CPU1: Used 1479767655 instructions
	CPU2: Used 1265707095 instructions
	CPU3: Used 1265707095 instructions

Hardware misses:
	CPU0: 17711548 cache misses
	CPU1: 30508837 cache misses
	CPU2: 20180099 cache misses
	CPU3: 20180099 cache misses

	CPU0: 17712821 branch misses
	CPU1: 30509379 branch misses
	CPU2: 20180099 branch misses
	CPU3: 27299781 branch misses

Cache Read/Write:
	CPU0: 357165412 cache reads
	CPU1: 250636194 cache reads
	CPU2: 218763857 cache reads
	CPU3: 428663320 cache reads

	CPU0: 17712821 cache writes
	CPU1: 30509379 cache writes
	CPU2: 20180099 cache writes
	CPU3: 27299781 cache writes

Level 1 cache & TLB:
	CPU0: 356011263 level 1 data cache
	CPU1: 246297211 level 1 data cache
	CPU2: 416240987 level 1 data cache
	CPU3: 252646389 level 1 data cache

	CPU0: 140726672994848 level 1 instruct cache
	CPU1: 94241125806288 level 1 instruct cache
	CPU2: 140726672994592 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5710385 last level cache
	CPU1: 4123193 last level cache
	CPU2: 5248374 last level cache
	CPU3: 3745383 last level cache

	CPU0: 356011224 data TLB
	CPU1: 246291251 data TLB
	CPU2: 416240987 data TLB
	CPU3: 252646389 data TLB

	CPU0: 1585355 instruct TLB
	CPU1: 1120886 instruct TLB
	CPU2: 1812910 instruct TLB
	CPU3: 1159464 instruct TLB
HW Instruction Count:
	CPU0: Used 1326824881 instructions
	CPU1: Used 1599032304 instructions
	CPU2: Used 1090815002 instructions
	CPU3: Used 1090815002 instructions

Hardware misses:
	CPU0: 24924767 cache misses
	CPU1: 25639769 cache misses
	CPU2: 28914616 cache misses
	CPU3: 28914616 cache misses

	CPU0: 24925116 branch misses
	CPU1: 25639769 branch misses
	CPU2: 28914616 branch misses
	CPU3: 17491332 branch misses

Cache Read/Write:
	CPU0: 375056232 cache reads
	CPU1: 312652494 cache reads
	CPU2: 292761843 cache reads
	CPU3: 294899238 cache reads

	CPU0: 24925116 cache writes
	CPU1: 25639769 cache writes
	CPU2: 28914616 cache writes
	CPU3: 17491332 cache writes

Level 1 cache & TLB:
	CPU0: 337572019 level 1 data cache
	CPU1: 436734913 level 1 data cache
	CPU2: 261755595 level 1 data cache
	CPU3: 227374107 level 1 data cache

	CPU0: 140722416718864 level 1 instruct cache
	CPU1: 94670777008336 level 1 instruct cache
	CPU2: 140722416718608 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5485064 last level cache
	CPU1: 5086900 last level cache
	CPU2: 4264655 last level cache
	CPU3: 3752651 last level cache

	CPU0: 337572019 data TLB
	CPU1: 436734913 data TLB
	CPU2: 261755556 data TLB
	CPU3: 227374107 data TLB

	CPU0: 1473412 instruct TLB
	CPU1: 1892106 instruct TLB
	CPU2: 1238591 instruct TLB
	CPU3: 1033882 instruct TLB
HW Instruction Count:
	CPU0: Used 1343772284 instructions
	CPU1: Used 1637727033 instructions
	CPU2: Used 1475540928 instructions
	CPU3: Used 1475540928 instructions

Hardware misses:
	CPU0: 26531629 cache misses
	CPU1: 21151867 cache misses
	CPU2: 27646730 cache misses
	CPU3: 27646730 cache misses

	CPU0: 26530945 branch misses
	CPU1: 21151867 branch misses
	CPU2: 27646439 branch misses
	CPU3: 25732749 branch misses

Cache Read/Write:
	CPU0: 308408404 cache reads
	CPU1: 260866113 cache reads
	CPU2: 284568963 cache reads
	CPU3: 429836586 cache reads

	CPU0: 26530945 cache writes
	CPU1: 21151867 cache writes
	CPU2: 27646439 cache writes
	CPU3: 25732749 cache writes

Level 1 cache & TLB:
	CPU0: 282093465 level 1 data cache
	CPU1: 378781422 level 1 data cache
	CPU2: 356362487 level 1 data cache
	CPU3: 244706158 level 1 data cache

	CPU0: 140726587553888 level 1 instruct cache
	CPU1: 94451210027216 level 1 instruct cache
	CPU2: 140726587553632 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5095024 last level cache
	CPU1: 4822737 last level cache
	CPU2: 4851533 last level cache
	CPU3: 3856546 last level cache

	CPU0: 282089706 data TLB
	CPU1: 378781697 data TLB
	CPU2: 356366239 data TLB
	CPU3: 244706158 data TLB

	CPU0: 1221985 instruct TLB
	CPU1: 1682343 instruct TLB
	CPU2: 1617634 instruct TLB
	CPU3: 1076922 instruct TLB
HW Instruction Count:
	CPU0: Used 1542787891 instructions
	CPU1: Used 1578717323 instructions
	CPU2: Used 1114868797 instructions
	CPU3: Used 1114868797 instructions

Hardware misses:
	CPU0: 26102493 cache misses
	CPU1: 25607642 cache misses
	CPU2: 21881439 cache misses
	CPU3: 21881439 cache misses

	CPU0: 26102493 branch misses
	CPU1: 25607644 branch misses
	CPU2: 21881439 branch misses
	CPU3: 20933336 branch misses

Cache Read/Write:
	CPU0: 357611617 cache reads
	CPU1: 321089550 cache reads
	CPU2: 311531140 cache reads
	CPU3: 275389533 cache reads

	CPU0: 26102493 cache writes
	CPU1: 25607644 cache writes
	CPU2: 21881439 cache writes
	CPU3: 20933336 cache writes

Level 1 cache & TLB:
	CPU0: 323431868 level 1 data cache
	CPU1: 417156649 level 1 data cache
	CPU2: 207394683 level 1 data cache
	CPU3: 313941179 level 1 data cache

	CPU0: 140725231331840 level 1 instruct cache
	CPU1: 93933222867152 level 1 instruct cache
	CPU2: 140725231331584 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5178023 last level cache
	CPU1: 5133612 last level cache
	CPU2: 4085545 last level cache
	CPU3: 4102007 last level cache

	CPU0: 323427533 data TLB
	CPU1: 417156608 data TLB
	CPU2: 207397617 data TLB
	CPU3: 313916468 data TLB

	CPU0: 1381245 instruct TLB
	CPU1: 1825738 instruct TLB
	CPU2: 1029632 instruct TLB
	CPU3: 1357114 instruct TLB
HW Instruction Count:
	CPU0: Used 1204599423 instructions
	CPU1: Used 2107071252 instructions
	CPU2: Used 755977493 instructions
	CPU3: Used 755977493 instructions

Hardware misses:
	CPU0: 17288165 cache misses
	CPU1: 37183217 cache misses
	CPU2: 18020498 cache misses
	CPU3: 18020498 cache misses

	CPU0: 17288165 branch misses
	CPU1: 37183086 branch misses
	CPU2: 18020498 branch misses
	CPU3: 21192571 branch misses

Cache Read/Write:
	CPU0: 349768117 cache reads
	CPU1: 306573697 cache reads
	CPU2: 277430943 cache reads
	CPU3: 321090148 cache reads

	CPU0: 17288165 cache writes
	CPU1: 37183086 cache writes
	CPU2: 18020498 cache writes
	CPU3: 21192571 cache writes

Level 1 cache & TLB:
	CPU0: 264552779 level 1 data cache
	CPU1: 426282133 level 1 data cache
	CPU2: 314972022 level 1 data cache
	CPU3: 293357786 level 1 data cache

	CPU0: 140728103595088 level 1 instruct cache
	CPU1: 94896852660432 level 1 instruct cache
	CPU2: 140728103594832 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5232349 last level cache
	CPU1: 4919939 last level cache
	CPU2: 5065221 last level cache
	CPU3: 4409946 last level cache

	CPU0: 264554221 data TLB
	CPU1: 426282133 data TLB
	CPU2: 314972022 data TLB
	CPU3: 293357746 data TLB

	CPU0: 1128470 instruct TLB
	CPU1: 1927536 instruct TLB
	CPU2: 1395613 instruct TLB
	CPU3: 1292393 instruct TLB
HW Instruction Count:
	CPU0: Used 1299945075 instructions
	CPU1: Used 796227367 instructions
	CPU2: Used 1784423809 instructions
	CPU3: Used 1784423809 instructions

Hardware misses:
	CPU0: 22221692 cache misses
	CPU1: 30336440 cache misses
	CPU2: 21528782 cache misses
	CPU3: 21528782 cache misses

	CPU0: 22221692 branch misses
	CPU1: 30336440 branch misses
	CPU2: 21528782 branch misses
	CPU3: 24539876 branch misses

Cache Read/Write:
	CPU0: 231354636 cache reads
	CPU1: 287661044 cache reads
	CPU2: 303807002 cache reads
	CPU3: 443778865 cache reads

	CPU0: 22221692 cache writes
	CPU1: 30336440 cache writes
	CPU2: 21528782 cache writes
	CPU3: 24539876 cache writes

Level 1 cache & TLB:
	CPU0: 357748560 level 1 data cache
	CPU1: 243659191 level 1 data cache
	CPU2: 360873184 level 1 data cache
	CPU3: 312848761 level 1 data cache

	CPU0: 140723871994224 level 1 instruct cache
	CPU1: 94903233167568 level 1 instruct cache
	CPU2: 140723871993968 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5479360 last level cache
	CPU1: 4199386 last level cache
	CPU2: 4921746 last level cache
	CPU3: 4431710 last level cache

	CPU0: 357746017 data TLB
	CPU1: 243659191 data TLB
	CPU2: 360873184 data TLB
	CPU3: 312848721 data TLB

	CPU0: 1564598 instruct TLB
	CPU1: 1120662 instruct TLB
	CPU2: 1619806 instruct TLB
	CPU3: 1429457 instruct TLB
HW Instruction Count:
	CPU0: Used 944362975 instructions
	CPU1: Used 2109235839 instructions
	CPU2: Used 1870857877 instructions
	CPU3: Used 1870857877 instructions

Hardware misses:
	CPU0: 24897040 cache misses
	CPU1: 20995533 cache misses
	CPU2: 24713353 cache misses
	CPU3: 24713353 cache misses

	CPU0: 24897040 branch misses
	CPU1: 20995667 branch misses
	CPU2: 24713353 branch misses
	CPU3: 23033741 branch misses

Cache Read/Write:
	CPU0: 316417875 cache reads
	CPU1: 337472941 cache reads
	CPU2: 316289677 cache reads
	CPU3: 291492556 cache reads

	CPU0: 24897040 cache writes
	CPU1: 20995667 cache writes
	CPU2: 24713353 cache writes
	CPU3: 23033741 cache writes

Level 1 cache & TLB:
	CPU0: 319559355 level 1 data cache
	CPU1: 375970796 level 1 data cache
	CPU2: 370410068 level 1 data cache
	CPU3: 227156432 level 1 data cache

	CPU0: 140720475026688 level 1 instruct cache
	CPU1: 94918278615248 level 1 instruct cache
	CPU2: 140720475026432 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5512602 last level cache
	CPU1: 5633897 last level cache
	CPU2: 4634721 last level cache
	CPU3: 4079613 last level cache

	CPU0: 319559355 data TLB
	CPU1: 375970754 data TLB
	CPU2: 370408920 data TLB
	CPU3: 227135887 data TLB

	CPU0: 1474682 instruct TLB
	CPU1: 1498795 instruct TLB
	CPU2: 1641017 instruct TLB
	CPU3: 1032687 instruct TLB
HW Instruction Count:
	CPU0: Used 1386403765 instructions
	CPU1: Used 1602187143 instructions
	CPU2: Used 1382450220 instructions
	CPU3: Used 1382450220 instructions

Hardware misses:
	CPU0: 22714314 cache misses
	CPU1: 31073731 cache misses
	CPU2: 19731377 cache misses
	CPU3: 19731377 cache misses

	CPU0: 22714314 branch misses
	CPU1: 31073607 branch misses
	CPU2: 19731377 branch misses
	CPU3: 20661349 branch misses

Cache Read/Write:
	CPU0: 270890834 cache reads
	CPU1: 217802862 cache reads
	CPU2: 426172467 cache reads
	CPU3: 354043266 cache reads

	CPU0: 22714314 cache writes
	CPU1: 31073607 cache writes
	CPU2: 19731377 cache writes
	CPU3: 20661349 cache writes

Level 1 cache & TLB:
	CPU0: 329801906 level 1 data cache
	CPU1: 333190155 level 1 data cache
	CPU2: 240107672 level 1 data cache
	CPU3: 357386136 level 1 data cache

	CPU0: 140734505069584 level 1 instruct cache
	CPU1: 94102917378256 level 1 instruct cache
	CPU2: 140734505069328 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5674981 last level cache
	CPU1: 4175277 last level cache
	CPU2: 4084970 last level cache
	CPU3: 4605443 last level cache

	CPU0: 329801867 data TLB
	CPU1: 333205308 data TLB
	CPU2: 240107672 data TLB
	CPU3: 357376273 data TLB

	CPU0: 1512131 instruct TLB
	CPU1: 1429434 instruct TLB
	CPU2: 1133953 instruct TLB
	CPU3: 1550116 instruct TLB
HW Instruction Count:
	CPU0: Used 1496505468 instructions
	CPU1: Used 1526100281 instructions
	CPU2: Used 2755123140 instructions
	CPU3: Used 2755123140 instructions

Hardware misses:
	CPU0: 17437393 cache misses
	CPU1: 16711676 cache misses
	CPU2: 18788666 cache misses
	CPU3: 18788666 cache misses

	CPU0: 17437393 branch misses
	CPU1: 16711676 branch misses
	CPU2: 18788669 branch misses
	CPU3: 14750482 branch misses

Cache Read/Write:
	CPU0: 168431703 cache reads
	CPU1: 134427513 cache reads
	CPU2: 172928621 cache reads
	CPU3: 136526905 cache reads

	CPU0: 17437393 cache writes
	CPU1: 16711676 cache writes
	CPU2: 18788669 cache writes
	CPU3: 14750482 cache writes

Level 1 cache & TLB:
	CPU0: 443423092 level 1 data cache
	CPU1: 460136369 level 1 data cache
	CPU2: 367862486 level 1 data cache
	CPU3: 330997550 level 1 data cache

	CPU0: 140724990656928 level 1 instruct cache
	CPU1: 94854206439632 level 1 instruct cache
	CPU2: 140724990656672 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 9439315 last level cache
	CPU1: 10307890 last level cache
	CPU2: 8884506 last level cache
	CPU3: 7299266 last level cache

	CPU0: 443426130 data TLB
	CPU1: 460126684 data TLB
	CPU2: 367862443 data TLB
	CPU3: 330997550 data TLB

	CPU0: 3295037 instruct TLB
	CPU1: 4328117 instruct TLB
	CPU2: 3592423 instruct TLB
	CPU3: 2708882 instruct TLB
HW Instruction Count:
	CPU0: Used 3115056739 instructions
	CPU1: Used 2635916841 instructions
	CPU2: Used 2888880905 instructions
	CPU3: Used 2888880905 instructions

Hardware misses:
	CPU0: 30888307 cache misses
	CPU1: 34170344 cache misses
	CPU2: 37033090 cache misses
	CPU3: 37033090 cache misses

	CPU0: 30888295 branch misses
	CPU1: 34171502 branch misses
	CPU2: 37033090 branch misses
	CPU3: 28353451 branch misses

Cache Read/Write:
	CPU0: 290974839 cache reads
	CPU1: 338048213 cache reads
	CPU2: 325316914 cache reads
	CPU3: 312484921 cache reads

	CPU0: 30888295 cache writes
	CPU1: 34171502 cache writes
	CPU2: 37033090 cache writes
	CPU3: 28353451 cache writes

Level 1 cache & TLB:
	CPU0: 388840393 level 1 data cache
	CPU1: 264161378 level 1 data cache
	CPU2: 194898921 level 1 data cache
	CPU3: 399948560 level 1 data cache

	CPU0: 140729236067936 level 1 instruct cache
	CPU1: 94673751380176 level 1 instruct cache
	CPU2: 140729236067680 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5636068 last level cache
	CPU1: 4230326 last level cache
	CPU2: 3744851 last level cache
	CPU3: 4850364 last level cache

	CPU0: 388913773 data TLB
	CPU1: 264161378 data TLB
	CPU2: 194898882 data TLB
	CPU3: 399948560 data TLB

	CPU0: 1724083 instruct TLB
	CPU1: 1144376 instruct TLB
	CPU2: 888112 instruct TLB
	CPU3: 1820131 instruct TLB
HW Instruction Count:
	CPU0: Used 1432141721 instructions
	CPU1: Used 1058447935 instructions
	CPU2: Used 1584746159 instructions
	CPU3: Used 1584746159 instructions

Hardware misses:
	CPU0: 24043373 cache misses
	CPU1: 31306193 cache misses
	CPU2: 24087966 cache misses
	CPU3: 24087966 cache misses

	CPU0: 24044643 branch misses
	CPU1: 31306196 branch misses
	CPU2: 24087966 branch misses
	CPU3: 22542711 branch misses

Cache Read/Write:
	CPU0: 331056968 cache reads
	CPU1: 304924341 cache reads
	CPU2: 385367632 cache reads
	CPU3: 222294375 cache reads

	CPU0: 24044643 cache writes
	CPU1: 31306196 cache writes
	CPU2: 24087966 cache writes
	CPU3: 22542711 cache writes

Level 1 cache & TLB:
	CPU0: 278274149 level 1 data cache
	CPU1: 588982213 level 1 data cache
	CPU2: 245159767 level 1 data cache
	CPU3: 202400339 level 1 data cache

	CPU0: 140737457028640 level 1 instruct cache
	CPU1: 94828112531664 level 1 instruct cache
	CPU2: 140737457028384 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4775204 last level cache
	CPU1: 6445369 last level cache
	CPU2: 4238513 last level cache
	CPU3: 4038779 last level cache

	CPU0: 278271681 data TLB
	CPU1: 588982170 data TLB
	CPU2: 245159767 data TLB
	CPU3: 202377825 data TLB

	CPU0: 1228045 instruct TLB
	CPU1: 2374144 instruct TLB
	CPU2: 1104382 instruct TLB
	CPU3: 929795 instruct TLB
HW Instruction Count:
	CPU0: Used 1743135398 instructions
	CPU1: Used 1614330949 instructions
	CPU2: Used 1115579847 instructions
	CPU3: Used 1115579847 instructions

Hardware misses:
	CPU0: 25311091 cache misses
	CPU1: 25141993 cache misses
	CPU2: 27290334 cache misses
	CPU3: 27290334 cache misses

	CPU0: 25312232 branch misses
	CPU1: 25141993 branch misses
	CPU2: 27290334 branch misses
	CPU3: 22426186 branch misses

Cache Read/Write:
	CPU0: 293917586 cache reads
	CPU1: 300793742 cache reads
	CPU2: 321328686 cache reads
	CPU3: 412845612 cache reads

	CPU0: 25312232 cache writes
	CPU1: 25141993 cache writes
	CPU2: 27290334 cache writes
	CPU3: 22426186 cache writes

Level 1 cache & TLB:
	CPU0: 425979624 level 1 data cache
	CPU1: 475184112 level 1 data cache
	CPU2: 185234699 level 1 data cache
	CPU3: 182676156 level 1 data cache

	CPU0: 140729237348832 level 1 instruct cache
	CPU1: 94505550106832 level 1 instruct cache
	CPU2: 140729237348576 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5952641 last level cache
	CPU1: 5294522 last level cache
	CPU2: 3953142 last level cache
	CPU3: 3723847 last level cache

	CPU0: 425980141 data TLB
	CPU1: 475184795 data TLB
	CPU2: 185235419 data TLB
	CPU3: 182667853 data TLB

	CPU0: 1877038 instruct TLB
	CPU1: 2134857 instruct TLB
	CPU2: 817758 instruct TLB
	CPU3: 910777 instruct TLB
HW Instruction Count:
	CPU0: Used 1415961429 instructions
	CPU1: Used 1234429940 instructions
	CPU2: Used 1631112359 instructions
	CPU3: Used 1631112359 instructions

Hardware misses:
	CPU0: 27476104 cache misses
	CPU1: 25773881 cache misses
	CPU2: 23610708 cache misses
	CPU3: 23610708 cache misses

	CPU0: 27473601 branch misses
	CPU1: 25773881 branch misses
	CPU2: 23610849 branch misses
	CPU3: 25056506 branch misses

Cache Read/Write:
	CPU0: 310756952 cache reads
	CPU1: 407790120 cache reads
	CPU2: 285269619 cache reads
	CPU3: 247451716 cache reads

	CPU0: 27473601 cache writes
	CPU1: 25773881 cache writes
	CPU2: 23610849 cache writes
	CPU3: 25056506 cache writes

Level 1 cache & TLB:
	CPU0: 344905259 level 1 data cache
	CPU1: 490580988 level 1 data cache
	CPU2: 165108322 level 1 data cache
	CPU3: 251658648 level 1 data cache

	CPU0: 140723122748512 level 1 instruct cache
	CPU1: 94315727896784 level 1 instruct cache
	CPU2: 140723122748256 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5676545 last level cache
	CPU1: 5670855 last level cache
	CPU2: 3097982 last level cache
	CPU3: 4064820 last level cache

	CPU0: 344905219 data TLB
	CPU1: 490572236 data TLB
	CPU2: 165108322 data TLB
	CPU3: 251658648 data TLB

	CPU0: 1549215 instruct TLB
	CPU1: 2144400 instruct TLB
	CPU2: 812188 instruct TLB
	CPU3: 1128652 instruct TLB
HW Instruction Count:
	CPU0: Used 1381210134 instructions
	CPU1: Used 1374667719 instructions
	CPU2: Used 1520098333 instructions
	CPU3: Used 1520098333 instructions

Hardware misses:
	CPU0: 22171803 cache misses
	CPU1: 26256110 cache misses
	CPU2: 24346223 cache misses
	CPU3: 24346223 cache misses

	CPU0: 22171803 branch misses
	CPU1: 26256110 branch misses
	CPU2: 24346225 branch misses
	CPU3: 25229721 branch misses

Cache Read/Write:
	CPU0: 337497733 cache reads
	CPU1: 355872297 cache reads
	CPU2: 243239438 cache reads
	CPU3: 318954124 cache reads

	CPU0: 22171803 cache writes
	CPU1: 26256110 cache writes
	CPU2: 24346225 cache writes
	CPU3: 25229721 cache writes

Level 1 cache & TLB:
	CPU0: 227522132 level 1 data cache
	CPU1: 268267501 level 1 data cache
	CPU2: 513061993 level 1 data cache
	CPU3: 292521528 level 1 data cache

	CPU0: 140729169938752 level 1 instruct cache
	CPU1: 94016712421584 level 1 instruct cache
	CPU2: 140729169938496 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4882606 last level cache
	CPU1: 4200729 last level cache
	CPU2: 5920668 last level cache
	CPU3: 4404471 last level cache

	CPU0: 227522132 data TLB
	CPU1: 268267501 data TLB
	CPU2: 513061952 data TLB
	CPU3: 292521528 data TLB

	CPU0: 1079893 instruct TLB
	CPU1: 1119501 instruct TLB
	CPU2: 2316234 instruct TLB
	CPU3: 1139664 instruct TLB
HW Instruction Count:
	CPU0: Used 1521990138 instructions
	CPU1: Used 891494780 instructions
	CPU2: Used 1750419316 instructions
	CPU3: Used 1750419316 instructions

Hardware misses:
	CPU0: 26397482 cache misses
	CPU1: 21418894 cache misses
	CPU2: 28391608 cache misses
	CPU3: 28391608 cache misses

	CPU0: 26397482 branch misses
	CPU1: 21418894 branch misses
	CPU2: 28391599 branch misses
	CPU3: 23501975 branch misses

Cache Read/Write:
	CPU0: 229488325 cache reads
	CPU1: 407806134 cache reads
	CPU2: 285536458 cache reads
	CPU3: 359973955 cache reads

	CPU0: 26397482 cache writes
	CPU1: 21418894 cache writes
	CPU2: 28391599 cache writes
	CPU3: 23501975 cache writes

Level 1 cache & TLB:
	CPU0: 283174603 level 1 data cache
	CPU1: 558321665 level 1 data cache
	CPU2: 182366186 level 1 data cache
	CPU3: 228974699 level 1 data cache

	CPU0: 140736521880240 level 1 instruct cache
	CPU1: 94145174810832 level 1 instruct cache
	CPU2: 140736521879984 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4973766 last level cache
	CPU1: 5974465 last level cache
	CPU2: 3470522 last level cache
	CPU3: 3877226 last level cache

	CPU0: 283174603 data TLB
	CPU1: 558321665 data TLB
	CPU2: 182366186 data TLB
	CPU3: 228974659 data TLB

	CPU0: 1212165 instruct TLB
	CPU1: 2422380 instruct TLB
	CPU2: 900723 instruct TLB
	CPU3: 990270 instruct TLB
HW Instruction Count:
	CPU0: Used 1460259129 instructions
	CPU1: Used 1488237278 instructions
	CPU2: Used 1122687758 instructions
	CPU3: Used 1122687758 instructions

Hardware misses:
	CPU0: 18129268 cache misses
	CPU1: 29522579 cache misses
	CPU2: 24579837 cache misses
	CPU3: 24579837 cache misses

	CPU0: 18129292 branch misses
	CPU1: 29522579 branch misses
	CPU2: 24579837 branch misses
	CPU3: 25483015 branch misses

Cache Read/Write:
	CPU0: 391261279 cache reads
	CPU1: 253934155 cache reads
	CPU2: 282108541 cache reads
	CPU3: 335607324 cache reads

	CPU0: 18129292 cache writes
	CPU1: 29522579 cache writes
	CPU2: 24579837 cache writes
	CPU3: 25483015 cache writes

Level 1 cache & TLB:
	CPU0: 256034661 level 1 data cache
	CPU1: 332748066 level 1 data cache
	CPU2: 431711079 level 1 data cache
	CPU3: 222860505 level 1 data cache

	CPU0: 140721318218480 level 1 instruct cache
	CPU1: 94065305182416 level 1 instruct cache
	CPU2: 140721318218224 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5123594 last level cache
	CPU1: 4523395 last level cache
	CPU2: 5048332 last level cache
	CPU3: 3577421 last level cache

	CPU0: 256032183 data TLB
	CPU1: 332748023 data TLB
	CPU2: 431711079 data TLB
	CPU3: 222837512 data TLB

	CPU0: 1153021 instruct TLB
	CPU1: 1466187 instruct TLB
	CPU2: 1983878 instruct TLB
	CPU3: 979378 instruct TLB
HW Instruction Count:
	CPU0: Used 1282366939 instructions
	CPU1: Used 1524780977 instructions
	CPU2: Used 1355020252 instructions
	CPU3: Used 1355020252 instructions

Hardware misses:
	CPU0: 19185986 cache misses
	CPU1: 25327650 cache misses
	CPU2: 32967774 cache misses
	CPU3: 32967774 cache misses

	CPU0: 19185986 branch misses
	CPU1: 25327650 branch misses
	CPU2: 32967776 branch misses
	CPU3: 16489710 branch misses

Cache Read/Write:
	CPU0: 284621640 cache reads
	CPU1: 351544121 cache reads
	CPU2: 324523533 cache reads
	CPU3: 289978171 cache reads

	CPU0: 19185986 cache writes
	CPU1: 25327650 cache writes
	CPU2: 32967776 cache writes
	CPU3: 16489710 cache writes

Level 1 cache & TLB:
	CPU0: 340986976 level 1 data cache
	CPU1: 298182436 level 1 data cache
	CPU2: 370418972 level 1 data cache
	CPU3: 256251854 level 1 data cache

	CPU0: 140724932790112 level 1 instruct cache
	CPU1: 94409494552784 level 1 instruct cache
	CPU2: 140724932789856 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5601989 last level cache
	CPU1: 4144344 last level cache
	CPU2: 5106733 last level cache
	CPU3: 3816473 last level cache

	CPU0: 340990396 data TLB
	CPU1: 298182436 data TLB
	CPU2: 370418932 data TLB
	CPU3: 256251854 data TLB

	CPU0: 1558570 instruct TLB
	CPU1: 1297840 instruct TLB
	CPU2: 1666634 instruct TLB
	CPU3: 1089421 instruct TLB
HW Instruction Count:
	CPU0: Used 1398411120 instructions
	CPU1: Used 1621768954 instructions
	CPU2: Used 1715783138 instructions
	CPU3: Used 1715783138 instructions

Hardware misses:
	CPU0: 23910903 cache misses
	CPU1: 25795132 cache misses
	CPU2: 27105546 cache misses
	CPU3: 27105546 cache misses

	CPU0: 23911198 branch misses
	CPU1: 25790128 branch misses
	CPU2: 27105546 branch misses
	CPU3: 16397567 branch misses

Cache Read/Write:
	CPU0: 346744950 cache reads
	CPU1: 233979080 cache reads
	CPU2: 284077316 cache reads
	CPU3: 386826987 cache reads

	CPU0: 23911198 cache writes
	CPU1: 25790128 cache writes
	CPU2: 27105546 cache writes
	CPU3: 16397567 cache writes

Level 1 cache & TLB:
	CPU0: 325252890 level 1 data cache
	CPU1: 434588983 level 1 data cache
	CPU2: 138157674 level 1 data cache
	CPU3: 373320328 level 1 data cache

	CPU0: 140731617514288 level 1 instruct cache
	CPU1: 94518838935760 level 1 instruct cache
	CPU2: 140731617514032 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4891898 last level cache
	CPU1: 5640075 last level cache
	CPU2: 3306334 last level cache
	CPU3: 4852993 last level cache

	CPU0: 325253257 data TLB
	CPU1: 434588983 data TLB
	CPU2: 138157674 data TLB
	CPU3: 373320288 data TLB

	CPU0: 1380256 instruct TLB
	CPU1: 1965569 instruct TLB
	CPU2: 650578 instruct TLB
	CPU3: 1606789 instruct TLB
HW Instruction Count:
	CPU0: Used 1231256865 instructions
	CPU1: Used 2069192168 instructions
	CPU2: Used 1670781532 instructions
	CPU3: Used 1670781532 instructions

Hardware misses:
	CPU0: 16348174 cache misses
	CPU1: 27281477 cache misses
	CPU2: 29312058 cache misses
	CPU3: 29312058 cache misses

	CPU0: 16348914 branch misses
	CPU1: 27281477 branch misses
	CPU2: 29311842 branch misses
	CPU3: 19217708 branch misses

Cache Read/Write:
	CPU0: 391149552 cache reads
	CPU1: 245210985 cache reads
	CPU2: 433711973 cache reads
	CPU3: 186151507 cache reads

	CPU0: 16348914 cache writes
	CPU1: 27281477 cache writes
	CPU2: 29311842 cache writes
	CPU3: 19217708 cache writes

Level 1 cache & TLB:
	CPU0: 351625648 level 1 data cache
	CPU1: 246985899 level 1 data cache
	CPU2: 349332303 level 1 data cache
	CPU3: 294479845 level 1 data cache

	CPU0: 140736747107600 level 1 instruct cache
	CPU1: 94012668674256 level 1 instruct cache
	CPU2: 140736747107344 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5534410 last level cache
	CPU1: 4070424 last level cache
	CPU2: 4572742 last level cache
	CPU3: 4131863 last level cache

	CPU0: 351633685 data TLB
	CPU1: 246985856 data TLB
	CPU2: 349332303 data TLB
	CPU3: 294479845 data TLB

	CPU0: 1564424 instruct TLB
	CPU1: 1114548 instruct TLB
	CPU2: 1572988 instruct TLB
	CPU3: 1322095 instruct TLB
HW Instruction Count:
	CPU0: Used 1365393426 instructions
	CPU1: Used 2068994762 instructions
	CPU2: Used 809509362 instructions
	CPU3: Used 809509362 instructions

Hardware misses:
	CPU0: 22256676 cache misses
	CPU1: 25302307 cache misses
	CPU2: 18177340 cache misses
	CPU3: 18177340 cache misses

	CPU0: 22257961 branch misses
	CPU1: 25302302 branch misses
	CPU2: 18177340 branch misses
	CPU3: 25583660 branch misses

Cache Read/Write:
	CPU0: 305827580 cache reads
	CPU1: 437757823 cache reads
	CPU2: 283769162 cache reads
	CPU3: 235134114 cache reads

	CPU0: 22257961 cache writes
	CPU1: 25302302 cache writes
	CPU2: 18177340 cache writes
	CPU3: 25583660 cache writes

Level 1 cache & TLB:
	CPU0: 316148690 level 1 data cache
	CPU1: 551167755 level 1 data cache
	CPU2: 219416192 level 1 data cache
	CPU3: 157805020 level 1 data cache

	CPU0: 140721125556384 level 1 instruct cache
	CPU1: 94270057779408 level 1 instruct cache
	CPU2: 140721125556128 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5315652 last level cache
	CPU1: 5618161 last level cache
	CPU2: 3650389 last level cache
	CPU3: 3587390 last level cache

	CPU0: 316148690 data TLB
	CPU1: 551182185 data TLB
	CPU2: 219416192 data TLB
	CPU3: 157805096 data TLB

	CPU0: 1409926 instruct TLB
	CPU1: 2408864 instruct TLB
	CPU2: 971388 instruct TLB
	CPU3: 702054 instruct TLB
HW Instruction Count:
	CPU0: Used 1256245468 instructions
	CPU1: Used 1848561773 instructions
	CPU2: Used 1582957206 instructions
	CPU3: Used 1582957206 instructions

Hardware misses:
	CPU0: 22003358 cache misses
	CPU1: 28144841 cache misses
	CPU2: 15019258 cache misses
	CPU3: 15019258 cache misses

	CPU0: 22003365 branch misses
	CPU1: 28144841 branch misses
	CPU2: 15019258 branch misses
	CPU3: 26979889 branch misses

Cache Read/Write:
	CPU0: 372170962 cache reads
	CPU1: 222984815 cache reads
	CPU2: 262905308 cache reads
	CPU3: 402944358 cache reads

	CPU0: 22003365 cache writes
	CPU1: 28144841 cache writes
	CPU2: 15019258 cache writes
	CPU3: 26979889 cache writes

Level 1 cache & TLB:
	CPU0: 349245637 level 1 data cache
	CPU1: 303966768 level 1 data cache
	CPU2: 291199410 level 1 data cache
	CPU3: 302738521 level 1 data cache

	CPU0: 140733825172512 level 1 instruct cache
	CPU1: 94555128684752 level 1 instruct cache
	CPU2: 140733825172256 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5253659 last level cache
	CPU1: 4132793 last level cache
	CPU2: 4671948 last level cache
	CPU3: 4127217 last level cache

	CPU0: 349132353 data TLB
	CPU1: 303966768 data TLB
	CPU2: 291199370 data TLB
	CPU3: 302738521 data TLB

	CPU0: 1551960 instruct TLB
	CPU1: 1346668 instruct TLB
	CPU2: 1314794 instruct TLB
	CPU3: 1311861 instruct TLB
HW Instruction Count:
	CPU0: Used 1173015094 instructions
	CPU1: Used 2497940901 instructions
	CPU2: Used 1072404417 instructions
	CPU3: Used 1072404417 instructions

Hardware misses:
	CPU0: 18279527 cache misses
	CPU1: 29764790 cache misses
	CPU2: 25871266 cache misses
	CPU3: 25871266 cache misses

	CPU0: 18279527 branch misses
	CPU1: 29764790 branch misses
	CPU2: 25871266 branch misses
	CPU3: 18488400 branch misses

Cache Read/Write:
	CPU0: 262880855 cache reads
	CPU1: 333408791 cache reads
	CPU2: 321619608 cache reads
	CPU3: 338494497 cache reads

	CPU0: 18279527 cache writes
	CPU1: 29764790 cache writes
	CPU2: 25871266 cache writes
	CPU3: 18488400 cache writes

Level 1 cache & TLB:
	CPU0: 332365148 level 1 data cache
	CPU1: 298182611 level 1 data cache
	CPU2: 200815886 level 1 data cache
	CPU3: 412966542 level 1 data cache

	CPU0: 140723717434800 level 1 instruct cache
	CPU1: 94035902648528 level 1 instruct cache
	CPU2: 140723717434544 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5203209 last level cache
	CPU1: 4525911 last level cache
	CPU2: 3302347 last level cache
	CPU3: 5063610 last level cache

	CPU0: 332365148 data TLB
	CPU1: 298182611 data TLB
	CPU2: 200827256 data TLB
	CPU3: 412966502 data TLB

	CPU0: 1435010 instruct TLB
	CPU1: 1368882 instruct TLB
	CPU2: 837496 instruct TLB
	CPU3: 1856843 instruct TLB
HW Instruction Count:
	CPU0: Used 1517491578 instructions
	CPU1: Used 1054397515 instructions
	CPU2: Used 1046474760 instructions
	CPU3: Used 1046474760 instructions

Hardware misses:
	CPU0: 28248899 cache misses
	CPU1: 20483273 cache misses
	CPU2: 19713865 cache misses
	CPU3: 19713865 cache misses

	CPU0: 28248749 branch misses
	CPU1: 20483275 branch misses
	CPU2: 19713865 branch misses
	CPU3: 25287662 branch misses

Cache Read/Write:
	CPU0: 433701160 cache reads
	CPU1: 310805832 cache reads
	CPU2: 205214494 cache reads
	CPU3: 300995233 cache reads

	CPU0: 28248749 cache writes
	CPU1: 20483275 cache writes
	CPU2: 19713865 cache writes
	CPU3: 25287662 cache writes

Level 1 cache & TLB:
	CPU0: 378175217 level 1 data cache
	CPU1: 298564418 level 1 data cache
	CPU2: 395817900 level 1 data cache
	CPU3: 193868974 level 1 data cache

	CPU0: 140733371539904 level 1 instruct cache
	CPU1: 93951012770000 level 1 instruct cache
	CPU2: 140733371539648 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5688011 last level cache
	CPU1: 4617089 last level cache
	CPU2: 5116460 last level cache
	CPU3: 3265715 last level cache

	CPU0: 378175217 data TLB
	CPU1: 298564377 data TLB
	CPU2: 395817900 data TLB
	CPU3: 193868974 data TLB

	CPU0: 1691398 instruct TLB
	CPU1: 1270558 instruct TLB
	CPU2: 1747671 instruct TLB
	CPU3: 884617 instruct TLB
HW Instruction Count:
	CPU0: Used 1346800540 instructions
	CPU1: Used 1403267395 instructions
	CPU2: Used 1353308449 instructions
	CPU3: Used 1353308449 instructions

Hardware misses:
	CPU0: 14289456 cache misses
	CPU1: 28855143 cache misses
	CPU2: 22955071 cache misses
	CPU3: 22955071 cache misses

	CPU0: 14289456 branch misses
	CPU1: 28855143 branch misses
	CPU2: 22955067 branch misses
	CPU3: 26437330 branch misses

Cache Read/Write:
	CPU0: 307428728 cache reads
	CPU1: 379822552 cache reads
	CPU2: 479744629 cache reads
	CPU3: 303133098 cache reads

	CPU0: 14289456 cache writes
	CPU1: 28855143 cache writes
	CPU2: 22955067 cache writes
	CPU3: 26437330 cache writes

Level 1 cache & TLB:
	CPU0: 262638358 level 1 data cache
	CPU1: 436637932 level 1 data cache
	CPU2: 256244846 level 1 data cache
	CPU3: 402410472 level 1 data cache

	CPU0: 140726818947936 level 1 instruct cache
	CPU1: 94821406961872 level 1 instruct cache
	CPU2: 140726818947680 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5617692 last level cache
	CPU1: 6381323 last level cache
	CPU2: 4749103 last level cache
	CPU3: 5938460 last level cache

	CPU0: 262636392 data TLB
	CPU1: 436637932 data TLB
	CPU2: 256244804 data TLB
	CPU3: 402410472 data TLB

	CPU0: 1217984 instruct TLB
	CPU1: 2218967 instruct TLB
	CPU2: 1399193 instruct TLB
	CPU3: 1846445 instruct TLB
HW Instruction Count:
	CPU0: Used 1209640501 instructions
	CPU1: Used 1502368585 instructions
	CPU2: Used 1379390088 instructions
	CPU3: Used 1379390088 instructions

Hardware misses:
	CPU0: 26743735 cache misses
	CPU1: 35898171 cache misses
	CPU2: 30628611 cache misses
	CPU3: 30628611 cache misses

	CPU0: 26743552 branch misses
	CPU1: 35897524 branch misses
	CPU2: 30628660 branch misses
	CPU3: 30763320 branch misses

Cache Read/Write:
	CPU0: 410790912 cache reads
	CPU1: 551930947 cache reads
	CPU2: 307106451 cache reads
	CPU3: 288681900 cache reads

	CPU0: 26743552 cache writes
	CPU1: 35897524 cache writes
	CPU2: 30628660 cache writes
	CPU3: 30763320 cache writes

Level 1 cache & TLB:
	CPU0: 413705844 level 1 data cache
	CPU1: 551521610 level 1 data cache
	CPU2: 512922224 level 1 data cache
	CPU3: 366164400 level 1 data cache

	CPU0: 140728486595888 level 1 instruct cache
	CPU1: 94102162931920 level 1 instruct cache
	CPU2: 140728486595632 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 9180219 last level cache
	CPU1: 8695011 last level cache
	CPU2: 10428502 last level cache
	CPU3: 6954131 last level cache

	CPU0: 413705804 data TLB
	CPU1: 551514827 data TLB
	CPU2: 512951561 data TLB
	CPU3: 366164400 data TLB

	CPU0: 2600884 instruct TLB
	CPU1: 3888804 instruct TLB
	CPU2: 3743161 instruct TLB
	CPU3: 2416188 instruct TLB
HW Instruction Count:
	CPU0: Used 1258054528 instructions
	CPU1: Used 1797032601 instructions
	CPU2: Used 1146277549 instructions
	CPU3: Used 1146277549 instructions

Hardware misses:
	CPU0: 25354556 cache misses
	CPU1: 27798884 cache misses
	CPU2: 25839903 cache misses
	CPU3: 25839903 cache misses

	CPU0: 25354558 branch misses
	CPU1: 27798742 branch misses
	CPU2: 25839903 branch misses
	CPU3: 22038597 branch misses

Cache Read/Write:
	CPU0: 285403664 cache reads
	CPU1: 264202331 cache reads
	CPU2: 464569469 cache reads
	CPU3: 257122374 cache reads

	CPU0: 25354558 cache writes
	CPU1: 27798742 cache writes
	CPU2: 25839903 cache writes
	CPU3: 22038597 cache writes

Level 1 cache & TLB:
	CPU0: 282376809 level 1 data cache
	CPU1: 396283126 level 1 data cache
	CPU2: 308979556 level 1 data cache
	CPU3: 271954002 level 1 data cache

	CPU0: 140736922951296 level 1 instruct cache
	CPU1: 94531705077968 level 1 instruct cache
	CPU2: 140736922951040 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5147662 last level cache
	CPU1: 5069179 last level cache
	CPU2: 4502556 last level cache
	CPU3: 4512090 last level cache

	CPU0: 282376768 data TLB
	CPU1: 396283126 data TLB
	CPU2: 308979556 data TLB
	CPU3: 271954002 data TLB

	CPU0: 1360283 instruct TLB
	CPU1: 1821455 instruct TLB
	CPU2: 1461825 instruct TLB
	CPU3: 1321370 instruct TLB
HW Instruction Count:
	CPU0: Used 1347720105 instructions
	CPU1: Used 1671496443 instructions
	CPU2: Used 1023030874 instructions
	CPU3: Used 1023030874 instructions

Hardware misses:
	CPU0: 22666160 cache misses
	CPU1: 29934391 cache misses
	CPU2: 25640661 cache misses
	CPU3: 25640661 cache misses

	CPU0: 22666151 branch misses
	CPU1: 29934391 branch misses
	CPU2: 25635029 branch misses
	CPU3: 19518252 branch misses

Cache Read/Write:
	CPU0: 267481087 cache reads
	CPU1: 441724278 cache reads
	CPU2: 410744507 cache reads
	CPU3: 233574563 cache reads

	CPU0: 22666151 cache writes
	CPU1: 29934391 cache writes
	CPU2: 25635029 cache writes
	CPU3: 19518252 cache writes

Level 1 cache & TLB:
	CPU0: 227834022 level 1 data cache
	CPU1: 457704368 level 1 data cache
	CPU2: 284700645 level 1 data cache
	CPU3: 335181222 level 1 data cache

	CPU0: 140724985474784 level 1 instruct cache
	CPU1: 94265530941648 level 1 instruct cache
	CPU2: 140724985474528 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4947306 last level cache
	CPU1: 5665899 last level cache
	CPU2: 4580413 last level cache
	CPU3: 4524408 last level cache

	CPU0: 227834108 data TLB
	CPU1: 457704440 data TLB
	CPU2: 284700645 data TLB
	CPU3: 335181222 data TLB

	CPU0: 1057606 instruct TLB
	CPU1: 1970742 instruct TLB
	CPU2: 1308998 instruct TLB
	CPU3: 1529115 instruct TLB
HW Instruction Count:
	CPU0: Used 1324326856 instructions
	CPU1: Used 862495744 instructions
	CPU2: Used 1554161037 instructions
	CPU3: Used 1554161037 instructions

Hardware misses:
	CPU0: 26728322 cache misses
	CPU1: 26672529 cache misses
	CPU2: 21394177 cache misses
	CPU3: 21394177 cache misses

	CPU0: 26728322 branch misses
	CPU1: 26672529 branch misses
	CPU2: 21394177 branch misses
	CPU3: 21600957 branch misses

Cache Read/Write:
	CPU0: 241617930 cache reads
	CPU1: 342731648 cache reads
	CPU2: 249915605 cache reads
	CPU3: 472787561 cache reads

	CPU0: 26728322 cache writes
	CPU1: 26672529 cache writes
	CPU2: 21394177 cache writes
	CPU3: 21600957 cache writes

Level 1 cache & TLB:
	CPU0: 370826980 level 1 data cache
	CPU1: 260840849 level 1 data cache
	CPU2: 314030073 level 1 data cache
	CPU3: 313266138 level 1 data cache

	CPU0: 140734496012864 level 1 instruct cache
	CPU1: 94089101672656 level 1 instruct cache
	CPU2: 140734496012608 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5493150 last level cache
	CPU1: 4184389 last level cache
	CPU2: 4813325 last level cache
	CPU3: 4286810 last level cache

	CPU0: 370826980 data TLB
	CPU1: 260840849 data TLB
	CPU2: 314030073 data TLB
	CPU3: 313266098 data TLB

	CPU0: 1684880 instruct TLB
	CPU1: 1163819 instruct TLB
	CPU2: 1483263 instruct TLB
	CPU3: 1438146 instruct TLB
HW Instruction Count:
	CPU0: Used 1612628754 instructions
	CPU1: Used 1479860710 instructions
	CPU2: Used 1432462255 instructions
	CPU3: Used 1432462255 instructions

Hardware misses:
	CPU0: 24614384 cache misses
	CPU1: 25645412 cache misses
	CPU2: 19404568 cache misses
	CPU3: 19404568 cache misses

	CPU0: 24613574 branch misses
	CPU1: 25645275 branch misses
	CPU2: 19404568 branch misses
	CPU3: 24636072 branch misses

Cache Read/Write:
	CPU0: 380788244 cache reads
	CPU1: 436508971 cache reads
	CPU2: 130334436 cache reads
	CPU3: 323408740 cache reads

	CPU0: 24613574 cache writes
	CPU1: 25645275 cache writes
	CPU2: 19404568 cache writes
	CPU3: 24636072 cache writes

Level 1 cache & TLB:
	CPU0: 206463182 level 1 data cache
	CPU1: 440206804 level 1 data cache
	CPU2: 305464163 level 1 data cache
	CPU3: 350891759 level 1 data cache

	CPU0: 140722268236464 level 1 instruct cache
	CPU1: 94482674323664 level 1 instruct cache
	CPU2: 140722268236208 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4702547 last level cache
	CPU1: 5351228 last level cache
	CPU2: 4390272 last level cache
	CPU3: 5158231 last level cache

	CPU0: 206459888 data TLB
	CPU1: 440206804 data TLB
	CPU2: 305464163 data TLB
	CPU3: 350891719 data TLB

	CPU0: 1004766 instruct TLB
	CPU1: 1946916 instruct TLB
	CPU2: 1383010 instruct TLB
	CPU3: 1673320 instruct TLB
HW Instruction Count:
	CPU0: Used 1308302082 instructions
	CPU1: Used 1104282038 instructions
	CPU2: Used 2009674901 instructions
	CPU3: Used 2009674901 instructions

Hardware misses:
	CPU0: 18356507 cache misses
	CPU1: 29712522 cache misses
	CPU2: 22937162 cache misses
	CPU3: 22937162 cache misses

	CPU0: 18356510 branch misses
	CPU1: 29712522 branch misses
	CPU2: 22937162 branch misses
	CPU3: 22376181 branch misses

Cache Read/Write:
	CPU0: 339046378 cache reads
	CPU1: 338028950 cache reads
	CPU2: 296380206 cache reads
	CPU3: 280231413 cache reads

	CPU0: 18356510 cache writes
	CPU1: 29712522 cache writes
	CPU2: 22937162 cache writes
	CPU3: 22376181 cache writes

Level 1 cache & TLB:
	CPU0: 337018534 level 1 data cache
	CPU1: 279486640 level 1 data cache
	CPU2: 389051718 level 1 data cache
	CPU3: 265897047 level 1 data cache

	CPU0: 140728157499696 level 1 instruct cache
	CPU1: 94865776742608 level 1 instruct cache
	CPU2: 140728157499440 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5403350 last level cache
	CPU1: 4258630 last level cache
	CPU2: 5021506 last level cache
	CPU3: 4207363 last level cache

	CPU0: 337017286 data TLB
	CPU1: 279483971 data TLB
	CPU2: 389051718 data TLB
	CPU3: 265897008 data TLB

	CPU0: 1550469 instruct TLB
	CPU1: 1230200 instruct TLB
	CPU2: 1710433 instruct TLB
	CPU3: 1190778 instruct TLB
HW Instruction Count:
	CPU0: Used 1451814171 instructions
	CPU1: Used 1868579877 instructions
	CPU2: Used 1063424200 instructions
	CPU3: Used 1063424200 instructions

Hardware misses:
	CPU0: 19742573 cache misses
	CPU1: 29261634 cache misses
	CPU2: 15072672 cache misses
	CPU3: 15072672 cache misses

	CPU0: 19740885 branch misses
	CPU1: 29260979 branch misses
	CPU2: 15072669 branch misses
	CPU3: 28357734 branch misses

Cache Read/Write:
	CPU0: 313507295 cache reads
	CPU1: 393381628 cache reads
	CPU2: 300343827 cache reads
	CPU3: 294769553 cache reads

	CPU0: 19740885 cache writes
	CPU1: 29260979 cache writes
	CPU2: 15072669 cache writes
	CPU3: 28357734 cache writes

Level 1 cache & TLB:
	CPU0: 291363319 level 1 data cache
	CPU1: 235738905 level 1 data cache
	CPU2: 435634004 level 1 data cache
	CPU3: 336874035 level 1 data cache

	CPU0: 140721673996080 level 1 instruct cache
	CPU1: 94581751808208 level 1 instruct cache
	CPU2: 140721673995824 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5488208 last level cache
	CPU1: 3516566 last level cache
	CPU2: 5835427 last level cache
	CPU3: 4672935 last level cache

	CPU0: 291353884 data TLB
	CPU1: 235738978 data TLB
	CPU2: 435642649 data TLB
	CPU3: 336874035 data TLB

	CPU0: 1208652 instruct TLB
	CPU1: 1072509 instruct TLB
	CPU2: 1934918 instruct TLB
	CPU3: 1509373 instruct TLB
HW Instruction Count:
	CPU0: Used 1395532771 instructions
	CPU1: Used 1439218834 instructions
	CPU2: Used 849217075 instructions
	CPU3: Used 849217075 instructions

Hardware misses:
	CPU0: 21692842 cache misses
	CPU1: 30137666 cache misses
	CPU2: 23401709 cache misses
	CPU3: 23401709 cache misses

	CPU0: 21692842 branch misses
	CPU1: 30137391 branch misses
	CPU2: 23401812 branch misses
	CPU3: 20912287 branch misses

Cache Read/Write:
	CPU0: 410431740 cache reads
	CPU1: 302281246 cache reads
	CPU2: 237869157 cache reads
	CPU3: 298065789 cache reads

	CPU0: 21692842 cache writes
	CPU1: 30137391 cache writes
	CPU2: 23401812 cache writes
	CPU3: 20912287 cache writes

Level 1 cache & TLB:
	CPU0: 207888894 level 1 data cache
	CPU1: 390016050 level 1 data cache
	CPU2: 464814048 level 1 data cache
	CPU3: 188690006 level 1 data cache

	CPU0: 140727471062064 level 1 instruct cache
	CPU1: 94832194797776 level 1 instruct cache
	CPU2: 140727471061808 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4609715 last level cache
	CPU1: 4782908 last level cache
	CPU2: 5594762 last level cache
	CPU3: 3577164 last level cache

	CPU0: 207888894 data TLB
	CPU1: 390016008 data TLB
	CPU2: 464814048 data TLB
	CPU3: 188657909 data TLB

	CPU0: 930215 instruct TLB
	CPU1: 1716628 instruct TLB
	CPU2: 2114882 instruct TLB
	CPU3: 879973 instruct TLB
HW Instruction Count:
	CPU0: Used 1421457190 instructions
	CPU1: Used 2467879746 instructions
	CPU2: Used 876891641 instructions
	CPU3: Used 876891641 instructions

Hardware misses:
	CPU0: 19611263 cache misses
	CPU1: 27773731 cache misses
	CPU2: 23958107 cache misses
	CPU3: 23958107 cache misses

	CPU0: 19610455 branch misses
	CPU1: 27773732 branch misses
	CPU2: 23958107 branch misses
	CPU3: 24796315 branch misses

Cache Read/Write:
	CPU0: 388200963 cache reads
	CPU1: 382088842 cache reads
	CPU2: 279846353 cache reads
	CPU3: 219112352 cache reads

	CPU0: 19610455 cache writes
	CPU1: 27773732 cache writes
	CPU2: 23958107 cache writes
	CPU3: 24796315 cache writes

Level 1 cache & TLB:
	CPU0: 302657057 level 1 data cache
	CPU1: 280817217 level 1 data cache
	CPU2: 249789300 level 1 data cache
	CPU3: 421479948 level 1 data cache

	CPU0: 140734135520016 level 1 instruct cache
	CPU1: 94452862234832 level 1 instruct cache
	CPU2: 140734135519760 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5157311 last level cache
	CPU1: 4535989 last level cache
	CPU2: 4132248 last level cache
	CPU3: 4622135 last level cache

	CPU0: 302658080 data TLB
	CPU1: 280817217 data TLB
	CPU2: 249789300 data TLB
	CPU3: 421479908 data TLB

	CPU0: 1347516 instruct TLB
	CPU1: 1250216 instruct TLB
	CPU2: 1143896 instruct TLB
	CPU3: 1841029 instruct TLB
HW Instruction Count:
	CPU0: Used 1189368565 instructions
	CPU1: Used 1348127358 instructions
	CPU2: Used 1635005313 instructions
	CPU3: Used 1635005313 instructions

Hardware misses:
	CPU0: 18848508 cache misses
	CPU1: 22394905 cache misses
	CPU2: 27197557 cache misses
	CPU3: 27197557 cache misses

	CPU0: 18848522 branch misses
	CPU1: 22395228 branch misses
	CPU2: 27197557 branch misses
	CPU3: 25296264 branch misses

Cache Read/Write:
	CPU0: 382245578 cache reads
	CPU1: 350635605 cache reads
	CPU2: 149024119 cache reads
	CPU3: 423029713 cache reads

	CPU0: 18848522 cache writes
	CPU1: 22395228 cache writes
	CPU2: 27197557 cache writes
	CPU3: 25296264 cache writes

Level 1 cache & TLB:
	CPU0: 364416556 level 1 data cache
	CPU1: 342378948 level 1 data cache
	CPU2: 205600181 level 1 data cache
	CPU3: 352894091 level 1 data cache

	CPU0: 140724991123856 level 1 instruct cache
	CPU1: 94385578541264 level 1 instruct cache
	CPU2: 140724991123600 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5606603 last level cache
	CPU1: 5027054 last level cache
	CPU2: 3525848 last level cache
	CPU3: 4468571 last level cache

	CPU0: 364416516 data TLB
	CPU1: 342378948 data TLB
	CPU2: 205600181 data TLB
	CPU3: 352860537 data TLB

	CPU0: 1614471 instruct TLB
	CPU1: 1479544 instruct TLB
	CPU2: 971328 instruct TLB
	CPU3: 1574634 instruct TLB
HW Instruction Count:
	CPU0: Used 1518917244 instructions
	CPU1: Used 1169324100 instructions
	CPU2: Used 1127398689 instructions
	CPU3: Used 1127398689 instructions

Hardware misses:
	CPU0: 23918445 cache misses
	CPU1: 28148812 cache misses
	CPU2: 13037474 cache misses
	CPU3: 13037474 cache misses

	CPU0: 23918467 branch misses
	CPU1: 28148812 branch misses
	CPU2: 13037474 branch misses
	CPU3: 27287665 branch misses

Cache Read/Write:
	CPU0: 329803214 cache reads
	CPU1: 297204958 cache reads
	CPU2: 397755861 cache reads
	CPU3: 258285374 cache reads

	CPU0: 23918467 cache writes
	CPU1: 28148812 cache writes
	CPU2: 13037474 cache writes
	CPU3: 27287665 cache writes

Level 1 cache & TLB:
	CPU0: 325363055 level 1 data cache
	CPU1: 368872197 level 1 data cache
	CPU2: 314783176 level 1 data cache
	CPU3: 243817752 level 1 data cache

	CPU0: 140726204693424 level 1 instruct cache
	CPU1: 94207832293584 level 1 instruct cache
	CPU2: 140726204693168 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5351672 last level cache
	CPU1: 4565129 last level cache
	CPU2: 4328728 last level cache
	CPU3: 4251805 last level cache

	CPU0: 325369649 data TLB
	CPU1: 368866224 data TLB
	CPU2: 314783136 data TLB
	CPU3: 243818468 data TLB

	CPU0: 1414645 instruct TLB
	CPU1: 1603237 instruct TLB
	CPU2: 1441947 instruct TLB
	CPU3: 1156746 instruct TLB
HW Instruction Count:
	CPU0: Used 1565956592 instructions
	CPU1: Used 1718086329 instructions
	CPU2: Used 728700407 instructions
	CPU3: Used 728700407 instructions

Hardware misses:
	CPU0: 24306203 cache misses
	CPU1: 28207001 cache misses
	CPU2: 20645883 cache misses
	CPU3: 20645883 cache misses

	CPU0: 24308206 branch misses
	CPU1: 28207456 branch misses
	CPU2: 20645883 branch misses
	CPU3: 19583785 branch misses

Cache Read/Write:
	CPU0: 368707549 cache reads
	CPU1: 287381157 cache reads
	CPU2: 285845139 cache reads
	CPU3: 309946501 cache reads

	CPU0: 24308206 cache writes
	CPU1: 28207456 cache writes
	CPU2: 20645883 cache writes
	CPU3: 19583785 cache writes

Level 1 cache & TLB:
	CPU0: 367067263 level 1 data cache
	CPU1: 301683799 level 1 data cache
	CPU2: 244308885 level 1 data cache
	CPU3: 352628817 level 1 data cache

	CPU0: 140722537337808 level 1 instruct cache
	CPU1: 94752143769808 level 1 instruct cache
	CPU2: 140722537337552 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5535160 last level cache
	CPU1: 4359221 last level cache
	CPU2: 4375966 last level cache
	CPU3: 4526680 last level cache

	CPU0: 367064544 data TLB
	CPU1: 301683799 data TLB
	CPU2: 244281557 data TLB
	CPU3: 352628777 data TLB

	CPU0: 1678703 instruct TLB
	CPU1: 1361919 instruct TLB
	CPU2: 1080273 instruct TLB
	CPU3: 1543049 instruct TLB
HW Instruction Count:
	CPU0: Used 1166293420 instructions
	CPU1: Used 1537022928 instructions
	CPU2: Used 1525973992 instructions
	CPU3: Used 1525973992 instructions

Hardware misses:
	CPU0: 16899499 cache misses
	CPU1: 27895904 cache misses
	CPU2: 17339776 cache misses
	CPU3: 17339776 cache misses

	CPU0: 16899502 branch misses
	CPU1: 27895904 branch misses
	CPU2: 17339776 branch misses
	CPU3: 29936569 branch misses

Cache Read/Write:
	CPU0: 280932108 cache reads
	CPU1: 448669895 cache reads
	CPU2: 202613820 cache reads
	CPU3: 326050910 cache reads

	CPU0: 16899502 cache writes
	CPU1: 27895904 cache writes
	CPU2: 17339776 cache writes
	CPU3: 29936569 cache writes

Level 1 cache & TLB:
	CPU0: 342174976 level 1 data cache
	CPU1: 332110576 level 1 data cache
	CPU2: 268916753 level 1 data cache
	CPU3: 321084029 level 1 data cache

	CPU0: 140736186212816 level 1 instruct cache
	CPU1: 94139155550416 level 1 instruct cache
	CPU2: 140736186212560 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5509653 last level cache
	CPU1: 4808124 last level cache
	CPU2: 4104719 last level cache
	CPU3: 4329497 last level cache

	CPU0: 342174935 data TLB
	CPU1: 332112484 data TLB
	CPU2: 268917027 data TLB
	CPU3: 321048474 data TLB

	CPU0: 1511636 instruct TLB
	CPU1: 1436389 instruct TLB
	CPU2: 1172206 instruct TLB
	CPU3: 1485438 instruct TLB
HW Instruction Count:
	CPU0: Used 1061328916 instructions
	CPU1: Used 1852430242 instructions
	CPU2: Used 723684676 instructions
	CPU3: Used 723684676 instructions

Hardware misses:
	CPU0: 19429101 cache misses
	CPU1: 19681807 cache misses
	CPU2: 30056366 cache misses
	CPU3: 30056366 cache misses

	CPU0: 19429101 branch misses
	CPU1: 19681194 branch misses
	CPU2: 30054925 branch misses
	CPU3: 24601792 branch misses

Cache Read/Write:
	CPU0: 216758983 cache reads
	CPU1: 293436187 cache reads
	CPU2: 297908704 cache reads
	CPU3: 475462043 cache reads

	CPU0: 19429101 cache writes
	CPU1: 19681194 cache writes
	CPU2: 30054925 cache writes
	CPU3: 24601792 cache writes

Level 1 cache & TLB:
	CPU0: 210964005 level 1 data cache
	CPU1: 407877817 level 1 data cache
	CPU2: 289466079 level 1 data cache
	CPU3: 370239050 level 1 data cache

	CPU0: 140733323589264 level 1 instruct cache
	CPU1: 94785226473680 level 1 instruct cache
	CPU2: 140733323589008 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4450701 last level cache
	CPU1: 5279583 last level cache
	CPU2: 4310112 last level cache
	CPU3: 4766078 last level cache

	CPU0: 210964081 data TLB
	CPU1: 407877817 data TLB
	CPU2: 289479779 data TLB
	CPU3: 370238934 data TLB

	CPU0: 944454 instruct TLB
	CPU1: 1741104 instruct TLB
	CPU2: 1252153 instruct TLB
	CPU3: 1625660 instruct TLB
HW Instruction Count:
	CPU0: Used 1285046050 instructions
	CPU1: Used 1227639460 instructions
	CPU2: Used 1614775303 instructions
	CPU3: Used 1614775303 instructions

Hardware misses:
	CPU0: 20187431 cache misses
	CPU1: 28488584 cache misses
	CPU2: 25208341 cache misses
	CPU3: 25208341 cache misses

	CPU0: 20187543 branch misses
	CPU1: 28488584 branch misses
	CPU2: 25208341 branch misses
	CPU3: 21424281 branch misses

Cache Read/Write:
	CPU0: 357759062 cache reads
	CPU1: 423247742 cache reads
	CPU2: 252045912 cache reads
	CPU3: 241986519 cache reads

	CPU0: 20187543 cache writes
	CPU1: 28488584 cache writes
	CPU2: 25208341 cache writes
	CPU3: 21424281 cache writes

Level 1 cache & TLB:
	CPU0: 314681504 level 1 data cache
	CPU1: 365929844 level 1 data cache
	CPU2: 325190164 level 1 data cache
	CPU3: 323026739 level 1 data cache

	CPU0: 140721095466976 level 1 instruct cache
	CPU1: 94105764327632 level 1 instruct cache
	CPU2: 140721095466720 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4970765 last level cache
	CPU1: 4884469 last level cache
	CPU2: 4658801 last level cache
	CPU3: 4111896 last level cache

	CPU0: 314681504 data TLB
	CPU1: 365929844 data TLB
	CPU2: 325190164 data TLB
	CPU3: 323026698 data TLB

	CPU0: 1357016 instruct TLB
	CPU1: 1675372 instruct TLB
	CPU2: 1505190 instruct TLB
	CPU3: 1094020 instruct TLB
HW Instruction Count:
	CPU0: Used 1240499378 instructions
	CPU1: Used 2069754472 instructions
	CPU2: Used 924591402 instructions
	CPU3: Used 924591402 instructions

Hardware misses:
	CPU0: 17853717 cache misses
	CPU1: 33033770 cache misses
	CPU2: 23934754 cache misses
	CPU3: 23934754 cache misses

	CPU0: 17853719 branch misses
	CPU1: 33032477 branch misses
	CPU2: 23936009 branch misses
	CPU3: 19738995 branch misses

Cache Read/Write:
	CPU0: 387216863 cache reads
	CPU1: 377184288 cache reads
	CPU2: 172840173 cache reads
	CPU3: 334528956 cache reads

	CPU0: 17853719 cache writes
	CPU1: 33032477 cache writes
	CPU2: 23936009 cache writes
	CPU3: 19738995 cache writes

Level 1 cache & TLB:
	CPU0: 275173051 level 1 data cache
	CPU1: 252010322 level 1 data cache
	CPU2: 355560095 level 1 data cache
	CPU3: 414680234 level 1 data cache

	CPU0: 140731777353488 level 1 instruct cache
	CPU1: 94032294338768 level 1 instruct cache
	CPU2: 140731777353232 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4924644 last level cache
	CPU1: 4387058 last level cache
	CPU2: 4967609 last level cache
	CPU3: 5046461 last level cache

	CPU0: 275173011 data TLB
	CPU1: 252010322 data TLB
	CPU2: 355560095 data TLB
	CPU3: 414680234 data TLB

	CPU0: 1293093 instruct TLB
	CPU1: 1208799 instruct TLB
	CPU2: 1562826 instruct TLB
	CPU3: 1898093 instruct TLB
HW Instruction Count:
	CPU0: Used 1323111621 instructions
	CPU1: Used 1408444436 instructions
	CPU2: Used 1308781063 instructions
	CPU3: Used 1308781063 instructions

Hardware misses:
	CPU0: 27499020 cache misses
	CPU1: 31028431 cache misses
	CPU2: 23849969 cache misses
	CPU3: 23849969 cache misses

	CPU0: 27499021 branch misses
	CPU1: 31028431 branch misses
	CPU2: 23849973 branch misses
	CPU3: 26249929 branch misses

Cache Read/Write:
	CPU0: 263728168 cache reads
	CPU1: 180483778 cache reads
	CPU2: 514958872 cache reads
	CPU3: 279429488 cache reads

	CPU0: 27499021 cache writes
	CPU1: 31028431 cache writes
	CPU2: 23849973 cache writes
	CPU3: 26249929 cache writes

Level 1 cache & TLB:
	CPU0: 251963794 level 1 data cache
	CPU1: 329273472 level 1 data cache
	CPU2: 314509158 level 1 data cache
	CPU3: 347848920 level 1 data cache

	CPU0: 140724995075040 level 1 instruct cache
	CPU1: 94847981699280 level 1 instruct cache
	CPU2: 140724995074784 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4706386 last level cache
	CPU1: 4872241 last level cache
	CPU2: 4986405 last level cache
	CPU3: 4765780 last level cache

	CPU0: 251963794 data TLB
	CPU1: 329273428 data TLB
	CPU2: 314509158 data TLB
	CPU3: 347848920 data TLB

	CPU0: 1114906 instruct TLB
	CPU1: 1496381 instruct TLB
	CPU2: 1595621 instruct TLB
	CPU3: 1720757 instruct TLB
HW Instruction Count:
	CPU0: Used 1431403973 instructions
	CPU1: Used 2226133923 instructions
	CPU2: Used 934294550 instructions
	CPU3: Used 934294550 instructions

Hardware misses:
	CPU0: 21000551 cache misses
	CPU1: 23715503 cache misses
	CPU2: 16418998 cache misses
	CPU3: 16418998 cache misses

	CPU0: 21000551 branch misses
	CPU1: 23715503 branch misses
	CPU2: 16418838 branch misses
	CPU3: 21763950 branch misses

Cache Read/Write:
	CPU0: 349925328 cache reads
	CPU1: 400319217 cache reads
	CPU2: 357114426 cache reads
	CPU3: 188768338 cache reads

	CPU0: 21000551 cache writes
	CPU1: 23715503 cache writes
	CPU2: 16418838 cache writes
	CPU3: 21763950 cache writes

Level 1 cache & TLB:
	CPU0: 196644706 level 1 data cache
	CPU1: 327766614 level 1 data cache
	CPU2: 336109464 level 1 data cache
	CPU3: 362473602 level 1 data cache

	CPU0: 140724232306832 level 1 instruct cache
	CPU1: 94762019201232 level 1 instruct cache
	CPU2: 140724232306576 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4556563 last level cache
	CPU1: 4327609 last level cache
	CPU2: 4918954 last level cache
	CPU3: 4620154 last level cache

	CPU0: 196644781 data TLB
	CPU1: 327766614 data TLB
	CPU2: 336094646 data TLB
	CPU3: 362479210 data TLB

	CPU0: 953277 instruct TLB
	CPU1: 1417808 instruct TLB
	CPU2: 1554485 instruct TLB
	CPU3: 1725562 instruct TLB
HW Instruction Count:
	CPU0: Used 1253933319 instructions
	CPU1: Used 1859437349 instructions
	CPU2: Used 1308586634 instructions
	CPU3: Used 1308586634 instructions

Hardware misses:
	CPU0: 19016984 cache misses
	CPU1: 20774454 cache misses
	CPU2: 26214648 cache misses
	CPU3: 26214648 cache misses

	CPU0: 19016985 branch misses
	CPU1: 20773573 branch misses
	CPU2: 26214648 branch misses
	CPU3: 15812951 branch misses

Cache Read/Write:
	CPU0: 1423418049 cache reads
	CPU1: 548805873 cache reads
	CPU2: 337439822 cache reads
	CPU3: 349094577 cache reads

	CPU0: 19016985 cache writes
	CPU1: 20773573 cache writes
	CPU2: 26214648 cache writes
	CPU3: 15812951 cache writes

Level 1 cache & TLB:
	CPU0: 303464461 level 1 data cache
	CPU1: 268650790 level 1 data cache
	CPU2: 495436875 level 1 data cache
	CPU3: 157914151 level 1 data cache

	CPU0: 140736110430736 level 1 instruct cache
	CPU1: 94010772000976 level 1 instruct cache
	CPU2: 140736110430480 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5380442 last level cache
	CPU1: 3474496 last level cache
	CPU2: 5923857 last level cache
	CPU3: 3215866 last level cache

	CPU0: 303464421 data TLB
	CPU1: 268655449 data TLB
	CPU2: 495437873 data TLB
	CPU3: 157914405 data TLB

	CPU0: 1408342 instruct TLB
	CPU1: 1130450 instruct TLB
	CPU2: 2287011 instruct TLB
	CPU3: 667489 instruct TLB
HW Instruction Count:
	CPU0: Used 952616091 instructions
	CPU1: Used 1932189581 instructions
	CPU2: Used 617206582 instructions
	CPU3: Used 617206582 instructions

Hardware misses:
	CPU0: 18896123 cache misses
	CPU1: 26014919 cache misses
	CPU2: 14122245 cache misses
	CPU3: 14122245 cache misses

	CPU0: 18896120 branch misses
	CPU1: 26014919 branch misses
	CPU2: 14122245 branch misses
	CPU3: 24890604 branch misses

Cache Read/Write:
	CPU0: 371700879 cache reads
	CPU1: 289229026 cache reads
	CPU2: 336645002 cache reads
	CPU3: 198741839 cache reads

	CPU0: 18896120 cache writes
	CPU1: 26014919 cache writes
	CPU2: 14122245 cache writes
	CPU3: 24890604 cache writes

Level 1 cache & TLB:
	CPU0: 381929259 level 1 data cache
	CPU1: 246089332 level 1 data cache
	CPU2: 261036116 level 1 data cache
	CPU3: 316215456 level 1 data cache

	CPU0: 140720355864784 level 1 instruct cache
	CPU1: 93887935054032 level 1 instruct cache
	CPU2: 140720355864528 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5710853 last level cache
	CPU1: 3595579 last level cache
	CPU2: 4052092 last level cache
	CPU3: 3997676 last level cache

	CPU0: 381929259 data TLB
	CPU1: 246069912 data TLB
	CPU2: 261036077 data TLB
	CPU3: 316223156 data TLB

	CPU0: 1712126 instruct TLB
	CPU1: 1085382 instruct TLB
	CPU2: 1197759 instruct TLB
	CPU3: 1317180 instruct TLB
HW Instruction Count:
	CPU0: Used 620185624 instructions
	CPU1: Used 2945491608 instructions
	CPU2: Used 587116620 instructions
	CPU3: Used 587116620 instructions

Hardware misses:
	CPU0: 18623761 cache misses
	CPU1: 21584346 cache misses
	CPU2: 26860914 cache misses
	CPU3: 26860914 cache misses

	CPU0: 18623760 branch misses
	CPU1: 21584290 branch misses
	CPU2: 26860916 branch misses
	CPU3: 13372340 branch misses

Cache Read/Write:
	CPU0: 194299360 cache reads
	CPU1: 279492321 cache reads
	CPU2: 351970632 cache reads
	CPU3: 370360115 cache reads

	CPU0: 18623760 cache writes
	CPU1: 21584290 cache writes
	CPU2: 26860916 cache writes
	CPU3: 13372340 cache writes

Level 1 cache & TLB:
	CPU0: 276131807 level 1 data cache
	CPU1: 391092555 level 1 data cache
	CPU2: 384609456 level 1 data cache
	CPU3: 150198587 level 1 data cache

	CPU0: 140736441866944 level 1 instruct cache
	CPU1: 94652272881872 level 1 instruct cache
	CPU2: 140736441866688 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4875984 last level cache
	CPU1: 4836623 last level cache
	CPU2: 4572370 last level cache
	CPU3: 3078310 last level cache

	CPU0: 276132183 data TLB
	CPU1: 391092628 data TLB
	CPU2: 384609456 data TLB
	CPU3: 150198587 data TLB

	CPU0: 1269181 instruct TLB
	CPU1: 1709895 instruct TLB
	CPU2: 1702507 instruct TLB
	CPU3: 667571 instruct TLB
HW Instruction Count:
	CPU0: Used 1222413647 instructions
	CPU1: Used 1123761910 instructions
	CPU2: Used 1879234685 instructions
	CPU3: Used 1879234685 instructions

Hardware misses:
	CPU0: 18438995 cache misses
	CPU1: 18032372 cache misses
	CPU2: 26470305 cache misses
	CPU3: 26470305 cache misses

	CPU0: 18438995 branch misses
	CPU1: 18032372 branch misses
	CPU2: 26470273 branch misses
	CPU3: 17931616 branch misses

Cache Read/Write:
	CPU0: 373937515 cache reads
	CPU1: 221066605 cache reads
	CPU2: 355083435 cache reads
	CPU3: 254690797 cache reads

	CPU0: 18438995 cache writes
	CPU1: 18032372 cache writes
	CPU2: 26470273 cache writes
	CPU3: 17931616 cache writes

Level 1 cache & TLB:
	CPU0: 244991968 level 1 data cache
	CPU1: 197060409 level 1 data cache
	CPU2: 326204771 level 1 data cache
	CPU3: 421869729 level 1 data cache

	CPU0: 140736008090272 level 1 instruct cache
	CPU1: 94319798231248 level 1 instruct cache
	CPU2: 140736008090016 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4615832 last level cache
	CPU1: 3326752 last level cache
	CPU2: 4277138 last level cache
	CPU3: 4551392 last level cache

	CPU0: 244991968 data TLB
	CPU1: 197060409 data TLB
	CPU2: 326224018 data TLB
	CPU3: 421869689 data TLB

	CPU0: 1081101 instruct TLB
	CPU1: 882734 instruct TLB
	CPU2: 1436350 instruct TLB
	CPU3: 1778363 instruct TLB
HW Instruction Count:
	CPU0: Used 1581856231 instructions
	CPU1: Used 1802499306 instructions
	CPU2: Used 1097842075 instructions
	CPU3: Used 1097842075 instructions

Hardware misses:
	CPU0: 21042392 cache misses
	CPU1: 23605847 cache misses
	CPU2: 21752924 cache misses
	CPU3: 21752924 cache misses

	CPU0: 21042410 branch misses
	CPU1: 23605847 branch misses
	CPU2: 21750072 branch misses
	CPU3: 15305218 branch misses

Cache Read/Write:
	CPU0: 381615296 cache reads
	CPU1: 274080312 cache reads
	CPU2: 403228961 cache reads
	CPU3: 153004015 cache reads

	CPU0: 21042410 cache writes
	CPU1: 23605847 cache writes
	CPU2: 21750072 cache writes
	CPU3: 15305218 cache writes

Level 1 cache & TLB:
	CPU0: 205527594 level 1 data cache
	CPU1: 705064343 level 1 data cache
	CPU2: 122981638 level 1 data cache
	CPU3: 148163980 level 1 data cache

	CPU0: 140727910740256 level 1 instruct cache
	CPU1: 94359129075920 level 1 instruct cache
	CPU2: 140727910740000 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4099002 last level cache
	CPU1: 6489144 last level cache
	CPU2: 3046561 last level cache
	CPU3: 2986454 last level cache

	CPU0: 205548030 data TLB
	CPU1: 705064343 data TLB
	CPU2: 122981638 data TLB
	CPU3: 148163940 data TLB

	CPU0: 862483 instruct TLB
	CPU1: 3019805 instruct TLB
	CPU2: 576364 instruct TLB
	CPU3: 632598 instruct TLB
HW Instruction Count:
	CPU0: Used 1401807502 instructions
	CPU1: Used 1695547627 instructions
	CPU2: Used 1195776288 instructions
	CPU3: Used 1195776288 instructions

Hardware misses:
	CPU0: 21830631 cache misses
	CPU1: 21876872 cache misses
	CPU2: 17200739 cache misses
	CPU3: 17200739 cache misses

	CPU0: 21830631 branch misses
	CPU1: 21876872 branch misses
	CPU2: 17200739 branch misses
	CPU3: 15929354 branch misses

Cache Read/Write:
	CPU0: 273866256 cache reads
	CPU1: 431070127 cache reads
	CPU2: 280127629 cache reads
	CPU3: 203818992 cache reads

	CPU0: 21830631 cache writes
	CPU1: 21876872 cache writes
	CPU2: 17200739 cache writes
	CPU3: 15929354 cache writes

Level 1 cache & TLB:
	CPU0: 405673815 level 1 data cache
	CPU1: 183749604 level 1 data cache
	CPU2: 257231544 level 1 data cache
	CPU3: 356386106 level 1 data cache

	CPU0: 140730783547888 level 1 instruct cache
	CPU1: 94327722537168 level 1 instruct cache
	CPU2: 140730783547632 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5534301 last level cache
	CPU1: 3022774 last level cache
	CPU2: 4048925 last level cache
	CPU3: 4325807 last level cache

	CPU0: 405673775 data TLB
	CPU1: 183749604 data TLB
	CPU2: 257231544 data TLB
	CPU3: 356386106 data TLB

	CPU0: 1730038 instruct TLB
	CPU1: 777122 instruct TLB
	CPU2: 1108943 instruct TLB
	CPU3: 1524239 instruct TLB
HW Instruction Count:
	CPU0: Used 1516565523 instructions
	CPU1: Used 274081464 instructions
	CPU2: Used 1728919118 instructions
	CPU3: Used 1728919118 instructions

Hardware misses:
	CPU0: 16922442 cache misses
	CPU1: 15915065 cache misses
	CPU2: 22272245 cache misses
	CPU3: 22272245 cache misses

	CPU0: 16922495 branch misses
	CPU1: 15915065 branch misses
	CPU2: 22272246 branch misses
	CPU3: 22674880 branch misses

Cache Read/Write:
	CPU0: 206095528 cache reads
	CPU1: 382052712 cache reads
	CPU2: 185768466 cache reads
	CPU3: 417383875 cache reads

	CPU0: 16922495 cache writes
	CPU1: 15915065 cache writes
	CPU2: 22272246 cache writes
	CPU3: 22674880 cache writes

Level 1 cache & TLB:
	CPU0: 261994591 level 1 data cache
	CPU1: 358938852 level 1 data cache
	CPU2: 280192045 level 1 data cache
	CPU3: 310672801 level 1 data cache

	CPU0: 140732158183696 level 1 instruct cache
	CPU1: 94674478039248 level 1 instruct cache
	CPU2: 140732158183440 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4535810 last level cache
	CPU1: 4109453 last level cache
	CPU2: 4418650 last level cache
	CPU3: 4186778 last level cache

	CPU0: 261994666 data TLB
	CPU1: 358938852 data TLB
	CPU2: 280206574 data TLB
	CPU3: 310685771 data TLB

	CPU0: 1107683 instruct TLB
	CPU1: 1653249 instruct TLB
	CPU2: 1197546 instruct TLB
	CPU3: 1342073 instruct TLB
HW Instruction Count:
	CPU0: Used 1280510054 instructions
	CPU1: Used 721491202 instructions
	CPU2: Used 1653866331 instructions
	CPU3: Used 1653866331 instructions

Hardware misses:
	CPU0: 12765406 cache misses
	CPU1: 24859178 cache misses
	CPU2: 18827244 cache misses
	CPU3: 18827244 cache misses

	CPU0: 12765197 branch misses
	CPU1: 24859178 branch misses
	CPU2: 18827244 branch misses
	CPU3: 21750255 branch misses

Cache Read/Write:
	CPU0: 266432282 cache reads
	CPU1: 361756170 cache reads
	CPU2: 359754381 cache reads
	CPU3: 200596880 cache reads

	CPU0: 12765197 cache writes
	CPU1: 24859178 cache writes
	CPU2: 18827244 cache writes
	CPU3: 21750255 cache writes

Level 1 cache & TLB:
	CPU0: 333994572 level 1 data cache
	CPU1: 438521065 level 1 data cache
	CPU2: 251098016 level 1 data cache
	CPU3: 177986570 level 1 data cache

	CPU0: 140733793818368 level 1 instruct cache
	CPU1: 94749876904144 level 1 instruct cache
	CPU2: 140733793818112 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5321800 last level cache
	CPU1: 4828598 last level cache
	CPU2: 3725720 last level cache
	CPU3: 3076936 last level cache

	CPU0: 333996300 data TLB
	CPU1: 438521024 data TLB
	CPU2: 251098016 data TLB
	CPU3: 177986570 data TLB

	CPU0: 1491759 instruct TLB
	CPU1: 1801877 instruct TLB
	CPU2: 1088649 instruct TLB
	CPU3: 739914 instruct TLB
HW Instruction Count:
	CPU0: Used 993277304 instructions
	CPU1: Used 2022505668 instructions
	CPU2: Used 1225237378 instructions
	CPU3: Used 1225237378 instructions

Hardware misses:
	CPU0: 20456741 cache misses
	CPU1: 16611859 cache misses
	CPU2: 24455835 cache misses
	CPU3: 24455835 cache misses

	CPU0: 20456741 branch misses
	CPU1: 16611762 branch misses
	CPU2: 24455836 branch misses
	CPU3: 15243263 branch misses

Cache Read/Write:
	CPU0: 249984930 cache reads
	CPU1: 303511343 cache reads
	CPU2: 410472455 cache reads
	CPU3: 257484252 cache reads

	CPU0: 20456741 cache writes
	CPU1: 16611762 cache writes
	CPU2: 24455836 cache writes
	CPU3: 15243263 cache writes

Level 1 cache & TLB:
	CPU0: 310064418 level 1 data cache
	CPU1: 393162213 level 1 data cache
	CPU2: 275932429 level 1 data cache
	CPU3: 241153419 level 1 data cache

	CPU0: 140733918866064 level 1 instruct cache
	CPU1: 94268224999632 level 1 instruct cache
	CPU2: 140733918865808 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5193246 last level cache
	CPU1: 4609517 last level cache
	CPU2: 3817168 last level cache
	CPU3: 3586494 last level cache

	CPU0: 310064427 data TLB
	CPU1: 393162213 data TLB
	CPU2: 275932387 data TLB
	CPU3: 241153419 data TLB

	CPU0: 1343654 instruct TLB
	CPU1: 1608426 instruct TLB
	CPU2: 1198618 instruct TLB
	CPU3: 976507 instruct TLB
HW Instruction Count:
	CPU0: Used 1311404554 instructions
	CPU1: Used 1051445687 instructions
	CPU2: Used 2635403214 instructions
	CPU3: Used 2635403214 instructions

Hardware misses:
	CPU0: 21215079 cache misses
	CPU1: 16727226 cache misses
	CPU2: 24028955 cache misses
	CPU3: 24028955 cache misses

	CPU0: 21215079 branch misses
	CPU1: 16727226 branch misses
	CPU2: 24028837 branch misses
	CPU3: 16265506 branch misses

Cache Read/Write:
	CPU0: 229175882 cache reads
	CPU1: 223643322 cache reads
	CPU2: 502507407 cache reads
	CPU3: 248859223 cache reads

	CPU0: 21215079 cache writes
	CPU1: 16727226 cache writes
	CPU2: 24028837 cache writes
	CPU3: 16265506 cache writes

Level 1 cache & TLB:
	CPU0: 219434611 level 1 data cache
	CPU1: 261797633 level 1 data cache
	CPU2: 452667078 level 1 data cache
	CPU3: 256662101 level 1 data cache

	CPU0: 140724710766272 level 1 instruct cache
	CPU1: 94778521379024 level 1 instruct cache
	CPU2: 140724710766016 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4660617 last level cache
	CPU1: 3805367 last level cache
	CPU2: 4642143 last level cache
	CPU3: 3674775 last level cache

	CPU0: 219447197 data TLB
	CPU1: 261797593 data TLB
	CPU2: 452667078 data TLB
	CPU3: 256662101 data TLB

	CPU0: 991230 instruct TLB
	CPU1: 1078117 instruct TLB
	CPU2: 1958490 instruct TLB
	CPU3: 1115099 instruct TLB
HW Instruction Count:
	CPU0: Used 1643200837 instructions
	CPU1: Used 1350192523 instructions
	CPU2: Used 1826325217 instructions
	CPU3: Used 1826325217 instructions

Hardware misses:
	CPU0: 15388050 cache misses
	CPU1: 20778058 cache misses
	CPU2: 25091009 cache misses
	CPU3: 25091009 cache misses

	CPU0: 15388050 branch misses
	CPU1: 20778058 branch misses
	CPU2: 25091009 branch misses
	CPU3: 16961904 branch misses

Cache Read/Write:
	CPU0: 304399619 cache reads
	CPU1: 233479803 cache reads
	CPU2: 416051675 cache reads
	CPU3: 253207286 cache reads

	CPU0: 15388050 cache writes
	CPU1: 20778058 cache writes
	CPU2: 25091009 cache writes
	CPU3: 16961904 cache writes

Level 1 cache & TLB:
	CPU0: 314228711 level 1 data cache
	CPU1: 331708532 level 1 data cache
	CPU2: 297704833 level 1 data cache
	CPU3: 239890042 level 1 data cache

	CPU0: 140721568153024 level 1 instruct cache
	CPU1: 93850373161168 level 1 instruct cache
	CPU2: 140721568152768 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5338479 last level cache
	CPU1: 4100040 last level cache
	CPU2: 3605060 last level cache
	CPU3: 3539457 last level cache

	CPU0: 314228711 data TLB
	CPU1: 331708532 data TLB
	CPU2: 297704909 data TLB
	CPU3: 239909166 data TLB

	CPU0: 1397397 instruct TLB
	CPU1: 1350801 instruct TLB
	CPU2: 1260609 instruct TLB
	CPU3: 1039217 instruct TLB
HW Instruction Count:
	CPU0: Used 835767166 instructions
	CPU1: Used 1171620209 instructions
	CPU2: Used 1780745275 instructions
	CPU3: Used 1780745275 instructions

Hardware misses:
	CPU0: 18582556 cache misses
	CPU1: 20962056 cache misses
	CPU2: 24240371 cache misses
	CPU3: 24240371 cache misses

	CPU0: 18582556 branch misses
	CPU1: 20962056 branch misses
	CPU2: 24240365 branch misses
	CPU3: 15520281 branch misses

Cache Read/Write:
	CPU0: 192229386 cache reads
	CPU1: 435637126 cache reads
	CPU2: 312166838 cache reads
	CPU3: 248790866 cache reads

	CPU0: 18582556 cache writes
	CPU1: 20962056 cache writes
	CPU2: 24240365 cache writes
	CPU3: 15520281 cache writes

Level 1 cache & TLB:
	CPU0: 358760554 level 1 data cache
	CPU1: 326242594 level 1 data cache
	CPU2: 226915762 level 1 data cache
	CPU3: 332301649 level 1 data cache

	CPU0: 140730493070672 level 1 instruct cache
	CPU1: 94817877827792 level 1 instruct cache
	CPU2: 140730493070416 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5668864 last level cache
	CPU1: 4291862 last level cache
	CPU2: 3647677 last level cache
	CPU3: 4097391 last level cache

	CPU0: 358759583 data TLB
	CPU1: 326242594 data TLB
	CPU2: 226915762 data TLB
	CPU3: 332301649 data TLB

	CPU0: 1523508 instruct TLB
	CPU1: 1298720 instruct TLB
	CPU2: 1001103 instruct TLB
	CPU3: 1289058 instruct TLB
HW Instruction Count:
	CPU0: Used 1030383264 instructions
	CPU1: Used 1375189463 instructions
	CPU2: Used 2055115875 instructions
	CPU3: Used 2055115875 instructions

Hardware misses:
	CPU0: 17138462 cache misses
	CPU1: 21216440 cache misses
	CPU2: 18482796 cache misses
	CPU3: 18482796 cache misses

	CPU0: 17138813 branch misses
	CPU1: 21216440 branch misses
	CPU2: 18482798 branch misses
	CPU3: 22570304 branch misses

Cache Read/Write:
	CPU0: 190390262 cache reads
	CPU1: 595432234 cache reads
	CPU2: 236516477 cache reads
	CPU3: 168281009 cache reads

	CPU0: 17138813 cache writes
	CPU1: 21216440 cache writes
	CPU2: 18482798 cache writes
	CPU3: 22570304 cache writes

Level 1 cache & TLB:
	CPU0: 427761716 level 1 data cache
	CPU1: 177766009 level 1 data cache
	CPU2: 302463704 level 1 data cache
	CPU3: 289356648 level 1 data cache

	CPU0: 140726322030672 level 1 instruct cache
	CPU1: 94833965359312 level 1 instruct cache
	CPU2: 140726322030416 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 6165431 last level cache
	CPU1: 3197214 last level cache
	CPU2: 3829409 last level cache
	CPU3: 3747510 last level cache

	CPU0: 427771216 data TLB
	CPU1: 177766009 data TLB
	CPU2: 302463663 data TLB
	CPU3: 289356648 data TLB

	CPU0: 1805667 instruct TLB
	CPU1: 742684 instruct TLB
	CPU2: 1307041 instruct TLB
	CPU3: 1241951 instruct TLB
HW Instruction Count:
	CPU0: Used 1772801329 instructions
	CPU1: Used 826903754 instructions
	CPU2: Used 1279369583 instructions
	CPU3: Used 1279369583 instructions

Hardware misses:
	CPU0: 17116211 cache misses
	CPU1: 20783043 cache misses
	CPU2: 17623996 cache misses
	CPU3: 17623996 cache misses

	CPU0: 17116211 branch misses
	CPU1: 20783043 branch misses
	CPU2: 17623993 branch misses
	CPU3: 24498699 branch misses

Cache Read/Write:
	CPU0: 259846324 cache reads
	CPU1: 284536326 cache reads
	CPU2: 380426112 cache reads
	CPU3: 264591638 cache reads

	CPU0: 17116211 cache writes
	CPU1: 20783043 cache writes
	CPU2: 17623993 cache writes
	CPU3: 24498699 cache writes

Level 1 cache & TLB:
	CPU0: 193788965 level 1 data cache
	CPU1: 363430410 level 1 data cache
	CPU2: 359411935 level 1 data cache
	CPU3: 271271993 level 1 data cache

	CPU0: 140735530186512 level 1 instruct cache
	CPU1: 94636443783376 level 1 instruct cache
	CPU2: 140735530186256 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4392071 last level cache
	CPU1: 4273895 last level cache
	CPU2: 4012823 last level cache
	CPU3: 3932179 last level cache

	CPU0: 193788965 data TLB
	CPU1: 363430410 data TLB
	CPU2: 359411895 data TLB
	CPU3: 271271993 data TLB

	CPU0: 872545 instruct TLB
	CPU1: 1503520 instruct TLB
	CPU2: 1567690 instruct TLB
	CPU3: 1140079 instruct TLB
HW Instruction Count:
	CPU0: Used 1354606581 instructions
	CPU1: Used 1403038740 instructions
	CPU2: Used 1341267892 instructions
	CPU3: Used 1341267892 instructions

Hardware misses:
	CPU0: 12811627 cache misses
	CPU1: 32485819 cache misses
	CPU2: 13471905 cache misses
	CPU3: 13471905 cache misses

	CPU0: 12811605 branch misses
	CPU1: 32485819 branch misses
	CPU2: 13471905 branch misses
	CPU3: 17088470 branch misses

Cache Read/Write:
	CPU0: 471686342 cache reads
	CPU1: 146245431 cache reads
	CPU2: 347153462 cache reads
	CPU3: 307538717 cache reads

	CPU0: 12811605 cache writes
	CPU1: 32485819 cache writes
	CPU2: 13471905 cache writes
	CPU3: 17088470 cache writes

Level 1 cache & TLB:
	CPU0: 416292371 level 1 data cache
	CPU1: 233473995 level 1 data cache
	CPU2: 285991441 level 1 data cache
	CPU3: 253123881 level 1 data cache

	CPU0: 140725654145744 level 1 instruct cache
	CPU1: 94750018216144 level 1 instruct cache
	CPU2: 140725654145488 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5920005 last level cache
	CPU1: 3266054 last level cache
	CPU2: 4055307 last level cache
	CPU3: 3448097 last level cache

	CPU0: 416291649 data TLB
	CPU1: 233473995 data TLB
	CPU2: 285991441 data TLB
	CPU3: 253123957 data TLB

	CPU0: 1797286 instruct TLB
	CPU1: 996888 instruct TLB
	CPU2: 1221143 instruct TLB
	CPU3: 1073148 instruct TLB
HW Instruction Count:
	CPU0: Used 1188439105 instructions
	CPU1: Used 750414505 instructions
	CPU2: Used 2300254754 instructions
	CPU3: Used 2300254754 instructions

Hardware misses:
	CPU0: 15417446 cache misses
	CPU1: 22159061 cache misses
	CPU2: 17689861 cache misses
	CPU3: 17689861 cache misses

	CPU0: 15417446 branch misses
	CPU1: 22159061 branch misses
	CPU2: 17689861 branch misses
	CPU3: 21367148 branch misses

Cache Read/Write:
	CPU0: 313927717 cache reads
	CPU1: 364830528 cache reads
	CPU2: 156644147 cache reads
	CPU3: 362536211 cache reads

	CPU0: 15417446 cache writes
	CPU1: 22159061 cache writes
	CPU2: 17689861 cache writes
	CPU3: 21367148 cache writes

Level 1 cache & TLB:
	CPU0: 218651875 level 1 data cache
	CPU1: 290855933 level 1 data cache
	CPU2: 427838729 level 1 data cache
	CPU3: 279857350 level 1 data cache

	CPU0: 140720866510704 level 1 instruct cache
	CPU1: 93950858723536 level 1 instruct cache
	CPU2: 140720866510448 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4745232 last level cache
	CPU1: 3770801 last level cache
	CPU2: 4945361 last level cache
	CPU3: 3806224 last level cache

	CPU0: 218651835 data TLB
	CPU1: 290827898 data TLB
	CPU2: 427838729 data TLB
	CPU3: 279857350 data TLB

	CPU0: 960884 instruct TLB
	CPU1: 1199328 instruct TLB
	CPU2: 1802694 instruct TLB
	CPU3: 1143082 instruct TLB
HW Instruction Count:
	CPU0: Used 1833499250 instructions
	CPU1: Used 851302453 instructions
	CPU2: Used 1758708730 instructions
	CPU3: Used 1758708730 instructions

Hardware misses:
	CPU0: 15207615 cache misses
	CPU1: 27024343 cache misses
	CPU2: 20039554 cache misses
	CPU3: 20039554 cache misses

	CPU0: 15207615 branch misses
	CPU1: 27024347 branch misses
	CPU2: 20039139 branch misses
	CPU3: 13764762 branch misses

Cache Read/Write:
	CPU0: 229606837 cache reads
	CPU1: 583711295 cache reads
	CPU2: 114688865 cache reads
	CPU3: 263594639 cache reads

	CPU0: 15207615 cache writes
	CPU1: 27024347 cache writes
	CPU2: 20039139 cache writes
	CPU3: 13764762 cache writes

Level 1 cache & TLB:
	CPU0: 510769776 level 1 data cache
	CPU1: 222615077 level 1 data cache
	CPU2: 223073544 level 1 data cache
	CPU3: 235609117 level 1 data cache

	CPU0: 140731990343408 level 1 instruct cache
	CPU1: 94229210759376 level 1 instruct cache
	CPU2: 140731990343152 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 6019611 last level cache
	CPU1: 3723026 last level cache
	CPU2: 3758294 last level cache
	CPU3: 3244959 last level cache

	CPU0: 510769776 data TLB
	CPU1: 222615037 data TLB
	CPU2: 223047314 data TLB
	CPU3: 235609117 data TLB

	CPU0: 2183195 instruct TLB
	CPU1: 940103 instruct TLB
	CPU2: 905429 instruct TLB
	CPU3: 1037229 instruct TLB
HW Instruction Count:
	CPU0: Used 1457756288 instructions
	CPU1: Used 1643820565 instructions
	CPU2: Used 1361283560 instructions
	CPU3: Used 1361283560 instructions

Hardware misses:
	CPU0: 18685351 cache misses
	CPU1: 26435253 cache misses
	CPU2: 17915201 cache misses
	CPU3: 17915201 cache misses

	CPU0: 18685351 branch misses
	CPU1: 26435253 branch misses
	CPU2: 17915201 branch misses
	CPU3: 14001976 branch misses

Cache Read/Write:
	CPU0: 266779358 cache reads
	CPU1: 354491738 cache reads
	CPU2: 280807513 cache reads
	CPU3: 288042582 cache reads

	CPU0: 18685351 cache writes
	CPU1: 26435253 cache writes
	CPU2: 17915201 cache writes
	CPU3: 14001976 cache writes

Level 1 cache & TLB:
	CPU0: 335486734 level 1 data cache
	CPU1: 420388858 level 1 data cache
	CPU2: 155517562 level 1 data cache
	CPU3: 282640512 level 1 data cache

	CPU0: 140735162774192 level 1 instruct cache
	CPU1: 94683095355600 level 1 instruct cache
	CPU2: 140735162773936 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5212231 last level cache
	CPU1: 4650453 last level cache
	CPU2: 3414207 last level cache
	CPU3: 3544360 last level cache

	CPU0: 335486429 data TLB
	CPU1: 420388858 data TLB
	CPU2: 155519670 data TLB
	CPU3: 282640473 data TLB

	CPU0: 1403698 instruct TLB
	CPU1: 1799657 instruct TLB
	CPU2: 644200 instruct TLB
	CPU3: 1184151 instruct TLB
HW Instruction Count:
	CPU0: Used 1299915691 instructions
	CPU1: Used 2220398714 instructions
	CPU2: Used 1336260267 instructions
	CPU3: Used 1336260267 instructions

Hardware misses:
	CPU0: 18138750 cache misses
	CPU1: 20263168 cache misses
	CPU2: 20567839 cache misses
	CPU3: 20567839 cache misses

	CPU0: 18138363 branch misses
	CPU1: 20263169 branch misses
	CPU2: 20567839 branch misses
	CPU3: 17894855 branch misses

Cache Read/Write:
	CPU0: 320040774 cache reads
	CPU1: 211751482 cache reads
	CPU2: 512210385 cache reads
	CPU3: 151426309 cache reads

	CPU0: 18138363 cache writes
	CPU1: 20263169 cache writes
	CPU2: 20567839 cache writes
	CPU3: 17894855 cache writes

Level 1 cache & TLB:
	CPU0: 236610756 level 1 data cache
	CPU1: 298503555 level 1 data cache
	CPU2: 372052111 level 1 data cache
	CPU3: 328332097 level 1 data cache

	CPU0: 140733033425360 level 1 instruct cache
	CPU1: 94670578921680 level 1 instruct cache
	CPU2: 140733033425104 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4916904 last level cache
	CPU1: 3877343 last level cache
	CPU2: 4635530 last level cache
	CPU3: 4232350 last level cache

	CPU0: 236641035 data TLB
	CPU1: 298494325 data TLB
	CPU2: 372052070 data TLB
	CPU3: 328332097 data TLB

	CPU0: 971461 instruct TLB
	CPU1: 1115205 instruct TLB
	CPU2: 1654700 instruct TLB
	CPU3: 1357917 instruct TLB
HW Instruction Count:
	CPU0: Used 985240936 instructions
	CPU1: Used 1721699462 instructions
	CPU2: Used 2176881294 instructions
	CPU3: Used 2176881294 instructions

Hardware misses:
	CPU0: 19587942 cache misses
	CPU1: 16572056 cache misses
	CPU2: 24313774 cache misses
	CPU3: 24313774 cache misses

	CPU0: 19587942 branch misses
	CPU1: 16572054 branch misses
	CPU2: 24314814 branch misses
	CPU3: 15930710 branch misses

Cache Read/Write:
	CPU0: 247906239 cache reads
	CPU1: 446821756 cache reads
	CPU2: 287932985 cache reads
	CPU3: 205756368 cache reads

	CPU0: 19587942 cache writes
	CPU1: 16572054 cache writes
	CPU2: 24314814 cache writes
	CPU3: 15930710 cache writes

Level 1 cache & TLB:
	CPU0: 343293306 level 1 data cache
	CPU1: 174639431 level 1 data cache
	CPU2: 473453283 level 1 data cache
	CPU3: 191420199 level 1 data cache

	CPU0: 140732749730256 level 1 instruct cache
	CPU1: 94331849924816 level 1 instruct cache
	CPU2: 140732749730000 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5098451 last level cache
	CPU1: 2934077 last level cache
	CPU2: 5358201 last level cache
	CPU3: 3214051 last level cache

	CPU0: 343293306 data TLB
	CPU1: 174653435 data TLB
	CPU2: 473453358 data TLB
	CPU3: 191420199 data TLB

	CPU0: 1527776 instruct TLB
	CPU1: 746179 instruct TLB
	CPU2: 2028572 instruct TLB
	CPU3: 794656 instruct TLB
HW Instruction Count:
	CPU0: Used 1340539362 instructions
	CPU1: Used 1574009147 instructions
	CPU2: Used 1722414274 instructions
	CPU3: Used 1722414274 instructions

Hardware misses:
	CPU0: 16837805 cache misses
	CPU1: 19678920 cache misses
	CPU2: 15767718 cache misses
	CPU3: 15767718 cache misses

	CPU0: 16837797 branch misses
	CPU1: 19678920 branch misses
	CPU2: 15767718 branch misses
	CPU3: 23376249 branch misses

Cache Read/Write:
	CPU0: 253510261 cache reads
	CPU1: 325224222 cache reads
	CPU2: 363299212 cache reads
	CPU3: 258865069 cache reads

	CPU0: 16837797 cache writes
	CPU1: 19678920 cache writes
	CPU2: 15767718 cache writes
	CPU3: 23376249 cache writes

Level 1 cache & TLB:
	CPU0: 327896679 level 1 data cache
	CPU1: 424438911 level 1 data cache
	CPU2: 166993983 level 1 data cache
	CPU3: 263850372 level 1 data cache

	CPU0: 140728518362128 level 1 instruct cache
	CPU1: 94491175809232 level 1 instruct cache
	CPU2: 140728518361872 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4726959 last level cache
	CPU1: 4814775 last level cache
	CPU2: 3437562 last level cache
	CPU3: 3595358 last level cache

	CPU0: 327900251 data TLB
	CPU1: 424438911 data TLB
	CPU2: 166998570 data TLB
	CPU3: 263855557 data TLB

	CPU0: 1401437 instruct TLB
	CPU1: 1753296 instruct TLB
	CPU2: 750406 instruct TLB
	CPU3: 1133871 instruct TLB
HW Instruction Count:
	CPU0: Used 1318392878 instructions
	CPU1: Used 1234186111 instructions
	CPU2: Used 2257537936 instructions
	CPU3: Used 2257537936 instructions

Hardware misses:
	CPU0: 16907055 cache misses
	CPU1: 19249425 cache misses
	CPU2: 26467230 cache misses
	CPU3: 26467230 cache misses

	CPU0: 16906411 branch misses
	CPU1: 19249425 branch misses
	CPU2: 26467233 branch misses
	CPU3: 13815313 branch misses

Cache Read/Write:
	CPU0: 397352246 cache reads
	CPU1: 110822768 cache reads
	CPU2: 381995695 cache reads
	CPU3: 316549517 cache reads

	CPU0: 16906411 cache writes
	CPU1: 19249425 cache writes
	CPU2: 26467233 cache writes
	CPU3: 13815313 cache writes

Level 1 cache & TLB:
	CPU0: 348885528 level 1 data cache
	CPU1: 213738272 level 1 data cache
	CPU2: 316122031 level 1 data cache
	CPU3: 310591795 level 1 data cache

	CPU0: 140735989100816 level 1 instruct cache
	CPU1: 94507419046096 level 1 instruct cache
	CPU2: 140735989100560 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5295888 last level cache
	CPU1: 3292926 last level cache
	CPU2: 4269416 last level cache
	CPU3: 3782982 last level cache

	CPU0: 348915246 data TLB
	CPU1: 213704077 data TLB
	CPU2: 316121991 data TLB
	CPU3: 310591795 data TLB

	CPU0: 1443332 instruct TLB
	CPU1: 940649 instruct TLB
	CPU2: 1373361 instruct TLB
	CPU3: 1315234 instruct TLB
HW Instruction Count:
	CPU0: Used 1762158253 instructions
	CPU1: Used 1380099071 instructions
	CPU2: Used 1035403366 instructions
	CPU3: Used 1035403366 instructions

Hardware misses:
	CPU0: 16964563 cache misses
	CPU1: 25537933 cache misses
	CPU2: 14450811 cache misses
	CPU3: 14450811 cache misses

	CPU0: 16964568 branch misses
	CPU1: 25537933 branch misses
	CPU2: 14450761 branch misses
	CPU3: 18521056 branch misses

Cache Read/Write:
	CPU0: 303117343 cache reads
	CPU1: 192291910 cache reads
	CPU2: 361095528 cache reads
	CPU3: 330664996 cache reads

	CPU0: 16964568 cache writes
	CPU1: 25537933 cache writes
	CPU2: 14450761 cache writes
	CPU3: 18521056 cache writes

Level 1 cache & TLB:
	CPU0: 319152413 level 1 data cache
	CPU1: 400897714 level 1 data cache
	CPU2: 210664686 level 1 data cache
	CPU3: 262584236 level 1 data cache

	CPU0: 140725344877856 level 1 instruct cache
	CPU1: 94025557074128 level 1 instruct cache
	CPU2: 140725344877600 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5036835 last level cache
	CPU1: 4730011 last level cache
	CPU2: 3649059 last level cache
	CPU3: 3368535 last level cache

	CPU0: 319153184 data TLB
	CPU1: 400897672 data TLB
	CPU2: 210664686 data TLB
	CPU3: 262556269 data TLB

	CPU0: 1400453 instruct TLB
	CPU1: 1662776 instruct TLB
	CPU2: 912369 instruct TLB
	CPU3: 1065060 instruct TLB
HW Instruction Count:
	CPU0: Used 1626756281 instructions
	CPU1: Used 1834861906 instructions
	CPU2: Used 1165020624 instructions
	CPU3: Used 1165020624 instructions

Hardware misses:
	CPU0: 23402983 cache misses
	CPU1: 19317492 cache misses
	CPU2: 15999280 cache misses
	CPU3: 15999280 cache misses

	CPU0: 23402983 branch misses
	CPU1: 19317492 branch misses
	CPU2: 15999280 branch misses
	CPU3: 20682755 branch misses

Cache Read/Write:
	CPU0: 355121244 cache reads
	CPU1: 117145166 cache reads
	CPU2: 351555024 cache reads
	CPU3: 361964896 cache reads

	CPU0: 23402983 cache writes
	CPU1: 19317492 cache writes
	CPU2: 15999280 cache writes
	CPU3: 20682755 cache writes

Level 1 cache & TLB:
	CPU0: 277039285 level 1 data cache
	CPU1: 385249266 level 1 data cache
	CPU2: 380355565 level 1 data cache
	CPU3: 156872457 level 1 data cache

	CPU0: 140735192284464 level 1 instruct cache
	CPU1: 94319717191888 level 1 instruct cache
	CPU2: 140735192284208 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4489069 last level cache
	CPU1: 4844705 last level cache
	CPU2: 4488178 last level cache
	CPU3: 3068918 last level cache

	CPU0: 277040368 data TLB
	CPU1: 385268148 data TLB
	CPU2: 380356850 data TLB
	CPU3: 156872417 data TLB

	CPU0: 1182262 instruct TLB
	CPU1: 1617363 instruct TLB
	CPU2: 1584276 instruct TLB
	CPU3: 694765 instruct TLB
HW Instruction Count:
	CPU0: Used 1448858901 instructions
	CPU1: Used 1619997133 instructions
	CPU2: Used 1845043434 instructions
	CPU3: Used 1845043434 instructions

Hardware misses:
	CPU0: 19882089 cache misses
	CPU1: 13045883 cache misses
	CPU2: 24749999 cache misses
	CPU3: 24749999 cache misses

	CPU0: 19882089 branch misses
	CPU1: 13045883 branch misses
	CPU2: 24749807 branch misses
	CPU3: 19365691 branch misses

Cache Read/Write:
	CPU0: 252791416 cache reads
	CPU1: 427214246 cache reads
	CPU2: 246261160 cache reads
	CPU3: 258118337 cache reads

	CPU0: 19882089 cache writes
	CPU1: 13045883 cache writes
	CPU2: 24749807 cache writes
	CPU3: 19365691 cache writes

Level 1 cache & TLB:
	CPU0: 269046957 level 1 data cache
	CPU1: 383976356 level 1 data cache
	CPU2: 316524188 level 1 data cache
	CPU3: 224604826 level 1 data cache

	CPU0: 140733098802016 level 1 instruct cache
	CPU1: 94714810798288 level 1 instruct cache
	CPU2: 140733098801760 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4377081 last level cache
	CPU1: 4691022 last level cache
	CPU2: 4405311 last level cache
	CPU3: 3371744 last level cache

	CPU0: 269046917 data TLB
	CPU1: 383969723 data TLB
	CPU2: 316524188 data TLB
	CPU3: 224604826 data TLB

	CPU0: 1115604 instruct TLB
	CPU1: 1675073 instruct TLB
	CPU2: 1379167 instruct TLB
	CPU3: 878678 instruct TLB
HW Instruction Count:
	CPU0: Used 1026869356 instructions
	CPU1: Used 1551668814 instructions
	CPU2: Used 1580406023 instructions
	CPU3: Used 1580406023 instructions

Hardware misses:
	CPU0: 17545448 cache misses
	CPU1: 13994807 cache misses
	CPU2: 24003788 cache misses
	CPU3: 24003788 cache misses

	CPU0: 17545474 branch misses
	CPU1: 13994807 branch misses
	CPU2: 24002495 branch misses
	CPU3: 20420077 branch misses

Cache Read/Write:
	CPU0: 332445754 cache reads
	CPU1: 279036071 cache reads
	CPU2: 217397856 cache reads
	CPU3: 367040321 cache reads

	CPU0: 17545474 cache writes
	CPU1: 13994807 cache writes
	CPU2: 24002495 cache writes
	CPU3: 20420077 cache writes

Level 1 cache & TLB:
	CPU0: 501703541 level 1 data cache
	CPU1: 285661704 level 1 data cache
	CPU2: 219612356 level 1 data cache
	CPU3: 170309630 level 1 data cache

	CPU0: 140735963445696 level 1 instruct cache
	CPU1: 94185652945104 level 1 instruct cache
	CPU2: 140735963445440 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 6401478 last level cache
	CPU1: 3838580 last level cache
	CPU2: 3315912 last level cache
	CPU3: 2965614 last level cache

	CPU0: 501701007 data TLB
	CPU1: 285661704 data TLB
	CPU2: 219612317 data TLB
	CPU3: 170309630 data TLB

	CPU0: 2192602 instruct TLB
	CPU1: 1157502 instruct TLB
	CPU2: 947768 instruct TLB
	CPU3: 719441 instruct TLB
HW Instruction Count:
	CPU0: Used 1303309769 instructions
	CPU1: Used 1959224224 instructions
	CPU2: Used 1179092049 instructions
	CPU3: Used 1179092049 instructions

Hardware misses:
	CPU0: 20660931 cache misses
	CPU1: 15301612 cache misses
	CPU2: 22655148 cache misses
	CPU3: 22655148 cache misses

	CPU0: 20660984 branch misses
	CPU1: 15301612 branch misses
	CPU2: 22655149 branch misses
	CPU3: 16452287 branch misses

Cache Read/Write:
	CPU0: 300602048 cache reads
	CPU1: 364974679 cache reads
	CPU2: 246242668 cache reads
	CPU3: 278511102 cache reads

	CPU0: 20660984 cache writes
	CPU1: 15301612 cache writes
	CPU2: 22655149 cache writes
	CPU3: 16452287 cache writes

Level 1 cache & TLB:
	CPU0: 167404954 level 1 data cache
	CPU1: 426619184 level 1 data cache
	CPU2: 396891237 level 1 data cache
	CPU3: 288799294 level 1 data cache

	CPU0: 140725387911760 level 1 instruct cache
	CPU1: 94354413326544 level 1 instruct cache
	CPU2: 140725387911504 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4091897 last level cache
	CPU1: 4652398 last level cache
	CPU2: 4672201 last level cache
	CPU3: 3669818 last level cache

	CPU0: 167401263 data TLB
	CPU1: 426619184 data TLB
	CPU2: 396891199 data TLB
	CPU3: 288799294 data TLB

	CPU0: 746642 instruct TLB
	CPU1: 1827863 instruct TLB
	CPU2: 1724417 instruct TLB
	CPU3: 886450 instruct TLB
HW Instruction Count:
	CPU0: Used 1855155070 instructions
	CPU1: Used 964483351 instructions
	CPU2: Used 942228438 instructions
	CPU3: Used 942228438 instructions

Hardware misses:
	CPU0: 16403194 cache misses
	CPU1: 23880398 cache misses
	CPU2: 18146599 cache misses
	CPU3: 18146599 cache misses

	CPU0: 16403376 branch misses
	CPU1: 23880398 branch misses
	CPU2: 18146599 branch misses
	CPU3: 17354637 branch misses

Cache Read/Write:
	CPU0: 266543072 cache reads
	CPU1: 236301717 cache reads
	CPU2: 501467013 cache reads
	CPU3: 198779126 cache reads

	CPU0: 16403376 cache writes
	CPU1: 23880398 cache writes
	CPU2: 18146599 cache writes
	CPU3: 17354637 cache writes

Level 1 cache & TLB:
	CPU0: 267253599 level 1 data cache
	CPU1: 161807578 level 1 data cache
	CPU2: 567307274 level 1 data cache
	CPU3: 205831361 level 1 data cache

	CPU0: 140727847131520 level 1 instruct cache
	CPU1: 94303823331536 level 1 instruct cache
	CPU2: 140727847131264 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4800567 last level cache
	CPU1: 3248485 last level cache
	CPU2: 5608195 last level cache
	CPU3: 3292016 last level cache

	CPU0: 267262655 data TLB
	CPU1: 161807537 data TLB
	CPU2: 567307274 data TLB
	CPU3: 205831495 data TLB

	CPU0: 1102920 instruct TLB
	CPU1: 733848 instruct TLB
	CPU2: 2491943 instruct TLB
	CPU3: 951770 instruct TLB
HW Instruction Count:
	CPU0: Used 1250096947 instructions
	CPU1: Used 1450468020 instructions
	CPU2: Used 1250739126 instructions
	CPU3: Used 1250739126 instructions

Hardware misses:
	CPU0: 20965461 cache misses
	CPU1: 14056926 cache misses
	CPU2: 21125623 cache misses
	CPU3: 21125623 cache misses

	CPU0: 20965461 branch misses
	CPU1: 14056927 branch misses
	CPU2: 21125623 branch misses
	CPU3: 20930472 branch misses

Cache Read/Write:
	CPU0: 261369392 cache reads
	CPU1: 148037856 cache reads
	CPU2: 409137855 cache reads
	CPU3: 362739258 cache reads

	CPU0: 20965461 cache writes
	CPU1: 14056927 cache writes
	CPU2: 21125623 cache writes
	CPU3: 20930472 cache writes

Level 1 cache & TLB:
	CPU0: 326035331 level 1 data cache
	CPU1: 322468000 level 1 data cache
	CPU2: 403394471 level 1 data cache
	CPU3: 147304009 level 1 data cache

	CPU0: 140720914526080 level 1 instruct cache
	CPU1: 94830179528912 level 1 instruct cache
	CPU2: 140720914525824 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5150347 last level cache
	CPU1: 4158793 last level cache
	CPU2: 4767833 last level cache
	CPU3: 2756703 last level cache

	CPU0: 326035331 data TLB
	CPU1: 322467959 data TLB
	CPU2: 403394471 data TLB
	CPU3: 147304009 data TLB

	CPU0: 1375446 instruct TLB
	CPU1: 1385610 instruct TLB
	CPU2: 1731831 instruct TLB
	CPU3: 652503 instruct TLB
HW Instruction Count:
	CPU0: Used 1599226440 instructions
	CPU1: Used 1377102211 instructions
	CPU2: Used 1643102837 instructions
	CPU3: Used 1643102837 instructions

Hardware misses:
	CPU0: 17647844 cache misses
	CPU1: 17832359 cache misses
	CPU2: 19367378 cache misses
	CPU3: 19367378 cache misses

	CPU0: 17647733 branch misses
	CPU1: 17832296 branch misses
	CPU2: 19368157 branch misses
	CPU3: 22475183 branch misses

Cache Read/Write:
	CPU0: 272273529 cache reads
	CPU1: 473159297 cache reads
	CPU2: 305333091 cache reads
	CPU3: 209526613 cache reads

	CPU0: 17647733 cache writes
	CPU1: 17832296 cache writes
	CPU2: 19368157 cache writes
	CPU3: 22475183 cache writes

Level 1 cache & TLB:
	CPU0: 191381744 level 1 data cache
	CPU1: 289926115 level 1 data cache
	CPU2: 331378191 level 1 data cache
	CPU3: 382654781 level 1 data cache

	CPU0: 140726573741280 level 1 instruct cache
	CPU1: 94070291656912 level 1 instruct cache
	CPU2: 140726573741024 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4326558 last level cache
	CPU1: 4058234 last level cache
	CPU2: 4221863 last level cache
	CPU3: 4289068 last level cache

	CPU0: 191382083 data TLB
	CPU1: 289931234 data TLB
	CPU2: 331356520 data TLB
	CPU3: 382654741 data TLB

	CPU0: 807281 instruct TLB
	CPU1: 1264133 instruct TLB
	CPU2: 1464981 instruct TLB
	CPU3: 1593824 instruct TLB
HW Instruction Count:
	CPU0: Used 1233848254 instructions
	CPU1: Used 1521993760 instructions
	CPU2: Used 1029442307 instructions
	CPU3: Used 1029442307 instructions

Hardware misses:
	CPU0: 14708140 cache misses
	CPU1: 20646524 cache misses
	CPU2: 22081317 cache misses
	CPU3: 22081317 cache misses

	CPU0: 14707587 branch misses
	CPU1: 20646524 branch misses
	CPU2: 22081316 branch misses
	CPU3: 21888480 branch misses

Cache Read/Write:
	CPU0: 244842734 cache reads
	CPU1: 104985247 cache reads
	CPU2: 414004514 cache reads
	CPU3: 421055086 cache reads

	CPU0: 14707587 cache writes
	CPU1: 20646524 cache writes
	CPU2: 22081316 cache writes
	CPU3: 21888480 cache writes

Level 1 cache & TLB:
	CPU0: 226223663 level 1 data cache
	CPU1: 501195661 level 1 data cache
	CPU2: 249806928 level 1 data cache
	CPU3: 225604106 level 1 data cache

	CPU0: 140731297227984 level 1 instruct cache
	CPU1: 94610177368272 level 1 instruct cache
	CPU2: 140731297227728 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4482238 last level cache
	CPU1: 5365116 last level cache
	CPU2: 3996049 last level cache
	CPU3: 3279960 last level cache

	CPU0: 226223663 data TLB
	CPU1: 501195661 data TLB
	CPU2: 249806888 data TLB
	CPU3: 225616518 data TLB

	CPU0: 955720 instruct TLB
	CPU1: 2209708 instruct TLB
	CPU2: 1147229 instruct TLB
	CPU3: 1058383 instruct TLB
HW Instruction Count:
	CPU0: Used 1155328501 instructions
	CPU1: Used 1937138167 instructions
	CPU2: Used 1175821077 instructions
	CPU3: Used 1175821077 instructions

Hardware misses:
	CPU0: 17948933 cache misses
	CPU1: 22404647 cache misses
	CPU2: 20206915 cache misses
	CPU3: 20206915 cache misses

	CPU0: 17948935 branch misses
	CPU1: 22404552 branch misses
	CPU2: 20206916 branch misses
	CPU3: 15497749 branch misses

Cache Read/Write:
	CPU0: 374166914 cache reads
	CPU1: 191385094 cache reads
	CPU2: 359304246 cache reads
	CPU3: 274917155 cache reads

	CPU0: 17948935 cache writes
	CPU1: 22404552 cache writes
	CPU2: 20206916 cache writes
	CPU3: 15497749 cache writes

Level 1 cache & TLB:
	CPU0: 281124437 level 1 data cache
	CPU1: 433668188 level 1 data cache
	CPU2: 231252924 level 1 data cache
	CPU3: 244350108 level 1 data cache

	CPU0: 140731658052960 level 1 instruct cache
	CPU1: 94490215444688 level 1 instruct cache
	CPU2: 140731658052704 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4633406 last level cache
	CPU1: 4694291 last level cache
	CPU2: 3785782 last level cache
	CPU3: 3457480 last level cache

	CPU0: 281124397 data TLB
	CPU1: 433678505 data TLB
	CPU2: 231252924 data TLB
	CPU3: 244350108 data TLB

	CPU0: 1138804 instruct TLB
	CPU1: 1834814 instruct TLB
	CPU2: 1028505 instruct TLB
	CPU3: 1109729 instruct TLB
HW Instruction Count:
	CPU0: Used 1454351602 instructions
	CPU1: Used 1761059690 instructions
	CPU2: Used 821316655 instructions
	CPU3: Used 821316655 instructions

Hardware misses:
	CPU0: 18940658 cache misses
	CPU1: 23375767 cache misses
	CPU2: 13368853 cache misses
	CPU3: 13368853 cache misses

	CPU0: 18940660 branch misses
	CPU1: 23375767 branch misses
	CPU2: 13368996 branch misses
	CPU3: 19537805 branch misses

Cache Read/Write:
	CPU0: 419481642 cache reads
	CPU1: 386997024 cache reads
	CPU2: 276281613 cache reads
	CPU3: 124377572 cache reads

	CPU0: 18940660 cache writes
	CPU1: 23375767 cache writes
	CPU2: 13368996 cache writes
	CPU3: 19537805 cache writes

Level 1 cache & TLB:
	CPU0: 257654964 level 1 data cache
	CPU1: 420550785 level 1 data cache
	CPU2: 327914445 level 1 data cache
	CPU3: 189644795 level 1 data cache

	CPU0: 140722722003712 level 1 instruct cache
	CPU1: 94306696310992 level 1 instruct cache
	CPU2: 140722722003456 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4542151 last level cache
	CPU1: 4280639 last level cache
	CPU2: 4155048 last level cache
	CPU3: 3607362 last level cache

	CPU0: 257654923 data TLB
	CPU1: 420550785 data TLB
	CPU2: 327914445 data TLB
	CPU3: 189644795 data TLB

	CPU0: 1087297 instruct TLB
	CPU1: 1788673 instruct TLB
	CPU2: 1436923 instruct TLB
	CPU3: 864007 instruct TLB
HW Instruction Count:
	CPU0: Used 1332501591 instructions
	CPU1: Used 1425692949 instructions
	CPU2: Used 1472541042 instructions
	CPU3: Used 1472541042 instructions

Hardware misses:
	CPU0: 15793822 cache misses
	CPU1: 20364875 cache misses
	CPU2: 18262701 cache misses
	CPU3: 18262701 cache misses

	CPU0: 15793822 branch misses
	CPU1: 20364872 branch misses
	CPU2: 18262701 branch misses
	CPU3: 21937659 branch misses

Cache Read/Write:
	CPU0: 298613525 cache reads
	CPU1: 219786473 cache reads
	CPU2: 395053819 cache reads
	CPU3: 284965369 cache reads

	CPU0: 15793822 cache writes
	CPU1: 20364872 cache writes
	CPU2: 18262701 cache writes
	CPU3: 21937659 cache writes

Level 1 cache & TLB:
	CPU0: 342899936 level 1 data cache
	CPU1: 216078185 level 1 data cache
	CPU2: 494353445 level 1 data cache
	CPU3: 132600062 level 1 data cache

	CPU0: 140721214987488 level 1 instruct cache
	CPU1: 94447035060432 level 1 instruct cache
	CPU2: 140721214987232 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5104239 last level cache
	CPU1: 3559119 last level cache
	CPU2: 5352121 last level cache
	CPU3: 2583466 last level cache

	CPU0: 342899936 data TLB
	CPU1: 216078143 data TLB
	CPU2: 494353445 data TLB
	CPU3: 132600062 data TLB

	CPU0: 1480491 instruct TLB
	CPU1: 909860 instruct TLB
	CPU2: 2152941 instruct TLB
	CPU3: 623218 instruct TLB
HW Instruction Count:
	CPU0: Used 885670688 instructions
	CPU1: Used 1192413906 instructions
	CPU2: Used 2430339151 instructions
	CPU3: Used 2430339151 instructions

Hardware misses:
	CPU0: 20740173 cache misses
	CPU1: 13317314 cache misses
	CPU2: 26421965 cache misses
	CPU3: 26421965 cache misses

	CPU0: 20740173 branch misses
	CPU1: 13317314 branch misses
	CPU2: 26421965 branch misses
	CPU3: 17367602 branch misses

Cache Read/Write:
	CPU0: 415745323 cache reads
	CPU1: 305895812 cache reads
	CPU2: 195277135 cache reads
	CPU3: 271795117 cache reads

	CPU0: 20740173 cache writes
	CPU1: 13317314 cache writes
	CPU2: 26421965 cache writes
	CPU3: 17367602 cache writes

Level 1 cache & TLB:
	CPU0: 460342662 level 1 data cache
	CPU1: 196442629 level 1 data cache
	CPU2: 208159379 level 1 data cache
	CPU3: 332324621 level 1 data cache

	CPU0: 140734054141520 level 1 instruct cache
	CPU1: 93908099334352 level 1 instruct cache
	CPU2: 140734054141264 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5941385 last level cache
	CPU1: 3131198 last level cache
	CPU2: 3669832 last level cache
	CPU3: 4073116 last level cache

	CPU0: 460343504 data TLB
	CPU1: 196442629 data TLB
	CPU2: 208159379 data TLB
	CPU3: 332324581 data TLB

	CPU0: 1962728 instruct TLB
	CPU1: 871524 instruct TLB
	CPU2: 927623 instruct TLB
	CPU3: 1376858 instruct TLB
HW Instruction Count:
	CPU0: Used 1210480953 instructions
	CPU1: Used 2020212260 instructions
	CPU2: Used 405748058 instructions
	CPU3: Used 405748058 instructions

Hardware misses:
	CPU0: 18691299 cache misses
	CPU1: 22971479 cache misses
	CPU2: 20409454 cache misses
	CPU3: 20409454 cache misses

	CPU0: 18690985 branch misses
	CPU1: 22971479 branch misses
	CPU2: 20409243 branch misses
	CPU3: 14629835 branch misses

Cache Read/Write:
	CPU0: 204771669 cache reads
	CPU1: 334013701 cache reads
	CPU2: 366865219 cache reads
	CPU3: 283099093 cache reads

	CPU0: 18690985 cache writes
	CPU1: 22971479 cache writes
	CPU2: 20409243 cache writes
	CPU3: 14629835 cache writes

Level 1 cache & TLB:
	CPU0: 321326959 level 1 data cache
	CPU1: 361056736 level 1 data cache
	CPU2: 376647994 level 1 data cache
	CPU3: 145728474 level 1 data cache

	CPU0: 140733303220304 level 1 instruct cache
	CPU1: 94161663045840 level 1 instruct cache
	CPU2: 140733303220048 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5133647 last level cache
	CPU1: 4287929 last level cache
	CPU2: 4396228 last level cache
	CPU3: 2984297 last level cache

	CPU0: 321326959 data TLB
	CPU1: 361026909 data TLB
	CPU2: 376651803 data TLB
	CPU3: 145728474 data TLB

	CPU0: 1367370 instruct TLB
	CPU1: 1480193 instruct TLB
	CPU2: 1622732 instruct TLB
	CPU3: 667512 instruct TLB
HW Instruction Count:
	CPU0: Used 1007355984 instructions
	CPU1: Used 1650813007 instructions
	CPU2: Used 1063563115 instructions
	CPU3: Used 1063563115 instructions

Hardware misses:
	CPU0: 21424109 cache misses
	CPU1: 16837312 cache misses
	CPU2: 17730672 cache misses
	CPU3: 17730672 cache misses

	CPU0: 21423610 branch misses
	CPU1: 16837314 branch misses
	CPU2: 17730662 branch misses
	CPU3: 20473927 branch misses

Cache Read/Write:
	CPU0: 244712269 cache reads
	CPU1: 196280538 cache reads
	CPU2: 386181990 cache reads
	CPU3: 356023068 cache reads

	CPU0: 21423610 cache writes
	CPU1: 16837314 cache writes
	CPU2: 17730662 cache writes
	CPU3: 20473927 cache writes

Level 1 cache & TLB:
	CPU0: 253655477 level 1 data cache
	CPU1: 414259290 level 1 data cache
	CPU2: 224682921 level 1 data cache
	CPU3: 296165805 level 1 data cache

	CPU0: 140732342324896 level 1 instruct cache
	CPU1: 94617283809488 level 1 instruct cache
	CPU2: 140732342324640 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5134957 last level cache
	CPU1: 4163633 last level cache
	CPU2: 3581289 last level cache
	CPU3: 3652122 last level cache

	CPU0: 253655477 data TLB
	CPU1: 414259290 data TLB
	CPU2: 224682882 data TLB
	CPU3: 296165805 data TLB

	CPU0: 1099286 instruct TLB
	CPU1: 1787174 instruct TLB
	CPU2: 1021766 instruct TLB
	CPU3: 1178048 instruct TLB
HW Instruction Count:
	CPU0: Used 1515170557 instructions
	CPU1: Used 1411162721 instructions
	CPU2: Used 2050723012 instructions
	CPU3: Used 2050723012 instructions

Hardware misses:
	CPU0: 17883616 cache misses
	CPU1: 20286361 cache misses
	CPU2: 26999006 cache misses
	CPU3: 26999006 cache misses

	CPU0: 17883616 branch misses
	CPU1: 20286361 branch misses
	CPU2: 26999006 branch misses
	CPU3: 15221698 branch misses

Cache Read/Write:
	CPU0: 395819162 cache reads
	CPU1: 262398685 cache reads
	CPU2: 313895181 cache reads
	CPU3: 227936165 cache reads

	CPU0: 17883616 cache writes
	CPU1: 20286361 cache writes
	CPU2: 26999006 cache writes
	CPU3: 15221698 cache writes

Level 1 cache & TLB:
	CPU0: 325347898 level 1 data cache
	CPU1: 48307353 level 1 data cache
	CPU2: 645511682 level 1 data cache
	CPU3: 168609170 level 1 data cache

	CPU0: 140734675184128 level 1 instruct cache
	CPU1: 94768448671952 level 1 instruct cache
	CPU2: 140734675183872 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5139709 last level cache
	CPU1: 2424260 last level cache
	CPU2: 6045505 last level cache
	CPU3: 3064652 last level cache

	CPU0: 325347407 data TLB
	CPU1: 48307311 data TLB
	CPU2: 645511682 data TLB
	CPU3: 168609170 data TLB

	CPU0: 1407684 instruct TLB
	CPU1: 252413 instruct TLB
	CPU2: 2790742 instruct TLB
	CPU3: 747548 instruct TLB
HW Instruction Count:
	CPU0: Used 1568395449 instructions
	CPU1: Used 1619132318 instructions
	CPU2: Used 1283319477 instructions
	CPU3: Used 1283319477 instructions

Hardware misses:
	CPU0: 12969485 cache misses
	CPU1: 22381266 cache misses
	CPU2: 23295159 cache misses
	CPU3: 23295159 cache misses

	CPU0: 12969485 branch misses
	CPU1: 22381266 branch misses
	CPU2: 23295159 branch misses
	CPU3: 20218449 branch misses

Cache Read/Write:
	CPU0: 333710633 cache reads
	CPU1: 320377691 cache reads
	CPU2: 150700415 cache reads
	CPU3: 401224228 cache reads

	CPU0: 12969485 cache writes
	CPU1: 22381266 cache writes
	CPU2: 23295159 cache writes
	CPU3: 20218449 cache writes

Level 1 cache & TLB:
	CPU0: 266569744 level 1 data cache
	CPU1: 267323015 level 1 data cache
	CPU2: 351950374 level 1 data cache
	CPU3: 304879938 level 1 data cache

	CPU0: 140723942318864 level 1 instruct cache
	CPU1: 94681699213520 level 1 instruct cache
	CPU2: 140723942318608 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5039526 last level cache
	CPU1: 3551157 last level cache
	CPU2: 4239704 last level cache
	CPU3: 3842485 last level cache

	CPU0: 266569744 data TLB
	CPU1: 267264382 data TLB
	CPU2: 351950374 data TLB
	CPU3: 304879898 data TLB

	CPU0: 1214355 instruct TLB
	CPU1: 1112777 instruct TLB
	CPU2: 1525810 instruct TLB
	CPU3: 1328274 instruct TLB
HW Instruction Count:
	CPU0: Used 1548186337 instructions
	CPU1: Used 598980963 instructions
	CPU2: Used 2010665395 instructions
	CPU3: Used 2010665395 instructions

Hardware misses:
	CPU0: 13687528 cache misses
	CPU1: 24960296 cache misses
	CPU2: 13331734 cache misses
	CPU3: 13331734 cache misses

	CPU0: 13687528 branch misses
	CPU1: 24960296 branch misses
	CPU2: 13331734 branch misses
	CPU3: 25046808 branch misses

Cache Read/Write:
	CPU0: 288752090 cache reads
	CPU1: 382723289 cache reads
	CPU2: 242354825 cache reads
	CPU3: 278761282 cache reads

	CPU0: 13687528 cache writes
	CPU1: 24960296 cache writes
	CPU2: 13331734 cache writes
	CPU3: 25046808 cache writes

Level 1 cache & TLB:
	CPU0: 427116480 level 1 data cache
	CPU1: 210786858 level 1 data cache
	CPU2: 344777173 level 1 data cache
	CPU3: 216929787 level 1 data cache

	CPU0: 140735833144960 level 1 instruct cache
	CPU1: 94499114635472 level 1 instruct cache
	CPU2: 140735833144704 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5966689 last level cache
	CPU1: 2961992 last level cache
	CPU2: 4650251 last level cache
	CPU3: 3266707 last level cache

	CPU0: 427101662 data TLB
	CPU1: 210786858 data TLB
	CPU2: 344777173 data TLB
	CPU3: 216929747 data TLB

	CPU0: 1878969 instruct TLB
	CPU1: 924345 instruct TLB
	CPU2: 1431680 instruct TLB
	CPU3: 907845 instruct TLB
HW Instruction Count:
	CPU0: Used 1587674116 instructions
	CPU1: Used 973948310 instructions
	CPU2: Used 1981774316 instructions
	CPU3: Used 1981774316 instructions

Hardware misses:
	CPU0: 14910137 cache misses
	CPU1: 19621014 cache misses
	CPU2: 24487996 cache misses
	CPU3: 24487996 cache misses

	CPU0: 14910201 branch misses
	CPU1: 19621013 branch misses
	CPU2: 24487996 branch misses
	CPU3: 16985553 branch misses

Cache Read/Write:
	CPU0: 394058887 cache reads
	CPU1: 338834120 cache reads
	CPU2: 273935486 cache reads
	CPU3: 175339109 cache reads

	CPU0: 14910201 cache writes
	CPU1: 19621013 cache writes
	CPU2: 24487996 cache writes
	CPU3: 16985553 cache writes

Level 1 cache & TLB:
	CPU0: 324694742 level 1 data cache
	CPU1: 389100405 level 1 data cache
	CPU2: 235223759 level 1 data cache
	CPU3: 250137642 level 1 data cache

	CPU0: 140720790367776 level 1 instruct cache
	CPU1: 94004508553424 level 1 instruct cache
	CPU2: 140720790367520 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5269174 last level cache
	CPU1: 4568385 last level cache
	CPU2: 3640765 last level cache
	CPU3: 3300984 last level cache

	CPU0: 324695020 data TLB
	CPU1: 389100364 data TLB
	CPU2: 235223759 data TLB
	CPU3: 250137642 data TLB

	CPU0: 1430516 instruct TLB
	CPU1: 1507685 instruct TLB
	CPU2: 1094767 instruct TLB
	CPU3: 1077375 instruct TLB
HW Instruction Count:
	CPU0: Used 1412061017 instructions
	CPU1: Used 576478468 instructions
	CPU2: Used 1760681615 instructions
	CPU3: Used 1760681615 instructions

Hardware misses:
	CPU0: 17395027 cache misses
	CPU1: 17168073 cache misses
	CPU2: 27096084 cache misses
	CPU3: 27096084 cache misses

	CPU0: 17395123 branch misses
	CPU1: 17168304 branch misses
	CPU2: 27095987 branch misses
	CPU3: 15348182 branch misses

Cache Read/Write:
	CPU0: 233578247 cache reads
	CPU1: 183964714 cache reads
	CPU2: 602037965 cache reads
	CPU3: 168531317 cache reads

	CPU0: 17395123 cache writes
	CPU1: 17168304 cache writes
	CPU2: 27095987 cache writes
	CPU3: 15348182 cache writes

Level 1 cache & TLB:
	CPU0: 185086029 level 1 data cache
	CPU1: 392536558 level 1 data cache
	CPU2: 329049380 level 1 data cache
	CPU3: 288387312 level 1 data cache

	CPU0: 140730172492320 level 1 instruct cache
	CPU1: 94248209834192 level 1 instruct cache
	CPU2: 140730172492064 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4069142 last level cache
	CPU1: 4510091 last level cache
	CPU2: 4092711 last level cache
	CPU3: 4042390 last level cache

	CPU0: 185072357 data TLB
	CPU1: 392542444 data TLB
	CPU2: 329050029 data TLB
	CPU3: 288387272 data TLB

	CPU0: 761690 instruct TLB
	CPU1: 1642507 instruct TLB
	CPU2: 1442084 instruct TLB
	CPU3: 1261369 instruct TLB
HW Instruction Count:
	CPU0: Used 1009939309 instructions
	CPU1: Used 1441716839 instructions
	CPU2: Used 1269234759 instructions
	CPU3: Used 1269234759 instructions

Hardware misses:
	CPU0: 17126269 cache misses
	CPU1: 18811698 cache misses
	CPU2: 23795544 cache misses
	CPU3: 23795544 cache misses

	CPU0: 17121848 branch misses
	CPU1: 18811698 branch misses
	CPU2: 23795545 branch misses
	CPU3: 16116255 branch misses

Cache Read/Write:
	CPU0: 297332038 cache reads
	CPU1: 455808010 cache reads
	CPU2: 240445620 cache reads
	CPU3: 207935160 cache reads

	CPU0: 17121848 cache writes
	CPU1: 18811698 cache writes
	CPU2: 23795545 cache writes
	CPU3: 16116255 cache writes

Level 1 cache & TLB:
	CPU0: 140737488355327 level 1 data cache
	CPU1: 207543527 level 1 data cache
	CPU2: 247413501 level 1 data cache
	CPU3: 102506573 level 1 data cache

	CPU0: 140733432960240 level 1 instruct cache
	CPU1: 94611173019856 level 1 instruct cache
	CPU2: 140733432959984 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 140737488355327 last level cache
	CPU1: 2664745 last level cache
	CPU2: 2784840 last level cache
	CPU3: 2103712 last level cache

	CPU0: 140737488355327 data TLB
	CPU1: 207543527 data TLB
	CPU2: 247410259 data TLB
	CPU3: 102506457 data TLB

	CPU0: 140737488355327 instruct TLB
	CPU1: 899501 instruct TLB
	CPU2: 1130976 instruct TLB
	CPU3: 477943 instruct TLB
HW Instruction Count:
	CPU0: Used 1672044408 instructions
	CPU1: Used 2611793558 instructions
	CPU2: Used 3132364229 instructions
	CPU3: Used 3132364229 instructions

Hardware misses:
	CPU0: 31579407 cache misses
	CPU1: 18744479 cache misses
	CPU2: 24344015 cache misses
	CPU3: 24344015 cache misses

	CPU0: 31578963 branch misses
	CPU1: 18744482 branch misses
	CPU2: 24344013 branch misses
	CPU3: 25791583 branch misses

Cache Read/Write:
	CPU0: 262316514 cache reads
	CPU1: 388842272 cache reads
	CPU2: 320221396 cache reads
	CPU3: 321764096 cache reads

	CPU0: 31578963 cache writes
	CPU1: 18744482 cache writes
	CPU2: 24344013 cache writes
	CPU3: 25791583 cache writes

Level 1 cache & TLB:
	CPU0: 431664423 level 1 data cache
	CPU1: 224621433 level 1 data cache
	CPU2: 249454055 level 1 data cache
	CPU3: 339223174 level 1 data cache

	CPU0: 140728098431600 level 1 instruct cache
	CPU1: 94908492587216 level 1 instruct cache
	CPU2: 140728098431344 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5593858 last level cache
	CPU1: 3739155 last level cache
	CPU2: 3960918 last level cache
	CPU3: 4214752 last level cache

	CPU0: 431664423 data TLB
	CPU1: 224615827 data TLB
	CPU2: 249454015 data TLB
	CPU3: 339223174 data TLB

	CPU0: 1884585 instruct TLB
	CPU1: 1005487 instruct TLB
	CPU2: 1146197 instruct TLB
	CPU3: 1516348 instruct TLB
HW Instruction Count:
	CPU0: Used 1842261274 instructions
	CPU1: Used 1211594743 instructions
	CPU2: Used 1386566123 instructions
	CPU3: Used 1386566123 instructions

Hardware misses:
	CPU0: 18651834 cache misses
	CPU1: 31661172 cache misses
	CPU2: 23300324 cache misses
	CPU3: 23300324 cache misses

	CPU0: 18651834 branch misses
	CPU1: 31661152 branch misses
	CPU2: 23299932 branch misses
	CPU3: 22356504 branch misses

Cache Read/Write:
	CPU0: 350188138 cache reads
	CPU1: 160843222 cache reads
	CPU2: 334419859 cache reads
	CPU3: 484499145 cache reads

	CPU0: 18651834 cache writes
	CPU1: 31661152 cache writes
	CPU2: 23299932 cache writes
	CPU3: 22356504 cache writes

Level 1 cache & TLB:
	CPU0: 178265179 level 1 data cache
	CPU1: 579699020 level 1 data cache
	CPU2: 233979285 level 1 data cache
	CPU3: 243664469 level 1 data cache

	CPU0: 140730160304112 level 1 instruct cache
	CPU1: 94373749764304 level 1 instruct cache
	CPU2: 140730160303856 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3756005 last level cache
	CPU1: 6073272 last level cache
	CPU2: 3554284 last level cache
	CPU3: 4042697 last level cache

	CPU0: 178265179 data TLB
	CPU1: 579699020 data TLB
	CPU2: 233999492 data TLB
	CPU3: 243664429 data TLB

	CPU0: 770630 instruct TLB
	CPU1: 2533404 instruct TLB
	CPU2: 1048862 instruct TLB
	CPU3: 1138724 instruct TLB
HW Instruction Count:
	CPU0: Used 1794739276 instructions
	CPU1: Used 1374244674 instructions
	CPU2: Used 1165163703 instructions
	CPU3: Used 1165163703 instructions

Hardware misses:
	CPU0: 27354530 cache misses
	CPU1: 24009331 cache misses
	CPU2: 17653524 cache misses
	CPU3: 17653524 cache misses

	CPU0: 27354530 branch misses
	CPU1: 24009331 branch misses
	CPU2: 17651972 branch misses
	CPU3: 22965411 branch misses

Cache Read/Write:
	CPU0: 248296159 cache reads
	CPU1: 376635931 cache reads
	CPU2: 243815002 cache reads
	CPU3: 381300243 cache reads

	CPU0: 27354530 cache writes
	CPU1: 24009331 cache writes
	CPU2: 17651972 cache writes
	CPU3: 22965411 cache writes

Level 1 cache & TLB:
	CPU0: 308313815 level 1 data cache
	CPU1: 406439783 level 1 data cache
	CPU2: 415229438 level 1 data cache
	CPU3: 110852362 level 1 data cache

	CPU0: 140734729903648 level 1 instruct cache
	CPU1: 94049821876432 level 1 instruct cache
	CPU2: 140734729903392 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4660750 last level cache
	CPU1: 4305801 last level cache
	CPU2: 4903121 last level cache
	CPU3: 3552915 last level cache

	CPU0: 308313815 data TLB
	CPU1: 406416037 data TLB
	CPU2: 415229398 data TLB
	CPU3: 110858773 data TLB

	CPU0: 1330048 instruct TLB
	CPU1: 1744169 instruct TLB
	CPU2: 1860230 instruct TLB
	CPU3: 537982 instruct TLB
HW Instruction Count:
	CPU0: Used 975077982 instructions
	CPU1: Used 1621995792 instructions
	CPU2: Used 993182788 instructions
	CPU3: Used 993182788 instructions

Hardware misses:
	CPU0: 27797904 cache misses
	CPU1: 20496688 cache misses
	CPU2: 25058440 cache misses
	CPU3: 25058440 cache misses

	CPU0: 27797998 branch misses
	CPU1: 20496689 branch misses
	CPU2: 25058440 branch misses
	CPU3: 19457382 branch misses

Cache Read/Write:
	CPU0: 355007456 cache reads
	CPU1: 399337253 cache reads
	CPU2: 273598487 cache reads
	CPU3: 209842955 cache reads

	CPU0: 27797998 cache writes
	CPU1: 20496689 cache writes
	CPU2: 25058440 cache writes
	CPU3: 19457382 cache writes

Level 1 cache & TLB:
	CPU0: 407469654 level 1 data cache
	CPU1: 266017268 level 1 data cache
	CPU2: 353856107 level 1 data cache
	CPU3: 225278740 level 1 data cache

	CPU0: 140725576164720 level 1 instruct cache
	CPU1: 94028522909904 level 1 instruct cache
	CPU2: 140725576164464 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5275147 last level cache
	CPU1: 4108514 last level cache
	CPU2: 4966172 last level cache
	CPU3: 3451720 last level cache

	CPU0: 407469654 data TLB
	CPU1: 266033186 data TLB
	CPU2: 353857733 data TLB
	CPU3: 225278816 data TLB

	CPU0: 1780622 instruct TLB
	CPU1: 1213862 instruct TLB
	CPU2: 1512814 instruct TLB
	CPU3: 981169 instruct TLB
HW Instruction Count:
	CPU0: Used 1131771453 instructions
	CPU1: Used 1574117080 instructions
	CPU2: Used 1912758889 instructions
	CPU3: Used 1912758889 instructions

Hardware misses:
	CPU0: 22653527 cache misses
	CPU1: 24601620 cache misses
	CPU2: 34219933 cache misses
	CPU3: 34219933 cache misses

	CPU0: 22653527 branch misses
	CPU1: 24601620 branch misses
	CPU2: 34219825 branch misses
	CPU3: 16524900 branch misses

Cache Read/Write:
	CPU0: 451319784 cache reads
	CPU1: 298460108 cache reads
	CPU2: 200401850 cache reads
	CPU3: 295052655 cache reads

	CPU0: 22653527 cache writes
	CPU1: 24601620 cache writes
	CPU2: 34219825 cache writes
	CPU3: 16524900 cache writes

Level 1 cache & TLB:
	CPU0: 296898999 level 1 data cache
	CPU1: 237514043 level 1 data cache
	CPU2: 344674471 level 1 data cache
	CPU3: 370894478 level 1 data cache

	CPU0: 140732396301920 level 1 instruct cache
	CPU1: 94782894465232 level 1 instruct cache
	CPU2: 140732396301664 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4500357 last level cache
	CPU1: 4253569 last level cache
	CPU2: 4582708 last level cache
	CPU3: 4288509 last level cache

	CPU0: 296898958 data TLB
	CPU1: 237514043 data TLB
	CPU2: 344674471 data TLB
	CPU3: 370913414 data TLB

	CPU0: 1331654 instruct TLB
	CPU1: 1023582 instruct TLB
	CPU2: 1588740 instruct TLB
	CPU3: 1597957 instruct TLB
HW Instruction Count:
	CPU0: Used 1646883041 instructions
	CPU1: Used 1173081190 instructions
	CPU2: Used 1070944786 instructions
	CPU3: Used 1070944786 instructions

Hardware misses:
	CPU0: 26750364 cache misses
	CPU1: 24178567 cache misses
	CPU2: 19402442 cache misses
	CPU3: 19402442 cache misses

	CPU0: 26750364 branch misses
	CPU1: 24178567 branch misses
	CPU2: 19402440 branch misses
	CPU3: 22487010 branch misses

Cache Read/Write:
	CPU0: 294951043 cache reads
	CPU1: 402276793 cache reads
	CPU2: 324300720 cache reads
	CPU3: 216938970 cache reads

	CPU0: 26750364 cache writes
	CPU1: 24178567 cache writes
	CPU2: 19402440 cache writes
	CPU3: 22487010 cache writes

Level 1 cache & TLB:
	CPU0: 332843172 level 1 data cache
	CPU1: 361620722 level 1 data cache
	CPU2: 230601845 level 1 data cache
	CPU3: 324574842 level 1 data cache

	CPU0: 140720919231632 level 1 instruct cache
	CPU1: 94916318064848 level 1 instruct cache
	CPU2: 140720919231376 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5322742 last level cache
	CPU1: 4458427 last level cache
	CPU2: 3765565 last level cache
	CPU3: 4225693 last level cache

	CPU0: 332843172 data TLB
	CPU1: 361620722 data TLB
	CPU2: 230601805 data TLB
	CPU3: 324574842 data TLB

	CPU0: 1487471 instruct TLB
	CPU1: 1611347 instruct TLB
	CPU2: 1077752 instruct TLB
	CPU3: 1358458 instruct TLB
HW Instruction Count:
	CPU0: Used 1700577884 instructions
	CPU1: Used 1363716917 instructions
	CPU2: Used 879683600 instructions
	CPU3: Used 879683600 instructions

Hardware misses:
	CPU0: 22003294 cache misses
	CPU1: 21913796 cache misses
	CPU2: 20294700 cache misses
	CPU3: 20294700 cache misses

	CPU0: 22003294 branch misses
	CPU1: 21913797 branch misses
	CPU2: 20294700 branch misses
	CPU3: 26462459 branch misses

Cache Read/Write:
	CPU0: 341821459 cache reads
	CPU1: 320195830 cache reads
	CPU2: 262460050 cache reads
	CPU3: 330153007 cache reads

	CPU0: 22003294 cache writes
	CPU1: 21913797 cache writes
	CPU2: 20294700 cache writes
	CPU3: 26462459 cache writes

Level 1 cache & TLB:
	CPU0: 374457455 level 1 data cache
	CPU1: 312101855 level 1 data cache
	CPU2: 275021951 level 1 data cache
	CPU3: 278641159 level 1 data cache

	CPU0: 140723746779776 level 1 instruct cache
	CPU1: 94303745020112 level 1 instruct cache
	CPU2: 140723746779520 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5220324 last level cache
	CPU1: 4204853 last level cache
	CPU2: 4363780 last level cache
	CPU3: 3650187 last level cache

	CPU0: 374457455 data TLB
	CPU1: 312101813 data TLB
	CPU2: 275021951 data TLB
	CPU3: 278641159 data TLB

	CPU0: 1650184 instruct TLB
	CPU1: 1364552 instruct TLB
	CPU2: 1297422 instruct TLB
	CPU3: 1218497 instruct TLB
HW Instruction Count:
	CPU0: Used 2017045006 instructions
	CPU1: Used 1476161078 instructions
	CPU2: Used 1053747735 instructions
	CPU3: Used 1053747735 instructions

Hardware misses:
	CPU0: 27127688 cache misses
	CPU1: 23295244 cache misses
	CPU2: 22341721 cache misses
	CPU3: 22341721 cache misses

	CPU0: 27127505 branch misses
	CPU1: 23295244 branch misses
	CPU2: 22341721 branch misses
	CPU3: 18258913 branch misses

Cache Read/Write:
	CPU0: 394360781 cache reads
	CPU1: 201709809 cache reads
	CPU2: 347465942 cache reads
	CPU3: 311999511 cache reads

	CPU0: 27127505 cache writes
	CPU1: 23295244 cache writes
	CPU2: 22341721 cache writes
	CPU3: 18258913 cache writes

Level 1 cache & TLB:
	CPU0: 472014942 level 1 data cache
	CPU1: 378941743 level 1 data cache
	CPU2: 118482979 level 1 data cache
	CPU3: 303033301 level 1 data cache

	CPU0: 140722133487488 level 1 instruct cache
	CPU1: 94408069992656 level 1 instruct cache
	CPU2: 140722133487232 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5426352 last level cache
	CPU1: 5209662 last level cache
	CPU2: 3098074 last level cache
	CPU3: 4241621 last level cache

	CPU0: 472015724 data TLB
	CPU1: 378941743 data TLB
	CPU2: 118482979 data TLB
	CPU3: 303033261 data TLB

	CPU0: 2014397 instruct TLB
	CPU1: 1545509 instruct TLB
	CPU2: 598138 instruct TLB
	CPU3: 1346678 instruct TLB
HW Instruction Count:
	CPU0: Used 1520293130 instructions
	CPU1: Used 1544247587 instructions
	CPU2: Used 1380578761 instructions
	CPU3: Used 1380578761 instructions

Hardware misses:
	CPU0: 20357641 cache misses
	CPU1: 22392116 cache misses
	CPU2: 26098823 cache misses
	CPU3: 26098823 cache misses

	CPU0: 20357641 branch misses
	CPU1: 22392116 branch misses
	CPU2: 26098826 branch misses
	CPU3: 22808651 branch misses

Cache Read/Write:
	CPU0: 279003108 cache reads
	CPU1: 307893936 cache reads
	CPU2: 297683948 cache reads
	CPU3: 368440397 cache reads

	CPU0: 20357641 cache writes
	CPU1: 22392116 cache writes
	CPU2: 26098826 cache writes
	CPU3: 22808651 cache writes

Level 1 cache & TLB:
	CPU0: 445653195 level 1 data cache
	CPU1: 372466529 level 1 data cache
	CPU2: 136388048 level 1 data cache
	CPU3: 284477117 level 1 data cache

	CPU0: 140736281025216 level 1 instruct cache
	CPU1: 93925761609936 level 1 instruct cache
	CPU2: 140736281024960 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5246560 last level cache
	CPU1: 5132657 last level cache
	CPU2: 2834444 last level cache
	CPU3: 4185056 last level cache

	CPU0: 445653195 data TLB
	CPU1: 372432220 data TLB
	CPU2: 136398166 data TLB
	CPU3: 284477117 data TLB

	CPU0: 1891142 instruct TLB
	CPU1: 1664981 instruct TLB
	CPU2: 634700 instruct TLB
	CPU3: 1278825 instruct TLB
HW Instruction Count:
	CPU0: Used 738788104 instructions
	CPU1: Used 2607775270 instructions
	CPU2: Used 1061456883 instructions
	CPU3: Used 1061456883 instructions

Hardware misses:
	CPU0: 27727729 cache misses
	CPU1: 23877032 cache misses
	CPU2: 21260426 cache misses
	CPU3: 21260426 cache misses

	CPU0: 27727729 branch misses
	CPU1: 23877032 branch misses
	CPU2: 21260426 branch misses
	CPU3: 20169326 branch misses

Cache Read/Write:
	CPU0: 296826248 cache reads
	CPU1: 205734073 cache reads
	CPU2: 451501027 cache reads
	CPU3: 282092501 cache reads

	CPU0: 27727729 cache writes
	CPU1: 23877032 cache writes
	CPU2: 21260426 cache writes
	CPU3: 20169326 cache writes

Level 1 cache & TLB:
	CPU0: 377520376 level 1 data cache
	CPU1: 221770184 level 1 data cache
	CPU2: 387083591 level 1 data cache
	CPU3: 262388838 level 1 data cache

	CPU0: 140732471970032 level 1 instruct cache
	CPU1: 94744057635024 level 1 instruct cache
	CPU2: 140732471969776 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4828324 last level cache
	CPU1: 3581006 last level cache
	CPU2: 5144418 last level cache
	CPU3: 4044890 last level cache

	CPU0: 377499964 data TLB
	CPU1: 221770142 data TLB
	CPU2: 387083591 data TLB
	CPU3: 262388838 data TLB

	CPU0: 1573489 instruct TLB
	CPU1: 1015595 instruct TLB
	CPU2: 1744046 instruct TLB
	CPU3: 1138574 instruct TLB
HW Instruction Count:
	CPU0: Used 1775891638 instructions
	CPU1: Used 1093096602 instructions
	CPU2: Used 1508954082 instructions
	CPU3: Used 1508954082 instructions

Hardware misses:
	CPU0: 26058727 cache misses
	CPU1: 17841302 cache misses
	CPU2: 29924015 cache misses
	CPU3: 29924015 cache misses

	CPU0: 26058727 branch misses
	CPU1: 17841603 branch misses
	CPU2: 29924015 branch misses
	CPU3: 19465498 branch misses

Cache Read/Write:
	CPU0: 379893822 cache reads
	CPU1: 297606986 cache reads
	CPU2: 280189085 cache reads
	CPU3: 276238089 cache reads

	CPU0: 26058727 cache writes
	CPU1: 17841603 cache writes
	CPU2: 29924015 cache writes
	CPU3: 19465498 cache writes

Level 1 cache & TLB:
	CPU0: 407422136 level 1 data cache
	CPU1: 157381625 level 1 data cache
	CPU2: 381115381 level 1 data cache
	CPU3: 349204137 level 1 data cache

	CPU0: 140734716965904 level 1 instruct cache
	CPU1: 93829290504400 level 1 instruct cache
	CPU2: 140734716965648 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5974838 last level cache
	CPU1: 3274804 last level cache
	CPU2: 4918617 last level cache
	CPU3: 4232122 last level cache

	CPU0: 407422136 data TLB
	CPU1: 157363578 data TLB
	CPU2: 381115381 data TLB
	CPU3: 349204097 data TLB

	CPU0: 1637785 instruct TLB
	CPU1: 715163 instruct TLB
	CPU2: 1690979 instruct TLB
	CPU3: 1515409 instruct TLB
HW Instruction Count:
	CPU0: Used 1400055766 instructions
	CPU1: Used 1674884142 instructions
	CPU2: Used 1381993140 instructions
	CPU3: Used 1381993140 instructions

Hardware misses:
	CPU0: 23911309 cache misses
	CPU1: 18946572 cache misses
	CPU2: 23110550 cache misses
	CPU3: 23110550 cache misses

	CPU0: 23911314 branch misses
	CPU1: 18946572 branch misses
	CPU2: 23110551 branch misses
	CPU3: 26065619 branch misses

Cache Read/Write:
	CPU0: 333919758 cache reads
	CPU1: 302312058 cache reads
	CPU2: 426532333 cache reads
	CPU3: 169102337 cache reads

	CPU0: 23911314 cache writes
	CPU1: 18946572 cache writes
	CPU2: 23110551 cache writes
	CPU3: 26065619 cache writes

Level 1 cache & TLB:
	CPU0: 327142034 level 1 data cache
	CPU1: 435686388 level 1 data cache
	CPU2: 180902590 level 1 data cache
	CPU3: 311326476 level 1 data cache

	CPU0: 140729750495744 level 1 instruct cache
	CPU1: 94558222721232 level 1 instruct cache
	CPU2: 140729750495488 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4660266 last level cache
	CPU1: 5512974 last level cache
	CPU2: 3514620 last level cache
	CPU3: 4026390 last level cache

	CPU0: 327133530 data TLB
	CPU1: 435667798 data TLB
	CPU2: 180902552 data TLB
	CPU3: 311326476 data TLB

	CPU0: 1327107 instruct TLB
	CPU1: 1993522 instruct TLB
	CPU2: 860369 instruct TLB
	CPU3: 1375064 instruct TLB
HW Instruction Count:
	CPU0: Used 1082757228 instructions
	CPU1: Used 1639288300 instructions
	CPU2: Used 1320487386 instructions
	CPU3: Used 1320487386 instructions

Hardware misses:
	CPU0: 21631225 cache misses
	CPU1: 26621922 cache misses
	CPU2: 22476968 cache misses
	CPU3: 22476968 cache misses

	CPU0: 21631225 branch misses
	CPU1: 26621922 branch misses
	CPU2: 22476968 branch misses
	CPU3: 20303912 branch misses

Cache Read/Write:
	CPU0: 317178024 cache reads
	CPU1: 288627745 cache reads
	CPU2: 441445856 cache reads
	CPU3: 203071948 cache reads

	CPU0: 21631225 cache writes
	CPU1: 26621922 cache writes
	CPU2: 22476968 cache writes
	CPU3: 20303912 cache writes

Level 1 cache & TLB:
	CPU0: 304642842 level 1 data cache
	CPU1: 606774191 level 1 data cache
	CPU2: 233779945 level 1 data cache
	CPU3: 170607509 level 1 data cache

	CPU0: 140727581777120 level 1 instruct cache
	CPU1: 94289366261968 level 1 instruct cache
	CPU2: 140727581776864 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5060193 last level cache
	CPU1: 5976427 last level cache
	CPU2: 4140735 last level cache
	CPU3: 2915262 last level cache

	CPU0: 304642842 data TLB
	CPU1: 606790734 data TLB
	CPU2: 233779945 data TLB
	CPU3: 170607469 data TLB

	CPU0: 1390611 instruct TLB
	CPU1: 2633309 instruct TLB
	CPU2: 1043015 instruct TLB
	CPU3: 728576 instruct TLB
HW Instruction Count:
	CPU0: Used 836354892 instructions
	CPU1: Used 1988123300 instructions
	CPU2: Used 1339802213 instructions
	CPU3: Used 1339802213 instructions

Hardware misses:
	CPU0: 23059208 cache misses
	CPU1: 23130435 cache misses
	CPU2: 22279747 cache misses
	CPU3: 22279747 cache misses

	CPU0: 23059208 branch misses
	CPU1: 23130413 branch misses
	CPU2: 22279747 branch misses
	CPU3: 22728205 branch misses

Cache Read/Write:
	CPU0: 273137606 cache reads
	CPU1: 314866479 cache reads
	CPU2: 267322636 cache reads
	CPU3: 400214777 cache reads

	CPU0: 23059208 cache writes
	CPU1: 23130413 cache writes
	CPU2: 22279747 cache writes
	CPU3: 22728205 cache writes

Level 1 cache & TLB:
	CPU0: 328356896 level 1 data cache
	CPU1: 522027170 level 1 data cache
	CPU2: 212668931 level 1 data cache
	CPU3: 249034801 level 1 data cache

	CPU0: 140728294164336 level 1 instruct cache
	CPU1: 94789036302544 level 1 instruct cache
	CPU2: 140728294164080 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4579170 last level cache
	CPU1: 4947756 last level cache
	CPU2: 4018194 last level cache
	CPU3: 4036783 last level cache

	CPU0: 328356896 data TLB
	CPU1: 522026522 data TLB
	CPU2: 212668892 data TLB
	CPU3: 249034684 data TLB

	CPU0: 1383677 instruct TLB
	CPU1: 1959395 instruct TLB
	CPU2: 1009370 instruct TLB
	CPU3: 1135034 instruct TLB
HW Instruction Count:
	CPU0: Used 1655701705 instructions
	CPU1: Used 1541179395 instructions
	CPU2: Used 1196456367 instructions
	CPU3: Used 1196456367 instructions

Hardware misses:
	CPU0: 28851889 cache misses
	CPU1: 18001469 cache misses
	CPU2: 24411950 cache misses
	CPU3: 24411950 cache misses

	CPU0: 28852139 branch misses
	CPU1: 18001502 branch misses
	CPU2: 24411956 branch misses
	CPU3: 21275555 branch misses

Cache Read/Write:
	CPU0: 344534875 cache reads
	CPU1: 372501992 cache reads
	CPU2: 268929992 cache reads
	CPU3: 273901076 cache reads

	CPU0: 28852139 cache writes
	CPU1: 18001502 cache writes
	CPU2: 24411956 cache writes
	CPU3: 21275555 cache writes

Level 1 cache & TLB:
	CPU0: 401716481 level 1 data cache
	CPU1: 229158713 level 1 data cache
	CPU2: 384952384 level 1 data cache
	CPU3: 231303884 level 1 data cache

	CPU0: 140736898223376 level 1 instruct cache
	CPU1: 94892757467344 level 1 instruct cache
	CPU2: 140736898223120 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5263075 last level cache
	CPU1: 3699853 last level cache
	CPU2: 4568658 last level cache
	CPU3: 3902811 last level cache

	CPU0: 401716481 data TLB
	CPU1: 229158713 data TLB
	CPU2: 384952344 data TLB
	CPU3: 231303884 data TLB

	CPU0: 1741994 instruct TLB
	CPU1: 994330 instruct TLB
	CPU2: 1724201 instruct TLB
	CPU3: 1077121 instruct TLB
HW Instruction Count:
	CPU0: Used 811345637 instructions
	CPU1: Used 1286626100 instructions
	CPU2: Used 2364535974 instructions
	CPU3: Used 2364535974 instructions

Hardware misses:
	CPU0: 23918926 cache misses
	CPU1: 24450752 cache misses
	CPU2: 28489965 cache misses
	CPU3: 28489965 cache misses

	CPU0: 23918926 branch misses
	CPU1: 24450752 branch misses
	CPU2: 28489965 branch misses
	CPU3: 28908427 branch misses

Cache Read/Write:
	CPU0: 294195058 cache reads
	CPU1: 461316783 cache reads
	CPU2: 242282744 cache reads
	CPU3: 313229828 cache reads

	CPU0: 23918926 cache writes
	CPU1: 24450752 cache writes
	CPU2: 28489965 cache writes
	CPU3: 28908427 cache writes

Level 1 cache & TLB:
	CPU0: 369804148 level 1 data cache
	CPU1: 449472392 level 1 data cache
	CPU2: 316956586 level 1 data cache
	CPU3: 307065255 level 1 data cache

	CPU0: 140734904191792 level 1 instruct cache
	CPU1: 94287089250512 level 1 instruct cache
	CPU2: 140734904191536 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 7100173 last level cache
	CPU1: 4929737 last level cache
	CPU2: 5624350 last level cache
	CPU3: 4502160 last level cache

	CPU0: 369804108 data TLB
	CPU1: 449472392 data TLB
	CPU2: 316956586 data TLB
	CPU3: 307065255 data TLB

	CPU0: 1977071 instruct TLB
	CPU1: 1913462 instruct TLB
	CPU2: 996773 instruct TLB
	CPU3: 1365756 instruct TLB
HW Instruction Count:
	CPU0: Used 1907361297 instructions
	CPU1: Used 934865023 instructions
	CPU2: Used 868509748 instructions
	CPU3: Used 868509748 instructions

Hardware misses:
	CPU0: 19218989 cache misses
	CPU1: 17813528 cache misses
	CPU2: 20592213 cache misses
	CPU3: 20592213 cache misses

	CPU0: 19218989 branch misses
	CPU1: 17813528 branch misses
	CPU2: 20592213 branch misses
	CPU3: 19741468 branch misses

Cache Read/Write:
	CPU0: 320214765 cache reads
	CPU1: 247875135 cache reads
	CPU2: 389133255 cache reads
	CPU3: 282713321 cache reads

	CPU0: 19218989 cache writes
	CPU1: 17813528 cache writes
	CPU2: 20592213 cache writes
	CPU3: 19741468 cache writes

Level 1 cache & TLB:
	CPU0: 576028035 level 1 data cache
	CPU1: 132073689 level 1 data cache
	CPU2: 266903292 level 1 data cache
	CPU3: 208285573 level 1 data cache

	CPU0: 140733250578448 level 1 instruct cache
	CPU1: 94844299051216 level 1 instruct cache
	CPU2: 140733250578192 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5925332 last level cache
	CPU1: 2932373 last level cache
	CPU2: 3967904 last level cache
	CPU3: 3154448 last level cache

	CPU0: 576028035 data TLB
	CPU1: 132053090 data TLB
	CPU2: 266917364 data TLB
	CPU3: 208285573 data TLB

	CPU0: 2494093 instruct TLB
	CPU1: 565803 instruct TLB
	CPU2: 1137806 instruct TLB
	CPU3: 806438 instruct TLB
HW Instruction Count:
	CPU0: Used 1594115642 instructions
	CPU1: Used 1074614811 instructions
	CPU2: Used 1000921807 instructions
	CPU3: Used 1000921807 instructions

Hardware misses:
	CPU0: 28428170 cache misses
	CPU1: 16300901 cache misses
	CPU2: 23023303 cache misses
	CPU3: 23023303 cache misses

	CPU0: 28428170 branch misses
	CPU1: 16300897 branch misses
	CPU2: 23023303 branch misses
	CPU3: 9151102 branch misses

Cache Read/Write:
	CPU0: 391644544 cache reads
	CPU1: 133571092 cache reads
	CPU2: 417601467 cache reads
	CPU3: 234008259 cache reads

	CPU0: 28428170 cache writes
	CPU1: 16300897 cache writes
	CPU2: 23023303 cache writes
	CPU3: 9151102 cache writes

Level 1 cache & TLB:
	CPU0: 367021722 level 1 data cache
	CPU1: 362606417 level 1 data cache
	CPU2: 273125417 level 1 data cache
	CPU3: 190031074 level 1 data cache

	CPU0: 140721779007824 level 1 instruct cache
	CPU1: 94029707657424 level 1 instruct cache
	CPU2: 140721779007568 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4770058 last level cache
	CPU1: 4179260 last level cache
	CPU2: 3636630 last level cache
	CPU3: 3411781 last level cache

	CPU0: 367021722 data TLB
	CPU1: 362630949 data TLB
	CPU2: 273125417 data TLB
	CPU3: 190031150 data TLB

	CPU0: 1543656 instruct TLB
	CPU1: 1532811 instruct TLB
	CPU2: 1149994 instruct TLB
	CPU3: 796115 instruct TLB
HW Instruction Count:
	CPU0: Used 1512713446 instructions
	CPU1: Used 774914298 instructions
	CPU2: Used 1670214742 instructions
	CPU3: Used 1670214742 instructions

Hardware misses:
	CPU0: 25066720 cache misses
	CPU1: 17008469 cache misses
	CPU2: 24143276 cache misses
	CPU3: 24143276 cache misses

	CPU0: 25066720 branch misses
	CPU1: 17008469 branch misses
	CPU2: 24143268 branch misses
	CPU3: 14726319 branch misses

Cache Read/Write:
	CPU0: 378377789 cache reads
	CPU1: 383509572 cache reads
	CPU2: 134949717 cache reads
	CPU3: 272388777 cache reads

	CPU0: 25066720 cache writes
	CPU1: 17008469 cache writes
	CPU2: 24143268 cache writes
	CPU3: 14726319 cache writes

Level 1 cache & TLB:
	CPU0: 329108988 level 1 data cache
	CPU1: 316385126 level 1 data cache
	CPU2: 297547677 level 1 data cache
	CPU3: 241992058 level 1 data cache

	CPU0: 140726839990800 level 1 instruct cache
	CPU1: 94665200533712 level 1 instruct cache
	CPU2: 140726839990544 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4299222 last level cache
	CPU1: 3797297 last level cache
	CPU2: 4158603 last level cache
	CPU3: 3625688 last level cache

	CPU0: 329151100 data TLB
	CPU1: 316385126 data TLB
	CPU2: 297547637 data TLB
	CPU3: 241992058 data TLB

	CPU0: 1471496 instruct TLB
	CPU1: 1252526 instruct TLB
	CPU2: 1208886 instruct TLB
	CPU3: 1082965 instruct TLB
HW Instruction Count:
	CPU0: Used 1240739253 instructions
	CPU1: Used 1028008781 instructions
	CPU2: Used 1701777584 instructions
	CPU3: Used 1701777584 instructions

Hardware misses:
	CPU0: 19376472 cache misses
	CPU1: 15958376 cache misses
	CPU2: 17183592 cache misses
	CPU3: 17183592 cache misses

	CPU0: 19376518 branch misses
	CPU1: 15958376 branch misses
	CPU2: 17183813 branch misses
	CPU3: 22410835 branch misses

Cache Read/Write:
	CPU0: 299038406 cache reads
	CPU1: 225144631 cache reads
	CPU2: 349773005 cache reads
	CPU3: 315995854 cache reads

	CPU0: 19376518 cache writes
	CPU1: 15958376 cache writes
	CPU2: 17183813 cache writes
	CPU3: 22410835 cache writes

Level 1 cache & TLB:
	CPU0: 485492292 level 1 data cache
	CPU1: 219497164 level 1 data cache
	CPU2: 301759337 level 1 data cache
	CPU3: 168481016 level 1 data cache

	CPU0: 140736526873904 level 1 instruct cache
	CPU1: 94038142324944 level 1 instruct cache
	CPU2: 140736526873648 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5755843 last level cache
	CPU1: 2891579 last level cache
	CPU2: 3966050 last level cache
	CPU3: 3032407 last level cache

	CPU0: 485509982 data TLB
	CPU1: 219497123 data TLB
	CPU2: 301758259 data TLB
	CPU3: 168469214 data TLB

	CPU0: 2099114 instruct TLB
	CPU1: 944764 instruct TLB
	CPU2: 1231617 instruct TLB
	CPU3: 724417 instruct TLB
HW Instruction Count:
	CPU0: Used 1070624348 instructions
	CPU1: Used 1194710216 instructions
	CPU2: Used 2066850875 instructions
	CPU3: Used 2066850875 instructions

Hardware misses:
	CPU0: 13448790 cache misses
	CPU1: 23652850 cache misses
	CPU2: 29574843 cache misses
	CPU3: 29574843 cache misses

	CPU0: 13448847 branch misses
	CPU1: 23652850 branch misses
	CPU2: 29574843 branch misses
	CPU3: 8799130 branch misses

Cache Read/Write:
	CPU0: 364954098 cache reads
	CPU1: 474356315 cache reads
	CPU2: 199453516 cache reads
	CPU3: 151969399 cache reads

	CPU0: 13448847 cache writes
	CPU1: 23652850 cache writes
	CPU2: 29574843 cache writes
	CPU3: 8799130 cache writes

Level 1 cache & TLB:
	CPU0: 405606786 level 1 data cache
	CPU1: 385218618 level 1 data cache
	CPU2: 224220376 level 1 data cache
	CPU3: 161793363 level 1 data cache

	CPU0: 140727071223984 level 1 instruct cache
	CPU1: 94148949872848 level 1 instruct cache
	CPU2: 140727071223728 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4668123 last level cache
	CPU1: 4033314 last level cache
	CPU2: 4010825 last level cache
	CPU3: 3019261 last level cache

	CPU0: 405606786 data TLB
	CPU1: 385218618 data TLB
	CPU2: 224220376 data TLB
	CPU3: 161793324 data TLB

	CPU0: 1751051 instruct TLB
	CPU1: 1654963 instruct TLB
	CPU2: 968599 instruct TLB
	CPU3: 708149 instruct TLB
HW Instruction Count:
	CPU0: Used 311103623 instructions
	CPU1: Used 3851042513 instructions
	CPU2: Used 806176523 instructions
	CPU3: Used 806176523 instructions

Hardware misses:
	CPU0: 17080480 cache misses
	CPU1: 25429719 cache misses
	CPU2: 16868758 cache misses
	CPU3: 16868758 cache misses

	CPU0: 17078803 branch misses
	CPU1: 25429721 branch misses
	CPU2: 16868758 branch misses
	CPU3: 16863224 branch misses

Cache Read/Write:
	CPU0: 263485992 cache reads
	CPU1: 431413978 cache reads
	CPU2: 293525593 cache reads
	CPU3: 201331545 cache reads

	CPU0: 17078803 cache writes
	CPU1: 25429721 cache writes
	CPU2: 16868758 cache writes
	CPU3: 16863224 cache writes

Level 1 cache & TLB:
	CPU0: 264393246 level 1 data cache
	CPU1: 397556564 level 1 data cache
	CPU2: 294340374 level 1 data cache
	CPU3: 215477388 level 1 data cache

	CPU0: 140721743199696 level 1 instruct cache
	CPU1: 94848973734096 level 1 instruct cache
	CPU2: 140721743199440 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3884167 last level cache
	CPU1: 4109504 last level cache
	CPU2: 4061601 last level cache
	CPU3: 3668904 last level cache

	CPU0: 264393246 data TLB
	CPU1: 397556522 data TLB
	CPU2: 294317984 data TLB
	CPU3: 215477388 data TLB

	CPU0: 1156687 instruct TLB
	CPU1: 1658026 instruct TLB
	CPU2: 1263590 instruct TLB
	CPU3: 954851 instruct TLB
HW Instruction Count:
	CPU0: Used 775571681 instructions
	CPU1: Used 2148624464 instructions
	CPU2: Used 640656876 instructions
	CPU3: Used 640656876 instructions

Hardware misses:
	CPU0: 28425056 cache misses
	CPU1: 18548180 cache misses
	CPU2: 31351099 cache misses
	CPU3: 31351099 cache misses

	CPU0: 28425056 branch misses
	CPU1: 18548179 branch misses
	CPU2: 31351099 branch misses
	CPU3: 21359865 branch misses

Cache Read/Write:
	CPU0: 360164290 cache reads
	CPU1: 125820874 cache reads
	CPU2: 387146287 cache reads
	CPU3: 329113791 cache reads

	CPU0: 28425056 cache writes
	CPU1: 18548179 cache writes
	CPU2: 31351099 cache writes
	CPU3: 21359865 cache writes

Level 1 cache & TLB:
	CPU0: 275787274 level 1 data cache
	CPU1: 115483709 level 1 data cache
	CPU2: 307599192 level 1 data cache
	CPU3: 488741756 level 1 data cache

	CPU0: 140728957282048 level 1 instruct cache
	CPU1: 94518860484816 level 1 instruct cache
	CPU2: 140728957281792 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3826761 last level cache
	CPU1: 3216722 last level cache
	CPU2: 4104766 last level cache
	CPU3: 4877778 last level cache

	CPU0: 275787274 data TLB
	CPU1: 115496225 data TLB
	CPU2: 307599267 data TLB
	CPU3: 488741756 data TLB

	CPU0: 1098017 instruct TLB
	CPU1: 551919 instruct TLB
	CPU2: 1316484 instruct TLB
	CPU3: 2086580 instruct TLB
HW Instruction Count:
	CPU0: Used 625346127 instructions
	CPU1: Used 2356165147 instructions
	CPU2: Used 1711173287 instructions
	CPU3: Used 1711173287 instructions

Hardware misses:
	CPU0: 22579657 cache misses
	CPU1: 24988549 cache misses
	CPU2: 26831177 cache misses
	CPU3: 26831177 cache misses

	CPU0: 22579657 branch misses
	CPU1: 24988549 branch misses
	CPU2: 26831177 branch misses
	CPU3: 21167539 branch misses

Cache Read/Write:
	CPU0: 254067267 cache reads
	CPU1: 173414814 cache reads
	CPU2: 292375433 cache reads
	CPU3: 452751895 cache reads

	CPU0: 22579657 cache writes
	CPU1: 24988549 cache writes
	CPU2: 26831177 cache writes
	CPU3: 21167539 cache writes

Level 1 cache & TLB:
	CPU0: 270495845 level 1 data cache
	CPU1: 159783585 level 1 data cache
	CPU2: 431008317 level 1 data cache
	CPU3: 333209486 level 1 data cache

	CPU0: 140728748571712 level 1 instruct cache
	CPU1: 94589849067728 level 1 instruct cache
	CPU2: 140728748571456 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3927143 last level cache
	CPU1: 3062297 last level cache
	CPU2: 4579235 last level cache
	CPU3: 4563140 last level cache

	CPU0: 270495845 data TLB
	CPU1: 159748606 data TLB
	CPU2: 431008317 data TLB
	CPU3: 333209446 data TLB

	CPU0: 1143458 instruct TLB
	CPU1: 681861 instruct TLB
	CPU2: 1855203 instruct TLB
	CPU3: 1410540 instruct TLB
HW Instruction Count:
	CPU0: Used 1300750472 instructions
	CPU1: Used 1533625182 instructions
	CPU2: Used 954012497 instructions
	CPU3: Used 954012497 instructions

Hardware misses:
	CPU0: 30528362 cache misses
	CPU1: 14116293 cache misses
	CPU2: 28774238 cache misses
	CPU3: 28774238 cache misses

	CPU0: 30529752 branch misses
	CPU1: 14116293 branch misses
	CPU2: 28774238 branch misses
	CPU3: 22004897 branch misses

Cache Read/Write:
	CPU0: 220113358 cache reads
	CPU1: 321678549 cache reads
	CPU2: 276670001 cache reads
	CPU3: 358933382 cache reads

	CPU0: 30529752 cache writes
	CPU1: 14116293 cache writes
	CPU2: 28774238 cache writes
	CPU3: 22004897 cache writes

Level 1 cache & TLB:
	CPU0: 244242501 level 1 data cache
	CPU1: 376698632 level 1 data cache
	CPU2: 454645312 level 1 data cache
	CPU3: 100463348 level 1 data cache

	CPU0: 140731697629472 level 1 instruct cache
	CPU1: 94679999488208 level 1 instruct cache
	CPU2: 140731697629216 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4083220 last level cache
	CPU1: 4028343 last level cache
	CPU2: 5162849 last level cache
	CPU3: 2505224 last level cache

	CPU0: 244211361 data TLB
	CPU1: 376726531 data TLB
	CPU2: 454645312 data TLB
	CPU3: 100463308 data TLB

	CPU0: 1039187 instruct TLB
	CPU1: 1583956 instruct TLB
	CPU2: 2002166 instruct TLB
	CPU3: 454518 instruct TLB
HW Instruction Count:
	CPU0: Used 1506414360 instructions
	CPU1: Used 1698576617 instructions
	CPU2: Used 1228975883 instructions
	CPU3: Used 1228975883 instructions

Hardware misses:
	CPU0: 18604642 cache misses
	CPU1: 29959246 cache misses
	CPU2: 23680130 cache misses
	CPU3: 23680130 cache misses

	CPU0: 18602711 branch misses
	CPU1: 29959247 branch misses
	CPU2: 23680132 branch misses
	CPU3: 26210649 branch misses

Cache Read/Write:
	CPU0: 312996363 cache reads
	CPU1: 260580330 cache reads
	CPU2: 295985236 cache reads
	CPU3: 313127425 cache reads

	CPU0: 18602711 cache writes
	CPU1: 29959247 cache writes
	CPU2: 23680132 cache writes
	CPU3: 26210649 cache writes

Level 1 cache & TLB:
	CPU0: 275714879 level 1 data cache
	CPU1: 413269647 level 1 data cache
	CPU2: 276877043 level 1 data cache
	CPU3: 208289693 level 1 data cache

	CPU0: 140729723640608 level 1 instruct cache
	CPU1: 94453416460496 level 1 instruct cache
	CPU2: 140729723640352 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3967940 last level cache
	CPU1: 4469996 last level cache
	CPU2: 3830861 last level cache
	CPU3: 3463962 last level cache

	CPU0: 275714879 data TLB
	CPU1: 413269607 data TLB
	CPU2: 276844858 data TLB
	CPU3: 208289693 data TLB

	CPU0: 1184386 instruct TLB
	CPU1: 1722212 instruct TLB
	CPU2: 1222006 instruct TLB
	CPU3: 908137 instruct TLB
HW Instruction Count:
	CPU0: Used 1063976613 instructions
	CPU1: Used 719282773 instructions
	CPU2: Used 2138155830 instructions
	CPU3: Used 2138155830 instructions

Hardware misses:
	CPU0: 25120848 cache misses
	CPU1: 28659747 cache misses
	CPU2: 18110970 cache misses
	CPU3: 18110970 cache misses

	CPU0: 25120849 branch misses
	CPU1: 28659747 branch misses
	CPU2: 18110971 branch misses
	CPU3: 22723585 branch misses

Cache Read/Write:
	CPU0: 247597642 cache reads
	CPU1: 442213611 cache reads
	CPU2: 299633043 cache reads
	CPU3: 200964392 cache reads

	CPU0: 25120849 cache writes
	CPU1: 28659747 cache writes
	CPU2: 18110971 cache writes
	CPU3: 22723585 cache writes

Level 1 cache & TLB:
	CPU0: 254598478 level 1 data cache
	CPU1: 339385317 level 1 data cache
	CPU2: 247932001 level 1 data cache
	CPU3: 337214019 level 1 data cache

	CPU0: 140737112762960 level 1 instruct cache
	CPU1: 94191395356880 level 1 instruct cache
	CPU2: 140737112762704 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4180946 last level cache
	CPU1: 4281621 last level cache
	CPU2: 3538684 last level cache
	CPU3: 3784496 last level cache

	CPU0: 254598478 data TLB
	CPU1: 339382265 data TLB
	CPU2: 247932001 data TLB
	CPU3: 337213979 data TLB

	CPU0: 1127109 instruct TLB
	CPU1: 1425182 instruct TLB
	CPU2: 1082169 instruct TLB
	CPU3: 1396783 instruct TLB
HW Instruction Count:
	CPU0: Used 432579795 instructions
	CPU1: Used 1997093720 instructions
	CPU2: Used 2238774021 instructions
	CPU3: Used 2238774021 instructions

Hardware misses:
	CPU0: 25727976 cache misses
	CPU1: 27181139 cache misses
	CPU2: 26459803 cache misses
	CPU3: 26459803 cache misses

	CPU0: 25728765 branch misses
	CPU1: 27180749 branch misses
	CPU2: 26459811 branch misses
	CPU3: 15663516 branch misses

Cache Read/Write:
	CPU0: 260169304 cache reads
	CPU1: 274537072 cache reads
	CPU2: 388958667 cache reads
	CPU3: 254376733 cache reads

	CPU0: 25728765 cache writes
	CPU1: 27180749 cache writes
	CPU2: 26459811 cache writes
	CPU3: 15663516 cache writes

Level 1 cache & TLB:
	CPU0: 313896497 level 1 data cache
	CPU1: 322620721 level 1 data cache
	CPU2: 316650395 level 1 data cache
	CPU3: 232605673 level 1 data cache

	CPU0: 140731949680288 level 1 instruct cache
	CPU1: 94600442732752 level 1 instruct cache
	CPU2: 140731949680032 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4203951 last level cache
	CPU1: 4111361 last level cache
	CPU2: 4149030 last level cache
	CPU3: 3558582 last level cache

	CPU0: 313878079 data TLB
	CPU1: 322620721 data TLB
	CPU2: 316650355 data TLB
	CPU3: 232605673 data TLB

	CPU0: 1347983 instruct TLB
	CPU1: 1426679 instruct TLB
	CPU2: 1300670 instruct TLB
	CPU3: 992632 instruct TLB
HW Instruction Count:
	CPU0: Used 1730769455 instructions
	CPU1: Used 1339203542 instructions
	CPU2: Used 1097117140 instructions
	CPU3: Used 1097117140 instructions

Hardware misses:
	CPU0: 27668905 cache misses
	CPU1: 25502439 cache misses
	CPU2: 28794356 cache misses
	CPU3: 28794356 cache misses

	CPU0: 27668683 branch misses
	CPU1: 25502439 branch misses
	CPU2: 28794356 branch misses
	CPU3: 15553342 branch misses

Cache Read/Write:
	CPU0: 291571020 cache reads
	CPU1: 403287750 cache reads
	CPU2: 178851552 cache reads
	CPU3: 302964255 cache reads

	CPU0: 27668683 cache writes
	CPU1: 25502439 cache writes
	CPU2: 28794356 cache writes
	CPU3: 15553342 cache writes

Level 1 cache & TLB:
	CPU0: 316242482 level 1 data cache
	CPU1: 450210252 level 1 data cache
	CPU2: 113472120 level 1 data cache
	CPU3: 302197981 level 1 data cache

	CPU0: 140732775148000 level 1 instruct cache
	CPU1: 94673789829328 level 1 instruct cache
	CPU2: 140732775147744 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4120099 last level cache
	CPU1: 4737351 last level cache
	CPU2: 2956203 last level cache
	CPU3: 4147206 last level cache

	CPU0: 316223239 data TLB
	CPU1: 450210252 data TLB
	CPU2: 113472120 data TLB
	CPU3: 302197941 data TLB

	CPU0: 1323951 instruct TLB
	CPU1: 1927447 instruct TLB
	CPU2: 516934 instruct TLB
	CPU3: 1245246 instruct TLB
HW Instruction Count:
	CPU0: Used 1084360207 instructions
	CPU1: Used 2081083432 instructions
	CPU2: Used 1103049481 instructions
	CPU3: Used 1103049481 instructions

Hardware misses:
	CPU0: 27683649 cache misses
	CPU1: 24865491 cache misses
	CPU2: 19220030 cache misses
	CPU3: 19220030 cache misses

	CPU0: 27683649 branch misses
	CPU1: 24865490 branch misses
	CPU2: 19220030 branch misses
	CPU3: 28438169 branch misses

Cache Read/Write:
	CPU0: 324460154 cache reads
	CPU1: 251987504 cache reads
	CPU2: 275973169 cache reads
	CPU3: 348159527 cache reads

	CPU0: 27683649 cache writes
	CPU1: 24865490 cache writes
	CPU2: 19220030 cache writes
	CPU3: 28438169 cache writes

Level 1 cache & TLB:
	CPU0: 242550026 level 1 data cache
	CPU1: 493749720 level 1 data cache
	CPU2: 182824682 level 1 data cache
	CPU3: 268288663 level 1 data cache

	CPU0: 140723060123056 level 1 instruct cache
	CPU1: 94185064267984 level 1 instruct cache
	CPU2: 140723060122800 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3869367 last level cache
	CPU1: 5110385 last level cache
	CPU2: 3579284 last level cache
	CPU3: 3522234 last level cache

	CPU0: 242550026 data TLB
	CPU1: 493749677 data TLB
	CPU2: 182824682 data TLB
	CPU3: 268212404 data TLB

	CPU0: 986347 instruct TLB
	CPU1: 2102210 instruct TLB
	CPU2: 804875 instruct TLB
	CPU3: 1157334 instruct TLB
HW Instruction Count:
	CPU0: Used 1245716924 instructions
	CPU1: Used 1666710931 instructions
	CPU2: Used 1739819160 instructions
	CPU3: Used 1739819160 instructions

Hardware misses:
	CPU0: 28062830 cache misses
	CPU1: 15404266 cache misses
	CPU2: 28877670 cache misses
	CPU3: 28877670 cache misses

	CPU0: 28064007 branch misses
	CPU1: 15404254 branch misses
	CPU2: 28877670 branch misses
	CPU3: 23807484 branch misses

Cache Read/Write:
	CPU0: 260280704 cache reads
	CPU1: 390948120 cache reads
	CPU2: 294271003 cache reads
	CPU3: 245058974 cache reads

	CPU0: 28064007 cache writes
	CPU1: 15404254 cache writes
	CPU2: 28877670 cache writes
	CPU3: 23807484 cache writes

Level 1 cache & TLB:
	CPU0: 248393524 level 1 data cache
	CPU1: 459772867 level 1 data cache
	CPU2: 148743453 level 1 data cache
	CPU3: 317810685 level 1 data cache

	CPU0: 140726473242384 level 1 instruct cache
	CPU1: 94843386699984 level 1 instruct cache
	CPU2: 140726473242128 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3875355 last level cache
	CPU1: 4652111 last level cache
	CPU2: 3078724 last level cache
	CPU3: 4145445 last level cache

	CPU0: 248390986 data TLB
	CPU1: 459772823 data TLB
	CPU2: 148739852 data TLB
	CPU3: 317809857 data TLB

	CPU0: 1058517 instruct TLB
	CPU1: 1945909 instruct TLB
	CPU2: 656018 instruct TLB
	CPU3: 1377781 instruct TLB
HW Instruction Count:
	CPU0: Used 1515214996 instructions
	CPU1: Used 746552929 instructions
	CPU2: Used 2172265801 instructions
	CPU3: Used 2172265801 instructions

Hardware misses:
	CPU0: 23371187 cache misses
	CPU1: 26993922 cache misses
	CPU2: 23779524 cache misses
	CPU3: 23779524 cache misses

	CPU0: 23369298 branch misses
	CPU1: 26994454 branch misses
	CPU2: 23779524 branch misses
	CPU3: 21678501 branch misses

Cache Read/Write:
	CPU0: 434518637 cache reads
	CPU1: 415156720 cache reads
	CPU2: 260931454 cache reads
	CPU3: 140658982 cache reads

	CPU0: 23369298 cache writes
	CPU1: 26994454 cache writes
	CPU2: 23779524 cache writes
	CPU3: 21678501 cache writes

Level 1 cache & TLB:
	CPU0: 236830854 level 1 data cache
	CPU1: 427135334 level 1 data cache
	CPU2: 330575674 level 1 data cache
	CPU3: 179852614 level 1 data cache

	CPU0: 140733171607696 level 1 instruct cache
	CPU1: 93825926709456 level 1 instruct cache
	CPU2: 140733171607440 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3328835 last level cache
	CPU1: 4778112 last level cache
	CPU2: 4330116 last level cache
	CPU3: 3328324 last level cache

	CPU0: 236830854 data TLB
	CPU1: 427103338 data TLB
	CPU2: 330575634 data TLB
	CPU3: 179852614 data TLB

	CPU0: 1014020 instruct TLB
	CPU1: 1815015 instruct TLB
	CPU2: 1429096 instruct TLB
	CPU3: 787840 instruct TLB
HW Instruction Count:
	CPU0: Used 1192931981 instructions
	CPU1: Used 2007972804 instructions
	CPU2: Used 1092053439 instructions
	CPU3: Used 1092053439 instructions

Hardware misses:
	CPU0: 22345317 cache misses
	CPU1: 27736852 cache misses
	CPU2: 24443314 cache misses
	CPU3: 24443314 cache misses

	CPU0: 22345319 branch misses
	CPU1: 27736852 branch misses
	CPU2: 24443314 branch misses
	CPU3: 25020079 branch misses

Cache Read/Write:
	CPU0: 319534655 cache reads
	CPU1: 155412134 cache reads
	CPU2: 376681652 cache reads
	CPU3: 339705262 cache reads

	CPU0: 22345319 cache writes
	CPU1: 27736852 cache writes
	CPU2: 24443314 cache writes
	CPU3: 25020079 cache writes

Level 1 cache & TLB:
	CPU0: 208103937 level 1 data cache
	CPU1: 360225754 level 1 data cache
	CPU2: 291301895 level 1 data cache
	CPU3: 310134878 level 1 data cache

	CPU0: 140731309615008 level 1 instruct cache
	CPU1: 94108688736464 level 1 instruct cache
	CPU2: 140731309614752 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3541408 last level cache
	CPU1: 4248181 last level cache
	CPU2: 3734491 last level cache
	CPU3: 4237834 last level cache

	CPU0: 208103898 data TLB
	CPU1: 360225754 data TLB
	CPU2: 291301895 data TLB
	CPU3: 310134878 data TLB

	CPU0: 925443 instruct TLB
	CPU1: 1545830 instruct TLB
	CPU2: 1247075 instruct TLB
	CPU3: 1346314 instruct TLB
HW Instruction Count:
	CPU0: Used 1523065620 instructions
	CPU1: Used 273777409 instructions
	CPU2: Used 1631975404 instructions
	CPU3: Used 1631975404 instructions

Hardware misses:
	CPU0: 26765928 cache misses
	CPU1: 22563587 cache misses
	CPU2: 27405414 cache misses
	CPU3: 27405414 cache misses

	CPU0: 26766147 branch misses
	CPU1: 22563587 branch misses
	CPU2: 27405414 branch misses
	CPU3: 20254832 branch misses

Cache Read/Write:
	CPU0: 462262138 cache reads
	CPU1: 103328622 cache reads
	CPU2: 202171434 cache reads
	CPU3: 406576946 cache reads

	CPU0: 26766147 cache writes
	CPU1: 22563587 cache writes
	CPU2: 27405414 cache writes
	CPU3: 20254832 cache writes

Level 1 cache & TLB:
	CPU0: 347376356 level 1 data cache
	CPU1: 214017233 level 1 data cache
	CPU2: 412737795 level 1 data cache
	CPU3: 222382686 level 1 data cache

	CPU0: 140732443679904 level 1 instruct cache
	CPU1: 93836943323344 level 1 instruct cache
	CPU2: 140732443679648 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4603453 last level cache
	CPU1: 3196223 last level cache
	CPU2: 4688585 last level cache
	CPU3: 3728669 last level cache

	CPU0: 347376078 data TLB
	CPU1: 214017193 data TLB
	CPU2: 412704738 data TLB
	CPU3: 222382162 data TLB

	CPU0: 1489030 instruct TLB
	CPU1: 981553 instruct TLB
	CPU2: 1769175 instruct TLB
	CPU3: 873797 instruct TLB
HW Instruction Count:
	CPU0: Used 1542985932 instructions
	CPU1: Used 1434320998 instructions
	CPU2: Used 698261256 instructions
	CPU3: Used 698261256 instructions

Hardware misses:
	CPU0: 28702423 cache misses
	CPU1: 21504055 cache misses
	CPU2: 22588505 cache misses
	CPU3: 22588505 cache misses

	CPU0: 28703508 branch misses
	CPU1: 21504055 branch misses
	CPU2: 22588505 branch misses
	CPU3: 24339405 branch misses

Cache Read/Write:
	CPU0: 474598447 cache reads
	CPU1: 221060714 cache reads
	CPU2: 237029510 cache reads
	CPU3: 240112723 cache reads

	CPU0: 28703508 cache writes
	CPU1: 21504055 cache writes
	CPU2: 22588505 cache writes
	CPU3: 24339405 cache writes

Level 1 cache & TLB:
	CPU0: 392573146 level 1 data cache
	CPU1: 263839976 level 1 data cache
	CPU2: 295250172 level 1 data cache
	CPU3: 238670053 level 1 data cache

	CPU0: 140725184255360 level 1 instruct cache
	CPU1: 94072851648720 level 1 instruct cache
	CPU2: 140725184255104 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4538938 last level cache
	CPU1: 3797004 last level cache
	CPU2: 4416770 last level cache
	CPU3: 3419282 last level cache

	CPU0: 392588065 data TLB
	CPU1: 263839936 data TLB
	CPU2: 295250172 data TLB
	CPU3: 238670053 data TLB

	CPU0: 1633594 instruct TLB
	CPU1: 1100484 instruct TLB
	CPU2: 1300134 instruct TLB
	CPU3: 1024995 instruct TLB
HW Instruction Count:
	CPU0: Used 1033420622 instructions
	CPU1: Used 1756872714 instructions
	CPU2: Used 1429440553 instructions
	CPU3: Used 1429440553 instructions

Hardware misses:
	CPU0: 29112867 cache misses
	CPU1: 24333374 cache misses
	CPU2: 24804226 cache misses
	CPU3: 24804226 cache misses

	CPU0: 29113450 branch misses
	CPU1: 24333372 branch misses
	CPU2: 24804226 branch misses
	CPU3: 19742298 branch misses

Cache Read/Write:
	CPU0: 322596804 cache reads
	CPU1: 300746239 cache reads
	CPU2: 390041595 cache reads
	CPU3: 169037928 cache reads

	CPU0: 29113450 cache writes
	CPU1: 24333372 cache writes
	CPU2: 24804226 cache writes
	CPU3: 19742298 cache writes

Level 1 cache & TLB:
	CPU0: 256035346 level 1 data cache
	CPU1: 287554213 level 1 data cache
	CPU2: 336914253 level 1 data cache
	CPU3: 298354122 level 1 data cache

	CPU0: 140724629467600 level 1 instruct cache
	CPU1: 94610379890896 level 1 instruct cache
	CPU2: 140724629467344 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4189122 last level cache
	CPU1: 3700741 last level cache
	CPU2: 3843891 last level cache
	CPU3: 4106948 last level cache

	CPU0: 256036027 data TLB
	CPU1: 287554170 data TLB
	CPU2: 336914253 data TLB
	CPU3: 298354122 data TLB

	CPU0: 1063893 instruct TLB
	CPU1: 1252764 instruct TLB
	CPU2: 1493064 instruct TLB
	CPU3: 1275158 instruct TLB
HW Instruction Count:
	CPU0: Used 2055975611 instructions
	CPU1: Used 908978897 instructions
	CPU2: Used 1228530382 instructions
	CPU3: Used 1228530382 instructions

Hardware misses:
	CPU0: 27236521 cache misses
	CPU1: 24248920 cache misses
	CPU2: 28086204 cache misses
	CPU3: 28086204 cache misses

	CPU0: 27237071 branch misses
	CPU1: 24248399 branch misses
	CPU2: 28086204 branch misses
	CPU3: 18356405 branch misses

Cache Read/Write:
	CPU0: 347114795 cache reads
	CPU1: 162552898 cache reads
	CPU2: 365423394 cache reads
	CPU3: 341297147 cache reads

	CPU0: 27237071 cache writes
	CPU1: 24248399 cache writes
	CPU2: 28086204 cache writes
	CPU3: 18356405 cache writes

Level 1 cache & TLB:
	CPU0: 344503177 level 1 data cache
	CPU1: 111384109 level 1 data cache
	CPU2: 390555894 level 1 data cache
	CPU3: 328441425 level 1 data cache

	CPU0: 140725362963824 level 1 instruct cache
	CPU1: 93844366708944 level 1 instruct cache
	CPU2: 140725362963568 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4400910 last level cache
	CPU1: 3116553 last level cache
	CPU2: 4429284 last level cache
	CPU3: 3891043 last level cache

	CPU0: 344498982 data TLB
	CPU1: 111384067 data TLB
	CPU2: 390566049 data TLB
	CPU3: 328432678 data TLB

	CPU0: 1477195 instruct TLB
	CPU1: 498566 instruct TLB
	CPU2: 1663422 instruct TLB
	CPU3: 1417454 instruct TLB
HW Instruction Count:
	CPU0: Used 1501867322 instructions
	CPU1: Used 564356936 instructions
	CPU2: Used 1743111884 instructions
	CPU3: Used 1743111884 instructions

Hardware misses:
	CPU0: 22575835 cache misses
	CPU1: 23437837 cache misses
	CPU2: 25284949 cache misses
	CPU3: 25284949 cache misses

	CPU0: 22575835 branch misses
	CPU1: 23437837 branch misses
	CPU2: 25284949 branch misses
	CPU3: 24534576 branch misses

Cache Read/Write:
	CPU0: 237019546 cache reads
	CPU1: 419756359 cache reads
	CPU2: 239163198 cache reads
	CPU3: 290211664 cache reads

	CPU0: 22575835 cache writes
	CPU1: 23437837 cache writes
	CPU2: 25284949 cache writes
	CPU3: 24534576 cache writes

Level 1 cache & TLB:
	CPU0: 329459391 level 1 data cache
	CPU1: 321178705 level 1 data cache
	CPU2: 298960005 level 1 data cache
	CPU3: 221644606 level 1 data cache

	CPU0: 140732237984768 level 1 instruct cache
	CPU1: 94155614937296 level 1 instruct cache
	CPU2: 140732237984512 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4191588 last level cache
	CPU1: 3889424 last level cache
	CPU2: 4569700 last level cache
	CPU3: 3105010 last level cache

	CPU0: 329459391 data TLB
	CPU1: 321178664 data TLB
	CPU2: 298923486 data TLB
	CPU3: 221644606 data TLB

	CPU0: 1412244 instruct TLB
	CPU1: 1304421 instruct TLB
	CPU2: 1305920 instruct TLB
	CPU3: 1004886 instruct TLB
HW Instruction Count:
	CPU0: Used 1181524583 instructions
	CPU1: Used 1275535872 instructions
	CPU2: Used 2103820518 instructions
	CPU3: Used 2103820518 instructions

Hardware misses:
	CPU0: 23420634 cache misses
	CPU1: 29190399 cache misses
	CPU2: 27573239 cache misses
	CPU3: 27573239 cache misses

	CPU0: 23420630 branch misses
	CPU1: 29190446 branch misses
	CPU2: 27573317 branch misses
	CPU3: 16299386 branch misses

Cache Read/Write:
	CPU0: 304920400 cache reads
	CPU1: 193378976 cache reads
	CPU2: 194773256 cache reads
	CPU3: 479270186 cache reads

	CPU0: 23420630 cache writes
	CPU1: 29190446 cache writes
	CPU2: 27573317 cache writes
	CPU3: 16299386 cache writes

Level 1 cache & TLB:
	CPU0: 177386787 level 1 data cache
	CPU1: 683900677 level 1 data cache
	CPU2: 106483152 level 1 data cache
	CPU3: 215021852 level 1 data cache

	CPU0: 140721042552448 level 1 instruct cache
	CPU1: 94296847569104 level 1 instruct cache
	CPU2: 140721042552192 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3256025 last level cache
	CPU1: 6256017 last level cache
	CPU2: 2603811 last level cache
	CPU3: 3750908 last level cache

	CPU0: 177356639 data TLB
	CPU1: 683900677 data TLB
	CPU2: 106483152 data TLB
	CPU3: 215021811 data TLB

	CPU0: 778623 instruct TLB
	CPU1: 2868874 instruct TLB
	CPU2: 474896 instruct TLB
	CPU3: 915497 instruct TLB
HW Instruction Count:
	CPU0: Used 1464659695 instructions
	CPU1: Used 885997481 instructions
	CPU2: Used 1093062234 instructions
	CPU3: Used 1093062234 instructions

Hardware misses:
	CPU0: 30341380 cache misses
	CPU1: 25422233 cache misses
	CPU2: 19675160 cache misses
	CPU3: 19675160 cache misses

	CPU0: 30341502 branch misses
	CPU1: 25422233 branch misses
	CPU2: 19675147 branch misses
	CPU3: 24518430 branch misses

Cache Read/Write:
	CPU0: 233868565 cache reads
	CPU1: 500606659 cache reads
	CPU2: 221244876 cache reads
	CPU3: 211400351 cache reads

	CPU0: 30341502 cache writes
	CPU1: 25422233 cache writes
	CPU2: 19675147 cache writes
	CPU3: 24518430 cache writes

Level 1 cache & TLB:
	CPU0: 242177649 level 1 data cache
	CPU1: 324694455 level 1 data cache
	CPU2: 270172250 level 1 data cache
	CPU3: 345969994 level 1 data cache

	CPU0: 140735869344416 level 1 instruct cache
	CPU1: 94861785866448 level 1 instruct cache
	CPU2: 140735869344160 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3891257 last level cache
	CPU1: 4179488 last level cache
	CPU2: 3782547 last level cache
	CPU3: 4090016 last level cache

	CPU0: 242177649 data TLB
	CPU1: 324694455 data TLB
	CPU2: 270172210 data TLB
	CPU3: 345982580 data TLB

	CPU0: 1029006 instruct TLB
	CPU1: 1379029 instruct TLB
	CPU2: 1172711 instruct TLB
	CPU3: 1443867 instruct TLB
HW Instruction Count:
	CPU0: Used 923789753 instructions
	CPU1: Used 1253243918 instructions
	CPU2: Used 1718192168 instructions
	CPU3: Used 1718192168 instructions

Hardware misses:
	CPU0: 26461189 cache misses
	CPU1: 19549927 cache misses
	CPU2: 27479752 cache misses
	CPU3: 27479752 cache misses

	CPU0: 26461189 branch misses
	CPU1: 19549927 branch misses
	CPU2: 27479751 branch misses
	CPU3: 23254562 branch misses

Cache Read/Write:
	CPU0: 236318240 cache reads
	CPU1: 154145170 cache reads
	CPU2: 344467943 cache reads
	CPU3: 442783135 cache reads

	CPU0: 26461189 cache writes
	CPU1: 19549927 cache writes
	CPU2: 27479751 cache writes
	CPU3: 23254562 cache writes

Level 1 cache & TLB:
	CPU0: 270635980 level 1 data cache
	CPU1: 345906576 level 1 data cache
	CPU2: 337291940 level 1 data cache
	CPU3: 234636198 level 1 data cache

	CPU0: 140730422737184 level 1 instruct cache
	CPU1: 94443327865040 level 1 instruct cache
	CPU2: 140730422736928 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4314176 last level cache
	CPU1: 3790072 last level cache
	CPU2: 4373818 last level cache
	CPU3: 3493372 last level cache

	CPU0: 270636056 data TLB
	CPU1: 345906576 data TLB
	CPU2: 337319881 data TLB
	CPU3: 234636198 data TLB

	CPU0: 1184066 instruct TLB
	CPU1: 1477796 instruct TLB
	CPU2: 1404081 instruct TLB
	CPU3: 958541 instruct TLB
HW Instruction Count:
	CPU0: Used 1611691817 instructions
	CPU1: Used 1105964184 instructions
	CPU2: Used 1095800589 instructions
	CPU3: Used 1095800589 instructions

Hardware misses:
	CPU0: 27061661 cache misses
	CPU1: 21328787 cache misses
	CPU2: 19935238 cache misses
	CPU3: 19935238 cache misses

	CPU0: 27061602 branch misses
	CPU1: 21328787 branch misses
	CPU2: 19935238 branch misses
	CPU3: 26432697 branch misses

Cache Read/Write:
	CPU0: 235052835 cache reads
	CPU1: 340411537 cache reads
	CPU2: 386689958 cache reads
	CPU3: 226695448 cache reads

	CPU0: 27061602 cache writes
	CPU1: 21328787 cache writes
	CPU2: 19935238 cache writes
	CPU3: 26432697 cache writes

Level 1 cache & TLB:
	CPU0: 290281396 level 1 data cache
	CPU1: 480296904 level 1 data cache
	CPU2: 124477988 level 1 data cache
	CPU3: 282903926 level 1 data cache

	CPU0: 140722730665632 level 1 instruct cache
	CPU1: 94071184167120 level 1 instruct cache
	CPU2: 140722730665376 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3873779 last level cache
	CPU1: 5021842 last level cache
	CPU2: 2823396 last level cache
	CPU3: 3988429 last level cache

	CPU0: 290289302 data TLB
	CPU1: 480277165 data TLB
	CPU2: 124478668 data TLB
	CPU3: 282903883 data TLB

	CPU0: 1222617 instruct TLB
	CPU1: 2027194 instruct TLB
	CPU2: 573069 instruct TLB
	CPU3: 1204861 instruct TLB
HW Instruction Count:
	CPU0: Used 1740122337 instructions
	CPU1: Used 713472807 instructions
	CPU2: Used 1595969620 instructions
	CPU3: Used 1595969620 instructions

Hardware misses:
	CPU0: 30901894 cache misses
	CPU1: 25122507 cache misses
	CPU2: 19565127 cache misses
	CPU3: 19565127 cache misses

	CPU0: 30903389 branch misses
	CPU1: 25122507 branch misses
	CPU2: 19565016 branch misses
	CPU3: 20389159 branch misses

Cache Read/Write:
	CPU0: 216500841 cache reads
	CPU1: 482059115 cache reads
	CPU2: 181123251 cache reads
	CPU3: 310601003 cache reads

	CPU0: 30903389 cache writes
	CPU1: 25122507 cache writes
	CPU2: 19565016 cache writes
	CPU3: 20389159 cache writes

Level 1 cache & TLB:
	CPU0: 266747832 level 1 data cache
	CPU1: 157898219 level 1 data cache
	CPU2: 439692439 level 1 data cache
	CPU3: 342199156 level 1 data cache

	CPU0: 140724708638272 level 1 instruct cache
	CPU1: 94383182840016 level 1 instruct cache
	CPU2: 140724708638016 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4251428 last level cache
	CPU1: 3196966 last level cache
	CPU2: 4975401 last level cache
	CPU3: 3949841 last level cache

	CPU0: 266747832 data TLB
	CPU1: 157898178 data TLB
	CPU2: 439692439 data TLB
	CPU3: 342199156 data TLB

	CPU0: 1042242 instruct TLB
	CPU1: 669901 instruct TLB
	CPU2: 1876727 instruct TLB
	CPU3: 1471009 instruct TLB
HW Instruction Count:
	CPU0: Used 984370920 instructions
	CPU1: Used 1353399481 instructions
	CPU2: Used 1787862558 instructions
	CPU3: Used 1787862558 instructions

Hardware misses:
	CPU0: 28814624 cache misses
	CPU1: 22472436 cache misses
	CPU2: 20619768 cache misses
	CPU3: 20619768 cache misses

	CPU0: 28814645 branch misses
	CPU1: 22472436 branch misses
	CPU2: 20619448 branch misses
	CPU3: 21909412 branch misses

Cache Read/Write:
	CPU0: 409543362 cache reads
	CPU1: 305934410 cache reads
	CPU2: 214690654 cache reads
	CPU3: 254197347 cache reads

	CPU0: 28814645 cache writes
	CPU1: 22472436 cache writes
	CPU2: 20619448 cache writes
	CPU3: 21909412 cache writes

Level 1 cache & TLB:
	CPU0: 348603715 level 1 data cache
	CPU1: 263395093 level 1 data cache
	CPU2: 364479518 level 1 data cache
	CPU3: 278223632 level 1 data cache

	CPU0: 140728413832384 level 1 instruct cache
	CPU1: 94128120455376 level 1 instruct cache
	CPU2: 140728413832128 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4477450 last level cache
	CPU1: 3857821 last level cache
	CPU2: 4171834 last level cache
	CPU3: 3524741 last level cache

	CPU0: 348603715 data TLB
	CPU1: 263385426 data TLB
	CPU2: 364479518 data TLB
	CPU3: 278223592 data TLB

	CPU0: 1135990 instruct TLB
	CPU1: 1078113 instruct TLB
	CPU2: 1607105 instruct TLB
	CPU3: 1256674 instruct TLB
HW Instruction Count:
	CPU0: Used 1298481713 instructions
	CPU1: Used 1492684106 instructions
	CPU2: Used 697113351 instructions
	CPU3: Used 697113351 instructions

Hardware misses:
	CPU0: 24367452 cache misses
	CPU1: 22951550 cache misses
	CPU2: 26862032 cache misses
	CPU3: 26862032 cache misses

	CPU0: 24367532 branch misses
	CPU1: 22951550 branch misses
	CPU2: 26862032 branch misses
	CPU3: 21182898 branch misses

Cache Read/Write:
	CPU0: 408238638 cache reads
	CPU1: 303351044 cache reads
	CPU2: 327019872 cache reads
	CPU3: 132459756 cache reads

	CPU0: 24367532 cache writes
	CPU1: 22951550 cache writes
	CPU2: 26862032 cache writes
	CPU3: 21182898 cache writes

Level 1 cache & TLB:
	CPU0: 235185088 level 1 data cache
	CPU1: 255780678 level 1 data cache
	CPU2: 367151366 level 1 data cache
	CPU3: 333622893 level 1 data cache

	CPU0: 140724725078272 level 1 instruct cache
	CPU1: 94854470910160 level 1 instruct cache
	CPU2: 140724725078016 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3625821 last level cache
	CPU1: 4001762 last level cache
	CPU2: 4154742 last level cache
	CPU3: 4252456 last level cache

	CPU0: 235185560 data TLB
	CPU1: 255780678 data TLB
	CPU2: 367151366 data TLB
	CPU3: 333622853 data TLB

	CPU0: 1038583 instruct TLB
	CPU1: 1075561 instruct TLB
	CPU2: 1483375 instruct TLB
	CPU3: 1464692 instruct TLB
HW Instruction Count:
	CPU0: Used 707429014 instructions
	CPU1: Used 1921369622 instructions
	CPU2: Used 1125701447 instructions
	CPU3: Used 1125701447 instructions

Hardware misses:
	CPU0: 23413831 cache misses
	CPU1: 25899791 cache misses
	CPU2: 19632701 cache misses
	CPU3: 19632701 cache misses

	CPU0: 23413831 branch misses
	CPU1: 25899739 branch misses
	CPU2: 19632695 branch misses
	CPU3: 24574661 branch misses

Cache Read/Write:
	CPU0: 259848437 cache reads
	CPU1: 341959187 cache reads
	CPU2: 244942318 cache reads
	CPU3: 325633266 cache reads

	CPU0: 23413831 cache writes
	CPU1: 25899739 cache writes
	CPU2: 19632695 cache writes
	CPU3: 24574661 cache writes

Level 1 cache & TLB:
	CPU0: 266549759 level 1 data cache
	CPU1: 278300102 level 1 data cache
	CPU2: 414178861 level 1 data cache
	CPU3: 256982012 level 1 data cache

	CPU0: 140733940308768 level 1 instruct cache
	CPU1: 93884930506960 level 1 instruct cache
	CPU2: 140733940308512 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3924989 last level cache
	CPU1: 3774149 last level cache
	CPU2: 4847864 last level cache
	CPU3: 3966584 last level cache

	CPU0: 266560073 data TLB
	CPU1: 278300060 data TLB
	CPU2: 414144715 data TLB
	CPU3: 256982012 data TLB

	CPU0: 1120969 instruct TLB
	CPU1: 1091616 instruct TLB
	CPU2: 1844544 instruct TLB
	CPU3: 1020057 instruct TLB
HW Instruction Count:
	CPU0: Used 1266406839 instructions
	CPU1: Used 2077668326 instructions
	CPU2: Used 929707633 instructions
	CPU3: Used 929707633 instructions

Hardware misses:
	CPU0: 21124705 cache misses
	CPU1: 31026131 cache misses
	CPU2: 17227089 cache misses
	CPU3: 17227089 cache misses

	CPU0: 21124705 branch misses
	CPU1: 31026035 branch misses
	CPU2: 17227670 branch misses
	CPU3: 24231973 branch misses

Cache Read/Write:
	CPU0: 360471453 cache reads
	CPU1: 467047397 cache reads
	CPU2: 246872932 cache reads
	CPU3: 157080705 cache reads

	CPU0: 21124705 cache writes
	CPU1: 31026035 cache writes
	CPU2: 17227670 cache writes
	CPU3: 24231973 cache writes

Level 1 cache & TLB:
	CPU0: 265130929 level 1 data cache
	CPU1: 229226127 level 1 data cache
	CPU2: 425465309 level 1 data cache
	CPU3: 255613255 level 1 data cache

	CPU0: 140726514351024 level 1 instruct cache
	CPU1: 94596827525328 level 1 instruct cache
	CPU2: 140726514350768 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3651263 last level cache
	CPU1: 3421708 last level cache
	CPU2: 4861822 last level cache
	CPU3: 3801162 last level cache

	CPU0: 265130929 data TLB
	CPU1: 229226085 data TLB
	CPU2: 425465309 data TLB
	CPU3: 255613255 data TLB

	CPU0: 1102137 instruct TLB
	CPU1: 1002154 instruct TLB
	CPU2: 1847982 instruct TLB
	CPU3: 1091795 instruct TLB
HW Instruction Count:
	CPU0: Used 1540080424 instructions
	CPU1: Used 961380630 instructions
	CPU2: Used 2349655057 instructions
	CPU3: Used 2349655057 instructions

Hardware misses:
	CPU0: 18570693 cache misses
	CPU1: 32979084 cache misses
	CPU2: 12557554 cache misses
	CPU3: 12557554 cache misses

	CPU0: 18570346 branch misses
	CPU1: 32979084 branch misses
	CPU2: 12557103 branch misses
	CPU3: 27332444 branch misses

Cache Read/Write:
	CPU0: 186311952 cache reads
	CPU1: 496669218 cache reads
	CPU2: 278133612 cache reads
	CPU3: 225088410 cache reads

	CPU0: 18570346 cache writes
	CPU1: 32979084 cache writes
	CPU2: 12557103 cache writes
	CPU3: 27332444 cache writes

Level 1 cache & TLB:
	CPU0: 471283288 level 1 data cache
	CPU1: 236722782 level 1 data cache
	CPU2: 234584850 level 1 data cache
	CPU3: 229144758 level 1 data cache

	CPU0: 140728721117760 level 1 instruct cache
	CPU1: 94462224253136 level 1 instruct cache
	CPU2: 140728721117504 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5118290 last level cache
	CPU1: 3268527 last level cache
	CPU2: 4059783 last level cache
	CPU3: 3326452 last level cache

	CPU0: 471283288 data TLB
	CPU1: 236701102 data TLB
	CPU2: 234584810 data TLB
	CPU3: 229144758 data TLB

	CPU0: 1982583 instruct TLB
	CPU1: 1025659 instruct TLB
	CPU2: 988212 instruct TLB
	CPU3: 1031590 instruct TLB
HW Instruction Count:
	CPU0: Used 3799770555 instructions
	CPU1: Used 1075238999 instructions
	CPU2: Used 4505988994 instructions
	CPU3: Used 4505988994 instructions

Hardware misses:
	CPU0: 23267259 cache misses
	CPU1: 16929359 cache misses
	CPU2: 25883840 cache misses
	CPU3: 25883840 cache misses

	CPU0: 23267260 branch misses
	CPU1: 16929359 branch misses
	CPU2: 25883840 branch misses
	CPU3: 28203353 branch misses

Cache Read/Write:
	CPU0: 240068025 cache reads
	CPU1: 356403624 cache reads
	CPU2: 263460116 cache reads
	CPU3: 327619398 cache reads

	CPU0: 23267260 cache writes
	CPU1: 16929359 cache writes
	CPU2: 25883840 cache writes
	CPU3: 28203353 cache writes

Level 1 cache & TLB:
	CPU0: 400902244 level 1 data cache
	CPU1: 349935558 level 1 data cache
	CPU2: 289567932 level 1 data cache
	CPU3: 128334036 level 1 data cache

	CPU0: 140725482266576 level 1 instruct cache
	CPU1: 94213095657680 level 1 instruct cache
	CPU2: 140725482266320 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4642671 last level cache
	CPU1: 3933670 last level cache
	CPU2: 4218515 last level cache
	CPU3: 2923676 last level cache

	CPU0: 400902204 data TLB
	CPU1: 349935558 data TLB
	CPU2: 289567932 data TLB
	CPU3: 128296372 data TLB

	CPU0: 1676035 instruct TLB
	CPU1: 1513687 instruct TLB
	CPU2: 1283477 instruct TLB
	CPU3: 554367 instruct TLB
HW Instruction Count:
	CPU0: Used 1228550440 instructions
	CPU1: Used 974204642 instructions
	CPU2: Used 2290482270 instructions
	CPU3: Used 2290482270 instructions

Hardware misses:
	CPU0: 26212293 cache misses
	CPU1: 11832252 cache misses
	CPU2: 34282822 cache misses
	CPU3: 34282822 cache misses

	CPU0: 26212293 branch misses
	CPU1: 11832252 branch misses
	CPU2: 34282822 branch misses
	CPU3: 22014675 branch misses

Cache Read/Write:
	CPU0: 229696046 cache reads
	CPU1: 253270777 cache reads
	CPU2: 537779905 cache reads
	CPU3: 158857666 cache reads

	CPU0: 26212293 cache writes
	CPU1: 11832252 cache writes
	CPU2: 34282822 cache writes
	CPU3: 22014675 cache writes

Level 1 cache & TLB:
	CPU0: 337290323 level 1 data cache
	CPU1: 335299352 level 1 data cache
	CPU2: 248970079 level 1 data cache
	CPU3: 267498740 level 1 data cache

	CPU0: 140721499970736 level 1 instruct cache
	CPU1: 94137194922192 level 1 instruct cache
	CPU2: 140721499970480 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4422610 last level cache
	CPU1: 4123230 last level cache
	CPU2: 3421695 last level cache
	CPU3: 4043109 last level cache

	CPU0: 337290323 data TLB
	CPU1: 335299352 data TLB
	CPU2: 248938193 data TLB
	CPU3: 267498700 data TLB

	CPU0: 1408824 instruct TLB
	CPU1: 1469368 instruct TLB
	CPU2: 1081467 instruct TLB
	CPU3: 1091590 instruct TLB
HW Instruction Count:
	CPU0: Used 1437253593 instructions
	CPU1: Used 1652897747 instructions
	CPU2: Used 989005208 instructions
	CPU3: Used 989005208 instructions

Hardware misses:
	CPU0: 23184422 cache misses
	CPU1: 28729418 cache misses
	CPU2: 19729045 cache misses
	CPU3: 19729045 cache misses

	CPU0: 23184412 branch misses
	CPU1: 28728005 branch misses
	CPU2: 19729045 branch misses
	CPU3: 30124540 branch misses

Cache Read/Write:
	CPU0: 419182528 cache reads
	CPU1: 392019685 cache reads
	CPU2: 201375106 cache reads
	CPU3: 155143810 cache reads

	CPU0: 23184412 cache writes
	CPU1: 28728005 cache writes
	CPU2: 19729045 cache writes
	CPU3: 30124540 cache writes

Level 1 cache & TLB:
	CPU0: 339591337 level 1 data cache
	CPU1: 425952623 level 1 data cache
	CPU2: 174330962 level 1 data cache
	CPU3: 243694979 level 1 data cache

	CPU0: 140735037926672 level 1 instruct cache
	CPU1: 93879355523280 level 1 instruct cache
	CPU2: 140735037926416 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4075919 last level cache
	CPU1: 5117173 last level cache
	CPU2: 3279082 last level cache
	CPU3: 3469582 last level cache

	CPU0: 339591298 data TLB
	CPU1: 425952623 data TLB
	CPU2: 174330962 data TLB
	CPU3: 243658364 data TLB

	CPU0: 1450130 instruct TLB
	CPU1: 1764225 instruct TLB
	CPU2: 711805 instruct TLB
	CPU3: 1088141 instruct TLB
HW Instruction Count:
	CPU0: Used 1204397932 instructions
	CPU1: Used 1682288814 instructions
	CPU2: Used 1222996888 instructions
	CPU3: Used 1222996888 instructions

Hardware misses:
	CPU0: 26188967 cache misses
	CPU1: 22018739 cache misses
	CPU2: 20155757 cache misses
	CPU3: 20155757 cache misses

	CPU0: 26188967 branch misses
	CPU1: 22018739 branch misses
	CPU2: 20155750 branch misses
	CPU3: 25138848 branch misses

Cache Read/Write:
	CPU0: 331721408 cache reads
	CPU1: 306039403 cache reads
	CPU2: 192159794 cache reads
	CPU3: 340388435 cache reads

	CPU0: 26188967 cache writes
	CPU1: 22018739 cache writes
	CPU2: 20155750 cache writes
	CPU3: 25138848 cache writes

Level 1 cache & TLB:
	CPU0: 391747520 level 1 data cache
	CPU1: 388275481 level 1 data cache
	CPU2: 277059229 level 1 data cache
	CPU3: 127740919 level 1 data cache

	CPU0: 140734454705664 level 1 instruct cache
	CPU1: 94322698932432 level 1 instruct cache
	CPU2: 140734454705408 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4753226 last level cache
	CPU1: 4234554 last level cache
	CPU2: 4373533 last level cache
	CPU3: 2583913 last level cache

	CPU0: 391747520 data TLB
	CPU1: 388275481 data TLB
	CPU2: 277059189 data TLB
	CPU3: 127749937 data TLB

	CPU0: 1675178 instruct TLB
	CPU1: 1618562 instruct TLB
	CPU2: 1190914 instruct TLB
	CPU3: 537573 instruct TLB
HW Instruction Count:
	CPU0: Used 974682848 instructions
	CPU1: Used 961735260 instructions
	CPU2: Used 1823964652 instructions
	CPU3: Used 1823964652 instructions

Hardware misses:
	CPU0: 24824409 cache misses
	CPU1: 21849116 cache misses
	CPU2: 20849558 cache misses
	CPU3: 20849558 cache misses

	CPU0: 24824409 branch misses
	CPU1: 21849116 branch misses
	CPU2: 20849553 branch misses
	CPU3: 26589625 branch misses

Cache Read/Write:
	CPU0: 392986907 cache reads
	CPU1: 122093254 cache reads
	CPU2: 360490434 cache reads
	CPU3: 314795250 cache reads

	CPU0: 24824409 cache writes
	CPU1: 21849116 cache writes
	CPU2: 20849553 cache writes
	CPU3: 26589625 cache writes

Level 1 cache & TLB:
	CPU0: 458354767 level 1 data cache
	CPU1: 190943952 level 1 data cache
	CPU2: 410067704 level 1 data cache
	CPU3: 114426188 level 1 data cache

	CPU0: 140730782859296 level 1 instruct cache
	CPU1: 93977823764688 level 1 instruct cache
	CPU2: 140730782859040 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5308408 last level cache
	CPU1: 2659351 last level cache
	CPU2: 4956036 last level cache
	CPU3: 2774891 last level cache

	CPU0: 458354114 data TLB
	CPU1: 190943593 data TLB
	CPU2: 410074170 data TLB
	CPU3: 114413221 data TLB

	CPU0: 2006533 instruct TLB
	CPU1: 786679 instruct TLB
	CPU2: 1721753 instruct TLB
	CPU3: 512077 instruct TLB
HW Instruction Count:
	CPU0: Used 1073771223 instructions
	CPU1: Used 1657854748 instructions
	CPU2: Used 2094104325 instructions
	CPU3: Used 2094104325 instructions

Hardware misses:
	CPU0: 28337517 cache misses
	CPU1: 21245100 cache misses
	CPU2: 21727769 cache misses
	CPU3: 21727769 cache misses

	CPU0: 28337750 branch misses
	CPU1: 21245101 branch misses
	CPU2: 21727769 branch misses
	CPU3: 25219335 branch misses

Cache Read/Write:
	CPU0: 398411680 cache reads
	CPU1: 117156753 cache reads
	CPU2: 374350795 cache reads
	CPU3: 290636702 cache reads

	CPU0: 28337750 cache writes
	CPU1: 21245101 cache writes
	CPU2: 21727769 cache writes
	CPU3: 25219335 cache writes

Level 1 cache & TLB:
	CPU0: 263608208 level 1 data cache
	CPU1: 300150048 level 1 data cache
	CPU2: 371279297 level 1 data cache
	CPU3: 241199400 level 1 data cache

	CPU0: 140730535815712 level 1 instruct cache
	CPU1: 94838825378000 level 1 instruct cache
	CPU2: 140730535815456 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3723829 last level cache
	CPU1: 3853844 last level cache
	CPU2: 4582716 last level cache
	CPU3: 3515456 last level cache

	CPU0: 263597031 data TLB
	CPU1: 300150048 data TLB
	CPU2: 371279297 data TLB
	CPU3: 241199360 data TLB

	CPU0: 1151719 instruct TLB
	CPU1: 1310215 instruct TLB
	CPU2: 1572736 instruct TLB
	CPU3: 1010053 instruct TLB
HW Instruction Count:
	CPU0: Used 1153772223 instructions
	CPU1: Used 935318841 instructions
	CPU2: Used 1626418902 instructions
	CPU3: Used 1626418902 instructions

Hardware misses:
	CPU0: 25068963 cache misses
	CPU1: 25799917 cache misses
	CPU2: 21868839 cache misses
	CPU3: 21868839 cache misses

	CPU0: 25068961 branch misses
	CPU1: 25799919 branch misses
	CPU2: 21868875 branch misses
	CPU3: 19603074 branch misses

Cache Read/Write:
	CPU0: 304867620 cache reads
	CPU1: 128027645 cache reads
	CPU2: 501163795 cache reads
	CPU3: 253601336 cache reads

	CPU0: 25068961 cache writes
	CPU1: 25799919 cache writes
	CPU2: 21868875 cache writes
	CPU3: 19603074 cache writes

Level 1 cache & TLB:
	CPU0: 217530927 level 1 data cache
	CPU1: 356505062 level 1 data cache
	CPU2: 426707824 level 1 data cache
	CPU3: 172654990 level 1 data cache

	CPU0: 140734480241072 level 1 instruct cache
	CPU1: 93958565794000 level 1 instruct cache
	CPU2: 140734480240816 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3708797 last level cache
	CPU1: 4192388 last level cache
	CPU2: 4719035 last level cache
	CPU3: 3068175 last level cache

	CPU0: 217530889 data TLB
	CPU1: 356505062 data TLB
	CPU2: 426729004 data TLB
	CPU3: 172654990 data TLB

	CPU0: 995243 instruct TLB
	CPU1: 1520963 instruct TLB
	CPU2: 1722351 instruct TLB
	CPU3: 788316 instruct TLB
HW Instruction Count:
	CPU0: Used 1289798367 instructions
	CPU1: Used 1604938727 instructions
	CPU2: Used 1728007350 instructions
	CPU3: Used 1728007350 instructions

Hardware misses:
	CPU0: 23003321 cache misses
	CPU1: 20349668 cache misses
	CPU2: 30564609 cache misses
	CPU3: 30564609 cache misses

	CPU0: 23003321 branch misses
	CPU1: 20351126 branch misses
	CPU2: 30564609 branch misses
	CPU3: 21678723 branch misses

Cache Read/Write:
	CPU0: 303398775 cache reads
	CPU1: 239510699 cache reads
	CPU2: 237573971 cache reads
	CPU3: 390032370 cache reads

	CPU0: 23003321 cache writes
	CPU1: 20351126 cache writes
	CPU2: 30564609 cache writes
	CPU3: 21678723 cache writes

Level 1 cache & TLB:
	CPU0: 328745941 level 1 data cache
	CPU1: 254798662 level 1 data cache
	CPU2: 360875513 level 1 data cache
	CPU3: 234598092 level 1 data cache

	CPU0: 140726790108256 level 1 instruct cache
	CPU1: 94734562070736 level 1 instruct cache
	CPU2: 140726790108000 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4359610 last level cache
	CPU1: 4300218 last level cache
	CPU2: 4207883 last level cache
	CPU3: 3125255 last level cache

	CPU0: 328749301 data TLB
	CPU1: 254799576 data TLB
	CPU2: 360875677 data TLB
	CPU3: 234593333 data TLB

	CPU0: 1405425 instruct TLB
	CPU1: 1019659 instruct TLB
	CPU2: 1562691 instruct TLB
	CPU3: 1040376 instruct TLB
HW Instruction Count:
	CPU0: Used 1401106741 instructions
	CPU1: Used 1548898454 instructions
	CPU2: Used 657074965 instructions
	CPU3: Used 657074965 instructions

Hardware misses:
	CPU0: 21556248 cache misses
	CPU1: 27441383 cache misses
	CPU2: 22919816 cache misses
	CPU3: 22919816 cache misses

	CPU0: 21556377 branch misses
	CPU1: 27441381 branch misses
	CPU2: 22919817 branch misses
	CPU3: 23735649 branch misses

Cache Read/Write:
	CPU0: 412008402 cache reads
	CPU1: 218174885 cache reads
	CPU2: 237669118 cache reads
	CPU3: 305473809 cache reads

	CPU0: 21556377 cache writes
	CPU1: 27441381 cache writes
	CPU2: 22919817 cache writes
	CPU3: 23735649 cache writes

Level 1 cache & TLB:
	CPU0: 276353892 level 1 data cache
	CPU1: 291714358 level 1 data cache
	CPU2: 246983918 level 1 data cache
	CPU3: 366575632 level 1 data cache

	CPU0: 140722554516592 level 1 instruct cache
	CPU1: 94395551293648 level 1 instruct cache
	CPU2: 140722554516336 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3903542 last level cache
	CPU1: 3939529 last level cache
	CPU2: 3814558 last level cache
	CPU3: 4288855 last level cache

	CPU0: 276372580 data TLB
	CPU1: 291693621 data TLB
	CPU2: 246983879 data TLB
	CPU3: 366575632 data TLB

	CPU0: 1115715 instruct TLB
	CPU1: 1272707 instruct TLB
	CPU2: 1076295 instruct TLB
	CPU3: 1547116 instruct TLB
HW Instruction Count:
	CPU0: Used 1751082052 instructions
	CPU1: Used 1433604532 instructions
	CPU2: Used 1069225581 instructions
	CPU3: Used 1069225581 instructions

Hardware misses:
	CPU0: 29253671 cache misses
	CPU1: 23570145 cache misses
	CPU2: 23519683 cache misses
	CPU3: 23519683 cache misses

	CPU0: 29253671 branch misses
	CPU1: 23570145 branch misses
	CPU2: 23519307 branch misses
	CPU3: 24365652 branch misses

Cache Read/Write:
	CPU0: 342653889 cache reads
	CPU1: 267201495 cache reads
	CPU2: 352401660 cache reads
	CPU3: 202587733 cache reads

	CPU0: 29253671 cache writes
	CPU1: 23570145 cache writes
	CPU2: 23519307 cache writes
	CPU3: 24365652 cache writes

Level 1 cache & TLB:
	CPU0: 296046448 level 1 data cache
	CPU1: 299048105 level 1 data cache
	CPU2: 159455239 level 1 data cache
	CPU3: 408930470 level 1 data cache

	CPU0: 140734838000928 level 1 instruct cache
	CPU1: 94292020388048 level 1 instruct cache
	CPU2: 140734838000672 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4390529 last level cache
	CPU1: 3476868 last level cache
	CPU2: 2828120 last level cache
	CPU3: 4982688 last level cache

	CPU0: 296046448 data TLB
	CPU1: 299034211 data TLB
	CPU2: 159455239 data TLB
	CPU3: 408956631 data TLB

	CPU0: 1308945 instruct TLB
	CPU1: 1270502 instruct TLB
	CPU2: 643171 instruct TLB
	CPU3: 1744511 instruct TLB
HW Instruction Count:
	CPU0: Used 1062434228 instructions
	CPU1: Used 1938615711 instructions
	CPU2: Used 1089341889 instructions
	CPU3: Used 1089341889 instructions

Hardware misses:
	CPU0: 33969804 cache misses
	CPU1: 16489179 cache misses
	CPU2: 22337514 cache misses
	CPU3: 22337514 cache misses

	CPU0: 33968201 branch misses
	CPU1: 16489179 branch misses
	CPU2: 22338705 branch misses
	CPU3: 20451097 branch misses

Cache Read/Write:
	CPU0: 305205335 cache reads
	CPU1: 227428620 cache reads
	CPU2: 267641859 cache reads
	CPU3: 384424244 cache reads

	CPU0: 33968201 cache writes
	CPU1: 16489179 cache writes
	CPU2: 22338705 cache writes
	CPU3: 20451097 cache writes

Level 1 cache & TLB:
	CPU0: 360511579 level 1 data cache
	CPU1: 266142161 level 1 data cache
	CPU2: 327271047 level 1 data cache
	CPU3: 229640975 level 1 data cache

	CPU0: 140720968619472 level 1 instruct cache
	CPU1: 94803693801680 level 1 instruct cache
	CPU2: 140720968619216 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4532191 last level cache
	CPU1: 3956976 last level cache
	CPU2: 3885930 last level cache
	CPU3: 3521221 last level cache

	CPU0: 360511541 data TLB
	CPU1: 266139441 data TLB
	CPU2: 327261958 data TLB
	CPU3: 229634695 data TLB

	CPU0: 1524485 instruct TLB
	CPU1: 1112176 instruct TLB
	CPU2: 1450046 instruct TLB
	CPU3: 971162 instruct TLB
HW Instruction Count:
	CPU0: Used 1226206846 instructions
	CPU1: Used 1583340732 instructions
	CPU2: Used 1063809798 instructions
	CPU3: Used 1063809798 instructions

Hardware misses:
	CPU0: 22836725 cache misses
	CPU1: 21807241 cache misses
	CPU2: 27384427 cache misses
	CPU3: 27384427 cache misses

	CPU0: 22836725 branch misses
	CPU1: 21807241 branch misses
	CPU2: 27384427 branch misses
	CPU3: 20024673 branch misses

Cache Read/Write:
	CPU0: 224806824 cache reads
	CPU1: 324004150 cache reads
	CPU2: 329813433 cache reads
	CPU3: 308397205 cache reads

	CPU0: 22836725 cache writes
	CPU1: 21807241 cache writes
	CPU2: 27384427 cache writes
	CPU3: 20024673 cache writes

Level 1 cache & TLB:
	CPU0: 220790680 level 1 data cache
	CPU1: 127459127 level 1 data cache
	CPU2: 512109823 level 1 data cache
	CPU3: 315060512 level 1 data cache

	CPU0: 140729418174368 level 1 instruct cache
	CPU1: 94633367703760 level 1 instruct cache
	CPU2: 140729418174112 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3651094 last level cache
	CPU1: 3138949 last level cache
	CPU2: 5108595 last level cache
	CPU3: 3902769 last level cache

	CPU0: 220790680 data TLB
	CPU1: 127459127 data TLB
	CPU2: 512109783 data TLB
	CPU3: 315040085 data TLB

	CPU0: 991335 instruct TLB
	CPU1: 585077 instruct TLB
	CPU2: 2132750 instruct TLB
	CPU3: 1331365 instruct TLB
HW Instruction Count:
	CPU0: Used 974179395 instructions
	CPU1: Used 1611679607 instructions
	CPU2: Used 1251749890 instructions
	CPU3: Used 1251749890 instructions

Hardware misses:
	CPU0: 28344013 cache misses
	CPU1: 22326202 cache misses
	CPU2: 20859731 cache misses
	CPU3: 20859731 cache misses

	CPU0: 28344013 branch misses
	CPU1: 22326335 branch misses
	CPU2: 20859437 branch misses
	CPU3: 23756025 branch misses

Cache Read/Write:
	CPU0: 320549789 cache reads
	CPU1: 352824268 cache reads
	CPU2: 292944965 cache reads
	CPU3: 201453996 cache reads

	CPU0: 28344013 cache writes
	CPU1: 22326335 cache writes
	CPU2: 20859437 cache writes
	CPU3: 23756025 cache writes

Level 1 cache & TLB:
	CPU0: 212994217 level 1 data cache
	CPU1: 284371656 level 1 data cache
	CPU2: 163533032 level 1 data cache
	CPU3: 528703433 level 1 data cache

	CPU0: 140733395115472 level 1 instruct cache
	CPU1: 94745088544976 level 1 instruct cache
	CPU2: 140733395115216 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3611168 last level cache
	CPU1: 4023956 last level cache
	CPU2: 3122753 last level cache
	CPU3: 5207694 last level cache

	CPU0: 212994217 data TLB
	CPU1: 284350505 data TLB
	CPU2: 163532992 data TLB
	CPU3: 528703433 data TLB

	CPU0: 852256 instruct TLB
	CPU1: 1190037 instruct TLB
	CPU2: 733074 instruct TLB
	CPU3: 2280194 instruct TLB
HW Instruction Count:
	CPU0: Used 1056868605 instructions
	CPU1: Used 1570002796 instructions
	CPU2: Used 951183857 instructions
	CPU3: Used 951183857 instructions

Hardware misses:
	CPU0: 29324026 cache misses
	CPU1: 16099834 cache misses
	CPU2: 31380319 cache misses
	CPU3: 31380319 cache misses

	CPU0: 29324026 branch misses
	CPU1: 16099834 branch misses
	CPU2: 31378352 branch misses
	CPU3: 17467285 branch misses

Cache Read/Write:
	CPU0: 246548329 cache reads
	CPU1: 314524292 cache reads
	CPU2: 473852846 cache reads
	CPU3: 202599046 cache reads

	CPU0: 29324026 cache writes
	CPU1: 16099834 cache writes
	CPU2: 31378352 cache writes
	CPU3: 17467285 cache writes

Level 1 cache & TLB:
	CPU0: 237638659 level 1 data cache
	CPU1: 229717087 level 1 data cache
	CPU2: 430499018 level 1 data cache
	CPU3: 293638124 level 1 data cache

	CPU0: 140727573905408 level 1 instruct cache
	CPU1: 94049885335760 level 1 instruct cache
	CPU2: 140727573905152 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3719161 last level cache
	CPU1: 3358427 last level cache
	CPU2: 4968844 last level cache
	CPU3: 4002679 last level cache

	CPU0: 237638659 data TLB
	CPU1: 229717087 data TLB
	CPU2: 430499018 data TLB
	CPU3: 293638084 data TLB

	CPU0: 1073220 instruct TLB
	CPU1: 967896 instruct TLB
	CPU2: 1779472 instruct TLB
	CPU3: 1234856 instruct TLB
HW Instruction Count:
	CPU0: Used 1109400945 instructions
	CPU1: Used 2205822939 instructions
	CPU2: Used 826205879 instructions
	CPU3: Used 826205879 instructions

Hardware misses:
	CPU0: 27418321 cache misses
	CPU1: 33395910 cache misses
	CPU2: 30672317 cache misses
	CPU3: 30672317 cache misses

	CPU0: 27418321 branch misses
	CPU1: 33395920 branch misses
	CPU2: 30672318 branch misses
	CPU3: 23392543 branch misses

Cache Read/Write:
	CPU0: 280746743 cache reads
	CPU1: 355755143 cache reads
	CPU2: 303017363 cache reads
	CPU3: 311461375 cache reads

	CPU0: 27418321 cache writes
	CPU1: 33395920 cache writes
	CPU2: 30672318 cache writes
	CPU3: 23392543 cache writes

Level 1 cache & TLB:
	CPU0: 366265932 level 1 data cache
	CPU1: 273524129 level 1 data cache
	CPU2: 408521050 level 1 data cache
	CPU3: 209074775 level 1 data cache

	CPU0: 140732006588112 level 1 instruct cache
	CPU1: 94350437490896 level 1 instruct cache
	CPU2: 140732006587856 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5005955 last level cache
	CPU1: 3922954 last level cache
	CPU2: 5161650 last level cache
	CPU3: 3857038 last level cache

	CPU0: 366265932 data TLB
	CPU1: 273524088 data TLB
	CPU2: 408521050 data TLB
	CPU3: 209074775 data TLB

	CPU0: 1618617 instruct TLB
	CPU1: 1222890 instruct TLB
	CPU2: 1841520 instruct TLB
	CPU3: 916813 instruct TLB
HW Instruction Count:
	CPU0: Used 1039164637 instructions
	CPU1: Used 1579628956 instructions
	CPU2: Used 1721790625 instructions
	CPU3: Used 1721790625 instructions

Hardware misses:
	CPU0: 21871734 cache misses
	CPU1: 23287513 cache misses
	CPU2: 27722912 cache misses
	CPU3: 27722912 cache misses

	CPU0: 21871734 branch misses
	CPU1: 23287513 branch misses
	CPU2: 27722912 branch misses
	CPU3: 20523185 branch misses

Cache Read/Write:
	CPU0: 332009801 cache reads
	CPU1: 142142757 cache reads
	CPU2: 598936495 cache reads
	CPU3: 168300913 cache reads

	CPU0: 21871734 cache writes
	CPU1: 23287513 cache writes
	CPU2: 27722912 cache writes
	CPU3: 20523185 cache writes

Level 1 cache & TLB:
	CPU0: 340083777 level 1 data cache
	CPU1: 392786293 level 1 data cache
	CPU2: 276339481 level 1 data cache
	CPU3: 268835661 level 1 data cache

	CPU0: 140735636762496 level 1 instruct cache
	CPU1: 94436672553168 level 1 instruct cache
	CPU2: 140735636762240 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4732230 last level cache
	CPU1: 4240320 last level cache
	CPU2: 4353547 last level cache
	CPU3: 4684400 last level cache

	CPU0: 340083777 data TLB
	CPU1: 392786293 data TLB
	CPU2: 276339481 data TLB
	CPU3: 268835620 data TLB

	CPU0: 1423826 instruct TLB
	CPU1: 1645910 instruct TLB
	CPU2: 1238235 instruct TLB
	CPU3: 1189467 instruct TLB
HW Instruction Count:
	CPU0: Used 1888527248 instructions
	CPU1: Used 797894688 instructions
	CPU2: Used 1718824133 instructions
	CPU3: Used 1718824133 instructions

Hardware misses:
	CPU0: 25631210 cache misses
	CPU1: 26375559 cache misses
	CPU2: 23538735 cache misses
	CPU3: 23538735 cache misses

	CPU0: 25631279 branch misses
	CPU1: 26375622 branch misses
	CPU2: 23538408 branch misses
	CPU3: 17122816 branch misses

Cache Read/Write:
	CPU0: 213903679 cache reads
	CPU1: 371413903 cache reads
	CPU2: 478357507 cache reads
	CPU3: 188350169 cache reads

	CPU0: 25631279 cache writes
	CPU1: 26375622 cache writes
	CPU2: 23538408 cache writes
	CPU3: 17122816 cache writes

Level 1 cache & TLB:
	CPU0: 225374718 level 1 data cache
	CPU1: 360351442 level 1 data cache
	CPU2: 424256651 level 1 data cache
	CPU3: 225993506 level 1 data cache

	CPU0: 140728342636880 level 1 instruct cache
	CPU1: 94047808192720 level 1 instruct cache
	CPU2: 140728342636624 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4173585 last level cache
	CPU1: 4394605 last level cache
	CPU2: 4625098 last level cache
	CPU3: 4061608 last level cache

	CPU0: 225374718 data TLB
	CPU1: 360350918 data TLB
	CPU2: 424256611 data TLB
	CPU3: 225994600 data TLB

	CPU0: 970340 instruct TLB
	CPU1: 1624278 instruct TLB
	CPU2: 1863240 instruct TLB
	CPU3: 1012884 instruct TLB
HW Instruction Count:
	CPU0: Used 1673281598 instructions
	CPU1: Used 1279233014 instructions
	CPU2: Used 1577789920 instructions
	CPU3: Used 1577789920 instructions

Hardware misses:
	CPU0: 20029783 cache misses
	CPU1: 16620720 cache misses
	CPU2: 32267557 cache misses
	CPU3: 32267557 cache misses

	CPU0: 20031021 branch misses
	CPU1: 16620721 branch misses
	CPU2: 32267557 branch misses
	CPU3: 23294141 branch misses

Cache Read/Write:
	CPU0: 279973678 cache reads
	CPU1: 263660706 cache reads
	CPU2: 328455706 cache reads
	CPU3: 382776439 cache reads

	CPU0: 20031021 cache writes
	CPU1: 16620721 cache writes
	CPU2: 32267557 cache writes
	CPU3: 23294141 cache writes

Level 1 cache & TLB:
	CPU0: 292781289 level 1 data cache
	CPU1: 244492080 level 1 data cache
	CPU2: 252659812 level 1 data cache
	CPU3: 453827944 level 1 data cache

	CPU0: 140725258849440 level 1 instruct cache
	CPU1: 93836083040464 level 1 instruct cache
	CPU2: 140725258849184 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4564982 last level cache
	CPU1: 3851956 last level cache
	CPU2: 4243527 last level cache
	CPU3: 4723614 last level cache

	CPU0: 292781289 data TLB
	CPU1: 244492040 data TLB
	CPU2: 252636866 data TLB
	CPU3: 453837999 data TLB

	CPU0: 1311974 instruct TLB
	CPU1: 1084566 instruct TLB
	CPU2: 1130100 instruct TLB
	CPU3: 1981849 instruct TLB
HW Instruction Count:
	CPU0: Used 2293511150 instructions
	CPU1: Used 853631937 instructions
	CPU2: Used 1003329509 instructions
	CPU3: Used 1003329509 instructions

Hardware misses:
	CPU0: 18765569 cache misses
	CPU1: 23580683 cache misses
	CPU2: 21084431 cache misses
	CPU3: 21084431 cache misses

	CPU0: 18763742 branch misses
	CPU1: 23581068 branch misses
	CPU2: 21084431 branch misses
	CPU3: 26905959 branch misses

Cache Read/Write:
	CPU0: 287441981 cache reads
	CPU1: 436860686 cache reads
	CPU2: 235957634 cache reads
	CPU3: 270825705 cache reads

	CPU0: 18763742 cache writes
	CPU1: 23581068 cache writes
	CPU2: 21084431 cache writes
	CPU3: 26905959 cache writes

Level 1 cache & TLB:
	CPU0: 296519128 level 1 data cache
	CPU1: 318202432 level 1 data cache
	CPU2: 457207425 level 1 data cache
	CPU3: 224020080 level 1 data cache

	CPU0: 140736384300240 level 1 instruct cache
	CPU1: 93978349686992 level 1 instruct cache
	CPU2: 140736384299984 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4336820 last level cache
	CPU1: 4411822 last level cache
	CPU2: 5407086 last level cache
	CPU3: 4353961 last level cache

	CPU0: 296519203 data TLB
	CPU1: 318202432 data TLB
	CPU2: 457211565 data TLB
	CPU3: 224020080 data TLB

	CPU0: 1333438 instruct TLB
	CPU1: 1400361 instruct TLB
	CPU2: 1925212 instruct TLB
	CPU3: 929690 instruct TLB
HW Instruction Count:
	CPU0: Used 1453755395 instructions
	CPU1: Used 815995556 instructions
	CPU2: Used 2155433871 instructions
	CPU3: Used 2155433871 instructions

Hardware misses:
	CPU0: 18557567 cache misses
	CPU1: 23344481 cache misses
	CPU2: 26262689 cache misses
	CPU3: 26262689 cache misses

	CPU0: 18557567 branch misses
	CPU1: 23344481 branch misses
	CPU2: 26262689 branch misses
	CPU3: 23121663 branch misses

Cache Read/Write:
	CPU0: 290894082 cache reads
	CPU1: 399160150 cache reads
	CPU2: 304895037 cache reads
	CPU3: 245578460 cache reads

	CPU0: 18557567 cache writes
	CPU1: 23344481 cache writes
	CPU2: 26262689 cache writes
	CPU3: 23121663 cache writes

Level 1 cache & TLB:
	CPU0: 319384584 level 1 data cache
	CPU1: 403349703 level 1 data cache
	CPU2: 391271317 level 1 data cache
	CPU3: 130796407 level 1 data cache

	CPU0: 140735914790640 level 1 instruct cache
	CPU1: 94049268166864 level 1 instruct cache
	CPU2: 140735914790384 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4891796 last level cache
	CPU1: 4752154 last level cache
	CPU2: 5048931 last level cache
	CPU3: 2946666 last level cache

	CPU0: 319385455 data TLB
	CPU1: 403349661 data TLB
	CPU2: 391273637 data TLB
	CPU3: 130796407 data TLB

	CPU0: 1391772 instruct TLB
	CPU1: 1750091 instruct TLB
	CPU2: 1692904 instruct TLB
	CPU3: 635307 instruct TLB
HW Instruction Count:
	CPU0: Used 1170224047 instructions
	CPU1: Used 2518912383 instructions
	CPU2: Used 982962655 instructions
	CPU3: Used 982962655 instructions

Hardware misses:
	CPU0: 20528208 cache misses
	CPU1: 29695357 cache misses
	CPU2: 18711571 cache misses
	CPU3: 18711571 cache misses

	CPU0: 20528208 branch misses
	CPU1: 29695355 branch misses
	CPU2: 18711571 branch misses
	CPU3: 22463836 branch misses

Cache Read/Write:
	CPU0: 434929391 cache reads
	CPU1: 243698224 cache reads
	CPU2: 267422001 cache reads
	CPU3: 289970139 cache reads

	CPU0: 20528208 cache writes
	CPU1: 29695355 cache writes
	CPU2: 18711571 cache writes
	CPU3: 22463836 cache writes

Level 1 cache & TLB:
	CPU0: 302517732 level 1 data cache
	CPU1: 290366812 level 1 data cache
	CPU2: 270502605 level 1 data cache
	CPU3: 391781337 level 1 data cache

	CPU0: 140724051601632 level 1 instruct cache
	CPU1: 94906243858640 level 1 instruct cache
	CPU2: 140724051601376 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4521862 last level cache
	CPU1: 4537000 last level cache
	CPU2: 3954436 last level cache
	CPU3: 4558110 last level cache

	CPU0: 302531456 data TLB
	CPU1: 290366769 data TLB
	CPU2: 270502605 data TLB
	CPU3: 391781337 data TLB

	CPU0: 1332673 instruct TLB
	CPU1: 1236089 instruct TLB
	CPU2: 1197239 instruct TLB
	CPU3: 1716847 instruct TLB
HW Instruction Count:
	CPU0: Used 1193765093 instructions
	CPU1: Used 902462979 instructions
	CPU2: Used 2267896003 instructions
	CPU3: Used 2267896003 instructions

Hardware misses:
	CPU0: 18951724 cache misses
	CPU1: 30871198 cache misses
	CPU2: 25268191 cache misses
	CPU3: 25268191 cache misses

	CPU0: 18951724 branch misses
	CPU1: 30870841 branch misses
	CPU2: 25268232 branch misses
	CPU3: 17754323 branch misses

Cache Read/Write:
	CPU0: 213430242 cache reads
	CPU1: 444318169 cache reads
	CPU2: 299723382 cache reads
	CPU3: 290084303 cache reads

	CPU0: 18951724 cache writes
	CPU1: 30870841 cache writes
	CPU2: 25268232 cache writes
	CPU3: 17754323 cache writes

Level 1 cache & TLB:
	CPU0: 192183114 level 1 data cache
	CPU1: 313796457 level 1 data cache
	CPU2: 483013730 level 1 data cache
	CPU3: 253150873 level 1 data cache

	CPU0: 140725522580304 level 1 instruct cache
	CPU1: 94399220793552 level 1 instruct cache
	CPU2: 140725522580048 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3561678 last level cache
	CPU1: 4702231 last level cache
	CPU2: 5298050 last level cache
	CPU3: 3772789 last level cache

	CPU0: 192183114 data TLB
	CPU1: 313796457 data TLB
	CPU2: 483013730 data TLB
	CPU3: 253150834 data TLB

	CPU0: 854504 instruct TLB
	CPU1: 1400421 instruct TLB
	CPU2: 2155743 instruct TLB
	CPU3: 1062646 instruct TLB
HW Instruction Count:
	CPU0: Used 1226889431 instructions
	CPU1: Used 1735039378 instructions
	CPU2: Used 1021164271 instructions
	CPU3: Used 1021164271 instructions

Hardware misses:
	CPU0: 22356132 cache misses
	CPU1: 25240237 cache misses
	CPU2: 20101043 cache misses
	CPU3: 20101043 cache misses

	CPU0: 22360282 branch misses
	CPU1: 25241420 branch misses
	CPU2: 20101043 branch misses
	CPU3: 24939882 branch misses

Cache Read/Write:
	CPU0: 332281575 cache reads
	CPU1: 430875070 cache reads
	CPU2: 233173298 cache reads
	CPU3: 254431122 cache reads

	CPU0: 22360282 cache writes
	CPU1: 25241420 cache writes
	CPU2: 20101043 cache writes
	CPU3: 24939882 cache writes

Level 1 cache & TLB:
	CPU0: 268900367 level 1 data cache
	CPU1: 322137792 level 1 data cache
	CPU2: 302679298 level 1 data cache
	CPU3: 342415697 level 1 data cache

	CPU0: 140723887268480 level 1 instruct cache
	CPU1: 94408430084304 level 1 instruct cache
	CPU2: 140723887268224 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4097397 last level cache
	CPU1: 4188465 last level cache
	CPU2: 4457662 last level cache
	CPU3: 4550990 last level cache

	CPU0: 268916085 data TLB
	CPU1: 322137792 data TLB
	CPU2: 302679258 data TLB
	CPU3: 342388972 data TLB

	CPU0: 1165611 instruct TLB
	CPU1: 1415071 instruct TLB
	CPU2: 1357255 instruct TLB
	CPU3: 1538162 instruct TLB
HW Instruction Count:
	CPU0: Used 1662568857 instructions
	CPU1: Used 1136093971 instructions
	CPU2: Used 1497497743 instructions
	CPU3: Used 1497497743 instructions

Hardware misses:
	CPU0: 23045796 cache misses
	CPU1: 26845352 cache misses
	CPU2: 28772149 cache misses
	CPU3: 28772149 cache misses

	CPU0: 23046756 branch misses
	CPU1: 26845352 branch misses
	CPU2: 28772148 branch misses
	CPU3: 19220376 branch misses

Cache Read/Write:
	CPU0: 299024443 cache reads
	CPU1: 559689695 cache reads
	CPU2: 154956457 cache reads
	CPU3: 231335965 cache reads

	CPU0: 23046756 cache writes
	CPU1: 26845352 cache writes
	CPU2: 28772148 cache writes
	CPU3: 19220376 cache writes

Level 1 cache & TLB:
	CPU0: 296085848 level 1 data cache
	CPU1: 356918058 level 1 data cache
	CPU2: 345939636 level 1 data cache
	CPU3: 238004853 level 1 data cache

	CPU0: 140722837055984 level 1 instruct cache
	CPU1: 94208655454416 level 1 instruct cache
	CPU2: 140722837055728 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4630946 last level cache
	CPU1: 4380119 last level cache
	CPU2: 4814131 last level cache
	CPU3: 3640052 last level cache

	CPU0: 296044603 data TLB
	CPU1: 356918058 data TLB
	CPU2: 345939595 data TLB
	CPU3: 238004853 data TLB

	CPU0: 1363180 instruct TLB
	CPU1: 1575643 instruct TLB
	CPU2: 1532210 instruct TLB
	CPU3: 1073343 instruct TLB
HW Instruction Count:
	CPU0: Used 1231678437 instructions
	CPU1: Used 442406530 instructions
	CPU2: Used 3100054501 instructions
	CPU3: Used 3100054501 instructions

Hardware misses:
	CPU0: 29551309 cache misses
	CPU1: 22723780 cache misses
	CPU2: 16941661 cache misses
	CPU3: 16941661 cache misses

	CPU0: 29551309 branch misses
	CPU1: 22723780 branch misses
	CPU2: 16941661 branch misses
	CPU3: 22294140 branch misses

Cache Read/Write:
	CPU0: 293181646 cache reads
	CPU1: 348473254 cache reads
	CPU2: 242856271 cache reads
	CPU3: 356910755 cache reads

	CPU0: 29551309 cache writes
	CPU1: 22723780 cache writes
	CPU2: 16941661 cache writes
	CPU3: 22294140 cache writes

Level 1 cache & TLB:
	CPU0: 229921108 level 1 data cache
	CPU1: 211203192 level 1 data cache
	CPU2: 248730204 level 1 data cache
	CPU3: 567503852 level 1 data cache

	CPU0: 140731625968432 level 1 instruct cache
	CPU1: 94380592926928 level 1 instruct cache
	CPU2: 140731625968176 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4485944 last level cache
	CPU1: 3219767 last level cache
	CPU2: 4233280 last level cache
	CPU3: 5796422 last level cache

	CPU0: 229901937 data TLB
	CPU1: 211203152 data TLB
	CPU2: 248729000 data TLB
	CPU3: 567503852 data TLB

	CPU0: 967232 instruct TLB
	CPU1: 913067 instruct TLB
	CPU2: 1189111 instruct TLB
	CPU3: 2435237 instruct TLB
HW Instruction Count:
	CPU0: Used 2231999623 instructions
	CPU1: Used 892643978 instructions
	CPU2: Used 1011281379 instructions
	CPU3: Used 1011281379 instructions

Hardware misses:
	CPU0: 22158409 cache misses
	CPU1: 22908247 cache misses
	CPU2: 23993493 cache misses
	CPU3: 23993493 cache misses

	CPU0: 22158409 branch misses
	CPU1: 22908247 branch misses
	CPU2: 23993327 branch misses
	CPU3: 22669709 branch misses

Cache Read/Write:
	CPU0: 261244772 cache reads
	CPU1: 391567667 cache reads
	CPU2: 393485605 cache reads
	CPU3: 193932150 cache reads

	CPU0: 22158409 cache writes
	CPU1: 22908247 cache writes
	CPU2: 23993327 cache writes
	CPU3: 22669709 cache writes

Level 1 cache & TLB:
	CPU0: 404502715 level 1 data cache
	CPU1: 247564232 level 1 data cache
	CPU2: 302106757 level 1 data cache
	CPU3: 374640098 level 1 data cache

	CPU0: 140721977089568 level 1 instruct cache
	CPU1: 94795247288528 level 1 instruct cache
	CPU2: 140721977089312 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5208354 last level cache
	CPU1: 3196571 last level cache
	CPU2: 4561580 last level cache
	CPU3: 5035858 last level cache

	CPU0: 404503021 data TLB
	CPU1: 247564189 data TLB
	CPU2: 302106757 data TLB
	CPU3: 374640098 data TLB

	CPU0: 1778809 instruct TLB
	CPU1: 802782 instruct TLB
	CPU2: 1295784 instruct TLB
	CPU3: 1626100 instruct TLB
HW Instruction Count:
	CPU0: Used 1611078497 instructions
	CPU1: Used 995345221 instructions
	CPU2: Used 1125150948 instructions
	CPU3: Used 1125150948 instructions

Hardware misses:
	CPU0: 21868699 cache misses
	CPU1: 24869777 cache misses
	CPU2: 26298740 cache misses
	CPU3: 26298740 cache misses

	CPU0: 21868883 branch misses
	CPU1: 24869777 branch misses
	CPU2: 26298849 branch misses
	CPU3: 22259028 branch misses

Cache Read/Write:
	CPU0: 290844696 cache reads
	CPU1: 381890629 cache reads
	CPU2: 335318570 cache reads
	CPU3: 229361132 cache reads

	CPU0: 21868883 cache writes
	CPU1: 24869777 cache writes
	CPU2: 26298849 cache writes
	CPU3: 22259028 cache writes

Level 1 cache & TLB:
	CPU0: 333453117 level 1 data cache
	CPU1: 335402575 level 1 data cache
	CPU2: 261558227 level 1 data cache
	CPU3: 308545292 level 1 data cache

	CPU0: 140733668519984 level 1 instruct cache
	CPU1: 94377100488912 level 1 instruct cache
	CPU2: 140733668519728 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4748481 last level cache
	CPU1: 4343616 last level cache
	CPU2: 4091884 last level cache
	CPU3: 4068077 last level cache

	CPU0: 333453077 data TLB
	CPU1: 335396677 data TLB
	CPU2: 261558227 data TLB
	CPU3: 308545292 data TLB

	CPU0: 1450787 instruct TLB
	CPU1: 1484250 instruct TLB
	CPU2: 1220440 instruct TLB
	CPU3: 1319647 instruct TLB
HW Instruction Count:
	CPU0: Used 1709273638 instructions
	CPU1: Used 1234305039 instructions
	CPU2: Used 1297171496 instructions
	CPU3: Used 1297171496 instructions

Hardware misses:
	CPU0: 19284348 cache misses
	CPU1: 21233468 cache misses
	CPU2: 34245994 cache misses
	CPU3: 34245994 cache misses

	CPU0: 19284348 branch misses
	CPU1: 21233468 branch misses
	CPU2: 34246053 branch misses
	CPU3: 18334375 branch misses

Cache Read/Write:
	CPU0: 395546826 cache reads
	CPU1: 141709299 cache reads
	CPU2: 321873818 cache reads
	CPU3: 389781000 cache reads

	CPU0: 19284348 cache writes
	CPU1: 21233468 cache writes
	CPU2: 34246053 cache writes
	CPU3: 18334375 cache writes

Level 1 cache & TLB:
	CPU0: 251845507 level 1 data cache
	CPU1: 483237300 level 1 data cache
	CPU2: 248427201 level 1 data cache
	CPU3: 258850464 level 1 data cache

	CPU0: 140722622383184 level 1 instruct cache
	CPU1: 94798484492496 level 1 instruct cache
	CPU2: 140722622382928 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4317807 last level cache
	CPU1: 4716086 last level cache
	CPU2: 4439604 last level cache
	CPU3: 3849271 last level cache

	CPU0: 251845507 data TLB
	CPU1: 483253501 data TLB
	CPU2: 248406342 data TLB
	CPU3: 258850425 data TLB

	CPU0: 1118405 instruct TLB
	CPU1: 2070508 instruct TLB
	CPU2: 1130042 instruct TLB
	CPU3: 1170625 instruct TLB
HW Instruction Count:
	CPU0: Used 1606061020 instructions
	CPU1: Used 1945058284 instructions
	CPU2: Used 1262516424 instructions
	CPU3: Used 1262516424 instructions

Hardware misses:
	CPU0: 21377817 cache misses
	CPU1: 18220417 cache misses
	CPU2: 19330391 cache misses
	CPU3: 19330391 cache misses

	CPU0: 21372551 branch misses
	CPU1: 18220417 branch misses
	CPU2: 19331232 branch misses
	CPU3: 17262164 branch misses

Cache Read/Write:
	CPU0: 204772522 cache reads
	CPU1: 169898891 cache reads
	CPU2: 644919216 cache reads
	CPU3: 213817843 cache reads

	CPU0: 21372551 cache writes
	CPU1: 18220417 cache writes
	CPU2: 19331232 cache writes
	CPU3: 17262164 cache writes

Level 1 cache & TLB:
	CPU0: 254844415 level 1 data cache
	CPU1: 409085709 level 1 data cache
	CPU2: 199292612 level 1 data cache
	CPU3: 293301802 level 1 data cache

	CPU0: 140732009075552 level 1 instruct cache
	CPU1: 93918405345488 level 1 instruct cache
	CPU2: 140732009075296 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3621219 last level cache
	CPU1: 3765858 last level cache
	CPU2: 2979016 last level cache
	CPU3: 3627949 last level cache

	CPU0: 254854866 data TLB
	CPU1: 409085672 data TLB
	CPU2: 199291588 data TLB
	CPU3: 293298852 data TLB

	CPU0: 933362 instruct TLB
	CPU1: 1345399 instruct TLB
	CPU2: 755833 instruct TLB
	CPU3: 1062268 instruct TLB
HW Instruction Count:
	CPU0: Used 1530158936 instructions
	CPU1: Used 972011653 instructions
	CPU2: Used 1525560975 instructions
	CPU3: Used 1525560975 instructions

Hardware misses:
	CPU0: 19024786 cache misses
	CPU1: 22495531 cache misses
	CPU2: 22279584 cache misses
	CPU3: 22279584 cache misses

	CPU0: 19024786 branch misses
	CPU1: 22495531 branch misses
	CPU2: 22279579 branch misses
	CPU3: 22196724 branch misses

Cache Read/Write:
	CPU0: 362591992 cache reads
	CPU1: 200586200 cache reads
	CPU2: 266382304 cache reads
	CPU3: 369094075 cache reads

	CPU0: 19024786 cache writes
	CPU1: 22495531 cache writes
	CPU2: 22279579 cache writes
	CPU3: 22196724 cache writes

Level 1 cache & TLB:
	CPU0: 334585140 level 1 data cache
	CPU1: 226639999 level 1 data cache
	CPU2: 340257323 level 1 data cache
	CPU3: 443172368 level 1 data cache

	CPU0: 140723460738784 level 1 instruct cache
	CPU1: 94561276494032 level 1 instruct cache
	CPU2: 140723460738528 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3667249 last level cache
	CPU1: 3180928 last level cache
	CPU2: 3752031 last level cache
	CPU3: 7610808 last level cache

	CPU0: 334585140 data TLB
	CPU1: 226639999 data TLB
	CPU2: 340257283 data TLB
	CPU3: 443172368 data TLB

	CPU0: 1135517 instruct TLB
	CPU1: 817055 instruct TLB
	CPU2: 978439 instruct TLB
	CPU3: 1695679 instruct TLB
HW Instruction Count:
	CPU0: Used 1122563351 instructions
	CPU1: Used 1766904448 instructions
	CPU2: Used 1833911979 instructions
	CPU3: Used 1833911979 instructions

Hardware misses:
	CPU0: 20896525 cache misses
	CPU1: 13109166 cache misses
	CPU2: 18387965 cache misses
	CPU3: 18387965 cache misses

	CPU0: 20896441 branch misses
	CPU1: 13109167 branch misses
	CPU2: 18387965 branch misses
	CPU3: 18502864 branch misses

Cache Read/Write:
	CPU0: 248890745 cache reads
	CPU1: 285752287 cache reads
	CPU2: 292829149 cache reads
	CPU3: 260307274 cache reads

	CPU0: 20896441 cache writes
	CPU1: 13109167 cache writes
	CPU2: 18387965 cache writes
	CPU3: 18502864 cache writes

Level 1 cache & TLB:
	CPU0: 241066778 level 1 data cache
	CPU1: 313560149 level 1 data cache
	CPU2: 284109480 level 1 data cache
	CPU3: 260163814 level 1 data cache

	CPU0: 140721206168288 level 1 instruct cache
	CPU1: 94334555967696 level 1 instruct cache
	CPU2: 140721206168032 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3500606 last level cache
	CPU1: 3327698 last level cache
	CPU2: 3049111 last level cache
	CPU3: 2717608 last level cache

	CPU0: 241066778 data TLB
	CPU1: 313560110 data TLB
	CPU2: 284072729 data TLB
	CPU3: 260188102 data TLB

	CPU0: 823438 instruct TLB
	CPU1: 980125 instruct TLB
	CPU2: 969215 instruct TLB
	CPU3: 845026 instruct TLB
HW Instruction Count:
	CPU0: Used 1090741286 instructions
	CPU1: Used 971207350 instructions
	CPU2: Used 1236820063 instructions
	CPU3: Used 1236820063 instructions

Hardware misses:
	CPU0: 23475978 cache misses
	CPU1: 17497242 cache misses
	CPU2: 17899861 cache misses
	CPU3: 17899861 cache misses

	CPU0: 23475978 branch misses
	CPU1: 17497168 branch misses
	CPU2: 17899862 branch misses
	CPU3: 19021693 branch misses

Cache Read/Write:
	CPU0: 285238547 cache reads
	CPU1: 278163374 cache reads
	CPU2: 279971021 cache reads
	CPU3: 240314147 cache reads

	CPU0: 23475978 cache writes
	CPU1: 17497168 cache writes
	CPU2: 17899862 cache writes
	CPU3: 19021693 cache writes

Level 1 cache & TLB:
	CPU0: 152626396 level 1 data cache
	CPU1: 454339561 level 1 data cache
	CPU2: 213511809 level 1 data cache
	CPU3: 282627871 level 1 data cache

	CPU0: 140735554744016 level 1 instruct cache
	CPU1: 94092477952208 level 1 instruct cache
	CPU2: 140735554743760 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3018583 last level cache
	CPU1: 3593335 last level cache
	CPU2: 3206651 last level cache
	CPU3: 2746434 last level cache

	CPU0: 152626396 data TLB
	CPU1: 454305377 data TLB
	CPU2: 213511769 data TLB
	CPU3: 282635449 data TLB

	CPU0: 538547 instruct TLB
	CPU1: 1418699 instruct TLB
	CPU2: 734456 instruct TLB
	CPU3: 920088 instruct TLB
HW Instruction Count:
	CPU0: Used 886523032 instructions
	CPU1: Used 1503034435 instructions
	CPU2: Used 1353369049 instructions
	CPU3: Used 1353369049 instructions

Hardware misses:
	CPU0: 23655228 cache misses
	CPU1: 18285313 cache misses
	CPU2: 17492009 cache misses
	CPU3: 17492009 cache misses

	CPU0: 23655228 branch misses
	CPU1: 18284131 branch misses
	CPU2: 17492009 branch misses
	CPU3: 17986910 branch misses

Cache Read/Write:
	CPU0: 266185207 cache reads
	CPU1: 266573508 cache reads
	CPU2: 275446139 cache reads
	CPU3: 277607575 cache reads

	CPU0: 23655228 cache writes
	CPU1: 18284131 cache writes
	CPU2: 17492009 cache writes
	CPU3: 17986910 cache writes

Level 1 cache & TLB:
	CPU0: 282601792 level 1 data cache
	CPU1: 299286245 level 1 data cache
	CPU2: 238871676 level 1 data cache
	CPU3: 277707164 level 1 data cache

	CPU0: 140727192898928 level 1 instruct cache
	CPU1: 94033770864848 level 1 instruct cache
	CPU2: 140727192898672 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3558700 last level cache
	CPU1: 2844222 last level cache
	CPU2: 3193691 last level cache
	CPU3: 2890091 last level cache

	CPU0: 282619000 data TLB
	CPU1: 299286245 data TLB
	CPU2: 238871634 data TLB
	CPU3: 277699603 data TLB

	CPU0: 898231 instruct TLB
	CPU1: 970319 instruct TLB
	CPU2: 818990 instruct TLB
	CPU3: 902624 instruct TLB
HW Instruction Count:
	CPU0: Used 1073143613 instructions
	CPU1: Used 1240243281 instructions
	CPU2: Used 1395698255 instructions
	CPU3: Used 1395698255 instructions

Hardware misses:
	CPU0: 22514852 cache misses
	CPU1: 13455203 cache misses
	CPU2: 19430864 cache misses
	CPU3: 19430864 cache misses

	CPU0: 22513826 branch misses
	CPU1: 13455204 branch misses
	CPU2: 19431064 branch misses
	CPU3: 19764361 branch misses

Cache Read/Write:
	CPU0: 208067012 cache reads
	CPU1: 348591873 cache reads
	CPU2: 257759563 cache reads
	CPU3: 285398415 cache reads

	CPU0: 22513826 cache writes
	CPU1: 13455204 cache writes
	CPU2: 19431064 cache writes
	CPU3: 19764361 cache writes

Level 1 cache & TLB:
	CPU0: 275618936 level 1 data cache
	CPU1: 201662286 level 1 data cache
	CPU2: 237883742 level 1 data cache
	CPU3: 370435376 level 1 data cache

	CPU0: 140733179103312 level 1 instruct cache
	CPU1: 94689105912016 level 1 instruct cache
	CPU2: 140733179103056 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3342148 last level cache
	CPU1: 2693133 last level cache
	CPU2: 3087234 last level cache
	CPU3: 3135951 last level cache

	CPU0: 275621484 data TLB
	CPU1: 201644777 data TLB
	CPU2: 237883699 data TLB
	CPU3: 370445090 data TLB

	CPU0: 920857 instruct TLB
	CPU1: 674028 instruct TLB
	CPU2: 822643 instruct TLB
	CPU3: 1192470 instruct TLB
HW Instruction Count:
	CPU0: Used 1069268222 instructions
	CPU1: Used 1304100267 instructions
	CPU2: Used 1332073288 instructions
	CPU3: Used 1332073288 instructions

Hardware misses:
	CPU0: 21372203 cache misses
	CPU1: 16870811 cache misses
	CPU2: 18392285 cache misses
	CPU3: 18392285 cache misses

	CPU0: 21372203 branch misses
	CPU1: 16870814 branch misses
	CPU2: 18391875 branch misses
	CPU3: 19036777 branch misses

Cache Read/Write:
	CPU0: 185034814 cache reads
	CPU1: 352096034 cache reads
	CPU2: 227432993 cache reads
	CPU3: 335887307 cache reads

	CPU0: 21372203 cache writes
	CPU1: 16870814 cache writes
	CPU2: 18391875 cache writes
	CPU3: 19036777 cache writes

Level 1 cache & TLB:
	CPU0: 224542379 level 1 data cache
	CPU1: 290039873 level 1 data cache
	CPU2: 306425454 level 1 data cache
	CPU3: 265339151 level 1 data cache

	CPU0: 140731349575104 level 1 instruct cache
	CPU1: 94661593452752 level 1 instruct cache
	CPU2: 140731349574848 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3326836 last level cache
	CPU1: 3151932 last level cache
	CPU2: 3099239 last level cache
	CPU3: 2694322 last level cache

	CPU0: 224543001 data TLB
	CPU1: 290039832 data TLB
	CPU2: 306425454 data TLB
	CPU3: 265339151 data TLB

	CPU0: 755951 instruct TLB
	CPU1: 945528 instruct TLB
	CPU2: 1038921 instruct TLB
	CPU3: 887231 instruct TLB
HW Instruction Count:
	CPU0: Used 1101058276 instructions
	CPU1: Used 1739655811 instructions
	CPU2: Used 1104861309 instructions
	CPU3: Used 1104861309 instructions

Hardware misses:
	CPU0: 20275531 cache misses
	CPU1: 20477336 cache misses
	CPU2: 18514604 cache misses
	CPU3: 18514604 cache misses

	CPU0: 20275531 branch misses
	CPU1: 20477336 branch misses
	CPU2: 18514604 branch misses
	CPU3: 16260436 branch misses

Cache Read/Write:
	CPU0: 271812053 cache reads
	CPU1: 261064770 cache reads
	CPU2: 225014482 cache reads
	CPU3: 341602139 cache reads

	CPU0: 20275531 cache writes
	CPU1: 20477336 cache writes
	CPU2: 18514604 cache writes
	CPU3: 16260436 cache writes

Level 1 cache & TLB:
	CPU0: 251963363 level 1 data cache
	CPU1: 346753523 level 1 data cache
	CPU2: 246201139 level 1 data cache
	CPU3: 242490228 level 1 data cache

	CPU0: 140728297109120 level 1 instruct cache
	CPU1: 94312445264080 level 1 instruct cache
	CPU2: 140728297108864 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3332030 last level cache
	CPU1: 3109504 last level cache
	CPU2: 2790628 last level cache
	CPU3: 3003638 last level cache

	CPU0: 251963363 data TLB
	CPU1: 346753523 data TLB
	CPU2: 246201139 data TLB
	CPU3: 242490189 data TLB

	CPU0: 856052 instruct TLB
	CPU1: 1122147 instruct TLB
	CPU2: 831051 instruct TLB
	CPU3: 793974 instruct TLB
HW Instruction Count:
	CPU0: Used 1343556057 instructions
	CPU1: Used 1464430960 instructions
	CPU2: Used 820554605 instructions
	CPU3: Used 820554605 instructions

Hardware misses:
	CPU0: 20755653 cache misses
	CPU1: 21239574 cache misses
	CPU2: 15901730 cache misses
	CPU3: 15901730 cache misses

	CPU0: 20760490 branch misses
	CPU1: 21239574 branch misses
	CPU2: 15903996 branch misses
	CPU3: 17207487 branch misses

Cache Read/Write:
	CPU0: 276815040 cache reads
	CPU1: 252589643 cache reads
	CPU2: 455764056 cache reads
	CPU3: 268862128 cache reads

	CPU0: 20760490 cache writes
	CPU1: 21239574 cache writes
	CPU2: 15903996 cache writes
	CPU3: 17207487 cache writes

Level 1 cache & TLB:
	CPU0: 203346321 level 1 data cache
	CPU1: 335670869 level 1 data cache
	CPU2: 315360710 level 1 data cache
	CPU3: 374469936 level 1 data cache

	CPU0: 140724424481024 level 1 instruct cache
	CPU1: 93906229854416 level 1 instruct cache
	CPU2: 140724424480768 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4433112 last level cache
	CPU1: 4111277 last level cache
	CPU2: 3955534 last level cache
	CPU3: 4639093 last level cache

	CPU0: 203347031 data TLB
	CPU1: 335671646 data TLB
	CPU2: 315321509 data TLB
	CPU3: 374470009 data TLB

	CPU0: 876861 instruct TLB
	CPU1: 1258442 instruct TLB
	CPU2: 1418006 instruct TLB
	CPU3: 1506080 instruct TLB
HW Instruction Count:
	CPU0: Used 1488259885 instructions
	CPU1: Used 1100777428 instructions
	CPU2: Used 2329333361 instructions
	CPU3: Used 2329333361 instructions

Hardware misses:
	CPU0: 22911103 cache misses
	CPU1: 19723200 cache misses
	CPU2: 27902409 cache misses
	CPU3: 27902409 cache misses

	CPU0: 22911103 branch misses
	CPU1: 19723202 branch misses
	CPU2: 27902409 branch misses
	CPU3: 22107490 branch misses

Cache Read/Write:
	CPU0: 377105449 cache reads
	CPU1: 607158056 cache reads
	CPU2: 320118800 cache reads
	CPU3: 738403848 cache reads

	CPU0: 22911103 cache writes
	CPU1: 19723202 cache writes
	CPU2: 27902409 cache writes
	CPU3: 22107490 cache writes

Level 1 cache & TLB:
	CPU0: 220608622 level 1 data cache
	CPU1: 407831085 level 1 data cache
	CPU2: 244775099 level 1 data cache
	CPU3: 305306258 level 1 data cache

	CPU0: 140726435537648 level 1 instruct cache
	CPU1: 93866336542928 level 1 instruct cache
	CPU2: 140726435537392 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4175402 last level cache
	CPU1: 3580465 last level cache
	CPU2: 3458145 last level cache
	CPU3: 3415456 last level cache

	CPU0: 220607045 data TLB
	CPU1: 407813311 data TLB
	CPU2: 244774623 data TLB
	CPU3: 305306217 data TLB

	CPU0: 762885 instruct TLB
	CPU1: 1397931 instruct TLB
	CPU2: 949137 instruct TLB
	CPU3: 1072934 instruct TLB
HW Instruction Count:
	CPU0: Used 1088177403 instructions
	CPU1: Used 1670594520 instructions
	CPU2: Used 1243249252 instructions
	CPU3: Used 1243249252 instructions

Hardware misses:
	CPU0: 24810412 cache misses
	CPU1: 21819606 cache misses
	CPU2: 21516705 cache misses
	CPU3: 21516705 cache misses

	CPU0: 24810544 branch misses
	CPU1: 21819171 branch misses
	CPU2: 21514887 branch misses
	CPU3: 26819526 branch misses

Cache Read/Write:
	CPU0: 203257101 cache reads
	CPU1: 410326467 cache reads
	CPU2: 248153683 cache reads
	CPU3: 291003082 cache reads

	CPU0: 24810544 cache writes
	CPU1: 21819171 cache writes
	CPU2: 21514887 cache writes
	CPU3: 26819526 cache writes

Level 1 cache & TLB:
	CPU0: 267764799 level 1 data cache
	CPU1: 395372194 level 1 data cache
	CPU2: 317084867 level 1 data cache
	CPU3: 186287653 level 1 data cache

	CPU0: 140721280307376 level 1 instruct cache
	CPU1: 94207920881872 level 1 instruct cache
	CPU2: 140721280307120 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4015495 last level cache
	CPU1: 3742819 last level cache
	CPU2: 3881655 last level cache
	CPU3: 2676274 last level cache

	CPU0: 267766600 data TLB
	CPU1: 395339910 data TLB
	CPU2: 317082846 data TLB
	CPU3: 186287612 data TLB

	CPU0: 934141 instruct TLB
	CPU1: 1337283 instruct TLB
	CPU2: 1146064 instruct TLB
	CPU3: 691152 instruct TLB
HW Instruction Count:
	CPU0: Used 694559294 instructions
	CPU1: Used 2140204059 instructions
	CPU2: Used 1481558550 instructions
	CPU3: Used 1481558550 instructions

Hardware misses:
	CPU0: 26486638 cache misses
	CPU1: 22886644 cache misses
	CPU2: 20089520 cache misses
	CPU3: 20089520 cache misses

	CPU0: 26486638 branch misses
	CPU1: 22886644 branch misses
	CPU2: 20089442 branch misses
	CPU3: 23685272 branch misses

Cache Read/Write:
	CPU0: 249463753 cache reads
	CPU1: 291645218 cache reads
	CPU2: 355456955 cache reads
	CPU3: 255255916 cache reads

	CPU0: 26486638 cache writes
	CPU1: 22886644 cache writes
	CPU2: 20089442 cache writes
	CPU3: 23685272 cache writes

Level 1 cache & TLB:
	CPU0: 270263685 level 1 data cache
	CPU1: 212550589 level 1 data cache
	CPU2: 310945502 level 1 data cache
	CPU3: 374114888 level 1 data cache

	CPU0: 140734907868784 level 1 instruct cache
	CPU1: 94918067892432 level 1 instruct cache
	CPU2: 140734907868528 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3968568 last level cache
	CPU1: 3185180 last level cache
	CPU2: 3788983 last level cache
	CPU3: 3613138 last level cache

	CPU0: 270232305 data TLB
	CPU1: 212550665 data TLB
	CPU2: 310945502 data TLB
	CPU3: 374132984 data TLB

	CPU0: 970522 instruct TLB
	CPU1: 817979 instruct TLB
	CPU2: 1115196 instruct TLB
	CPU3: 1321781 instruct TLB
HW Instruction Count:
	CPU0: Used 946061996 instructions
	CPU1: Used 1549438827 instructions
	CPU2: Used 1190291055 instructions
	CPU3: Used 1190291055 instructions

Hardware misses:
	CPU0: 25021537 cache misses
	CPU1: 21695260 cache misses
	CPU2: 19367333 cache misses
	CPU3: 19367333 cache misses

	CPU0: 25021537 branch misses
	CPU1: 21695261 branch misses
	CPU2: 19365823 branch misses
	CPU3: 24502413 branch misses

Cache Read/Write:
	CPU0: 295634593 cache reads
	CPU1: 288575545 cache reads
	CPU2: 187968523 cache reads
	CPU3: 392777766 cache reads

	CPU0: 25021537 cache writes
	CPU1: 21695261 cache writes
	CPU2: 19365823 cache writes
	CPU3: 24502413 cache writes

Level 1 cache & TLB:
	CPU0: 126286248 level 1 data cache
	CPU1: 441529014 level 1 data cache
	CPU2: 300579912 level 1 data cache
	CPU3: 287079589 level 1 data cache

	CPU0: 140734743279424 level 1 instruct cache
	CPU1: 94898007511248 level 1 instruct cache
	CPU2: 140734743279168 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3545485 last level cache
	CPU1: 3606218 last level cache
	CPU2: 3511645 last level cache
	CPU3: 3369497 last level cache

	CPU0: 126286248 data TLB
	CPU1: 441505647 data TLB
	CPU2: 300579872 data TLB
	CPU3: 287079589 data TLB

	CPU0: 500083 instruct TLB
	CPU1: 1492527 instruct TLB
	CPU2: 1118990 instruct TLB
	CPU3: 1013606 instruct TLB
HW Instruction Count:
	CPU0: Used 944743940 instructions
	CPU1: Used 1333034215 instructions
	CPU2: Used 1448465265 instructions
	CPU3: Used 1448465265 instructions

Hardware misses:
	CPU0: 21835868 cache misses
	CPU1: 24263825 cache misses
	CPU2: 22874742 cache misses
	CPU3: 22874742 cache misses

	CPU0: 21835868 branch misses
	CPU1: 24263839 branch misses
	CPU2: 22874742 branch misses
	CPU3: 21211068 branch misses

Cache Read/Write:
	CPU0: 232892873 cache reads
	CPU1: 267126464 cache reads
	CPU2: 367041735 cache reads
	CPU3: 300684104 cache reads

	CPU0: 21835868 cache writes
	CPU1: 24263839 cache writes
	CPU2: 22874742 cache writes
	CPU3: 21211068 cache writes

Level 1 cache & TLB:
	CPU0: 235676373 level 1 data cache
	CPU1: 238210011 level 1 data cache
	CPU2: 307984121 level 1 data cache
	CPU3: 368791698 level 1 data cache

	CPU0: 140725409055520 level 1 instruct cache
	CPU1: 94143093080272 level 1 instruct cache
	CPU2: 140725409055264 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3442471 last level cache
	CPU1: 3246744 last level cache
	CPU2: 3708682 last level cache
	CPU3: 3613374 last level cache

	CPU0: 235676334 data TLB
	CPU1: 238210011 data TLB
	CPU2: 308004156 data TLB
	CPU3: 368791698 data TLB

	CPU0: 877754 instruct TLB
	CPU1: 870805 instruct TLB
	CPU2: 1116422 instruct TLB
	CPU3: 1254673 instruct TLB
HW Instruction Count:
	CPU0: Used 1146417815 instructions
	CPU1: Used 1548120379 instructions
	CPU2: Used 1458505863 instructions
	CPU3: Used 1458505863 instructions

Hardware misses:
	CPU0: 25567615 cache misses
	CPU1: 22753641 cache misses
	CPU2: 17203613 cache misses
	CPU3: 17203613 cache misses

	CPU0: 25566481 branch misses
	CPU1: 22754161 branch misses
	CPU2: 17203613 branch misses
	CPU3: 25051569 branch misses

Cache Read/Write:
	CPU0: 204062201 cache reads
	CPU1: 324279557 cache reads
	CPU2: 299698518 cache reads
	CPU3: 339537675 cache reads

	CPU0: 25566481 cache writes
	CPU1: 22754161 cache writes
	CPU2: 17203613 cache writes
	CPU3: 25051569 cache writes

Level 1 cache & TLB:
	CPU0: 353144779 level 1 data cache
	CPU1: 224825457 level 1 data cache
	CPU2: 293522145 level 1 data cache
	CPU3: 282145491 level 1 data cache

	CPU0: 140731600234336 level 1 instruct cache
	CPU1: 94292512026832 level 1 instruct cache
	CPU2: 140731600234080 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4014169 last level cache
	CPU1: 3107387 last level cache
	CPU2: 3393043 last level cache
	CPU3: 3572483 last level cache

	CPU0: 353154277 data TLB
	CPU1: 224825457 data TLB
	CPU2: 293514639 data TLB
	CPU3: 282145451 data TLB

	CPU0: 1245989 instruct TLB
	CPU1: 822289 instruct TLB
	CPU2: 1046994 instruct TLB
	CPU3: 997034 instruct TLB
HW Instruction Count:
	CPU0: Used 1263894942 instructions
	CPU1: Used 1439765881 instructions
	CPU2: Used 947186583 instructions
	CPU3: Used 947186583 instructions

Hardware misses:
	CPU0: 22631569 cache misses
	CPU1: 21350353 cache misses
	CPU2: 28459499 cache misses
	CPU3: 28459499 cache misses

	CPU0: 22631569 branch misses
	CPU1: 21350353 branch misses
	CPU2: 28459499 branch misses
	CPU3: 20985602 branch misses

Cache Read/Write:
	CPU0: 186166675 cache reads
	CPU1: 466708647 cache reads
	CPU2: 305497818 cache reads
	CPU3: 261162490 cache reads

	CPU0: 22631569 cache writes
	CPU1: 21350353 cache writes
	CPU2: 28459499 cache writes
	CPU3: 20985602 cache writes

Level 1 cache & TLB:
	CPU0: 208961029 level 1 data cache
	CPU1: 308315916 level 1 data cache
	CPU2: 309899793 level 1 data cache
	CPU3: 342483529 level 1 data cache

	CPU0: 140728673635968 level 1 instruct cache
	CPU1: 94272305508560 level 1 instruct cache
	CPU2: 140728673635712 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3712489 last level cache
	CPU1: 3289573 last level cache
	CPU2: 3576806 last level cache
	CPU3: 3787213 last level cache

	CPU0: 208961029 data TLB
	CPU1: 308315916 data TLB
	CPU2: 309899793 data TLB
	CPU3: 342483489 data TLB

	CPU0: 738449 instruct TLB
	CPU1: 1071678 instruct TLB
	CPU2: 1099479 instruct TLB
	CPU3: 1184393 instruct TLB
HW Instruction Count:
	CPU0: Used 1186538574 instructions
	CPU1: Used 1863311676 instructions
	CPU2: Used 1042987821 instructions
	CPU3: Used 1042987821 instructions

Hardware misses:
	CPU0: 25053274 cache misses
	CPU1: 26106749 cache misses
	CPU2: 21406499 cache misses
	CPU3: 21406499 cache misses

	CPU0: 25053229 branch misses
	CPU1: 26106749 branch misses
	CPU2: 21406636 branch misses
	CPU3: 22109510 branch misses

Cache Read/Write:
	CPU0: 138166833 cache reads
	CPU1: 339823707 cache reads
	CPU2: 215553848 cache reads
	CPU3: 458613647 cache reads

	CPU0: 25053229 cache writes
	CPU1: 26106749 cache writes
	CPU2: 21406636 cache writes
	CPU3: 22109510 cache writes

Level 1 cache & TLB:
	CPU0: 234814913 level 1 data cache
	CPU1: 281476203 level 1 data cache
	CPU2: 379029068 level 1 data cache
	CPU3: 272213787 level 1 data cache

	CPU0: 140725660514944 level 1 instruct cache
	CPU1: 94354176561360 level 1 instruct cache
	CPU2: 140725660514688 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3459452 last level cache
	CPU1: 3641771 last level cache
	CPU2: 3562554 last level cache
	CPU3: 3756137 last level cache

	CPU0: 234814913 data TLB
	CPU1: 281442459 data TLB
	CPU2: 379050038 data TLB
	CPU3: 272213787 data TLB

	CPU0: 858567 instruct TLB
	CPU1: 1019481 instruct TLB
	CPU2: 1348446 instruct TLB
	CPU3: 916611 instruct TLB
HW Instruction Count:
	CPU0: Used 1210016308 instructions
	CPU1: Used 1097685699 instructions
	CPU2: Used 1677193693 instructions
	CPU3: Used 1677193693 instructions

Hardware misses:
	CPU0: 25092888 cache misses
	CPU1: 24775734 cache misses
	CPU2: 19325736 cache misses
	CPU3: 19325736 cache misses

	CPU0: 25092597 branch misses
	CPU1: 24775734 branch misses
	CPU2: 19325736 branch misses
	CPU3: 23928152 branch misses

Cache Read/Write:
	CPU0: 282436873 cache reads
	CPU1: 268090333 cache reads
	CPU2: 301812655 cache reads
	CPU3: 298406250 cache reads

	CPU0: 25092597 cache writes
	CPU1: 24775734 cache writes
	CPU2: 19325736 cache writes
	CPU3: 23928152 cache writes

Level 1 cache & TLB:
	CPU0: 218824766 level 1 data cache
	CPU1: 341642011 level 1 data cache
	CPU2: 331339986 level 1 data cache
	CPU3: 265123935 level 1 data cache

	CPU0: 140733170644016 level 1 instruct cache
	CPU1: 94855447425232 level 1 instruct cache
	CPU2: 140733170643760 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3433198 last level cache
	CPU1: 3556315 last level cache
	CPU2: 4123043 last level cache
	CPU3: 3157808 last level cache

	CPU0: 218827362 data TLB
	CPU1: 341619574 data TLB
	CPU2: 331339986 data TLB
	CPU3: 265123895 data TLB

	CPU0: 822792 instruct TLB
	CPU1: 1179211 instruct TLB
	CPU2: 1247448 instruct TLB
	CPU3: 956064 instruct TLB
HW Instruction Count:
	CPU0: Used 1352495271 instructions
	CPU1: Used 1277784034 instructions
	CPU2: Used 1164891354 instructions
	CPU3: Used 1164891354 instructions

Hardware misses:
	CPU0: 25643577 cache misses
	CPU1: 23098513 cache misses
	CPU2: 20210733 cache misses
	CPU3: 20210733 cache misses

	CPU0: 25643424 branch misses
	CPU1: 23098861 branch misses
	CPU2: 20210733 branch misses
	CPU3: 22503702 branch misses

Cache Read/Write:
	CPU0: 220154450 cache reads
	CPU1: 359376028 cache reads
	CPU2: 288339668 cache reads
	CPU3: 299200377 cache reads

	CPU0: 25643424 cache writes
	CPU1: 23098861 cache writes
	CPU2: 20210733 cache writes
	CPU3: 22503702 cache writes

Level 1 cache & TLB:
	CPU0: 282210802 level 1 data cache
	CPU1: 293226869 level 1 data cache
	CPU2: 330409380 level 1 data cache
	CPU3: 245259044 level 1 data cache

	CPU0: 140734769750816 level 1 instruct cache
	CPU1: 94731085426896 level 1 instruct cache
	CPU2: 140734769750560 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3725139 last level cache
	CPU1: 3420878 last level cache
	CPU2: 3486083 last level cache
	CPU3: 3447516 last level cache

	CPU0: 282210802 data TLB
	CPU1: 293226869 data TLB
	CPU2: 330409340 data TLB
	CPU3: 245270971 data TLB

	CPU0: 1024685 instruct TLB
	CPU1: 1023746 instruct TLB
	CPU2: 1194438 instruct TLB
	CPU3: 893600 instruct TLB
HW Instruction Count:
	CPU0: Used 1213662684 instructions
	CPU1: Used 1152288651 instructions
	CPU2: Used 1302107580 instructions
	CPU3: Used 1302107580 instructions

Hardware misses:
	CPU0: 26248671 cache misses
	CPU1: 20027425 cache misses
	CPU2: 23262419 cache misses
	CPU3: 23262419 cache misses

	CPU0: 26248671 branch misses
	CPU1: 20027425 branch misses
	CPU2: 23262419 branch misses
	CPU3: 21983377 branch misses

Cache Read/Write:
	CPU0: 314132557 cache reads
	CPU1: 256846195 cache reads
	CPU2: 242967527 cache reads
	CPU3: 353920158 cache reads

	CPU0: 26248671 cache writes
	CPU1: 20027425 cache writes
	CPU2: 23262419 cache writes
	CPU3: 21983377 cache writes

Level 1 cache & TLB:
	CPU0: 218894534 level 1 data cache
	CPU1: 322664706 level 1 data cache
	CPU2: 342871424 level 1 data cache
	CPU3: 267772233 level 1 data cache

	CPU0: 140720844134528 level 1 instruct cache
	CPU1: 94689913413840 level 1 instruct cache
	CPU2: 140720844134272 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3357511 last level cache
	CPU1: 3512947 last level cache
	CPU2: 3388532 last level cache
	CPU3: 3673352 last level cache

	CPU0: 218894146 data TLB
	CPU1: 322657019 data TLB
	CPU2: 342871385 data TLB
	CPU3: 267775621 data TLB

	CPU0: 795427 instruct TLB
	CPU1: 1145621 instruct TLB
	CPU2: 1189071 instruct TLB
	CPU3: 990542 instruct TLB
HW Instruction Count:
	CPU0: Used 1665205845 instructions
	CPU1: Used 1260525336 instructions
	CPU2: Used 1134136334 instructions
	CPU3: Used 1134136334 instructions

Hardware misses:
	CPU0: 26289964 cache misses
	CPU1: 23147076 cache misses
	CPU2: 21659896 cache misses
	CPU3: 21659896 cache misses

	CPU0: 26290381 branch misses
	CPU1: 23147076 branch misses
	CPU2: 21659897 branch misses
	CPU3: 20591086 branch misses

Cache Read/Write:
	CPU0: 285256513 cache reads
	CPU1: 209804716 cache reads
	CPU2: 328536906 cache reads
	CPU3: 327500754 cache reads

	CPU0: 26290381 cache writes
	CPU1: 23147076 cache writes
	CPU2: 21659897 cache writes
	CPU3: 20591086 cache writes

Level 1 cache & TLB:
	CPU0: 160852392 level 1 data cache
	CPU1: 379755631 level 1 data cache
	CPU2: 305978713 level 1 data cache
	CPU3: 318222949 level 1 data cache

	CPU0: 140725416964480 level 1 instruct cache
	CPU1: 94044066795728 level 1 instruct cache
	CPU2: 140725416964224 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3233665 last level cache
	CPU1: 3832554 last level cache
	CPU2: 3888872 last level cache
	CPU3: 3221099 last level cache

	CPU0: 160867188 data TLB
	CPU1: 379755590 data TLB
	CPU2: 305978713 data TLB
	CPU3: 318222949 data TLB

	CPU0: 627574 instruct TLB
	CPU1: 1260787 instruct TLB
	CPU2: 1126283 instruct TLB
	CPU3: 1073730 instruct TLB
HW Instruction Count:
	CPU0: Used 1296246952 instructions
	CPU1: Used 938701193 instructions
	CPU2: Used 1433134845 instructions
	CPU3: Used 1433134845 instructions

Hardware misses:
	CPU0: 23745822 cache misses
	CPU1: 22604985 cache misses
	CPU2: 27555993 cache misses
	CPU3: 27555993 cache misses

	CPU0: 23745822 branch misses
	CPU1: 22604985 branch misses
	CPU2: 27555993 branch misses
	CPU3: 19014550 branch misses

Cache Read/Write:
	CPU0: 329545386 cache reads
	CPU1: 302918411 cache reads
	CPU2: 247245135 cache reads
	CPU3: 271963655 cache reads

	CPU0: 23745822 cache writes
	CPU1: 22604985 cache writes
	CPU2: 27555993 cache writes
	CPU3: 19014550 cache writes

Level 1 cache & TLB:
	CPU0: 176873045 level 1 data cache
	CPU1: 370423248 level 1 data cache
	CPU2: 296075821 level 1 data cache
	CPU3: 323964603 level 1 data cache

	CPU0: 140720535902048 level 1 instruct cache
	CPU1: 94593769177296 level 1 instruct cache
	CPU2: 140720535901792 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3750596 last level cache
	CPU1: 3642039 last level cache
	CPU2: 3691911 last level cache
	CPU3: 3274184 last level cache

	CPU0: 176873045 data TLB
	CPU1: 370423248 data TLB
	CPU2: 296075821 data TLB
	CPU3: 323964563 data TLB

	CPU0: 686223 instruct TLB
	CPU1: 1220906 instruct TLB
	CPU2: 1087143 instruct TLB
	CPU3: 1156327 instruct TLB
HW Instruction Count:
	CPU0: Used 1412912279 instructions
	CPU1: Used 1178793178 instructions
	CPU2: Used 1489802159 instructions
	CPU3: Used 1489802159 instructions

Hardware misses:
	CPU0: 24655441 cache misses
	CPU1: 20457120 cache misses
	CPU2: 24754060 cache misses
	CPU3: 24754060 cache misses

	CPU0: 24655441 branch misses
	CPU1: 20457135 branch misses
	CPU2: 24753633 branch misses
	CPU3: 23103679 branch misses

Cache Read/Write:
	CPU0: 265178165 cache reads
	CPU1: 272050462 cache reads
	CPU2: 329882242 cache reads
	CPU3: 285718763 cache reads

	CPU0: 24655441 cache writes
	CPU1: 20457135 cache writes
	CPU2: 24753633 cache writes
	CPU3: 23103679 cache writes

Level 1 cache & TLB:
	CPU0: 254192214 level 1 data cache
	CPU1: 173563552 level 1 data cache
	CPU2: 315753171 level 1 data cache
	CPU3: 424306856 level 1 data cache

	CPU0: 140736077178000 level 1 instruct cache
	CPU1: 94645840138448 level 1 instruct cache
	CPU2: 140736077177744 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3783705 last level cache
	CPU1: 3064288 last level cache
	CPU2: 3495998 last level cache
	CPU3: 4141595 last level cache

	CPU0: 254191212 data TLB
	CPU1: 173563510 data TLB
	CPU2: 315753171 data TLB
	CPU3: 424306856 data TLB

	CPU0: 938607 instruct TLB
	CPU1: 674962 instruct TLB
	CPU2: 1136521 instruct TLB
	CPU3: 1420345 instruct TLB
HW Instruction Count:
	CPU0: Used 1249695095 instructions
	CPU1: Used 1479987744 instructions
	CPU2: Used 1380889964 instructions
	CPU3: Used 1380889964 instructions

Hardware misses:
	CPU0: 25264923 cache misses
	CPU1: 22460678 cache misses
	CPU2: 23392184 cache misses
	CPU3: 23392184 cache misses

	CPU0: 25263808 branch misses
	CPU1: 22460678 branch misses
	CPU2: 23392184 branch misses
	CPU3: 20250174 branch misses

Cache Read/Write:
	CPU0: 238327477 cache reads
	CPU1: 439058518 cache reads
	CPU2: 254061727 cache reads
	CPU3: 235990572 cache reads

	CPU0: 25263808 cache writes
	CPU1: 22460678 cache writes
	CPU2: 23392184 cache writes
	CPU3: 20250174 cache writes

Level 1 cache & TLB:
	CPU0: 301049178 level 1 data cache
	CPU1: 294295173 level 1 data cache
	CPU2: 207562808 level 1 data cache
	CPU3: 349206675 level 1 data cache

	CPU0: 140736080112880 level 1 instruct cache
	CPU1: 94430392172752 level 1 instruct cache
	CPU2: 140736080112624 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3782257 last level cache
	CPU1: 3647089 last level cache
	CPU2: 2896548 last level cache
	CPU3: 3893244 last level cache

	CPU0: 301050177 data TLB
	CPU1: 294295531 data TLB
	CPU2: 207563113 data TLB
	CPU3: 349206630 data TLB

	CPU0: 1069359 instruct TLB
	CPU1: 1083619 instruct TLB
	CPU2: 807143 instruct TLB
	CPU3: 1241575 instruct TLB
HW Instruction Count:
	CPU0: Used 1164598675 instructions
	CPU1: Used 1231564773 instructions
	CPU2: Used 1195443199 instructions
	CPU3: Used 1195443199 instructions

Hardware misses:
	CPU0: 24194590 cache misses
	CPU1: 20254606 cache misses
	CPU2: 22685219 cache misses
	CPU3: 22685219 cache misses

	CPU0: 24195854 branch misses
	CPU1: 20254606 branch misses
	CPU2: 22683730 branch misses
	CPU3: 23933397 branch misses

Cache Read/Write:
	CPU0: 277624112 cache reads
	CPU1: 231303745 cache reads
	CPU2: 304171297 cache reads
	CPU3: 408624525 cache reads

	CPU0: 24195854 cache writes
	CPU1: 20254606 cache writes
	CPU2: 22683730 cache writes
	CPU3: 23933397 cache writes

Level 1 cache & TLB:
	CPU0: 156955363 level 1 data cache
	CPU1: 309248833 level 1 data cache
	CPU2: 388007253 level 1 data cache
	CPU3: 356607223 level 1 data cache

	CPU0: 140735467768688 level 1 instruct cache
	CPU1: 94306488783056 level 1 instruct cache
	CPU2: 140735467768432 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3184715 last level cache
	CPU1: 3813525 last level cache
	CPU2: 3824645 last level cache
	CPU3: 4444315 last level cache

	CPU0: 156827797 data TLB
	CPU1: 309248833 data TLB
	CPU2: 388007213 data TLB
	CPU3: 356607223 data TLB

	CPU0: 653110 instruct TLB
	CPU1: 1178930 instruct TLB
	CPU2: 1429088 instruct TLB
	CPU3: 1349148 instruct TLB
HW Instruction Count:
	CPU0: Used 1656467843 instructions
	CPU1: Used 1081453517 instructions
	CPU2: Used 1503267356 instructions
	CPU3: Used 1503267356 instructions

Hardware misses:
	CPU0: 15290911 cache misses
	CPU1: 17176636 cache misses
	CPU2: 16874590 cache misses
	CPU3: 16874590 cache misses

	CPU0: 15290911 branch misses
	CPU1: 17176636 branch misses
	CPU2: 16874589 branch misses
	CPU3: 11512436 branch misses

Cache Read/Write:
	CPU0: 326058411 cache reads
	CPU1: 140500257 cache reads
	CPU2: 469274829 cache reads
	CPU3: 167587894 cache reads

	CPU0: 15290911 cache writes
	CPU1: 17176636 cache writes
	CPU2: 16874589 cache writes
	CPU3: 11512436 cache writes

Level 1 cache & TLB:
	CPU0: 207652192 level 1 data cache
	CPU1: 200824358 level 1 data cache
	CPU2: 333751286 level 1 data cache
	CPU3: 346721792 level 1 data cache

	CPU0: 140733108407648 level 1 instruct cache
	CPU1: 94531174854864 level 1 instruct cache
	CPU2: 140733108407392 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3229452 last level cache
	CPU1: 2794245 last level cache
	CPU2: 3125069 last level cache
	CPU3: 3089299 last level cache

	CPU0: 207652192 data TLB
	CPU1: 200824358 data TLB
	CPU2: 333751247 data TLB
	CPU3: 346721792 data TLB

	CPU0: 735848 instruct TLB
	CPU1: 657016 instruct TLB
	CPU2: 1120858 instruct TLB
	CPU3: 1120092 instruct TLB
HW Instruction Count:
	CPU0: Used 964343780 instructions
	CPU1: Used 1465438823 instructions
	CPU2: Used 1306702433 instructions
	CPU3: Used 1306702433 instructions

Hardware misses:
	CPU0: 19083598 cache misses
	CPU1: 21837497 cache misses
	CPU2: 18532069 cache misses
	CPU3: 18532069 cache misses

	CPU0: 19083600 branch misses
	CPU1: 21837497 branch misses
	CPU2: 18532069 branch misses
	CPU3: 15878639 branch misses

Cache Read/Write:
	CPU0: 220591409 cache reads
	CPU1: 260861058 cache reads
	CPU2: 286763417 cache reads
	CPU3: 332139121 cache reads

	CPU0: 19083600 cache writes
	CPU1: 21837497 cache writes
	CPU2: 18532069 cache writes
	CPU3: 15878639 cache writes

Level 1 cache & TLB:
	CPU0: 218788820 level 1 data cache
	CPU1: 437381560 level 1 data cache
	CPU2: 307457169 level 1 data cache
	CPU3: 209517410 level 1 data cache

	CPU0: 140722699827040 level 1 instruct cache
	CPU1: 94818169151696 level 1 instruct cache
	CPU2: 140722699826784 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3589592 last level cache
	CPU1: 3904647 last level cache
	CPU2: 3507141 last level cache
	CPU3: 3057856 last level cache

	CPU0: 218788780 data TLB
	CPU1: 437381560 data TLB
	CPU2: 307457169 data TLB
	CPU3: 209517410 data TLB

	CPU0: 876604 instruct TLB
	CPU1: 1547491 instruct TLB
	CPU2: 1106922 instruct TLB
	CPU3: 781252 instruct TLB
HW Instruction Count:
	CPU0: Used 1328951334 instructions
	CPU1: Used 1100350809 instructions
	CPU2: Used 1301130236 instructions
	CPU3: Used 1301130236 instructions

Hardware misses:
	CPU0: 26335680 cache misses
	CPU1: 33614204 cache misses
	CPU2: 22008191 cache misses
	CPU3: 22008191 cache misses

	CPU0: 26335681 branch misses
	CPU1: 33621311 branch misses
	CPU2: 22008052 branch misses
	CPU3: 26032084 branch misses

Cache Read/Write:
	CPU0: 286668364 cache reads
	CPU1: 274431123 cache reads
	CPU2: 276686638 cache reads
	CPU3: 326868622 cache reads

	CPU0: 26335681 cache writes
	CPU1: 33621311 cache writes
	CPU2: 22008052 cache writes
	CPU3: 26032084 cache writes

Level 1 cache & TLB:
	CPU0: 349873815 level 1 data cache
	CPU1: 239534967 level 1 data cache
	CPU2: 409505957 level 1 data cache
	CPU3: 244975025 level 1 data cache

	CPU0: 140723437480608 level 1 instruct cache
	CPU1: 93914031243472 level 1 instruct cache
	CPU2: 140723437480352 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4094393 last level cache
	CPU1: 3269894 last level cache
	CPU2: 4185144 last level cache
	CPU3: 3162623 last level cache

	CPU0: 349850695 data TLB
	CPU1: 239534967 data TLB
	CPU2: 409505917 data TLB
	CPU3: 244967852 data TLB

	CPU0: 1021268 instruct TLB
	CPU1: 852674 instruct TLB
	CPU2: 1416306 instruct TLB
	CPU3: 871716 instruct TLB
HW Instruction Count:
	CPU0: Used 952785189 instructions
	CPU1: Used 1130778370 instructions
	CPU2: Used 1438542065 instructions
	CPU3: Used 1438542065 instructions

Hardware misses:
	CPU0: 30671861 cache misses
	CPU1: 24752907 cache misses
	CPU2: 21440696 cache misses
	CPU3: 21440696 cache misses

	CPU0: 30671866 branch misses
	CPU1: 24752907 branch misses
	CPU2: 21440696 branch misses
	CPU3: 20602953 branch misses

Cache Read/Write:
	CPU0: 294560917 cache reads
	CPU1: 263676434 cache reads
	CPU2: 361148325 cache reads
	CPU3: 236424615 cache reads

	CPU0: 30671866 cache writes
	CPU1: 24752907 cache writes
	CPU2: 21440696 cache writes
	CPU3: 20602953 cache writes

Level 1 cache & TLB:
	CPU0: 224044647 level 1 data cache
	CPU1: 372929851 level 1 data cache
	CPU2: 217796224 level 1 data cache
	CPU3: 352979074 level 1 data cache

	CPU0: 140730242111472 level 1 instruct cache
	CPU1: 94294106448080 level 1 instruct cache
	CPU2: 140730242111216 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3666399 last level cache
	CPU1: 3747460 last level cache
	CPU2: 3570805 last level cache
	CPU3: 3271673 last level cache

	CPU0: 224044861 data TLB
	CPU1: 372929036 data TLB
	CPU2: 217782239 data TLB
	CPU3: 352978208 data TLB

	CPU0: 801629 instruct TLB
	CPU1: 1258121 instruct TLB
	CPU2: 815747 instruct TLB
	CPU3: 1226437 instruct TLB
HW Instruction Count:
	CPU0: Used 1083285367 instructions
	CPU1: Used 1547280250 instructions
	CPU2: Used 1683285521 instructions
	CPU3: Used 1683285521 instructions

Hardware misses:
	CPU0: 21874625 cache misses
	CPU1: 23023739 cache misses
	CPU2: 24468158 cache misses
	CPU3: 24468158 cache misses

	CPU0: 21874626 branch misses
	CPU1: 23023618 branch misses
	CPU2: 24468158 branch misses
	CPU3: 24245522 branch misses

Cache Read/Write:
	CPU0: 190845327 cache reads
	CPU1: 347380083 cache reads
	CPU2: 309167929 cache reads
	CPU3: 303881532 cache reads

	CPU0: 21874626 cache writes
	CPU1: 23023618 cache writes
	CPU2: 24468158 cache writes
	CPU3: 24245522 cache writes

Level 1 cache & TLB:
	CPU0: 231986203 level 1 data cache
	CPU1: 347228799 level 1 data cache
	CPU2: 297370822 level 1 data cache
	CPU3: 291369554 level 1 data cache

	CPU0: 140722076612832 level 1 instruct cache
	CPU1: 94180482777296 level 1 instruct cache
	CPU2: 140722076612576 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3272901 last level cache
	CPU1: 3536646 last level cache
	CPU2: 3491600 last level cache
	CPU3: 4064890 last level cache

	CPU0: 231995566 data TLB
	CPU1: 347228799 data TLB
	CPU2: 297338073 data TLB
	CPU3: 291363153 data TLB

	CPU0: 819945 instruct TLB
	CPU1: 1223259 instruct TLB
	CPU2: 1069001 instruct TLB
	CPU3: 1030825 instruct TLB
HW Instruction Count:
	CPU0: Used 927748682 instructions
	CPU1: Used 1764343756 instructions
	CPU2: Used 1486339701 instructions
	CPU3: Used 1486339701 instructions

Hardware misses:
	CPU0: 24420586 cache misses
	CPU1: 21597793 cache misses
	CPU2: 22703462 cache misses
	CPU3: 22703462 cache misses

	CPU0: 24420586 branch misses
	CPU1: 21597766 branch misses
	CPU2: 22703484 branch misses
	CPU3: 23933549 branch misses

Cache Read/Write:
	CPU0: 176871836 cache reads
	CPU1: 224038238 cache reads
	CPU2: 370594263 cache reads
	CPU3: 450731605 cache reads

	CPU0: 24420586 cache writes
	CPU1: 21597766 cache writes
	CPU2: 22703484 cache writes
	CPU3: 23933549 cache writes

Level 1 cache & TLB:
	CPU0: 195122955 level 1 data cache
	CPU1: 366988161 level 1 data cache
	CPU2: 265932842 level 1 data cache
	CPU3: 322397151 level 1 data cache

	CPU0: 140721474214208 level 1 instruct cache
	CPU1: 94771234509008 level 1 instruct cache
	CPU2: 140721474213952 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3756317 last level cache
	CPU1: 3652185 last level cache
	CPU2: 3422007 last level cache
	CPU3: 3247131 last level cache

	CPU0: 195122955 data TLB
	CPU1: 366988237 data TLB
	CPU2: 265909744 data TLB
	CPU3: 322425807 data TLB

	CPU0: 757573 instruct TLB
	CPU1: 1244937 instruct TLB
	CPU2: 1018377 instruct TLB
	CPU3: 1100299 instruct TLB
HW Instruction Count:
	CPU0: Used 755968796 instructions
	CPU1: Used 1672381828 instructions
	CPU2: Used 1098284787 instructions
	CPU3: Used 1098284787 instructions

Hardware misses:
	CPU0: 23218634 cache misses
	CPU1: 21964343 cache misses
	CPU2: 24831587 cache misses
	CPU3: 24831587 cache misses

	CPU0: 23218673 branch misses
	CPU1: 21964343 branch misses
	CPU2: 24831522 branch misses
	CPU3: 20580547 branch misses

Cache Read/Write:
	CPU0: 229432747 cache reads
	CPU1: 221426323 cache reads
	CPU2: 353265802 cache reads
	CPU3: 361639622 cache reads

	CPU0: 23218673 cache writes
	CPU1: 21964343 cache writes
	CPU2: 24831522 cache writes
	CPU3: 20580547 cache writes

Level 1 cache & TLB:
	CPU0: 237962013 level 1 data cache
	CPU1: 237830171 level 1 data cache
	CPU2: 305893269 level 1 data cache
	CPU3: 371282916 level 1 data cache

	CPU0: 140736271475328 level 1 instruct cache
	CPU1: 94228072042704 level 1 instruct cache
	CPU2: 140736271475072 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3583963 last level cache
	CPU1: 3311568 last level cache
	CPU2: 3465757 last level cache
	CPU3: 3733171 last level cache

	CPU0: 237962088 data TLB
	CPU1: 237813952 data TLB
	CPU2: 305893269 data TLB
	CPU3: 371305120 data TLB

	CPU0: 847255 instruct TLB
	CPU1: 885514 instruct TLB
	CPU2: 1128181 instruct TLB
	CPU3: 1281438 instruct TLB
HW Instruction Count:
	CPU0: Used 1123571719 instructions
	CPU1: Used 1140412226 instructions
	CPU2: Used 1606749940 instructions
	CPU3: Used 1606749940 instructions

Hardware misses:
	CPU0: 27498160 cache misses
	CPU1: 22557473 cache misses
	CPU2: 18685378 cache misses
	CPU3: 18685378 cache misses

	CPU0: 27497803 branch misses
	CPU1: 22557473 branch misses
	CPU2: 18685554 branch misses
	CPU3: 22540969 branch misses

Cache Read/Write:
	CPU0: 342298802 cache reads
	CPU1: 325390708 cache reads
	CPU2: 197445951 cache reads
	CPU3: 301664048 cache reads

	CPU0: 27497803 cache writes
	CPU1: 22557473 cache writes
	CPU2: 18685554 cache writes
	CPU3: 22540969 cache writes

Level 1 cache & TLB:
	CPU0: 306813667 level 1 data cache
	CPU1: 317860004 level 1 data cache
	CPU2: 181927122 level 1 data cache
	CPU3: 346968257 level 1 data cache

	CPU0: 140725254755168 level 1 instruct cache
	CPU1: 94391082614992 level 1 instruct cache
	CPU2: 140725254754912 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3832021 last level cache
	CPU1: 3733764 last level cache
	CPU2: 3050596 last level cache
	CPU3: 3479819 last level cache

	CPU0: 306813667 data TLB
	CPU1: 317859962 data TLB
	CPU2: 181927122 data TLB
	CPU3: 346912472 data TLB

	CPU0: 1064436 instruct TLB
	CPU1: 1113533 instruct TLB
	CPU2: 724189 instruct TLB
	CPU3: 1197367 instruct TLB
HW Instruction Count:
	CPU0: Used 991853527 instructions
	CPU1: Used 691391330 instructions
	CPU2: Used 1774539236 instructions
	CPU3: Used 1774539236 instructions

Hardware misses:
	CPU0: 22961980 cache misses
	CPU1: 20961319 cache misses
	CPU2: 24555754 cache misses
	CPU3: 24555754 cache misses

	CPU0: 22961980 branch misses
	CPU1: 20961331 branch misses
	CPU2: 24549584 branch misses
	CPU3: 22646333 branch misses

Cache Read/Write:
	CPU0: 286834806 cache reads
	CPU1: 297551234 cache reads
	CPU2: 274414692 cache reads
	CPU3: 292576641 cache reads

	CPU0: 22961980 cache writes
	CPU1: 20961331 cache writes
	CPU2: 24549584 cache writes
	CPU3: 22646333 cache writes

Level 1 cache & TLB:
	CPU0: 272630324 level 1 data cache
	CPU1: 242808642 level 1 data cache
	CPU2: 332064229 level 1 data cache
	CPU3: 319726010 level 1 data cache

	CPU0: 140735166875040 level 1 instruct cache
	CPU1: 93849275846864 level 1 instruct cache
	CPU2: 140735166874784 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3985505 last level cache
	CPU1: 3114607 last level cache
	CPU2: 3628709 last level cache
	CPU3: 3558345 last level cache

	CPU0: 272608936 data TLB
	CPU1: 242819614 data TLB
	CPU2: 332064229 data TLB
	CPU3: 319725970 data TLB

	CPU0: 963093 instruct TLB
	CPU1: 901229 instruct TLB
	CPU2: 1194578 instruct TLB
	CPU3: 1064001 instruct TLB
HW Instruction Count:
	CPU0: Used 1065887358 instructions
	CPU1: Used 1429097531 instructions
	CPU2: Used 1381265847 instructions
	CPU3: Used 1381265847 instructions

Hardware misses:
	CPU0: 21330306 cache misses
	CPU1: 23663644 cache misses
	CPU2: 27182645 cache misses
	CPU3: 27182645 cache misses

	CPU0: 21330306 branch misses
	CPU1: 23663644 branch misses
	CPU2: 27182645 branch misses
	CPU3: 19224261 branch misses

Cache Read/Write:
	CPU0: 258137861 cache reads
	CPU1: 298853497 cache reads
	CPU2: 345225762 cache reads
	CPU3: 249468394 cache reads

	CPU0: 21330306 cache writes
	CPU1: 23663644 cache writes
	CPU2: 27182645 cache writes
	CPU3: 19224261 cache writes

Level 1 cache & TLB:
	CPU0: 333270546 level 1 data cache
	CPU1: 211602717 level 1 data cache
	CPU2: 323931385 level 1 data cache
	CPU3: 297674068 level 1 data cache

	CPU0: 140732615954752 level 1 instruct cache
	CPU1: 93836720136400 level 1 instruct cache
	CPU2: 140732615954496 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3992633 last level cache
	CPU1: 3298923 last level cache
	CPU2: 3804960 last level cache
	CPU3: 3213649 last level cache

	CPU0: 333270563 data TLB
	CPU1: 211602717 data TLB
	CPU2: 323931344 data TLB
	CPU3: 297674068 data TLB

	CPU0: 1133639 instruct TLB
	CPU1: 779429 instruct TLB
	CPU2: 1180350 instruct TLB
	CPU3: 1039110 instruct TLB
HW Instruction Count:
	CPU0: Used 597108883 instructions
	CPU1: Used 1783855130 instructions
	CPU2: Used 1397796709 instructions
	CPU3: Used 1397796709 instructions

Hardware misses:
	CPU0: 24931282 cache misses
	CPU1: 18833927 cache misses
	CPU2: 25560082 cache misses
	CPU3: 25560082 cache misses

	CPU0: 24931282 branch misses
	CPU1: 18833927 branch misses
	CPU2: 25560082 branch misses
	CPU3: 24162178 branch misses

Cache Read/Write:
	CPU0: 290512794 cache reads
	CPU1: 321809471 cache reads
	CPU2: 182036055 cache reads
	CPU3: 357563285 cache reads

	CPU0: 24931282 cache writes
	CPU1: 18833927 cache writes
	CPU2: 25560082 cache writes
	CPU3: 24162178 cache writes

Level 1 cache & TLB:
	CPU0: 278195415 level 1 data cache
	CPU1: 317371803 level 1 data cache
	CPU2: 339049137 level 1 data cache
	CPU3: 232275868 level 1 data cache

	CPU0: 140725786021792 level 1 instruct cache
	CPU1: 93880087548112 level 1 instruct cache
	CPU2: 140725786021536 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3944180 last level cache
	CPU1: 3536431 last level cache
	CPU2: 3824640 last level cache
	CPU3: 3087685 last level cache

	CPU0: 278195415 data TLB
	CPU1: 317371803 data TLB
	CPU2: 339049137 data TLB
	CPU3: 232275829 data TLB

	CPU0: 983019 instruct TLB
	CPU1: 1111453 instruct TLB
	CPU2: 1166541 instruct TLB
	CPU3: 834769 instruct TLB
HW Instruction Count:
	CPU0: Used 1043084509 instructions
	CPU1: Used 1384483648 instructions
	CPU2: Used 1817185377 instructions
	CPU3: Used 1817185377 instructions

Hardware misses:
	CPU0: 24433846 cache misses
	CPU1: 21077014 cache misses
	CPU2: 20631383 cache misses
	CPU3: 20631383 cache misses

	CPU0: 24435089 branch misses
	CPU1: 21077010 branch misses
	CPU2: 20631383 branch misses
	CPU3: 25006783 branch misses

Cache Read/Write:
	CPU0: 182389448 cache reads
	CPU1: 303466149 cache reads
	CPU2: 308288842 cache reads
	CPU3: 371986470 cache reads

	CPU0: 24435089 cache writes
	CPU1: 21077010 cache writes
	CPU2: 20631383 cache writes
	CPU3: 25006783 cache writes

Level 1 cache & TLB:
	CPU0: 215192403 level 1 data cache
	CPU1: 305176589 level 1 data cache
	CPU2: 392271189 level 1 data cache
	CPU3: 240741452 level 1 data cache

	CPU0: 140733403018240 level 1 instruct cache
	CPU1: 94237911978192 level 1 instruct cache
	CPU2: 140733403017984 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3485375 last level cache
	CPU1: 3486653 last level cache
	CPU2: 3911034 last level cache
	CPU3: 3207246 last level cache

	CPU0: 215192403 data TLB
	CPU1: 305176547 data TLB
	CPU2: 392267580 data TLB
	CPU3: 240741452 data TLB

	CPU0: 788555 instruct TLB
	CPU1: 1065777 instruct TLB
	CPU2: 1388447 instruct TLB
	CPU3: 888461 instruct TLB
HW Instruction Count:
	CPU0: Used 750817793 instructions
	CPU1: Used 1330739013 instructions
	CPU2: Used 1462704785 instructions
	CPU3: Used 1462704785 instructions

Hardware misses:
	CPU0: 23801206 cache misses
	CPU1: 20431705 cache misses
	CPU2: 26658483 cache misses
	CPU3: 26658483 cache misses

	CPU0: 23801206 branch misses
	CPU1: 20431705 branch misses
	CPU2: 26658483 branch misses
	CPU3: 19664056 branch misses

Cache Read/Write:
	CPU0: 220343318 cache reads
	CPU1: 392171896 cache reads
	CPU2: 319262916 cache reads
	CPU3: 235234273 cache reads

	CPU0: 23801206 cache writes
	CPU1: 20431705 cache writes
	CPU2: 26658483 cache writes
	CPU3: 19664056 cache writes

Level 1 cache & TLB:
	CPU0: 197194961 level 1 data cache
	CPU1: 311455993 level 1 data cache
	CPU2: 312367519 level 1 data cache
	CPU3: 332514958 level 1 data cache

	CPU0: 140726682967472 level 1 instruct cache
	CPU1: 94326463553744 level 1 instruct cache
	CPU2: 140726682967216 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3446098 last level cache
	CPU1: 3800788 last level cache
	CPU2: 3577192 last level cache
	CPU3: 3331852 last level cache

	CPU0: 197194047 data TLB
	CPU1: 311453869 data TLB
	CPU2: 312367479 data TLB
	CPU3: 332504838 data TLB

	CPU0: 742655 instruct TLB
	CPU1: 1083681 instruct TLB
	CPU2: 1130812 instruct TLB
	CPU3: 1174339 instruct TLB
HW Instruction Count:
	CPU0: Used 1187287198 instructions
	CPU1: Used 1395196889 instructions
	CPU2: Used 879881362 instructions
	CPU3: Used 879881362 instructions

Hardware misses:
	CPU0: 22013415 cache misses
	CPU1: 28270926 cache misses
	CPU2: 19634431 cache misses
	CPU3: 19634431 cache misses

	CPU0: 22013622 branch misses
	CPU1: 28270926 branch misses
	CPU2: 19634431 branch misses
	CPU3: 20709871 branch misses

Cache Read/Write:
	CPU0: 198942281 cache reads
	CPU1: 263701571 cache reads
	CPU2: 361588665 cache reads
	CPU3: 343295821 cache reads

	CPU0: 22013622 cache writes
	CPU1: 28270926 cache writes
	CPU2: 19634431 cache writes
	CPU3: 20709871 cache writes

Level 1 cache & TLB:
	CPU0: 275539758 level 1 data cache
	CPU1: 242803299 level 1 data cache
	CPU2: 325589718 level 1 data cache
	CPU3: 307984978 level 1 data cache

	CPU0: 140728937714880 level 1 instruct cache
	CPU1: 94443346047184 level 1 instruct cache
	CPU2: 140728937714624 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3714065 last level cache
	CPU1: 3194721 last level cache
	CPU2: 3692559 last level cache
	CPU3: 3436895 last level cache

	CPU0: 275539834 data TLB
	CPU1: 242798308 data TLB
	CPU2: 325620929 data TLB
	CPU3: 307970286 data TLB

	CPU0: 980307 instruct TLB
	CPU1: 887947 instruct TLB
	CPU2: 1166101 instruct TLB
	CPU3: 1069105 instruct TLB
HW Instruction Count:
	CPU0: Used 1545222332 instructions
	CPU1: Used 1019156807 instructions
	CPU2: Used 1232104731 instructions
	CPU3: Used 1232104731 instructions

Hardware misses:
	CPU0: 21688714 cache misses
	CPU1: 22494467 cache misses
	CPU2: 21417227 cache misses
	CPU3: 21417227 cache misses

	CPU0: 21688714 branch misses
	CPU1: 22494468 branch misses
	CPU2: 21418235 branch misses
	CPU3: 25283881 branch misses

Cache Read/Write:
	CPU0: 225583834 cache reads
	CPU1: 243900159 cache reads
	CPU2: 386430135 cache reads
	CPU3: 294039127 cache reads

	CPU0: 21688714 cache writes
	CPU1: 22494468 cache writes
	CPU2: 21418235 cache writes
	CPU3: 25283881 cache writes

Level 1 cache & TLB:
	CPU0: 260394372 level 1 data cache
	CPU1: 350529326 level 1 data cache
	CPU2: 290125501 level 1 data cache
	CPU3: 265801675 level 1 data cache

	CPU0: 140723645422800 level 1 instruct cache
	CPU1: 93982986551504 level 1 instruct cache
	CPU2: 140723645422544 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3807867 last level cache
	CPU1: 3565123 last level cache
	CPU2: 3824402 last level cache
	CPU3: 3084724 last level cache

	CPU0: 260452990 data TLB
	CPU1: 350529326 data TLB
	CPU2: 290125464 data TLB
	CPU3: 265760620 data TLB

	CPU0: 904717 instruct TLB
	CPU1: 1168230 instruct TLB
	CPU2: 1068518 instruct TLB
	CPU3: 930812 instruct TLB
HW Instruction Count:
	CPU0: Used 1075908444 instructions
	CPU1: Used 1029167116 instructions
	CPU2: Used 1239408040 instructions
	CPU3: Used 1239408040 instructions

Hardware misses:
	CPU0: 21481449 cache misses
	CPU1: 23846327 cache misses
	CPU2: 25625199 cache misses
	CPU3: 25625199 cache misses

	CPU0: 21481449 branch misses
	CPU1: 23846329 branch misses
	CPU2: 25625113 branch misses
	CPU3: 22136900 branch misses

Cache Read/Write:
	CPU0: 162185270 cache reads
	CPU1: 302708073 cache reads
	CPU2: 382135130 cache reads
	CPU3: 304705407 cache reads

	CPU0: 21481449 cache writes
	CPU1: 23846329 cache writes
	CPU2: 25625113 cache writes
	CPU3: 22136900 cache writes

Level 1 cache & TLB:
	CPU0: 315674239 level 1 data cache
	CPU1: 331881353 level 1 data cache
	CPU2: 301187891 level 1 data cache
	CPU3: 217097374 level 1 data cache

	CPU0: 140728224272944 level 1 instruct cache
	CPU1: 94639101239504 level 1 instruct cache
	CPU2: 140728224272688 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4106597 last level cache
	CPU1: 3152065 last level cache
	CPU2: 4211807 last level cache
	CPU3: 2889299 last level cache

	CPU0: 315674239 data TLB
	CPU1: 331844614 data TLB
	CPU2: 301187891 data TLB
	CPU3: 217097334 data TLB

	CPU0: 1095952 instruct TLB
	CPU1: 1155973 instruct TLB
	CPU2: 1176032 instruct TLB
	CPU3: 758791 instruct TLB
HW Instruction Count:
	CPU0: Used 1164519893 instructions
	CPU1: Used 1612597072 instructions
	CPU2: Used 1004488917 instructions
	CPU3: Used 1004488917 instructions

Hardware misses:
	CPU0: 25356102 cache misses
	CPU1: 21281680 cache misses
	CPU2: 23790432 cache misses
	CPU3: 23790432 cache misses

	CPU0: 25355957 branch misses
	CPU1: 21281680 branch misses
	CPU2: 23790442 branch misses
	CPU3: 22205484 branch misses

Cache Read/Write:
	CPU0: 181879571 cache reads
	CPU1: 356363578 cache reads
	CPU2: 327934255 cache reads
	CPU3: 287754897 cache reads

	CPU0: 25355957 cache writes
	CPU1: 21281680 cache writes
	CPU2: 23790442 cache writes
	CPU3: 22205484 cache writes

Level 1 cache & TLB:
	CPU0: 253442296 level 1 data cache
	CPU1: 270046166 level 1 data cache
	CPU2: 272214397 level 1 data cache
	CPU3: 355717210 level 1 data cache

	CPU0: 140734683857552 level 1 instruct cache
	CPU1: 93978753777872 level 1 instruct cache
	CPU2: 140734683857296 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3969929 last level cache
	CPU1: 2838445 last level cache
	CPU2: 3750536 last level cache
	CPU3: 3449637 last level cache

	CPU0: 253442296 data TLB
	CPU1: 270028141 data TLB
	CPU2: 272226362 data TLB
	CPU3: 355717286 data TLB

	CPU0: 932449 instruct TLB
	CPU1: 939443 instruct TLB
	CPU2: 988983 instruct TLB
	CPU3: 1238710 instruct TLB
HW Instruction Count:
	CPU0: Used 738253465 instructions
	CPU1: Used 763464352 instructions
	CPU2: Used 1923447358 instructions
	CPU3: Used 1923447358 instructions

Hardware misses:
	CPU0: 26350754 cache misses
	CPU1: 22647215 cache misses
	CPU2: 19895873 cache misses
	CPU3: 19895873 cache misses

	CPU0: 26350167 branch misses
	CPU1: 22645759 branch misses
	CPU2: 19895520 branch misses
	CPU3: 27990390 branch misses

Cache Read/Write:
	CPU0: 229818065 cache reads
	CPU1: 201983353 cache reads
	CPU2: 318925851 cache reads
	CPU3: 451864175 cache reads

	CPU0: 26350167 cache writes
	CPU1: 22645759 cache writes
	CPU2: 19895520 cache writes
	CPU3: 27990390 cache writes

Level 1 cache & TLB:
	CPU0: 218346637 level 1 data cache
	CPU1: 438591102 level 1 data cache
	CPU2: 205636794 level 1 data cache
	CPU3: 439808363 level 1 data cache

	CPU0: 140730964729376 level 1 instruct cache
	CPU1: 94118227542224 level 1 instruct cache
	CPU2: 140730964729120 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3425067 last level cache
	CPU1: 7245778 last level cache
	CPU2: 2937671 last level cache
	CPU3: 3784108 last level cache

	CPU0: 218345881 data TLB
	CPU1: 438591060 data TLB
	CPU2: 205639117 data TLB
	CPU3: 439754034 data TLB

	CPU0: 755537 instruct TLB
	CPU1: 1553067 instruct TLB
	CPU2: 740823 instruct TLB
	CPU3: 1500570 instruct TLB
HW Instruction Count:
	CPU0: Used 1393108136 instructions
	CPU1: Used 1520673083 instructions
	CPU2: Used 836802280 instructions
	CPU3: Used 836802280 instructions

Hardware misses:
	CPU0: 23227484 cache misses
	CPU1: 15688565 cache misses
	CPU2: 18429005 cache misses
	CPU3: 18429005 cache misses

	CPU0: 23227573 branch misses
	CPU1: 15688575 branch misses
	CPU2: 18428778 branch misses
	CPU3: 18933564 branch misses

Cache Read/Write:
	CPU0: 273518156 cache reads
	CPU1: 281797513 cache reads
	CPU2: 194125057 cache reads
	CPU3: 350119901 cache reads

	CPU0: 23227573 cache writes
	CPU1: 15688575 cache writes
	CPU2: 18428778 cache writes
	CPU3: 18933564 cache writes

Level 1 cache & TLB:
	CPU0: 271476490 level 1 data cache
	CPU1: 267621611 level 1 data cache
	CPU2: 299346784 level 1 data cache
	CPU3: 250094762 level 1 data cache

	CPU0: 140736173038128 level 1 instruct cache
	CPU1: 93984951734480 level 1 instruct cache
	CPU2: 140736173037872 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3508207 last level cache
	CPU1: 3022435 last level cache
	CPU2: 2935949 last level cache
	CPU3: 2817892 last level cache

	CPU0: 271476490 data TLB
	CPU1: 267621570 data TLB
	CPU2: 299313539 data TLB
	CPU3: 250109617 data TLB

	CPU0: 905991 instruct TLB
	CPU1: 873427 instruct TLB
	CPU2: 1030747 instruct TLB
	CPU3: 818170 instruct TLB
HW Instruction Count:
	CPU0: Used 1537440597 instructions
	CPU1: Used 1249708372 instructions
	CPU2: Used 1028155597 instructions
	CPU3: Used 1028155597 instructions

Hardware misses:
	CPU0: 23391710 cache misses
	CPU1: 15979124 cache misses
	CPU2: 18317021 cache misses
	CPU3: 18317021 cache misses

	CPU0: 23391710 branch misses
	CPU1: 15979000 branch misses
	CPU2: 18317016 branch misses
	CPU3: 18320996 branch misses

Cache Read/Write:
	CPU0: 311882451 cache reads
	CPU1: 243030206 cache reads
	CPU2: 284283678 cache reads
	CPU3: 261839425 cache reads

	CPU0: 23391710 cache writes
	CPU1: 15979000 cache writes
	CPU2: 18317016 cache writes
	CPU3: 18320996 cache writes

Level 1 cache & TLB:
	CPU0: 232379687 level 1 data cache
	CPU1: 390765268 level 1 data cache
	CPU2: 208314744 level 1 data cache
	CPU3: 257857233 level 1 data cache

	CPU0: 140736179190816 level 1 instruct cache
	CPU1: 94392592003280 level 1 instruct cache
	CPU2: 140736179190560 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3345996 last level cache
	CPU1: 3151267 last level cache
	CPU2: 3102945 last level cache
	CPU3: 2671315 last level cache

	CPU0: 232379646 data TLB
	CPU1: 390765268 data TLB
	CPU2: 208304683 data TLB
	CPU3: 257857233 data TLB

	CPU0: 788877 instruct TLB
	CPU1: 1262167 instruct TLB
	CPU2: 720165 instruct TLB
	CPU3: 841347 instruct TLB
HW Instruction Count:
	CPU0: Used 912344195 instructions
	CPU1: Used 1458199444 instructions
	CPU2: Used 1062671159 instructions
	CPU3: Used 1062671159 instructions

Hardware misses:
	CPU0: 22650780 cache misses
	CPU1: 15641867 cache misses
	CPU2: 20137672 cache misses
	CPU3: 20137672 cache misses

	CPU0: 22650780 branch misses
	CPU1: 15641867 branch misses
	CPU2: 20137672 branch misses
	CPU3: 17779563 branch misses

Cache Read/Write:
	CPU0: 255003055 cache reads
	CPU1: 307519403 cache reads
	CPU2: 223277165 cache reads
	CPU3: 364497138 cache reads

	CPU0: 22650780 cache writes
	CPU1: 15641867 cache writes
	CPU2: 20137672 cache writes
	CPU3: 17779563 cache writes

Level 1 cache & TLB:
	CPU0: 299012265 level 1 data cache
	CPU1: 356243936 level 1 data cache
	CPU2: 202127394 level 1 data cache
	CPU3: 246016337 level 1 data cache

	CPU0: 140720313836816 level 1 instruct cache
	CPU1: 94672793571536 level 1 instruct cache
	CPU2: 140720313836560 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3577005 last level cache
	CPU1: 2921512 last level cache
	CPU2: 3216301 last level cache
	CPU3: 2834547 last level cache

	CPU0: 299012265 data TLB
	CPU1: 356243894 data TLB
	CPU2: 202089491 data TLB
	CPU3: 246030177 data TLB

	CPU0: 1004517 instruct TLB
	CPU1: 1154927 instruct TLB
	CPU2: 663557 instruct TLB
	CPU3: 809395 instruct TLB
HW Instruction Count:
	CPU0: Used 1399964647 instructions
	CPU1: Used 988118005 instructions
	CPU2: Used 1310260792 instructions
	CPU3: Used 1310260792 instructions

Hardware misses:
	CPU0: 23260488 cache misses
	CPU1: 16523716 cache misses
	CPU2: 17245264 cache misses
	CPU3: 17245264 cache misses

	CPU0: 23260488 branch misses
	CPU1: 16523772 branch misses
	CPU2: 17245264 branch misses
	CPU3: 19924532 branch misses

Cache Read/Write:
	CPU0: 261928910 cache reads
	CPU1: 345340094 cache reads
	CPU2: 177659332 cache reads
	CPU3: 301904927 cache reads

	CPU0: 23260488 cache writes
	CPU1: 16523772 cache writes
	CPU2: 17245264 cache writes
	CPU3: 19924532 cache writes

Level 1 cache & TLB:
	CPU0: 192962270 level 1 data cache
	CPU1: 274031197 level 1 data cache
	CPU2: 261290952 level 1 data cache
	CPU3: 372345796 level 1 data cache

	CPU0: 140721637981264 level 1 instruct cache
	CPU1: 94620421746896 level 1 instruct cache
	CPU2: 140721637981008 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3270828 last level cache
	CPU1: 2875514 last level cache
	CPU2: 3003239 last level cache
	CPU3: 3420432 last level cache

	CPU0: 192963176 data TLB
	CPU1: 274008013 data TLB
	CPU2: 261299475 data TLB
	CPU3: 372345796 data TLB

	CPU0: 666714 instruct TLB
	CPU1: 894879 instruct TLB
	CPU2: 889322 instruct TLB
	CPU3: 1153023 instruct TLB
HW Instruction Count:
	CPU0: Used 1255435012 instructions
	CPU1: Used 1309259581 instructions
	CPU2: Used 1110297022 instructions
	CPU3: Used 1110297022 instructions

Hardware misses:
	CPU0: 21922582 cache misses
	CPU1: 20835489 cache misses
	CPU2: 18790859 cache misses
	CPU3: 18790859 cache misses

	CPU0: 21923091 branch misses
	CPU1: 20835404 branch misses
	CPU2: 18790876 branch misses
	CPU3: 16061482 branch misses

Cache Read/Write:
	CPU0: 152885926 cache reads
	CPU1: 210924042 cache reads
	CPU2: 300376376 cache reads
	CPU3: 422165146 cache reads

	CPU0: 21923091 cache writes
	CPU1: 20835404 cache writes
	CPU2: 18790876 cache writes
	CPU3: 16061482 cache writes

Level 1 cache & TLB:
	CPU0: 179899152 level 1 data cache
	CPU1: 321749230 level 1 data cache
	CPU2: 295690915 level 1 data cache
	CPU3: 302442099 level 1 data cache

	CPU0: 140733706129200 level 1 instruct cache
	CPU1: 94427128361168 level 1 instruct cache
	CPU2: 140733706128944 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3294158 last level cache
	CPU1: 3122457 last level cache
	CPU2: 3028436 last level cache
	CPU3: 3157277 last level cache

	CPU0: 179887281 data TLB
	CPU1: 321749192 data TLB
	CPU2: 295690915 data TLB
	CPU3: 302457415 data TLB

	CPU0: 624605 instruct TLB
	CPU1: 1042685 instruct TLB
	CPU2: 955498 instruct TLB
	CPU3: 987484 instruct TLB
HW Instruction Count:
	CPU0: Used 1383071628 instructions
	CPU1: Used 1311722432 instructions
	CPU2: Used 1135934541 instructions
	CPU3: Used 1135934541 instructions

Hardware misses:
	CPU0: 20997339 cache misses
	CPU1: 16924526 cache misses
	CPU2: 18854863 cache misses
	CPU3: 18854863 cache misses

	CPU0: 20997335 branch misses
	CPU1: 16924526 branch misses
	CPU2: 18854863 branch misses
	CPU3: 19031732 branch misses

Cache Read/Write:
	CPU0: 270175461 cache reads
	CPU1: 293106930 cache reads
	CPU2: 271903984 cache reads
	CPU3: 265343188 cache reads

	CPU0: 20997335 cache writes
	CPU1: 16924526 cache writes
	CPU2: 18854863 cache writes
	CPU3: 19031732 cache writes

Level 1 cache & TLB:
	CPU0: 250061977 level 1 data cache
	CPU1: 327615653 level 1 data cache
	CPU2: 305562673 level 1 data cache
	CPU3: 202870945 level 1 data cache

	CPU0: 140727098768512 level 1 instruct cache
	CPU1: 94179041038544 level 1 instruct cache
	CPU2: 140727098768256 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3307791 last level cache
	CPU1: 3185238 last level cache
	CPU2: 2964418 last level cache
	CPU3: 2800486 last level cache

	CPU0: 250061937 data TLB
	CPU1: 327615653 data TLB
	CPU2: 305562673 data TLB
	CPU3: 202870945 data TLB

	CPU0: 847459 instruct TLB
	CPU1: 1053010 instruct TLB
	CPU2: 1038248 instruct TLB
	CPU3: 686061 instruct TLB
HW Instruction Count:
	CPU0: Used 1096904611 instructions
	CPU1: Used 1719877140 instructions
	CPU2: Used 847678633 instructions
	CPU3: Used 847678633 instructions

Hardware misses:
	CPU0: 22413363 cache misses
	CPU1: 20158549 cache misses
	CPU2: 17112940 cache misses
	CPU3: 17112940 cache misses

	CPU0: 22413363 branch misses
	CPU1: 20158549 branch misses
	CPU2: 17112939 branch misses
	CPU3: 16549494 branch misses

Cache Read/Write:
	CPU0: 338311271 cache reads
	CPU1: 251320311 cache reads
	CPU2: 279098227 cache reads
	CPU3: 230860585 cache reads

	CPU0: 22413363 cache writes
	CPU1: 20158549 cache writes
	CPU2: 17112939 cache writes
	CPU3: 16549494 cache writes

Level 1 cache & TLB:
	CPU0: 350720931 level 1 data cache
	CPU1: 250474412 level 1 data cache
	CPU2: 211148342 level 1 data cache
	CPU3: 274923713 level 1 data cache

	CPU0: 140731225279456 level 1 instruct cache
	CPU1: 93987727778000 level 1 instruct cache
	CPU2: 140731225279200 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3690588 last level cache
	CPU1: 2956817 last level cache
	CPU2: 2650877 last level cache
	CPU3: 2989459 last level cache

	CPU0: 350720931 data TLB
	CPU1: 250474412 data TLB
	CPU2: 211148302 data TLB
	CPU3: 274923713 data TLB

	CPU0: 1155942 instruct TLB
	CPU1: 839236 instruct TLB
	CPU2: 722745 instruct TLB
	CPU3: 901077 instruct TLB
HW Instruction Count:
	CPU0: Used 1056864531 instructions
	CPU1: Used 1231207614 instructions
	CPU2: Used 1356056758 instructions
	CPU3: Used 1356056758 instructions

Hardware misses:
	CPU0: 19071290 cache misses
	CPU1: 18678040 cache misses
	CPU2: 21838745 cache misses
	CPU3: 21838745 cache misses

	CPU0: 19071275 branch misses
	CPU1: 18678040 branch misses
	CPU2: 21838745 branch misses
	CPU3: 16921041 branch misses

Cache Read/Write:
	CPU0: 224426106 cache reads
	CPU1: 285430689 cache reads
	CPU2: 253213692 cache reads
	CPU3: 337224796 cache reads

	CPU0: 19071275 cache writes
	CPU1: 18678040 cache writes
	CPU2: 21838745 cache writes
	CPU3: 16921041 cache writes

Level 1 cache & TLB:
	CPU0: 205335177 level 1 data cache
	CPU1: 392045588 level 1 data cache
	CPU2: 238757200 level 1 data cache
	CPU3: 250430731 level 1 data cache

	CPU0: 140736157540384 level 1 instruct cache
	CPU1: 94314627633360 level 1 instruct cache
	CPU2: 140736157540128 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3527718 last level cache
	CPU1: 3250125 last level cache
	CPU2: 2842528 last level cache
	CPU3: 2670631 last level cache

	CPU0: 205335138 data TLB
	CPU1: 392045588 data TLB
	CPU2: 238757200 data TLB
	CPU3: 250430731 data TLB

	CPU0: 712157 instruct TLB
	CPU1: 1255092 instruct TLB
	CPU2: 816880 instruct TLB
	CPU3: 826015 instruct TLB
HW Instruction Count:
	CPU0: Used 776359797 instructions
	CPU1: Used 1990510058 instructions
	CPU2: Used 1232321024 instructions
	CPU3: Used 1232321024 instructions

Hardware misses:
	CPU0: 21571965 cache misses
	CPU1: 21609634 cache misses
	CPU2: 15738426 cache misses
	CPU3: 15738426 cache misses

	CPU0: 21570713 branch misses
	CPU1: 21608921 branch misses
	CPU2: 15738308 branch misses
	CPU3: 18450500 branch misses

Cache Read/Write:
	CPU0: 185820447 cache reads
	CPU1: 314575960 cache reads
	CPU2: 265818463 cache reads
	CPU3: 319768477 cache reads

	CPU0: 21570713 cache writes
	CPU1: 21608921 cache writes
	CPU2: 15738308 cache writes
	CPU3: 18450500 cache writes

Level 1 cache & TLB:
	CPU0: 269198144 level 1 data cache
	CPU1: 246464373 level 1 data cache
	CPU2: 261467276 level 1 data cache
	CPU3: 323579058 level 1 data cache

	CPU0: 140721161378784 level 1 instruct cache
	CPU1: 94905234784464 level 1 instruct cache
	CPU2: 140721161378528 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3264817 last level cache
	CPU1: 3087516 last level cache
	CPU2: 3274486 last level cache
	CPU3: 2943397 last level cache

	CPU0: 269167660 data TLB
	CPU1: 246491625 data TLB
	CPU2: 261467276 data TLB
	CPU3: 323579018 data TLB

	CPU0: 920893 instruct TLB
	CPU1: 810155 instruct TLB
	CPU2: 842015 instruct TLB
	CPU3: 1057591 instruct TLB
HW Instruction Count:
	CPU0: Used 1030734503 instructions
	CPU1: Used 1235277562 instructions
	CPU2: Used 1189623924 instructions
	CPU3: Used 1189623924 instructions

Hardware misses:
	CPU0: 25318138 cache misses
	CPU1: 16614182 cache misses
	CPU2: 19499955 cache misses
	CPU3: 19499955 cache misses

	CPU0: 25318138 branch misses
	CPU1: 16613977 branch misses
	CPU2: 19499962 branch misses
	CPU3: 16501957 branch misses

Cache Read/Write:
	CPU0: 258076604 cache reads
	CPU1: 338102175 cache reads
	CPU2: 191880324 cache reads
	CPU3: 298078731 cache reads

	CPU0: 25318138 cache writes
	CPU1: 16613977 cache writes
	CPU2: 19499962 cache writes
	CPU3: 16501957 cache writes

Level 1 cache & TLB:
	CPU0: 290494834 level 1 data cache
	CPU1: 296858735 level 1 data cache
	CPU2: 229995810 level 1 data cache
	CPU3: 283113360 level 1 data cache

	CPU0: 140723661476480 level 1 instruct cache
	CPU1: 94517489709264 level 1 instruct cache
	CPU2: 140723661476224 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3661765 last level cache
	CPU1: 2596383 last level cache
	CPU2: 3393690 last level cache
	CPU3: 2922872 last level cache

	CPU0: 290494794 data TLB
	CPU1: 296867197 data TLB
	CPU2: 229995810 data TLB
	CPU3: 283096462 data TLB

	CPU0: 930297 instruct TLB
	CPU1: 958342 instruct TLB
	CPU2: 791564 instruct TLB
	CPU3: 929914 instruct TLB
HW Instruction Count:
	CPU0: Used 1217893290 instructions
	CPU1: Used 1047840790 instructions
	CPU2: Used 1247449796 instructions
	CPU3: Used 1247449796 instructions

Hardware misses:
	CPU0: 22697702 cache misses
	CPU1: 18719933 cache misses
	CPU2: 18011432 cache misses
	CPU3: 18011432 cache misses

	CPU0: 22697505 branch misses
	CPU1: 18720006 branch misses
	CPU2: 18011432 branch misses
	CPU3: 17407503 branch misses

Cache Read/Write:
	CPU0: 183978383 cache reads
	CPU1: 294291345 cache reads
	CPU2: 319915160 cache reads
	CPU3: 284813295 cache reads

	CPU0: 22697505 cache writes
	CPU1: 18720006 cache writes
	CPU2: 18011432 cache writes
	CPU3: 17407503 cache writes

Level 1 cache & TLB:
	CPU0: 254928750 level 1 data cache
	CPU1: 347910722 level 1 data cache
	CPU2: 198879058 level 1 data cache
	CPU3: 285027769 level 1 data cache

	CPU0: 140731428537152 level 1 instruct cache
	CPU1: 94837940785360 level 1 instruct cache
	CPU2: 140731428536896 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3423975 last level cache
	CPU1: 3109276 last level cache
	CPU2: 3083466 last level cache
	CPU3: 2608396 last level cache

	CPU0: 254911331 data TLB
	CPU1: 347910682 data TLB
	CPU2: 198879058 data TLB
	CPU3: 285060839 data TLB

	CPU0: 866510 instruct TLB
	CPU1: 1129683 instruct TLB
	CPU2: 679736 instruct TLB
	CPU3: 918871 instruct TLB
HW Instruction Count:
	CPU0: Used 1081346149 instructions
	CPU1: Used 1676773295 instructions
	CPU2: Used 1034618814 instructions
	CPU3: Used 1034618814 instructions

Hardware misses:
	CPU0: 23780993 cache misses
	CPU1: 20785437 cache misses
	CPU2: 16497018 cache misses
	CPU3: 16497018 cache misses

	CPU0: 23780989 branch misses
	CPU1: 20785437 branch misses
	CPU2: 16497047 branch misses
	CPU3: 15190489 branch misses

Cache Read/Write:
	CPU0: 247034767 cache reads
	CPU1: 306226289 cache reads
	CPU2: 262331225 cache reads
	CPU3: 285569898 cache reads

	CPU0: 23780989 cache writes
	CPU1: 20785437 cache writes
	CPU2: 16497047 cache writes
	CPU3: 15190489 cache writes

Level 1 cache & TLB:
	CPU0: 246801082 level 1 data cache
	CPU1: 356435458 level 1 data cache
	CPU2: 215738838 level 1 data cache
	CPU3: 265190697 level 1 data cache

	CPU0: 140731220047312 level 1 instruct cache
	CPU1: 94814555685072 level 1 instruct cache
	CPU2: 140731220047056 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3476304 last level cache
	CPU1: 2987472 last level cache
	CPU2: 3062534 last level cache
	CPU3: 2670015 last level cache

	CPU0: 246801043 data TLB
	CPU1: 356435458 data TLB
	CPU2: 215753364 data TLB
	CPU3: 265190697 data TLB

	CPU0: 826481 instruct TLB
	CPU1: 1141127 instruct TLB
	CPU2: 735666 instruct TLB
	CPU3: 878753 instruct TLB
HW Instruction Count:
	CPU0: Used 737819828 instructions
	CPU1: Used 1734853947 instructions
	CPU2: Used 1414340950 instructions
	CPU3: Used 1414340950 instructions

Hardware misses:
	CPU0: 22672437 cache misses
	CPU1: 18576962 cache misses
	CPU2: 19438464 cache misses
	CPU3: 19438464 cache misses

	CPU0: 22676777 branch misses
	CPU1: 18575979 branch misses
	CPU2: 19437342 branch misses
	CPU3: 15297946 branch misses

Cache Read/Write:
	CPU0: 222163759 cache reads
	CPU1: 251450699 cache reads
	CPU2: 287436210 cache reads
	CPU3: 339990460 cache reads

	CPU0: 22676777 cache writes
	CPU1: 18575979 cache writes
	CPU2: 19437342 cache writes
	CPU3: 15297946 cache writes

Level 1 cache & TLB:
	CPU0: 178219930 level 1 data cache
	CPU1: 253572479 level 1 data cache
	CPU2: 333440450 level 1 data cache
	CPU3: 321184294 level 1 data cache

	CPU0: 140723380846912 level 1 instruct cache
	CPU1: 94382457753808 level 1 instruct cache
	CPU2: 140723380846656 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3017695 last level cache
	CPU1: 2841304 last level cache
	CPU2: 3116450 last level cache
	CPU3: 3205471 last level cache

	CPU0: 178218458 data TLB
	CPU1: 253563911 data TLB
	CPU2: 333440411 data TLB
	CPU3: 321178967 data TLB

	CPU0: 625181 instruct TLB
	CPU1: 830060 instruct TLB
	CPU2: 1114847 instruct TLB
	CPU3: 1037505 instruct TLB
HW Instruction Count:
	CPU0: Used 1159717096 instructions
	CPU1: Used 1886525632 instructions
	CPU2: Used 933023268 instructions
	CPU3: Used 933023268 instructions

Hardware misses:
	CPU0: 21188541 cache misses
	CPU1: 19290361 cache misses
	CPU2: 19404596 cache misses
	CPU3: 19404596 cache misses

	CPU0: 21188541 branch misses
	CPU1: 19290765 branch misses
	CPU2: 19404596 branch misses
	CPU3: 16025330 branch misses

Cache Read/Write:
	CPU0: 190861813 cache reads
	CPU1: 365923777 cache reads
	CPU2: 265942558 cache reads
	CPU3: 263901520 cache reads

	CPU0: 21188541 cache writes
	CPU1: 19290765 cache writes
	CPU2: 19404596 cache writes
	CPU3: 16025330 cache writes

Level 1 cache & TLB:
	CPU0: 208558658 level 1 data cache
	CPU1: 266977240 level 1 data cache
	CPU2: 370234423 level 1 data cache
	CPU3: 254513021 level 1 data cache

	CPU0: 140728223549200 level 1 instruct cache
	CPU1: 94734134182096 level 1 instruct cache
	CPU2: 140728223548944 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3605213 last level cache
	CPU1: 2878335 last level cache
	CPU2: 3168649 last level cache
	CPU3: 2907895 last level cache

	CPU0: 208558658 data TLB
	CPU1: 266977240 data TLB
	CPU2: 370234423 data TLB
	CPU3: 254512981 data TLB

	CPU0: 689842 instruct TLB
	CPU1: 868217 instruct TLB
	CPU2: 1237140 instruct TLB
	CPU3: 839966 instruct TLB
HW Instruction Count:
	CPU0: Used 1448824597 instructions
	CPU1: Used 1378359266 instructions
	CPU2: Used 1008609517 instructions
	CPU3: Used 1008609517 instructions

Hardware misses:
	CPU0: 20611313 cache misses
	CPU1: 20236366 cache misses
	CPU2: 17804020 cache misses
	CPU3: 17804020 cache misses

	CPU0: 20612686 branch misses
	CPU1: 20236366 branch misses
	CPU2: 17804020 branch misses
	CPU3: 18377670 branch misses

Cache Read/Write:
	CPU0: 183835060 cache reads
	CPU1: 323439409 cache reads
	CPU2: 414264974 cache reads
	CPU3: 244264373 cache reads

	CPU0: 20612686 cache writes
	CPU1: 20236366 cache writes
	CPU2: 17804020 cache writes
	CPU3: 18377670 cache writes

Level 1 cache & TLB:
	CPU0: 233950634 level 1 data cache
	CPU1: 233504762 level 1 data cache
	CPU2: 315073893 level 1 data cache
	CPU3: 320156054 level 1 data cache

	CPU0: 140734339881296 level 1 instruct cache
	CPU1: 94862886695120 level 1 instruct cache
	CPU2: 140734339881040 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3330628 last level cache
	CPU1: 2779055 last level cache
	CPU2: 3239098 last level cache
	CPU3: 3329423 last level cache

	CPU0: 233950634 data TLB
	CPU1: 233504762 data TLB
	CPU2: 315073893 data TLB
	CPU3: 320156014 data TLB

	CPU0: 807546 instruct TLB
	CPU1: 776524 instruct TLB
	CPU2: 1071999 instruct TLB
	CPU3: 1004261 instruct TLB
HW Instruction Count:
	CPU0: Used 1079826471 instructions
	CPU1: Used 1390764046 instructions
	CPU2: Used 1308140598 instructions
	CPU3: Used 1308140598 instructions

Hardware misses:
	CPU0: 23689168 cache misses
	CPU1: 19673490 cache misses
	CPU2: 19682711 cache misses
	CPU3: 19682711 cache misses

	CPU0: 23689168 branch misses
	CPU1: 19673490 branch misses
	CPU2: 19682711 branch misses
	CPU3: 14853141 branch misses

Cache Read/Write:
	CPU0: 245725531 cache reads
	CPU1: 385903605 cache reads
	CPU2: 201629736 cache reads
	CPU3: 253475012 cache reads

	CPU0: 23689168 cache writes
	CPU1: 19673490 cache writes
	CPU2: 19682711 cache writes
	CPU3: 14853141 cache writes

Level 1 cache & TLB:
	CPU0: 227528633 level 1 data cache
	CPU1: 339662458 level 1 data cache
	CPU2: 317527530 level 1 data cache
	CPU3: 215824406 level 1 data cache

	CPU0: 140727823312256 level 1 instruct cache
	CPU1: 93850987753680 level 1 instruct cache
	CPU2: 140727823312000 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3409645 last level cache
	CPU1: 3045121 last level cache
	CPU2: 3262081 last level cache
	CPU3: 2863672 last level cache

	CPU0: 227528593 data TLB
	CPU1: 339662458 data TLB
	CPU2: 317527530 data TLB
	CPU3: 215824406 data TLB

	CPU0: 776111 instruct TLB
	CPU1: 1112318 instruct TLB
	CPU2: 1019165 instruct TLB
	CPU3: 718235 instruct TLB
HW Instruction Count:
	CPU0: Used 1117266144 instructions
	CPU1: Used 1064983744 instructions
	CPU2: Used 1138407562 instructions
	CPU3: Used 1138407562 instructions

Hardware misses:
	CPU0: 19602404 cache misses
	CPU1: 19079672 cache misses
	CPU2: 19304197 cache misses
	CPU3: 19304197 cache misses

	CPU0: 19602404 branch misses
	CPU1: 19079672 branch misses
	CPU2: 19304197 branch misses
	CPU3: 17526421 branch misses

Cache Read/Write:
	CPU0: 297817034 cache reads
	CPU1: 175680277 cache reads
	CPU2: 281334247 cache reads
	CPU3: 345999273 cache reads

	CPU0: 19602404 cache writes
	CPU1: 19079672 cache writes
	CPU2: 19304197 cache writes
	CPU3: 17526421 cache writes

Level 1 cache & TLB:
	CPU0: 205320723 level 1 data cache
	CPU1: 376428710 level 1 data cache
	CPU2: 226429620 level 1 data cache
	CPU3: 279638266 level 1 data cache

	CPU0: 140720850496928 level 1 instruct cache
	CPU1: 93875349156048 level 1 instruct cache
	CPU2: 140720850496672 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3143945 last level cache
	CPU1: 3059013 last level cache
	CPU2: 3144561 last level cache
	CPU3: 2945554 last level cache

	CPU0: 205309619 data TLB
	CPU1: 376427363 data TLB
	CPU2: 226427145 data TLB
	CPU3: 279640004 data TLB

	CPU0: 697451 instruct TLB
	CPU1: 1204673 instruct TLB
	CPU2: 795295 instruct TLB
	CPU3: 909567 instruct TLB
HW Instruction Count:
	CPU0: Used 1528946341 instructions
	CPU1: Used 1289324663 instructions
	CPU2: Used 1101543198 instructions
	CPU3: Used 1101543198 instructions

Hardware misses:
	CPU0: 22532692 cache misses
	CPU1: 18725046 cache misses
	CPU2: 17283771 cache misses
	CPU3: 17283771 cache misses

	CPU0: 22532695 branch misses
	CPU1: 18724839 branch misses
	CPU2: 17283771 branch misses
	CPU3: 17707743 branch misses

Cache Read/Write:
	CPU0: 323940219 cache reads
	CPU1: 346592526 cache reads
	CPU2: 239254924 cache reads
	CPU3: 253698191 cache reads

	CPU0: 22532695 cache writes
	CPU1: 18724839 cache writes
	CPU2: 17283771 cache writes
	CPU3: 17707743 cache writes

Level 1 cache & TLB:
	CPU0: 317401947 level 1 data cache
	CPU1: 200141554 level 1 data cache
	CPU2: 258470321 level 1 data cache
	CPU3: 311037452 level 1 data cache

	CPU0: 140725479951824 level 1 instruct cache
	CPU1: 94440953430224 level 1 instruct cache
	CPU2: 140725479951568 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3477887 last level cache
	CPU1: 2754501 last level cache
	CPU2: 3127957 last level cache
	CPU3: 2931126 last level cache

	CPU0: 317423127 data TLB
	CPU1: 200141627 data TLB
	CPU2: 258470321 data TLB
	CPU3: 311004380 data TLB

	CPU0: 1057910 instruct TLB
	CPU1: 663049 instruct TLB
	CPU2: 892872 instruct TLB
	CPU3: 1024142 instruct TLB
HW Instruction Count:
	CPU0: Used 1296053693 instructions
	CPU1: Used 1271892717 instructions
	CPU2: Used 1262637992 instructions
	CPU3: Used 1262637992 instructions

Hardware misses:
	CPU0: 22779175 cache misses
	CPU1: 17810616 cache misses
	CPU2: 18641877 cache misses
	CPU3: 18641877 cache misses

	CPU0: 22779175 branch misses
	CPU1: 17810866 branch misses
	CPU2: 18641875 branch misses
	CPU3: 16779937 branch misses

Cache Read/Write:
	CPU0: 270753256 cache reads
	CPU1: 317515149 cache reads
	CPU2: 215084714 cache reads
	CPU3: 297978293 cache reads

	CPU0: 22779175 cache writes
	CPU1: 17810866 cache writes
	CPU2: 18641875 cache writes
	CPU3: 16779937 cache writes

Level 1 cache & TLB:
	CPU0: 255778961 level 1 data cache
	CPU1: 176623419 level 1 data cache
	CPU2: 350730125 level 1 data cache
	CPU3: 306029617 level 1 data cache

	CPU0: 140728618898704 level 1 instruct cache
	CPU1: 94204938473680 level 1 instruct cache
	CPU2: 140728618898448 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3297006 last level cache
	CPU1: 2687268 last level cache
	CPU2: 3239654 last level cache
	CPU3: 3038934 last level cache

	CPU0: 255793422 data TLB
	CPU1: 176623419 data TLB
	CPU2: 350711986 data TLB
	CPU3: 306029577 data TLB

	CPU0: 857351 instruct TLB
	CPU1: 606234 instruct TLB
	CPU2: 1169208 instruct TLB
	CPU3: 993445 instruct TLB
HW Instruction Count:
	CPU0: Used 1266060017 instructions
	CPU1: Used 1346672743 instructions
	CPU2: Used 913641807 instructions
	CPU3: Used 913641807 instructions

Hardware misses:
	CPU0: 19825202 cache misses
	CPU1: 20981348 cache misses
	CPU2: 22480824 cache misses
	CPU3: 22480824 cache misses

	CPU0: 19825203 branch misses
	CPU1: 20981347 branch misses
	CPU2: 22480824 branch misses
	CPU3: 15571839 branch misses

Cache Read/Write:
	CPU0: 235539245 cache reads
	CPU1: 283623150 cache reads
	CPU2: 263773314 cache reads
	CPU3: 303517288 cache reads

	CPU0: 19825203 cache writes
	CPU1: 20981347 cache writes
	CPU2: 22480824 cache writes
	CPU3: 15571839 cache writes

Level 1 cache & TLB:
	CPU0: 213739558 level 1 data cache
	CPU1: 239267540 level 1 data cache
	CPU2: 257935682 level 1 data cache
	CPU3: 391836492 level 1 data cache

	CPU0: 140737067270784 level 1 instruct cache
	CPU1: 94387536691408 level 1 instruct cache
	CPU2: 140737067270528 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3389465 last level cache
	CPU1: 2978869 last level cache
	CPU2: 2938767 last level cache
	CPU3: 3277598 last level cache

	CPU0: 213739558 data TLB
	CPU1: 239232641 data TLB
	CPU2: 257947154 data TLB
	CPU3: 391836492 data TLB

	CPU0: 723703 instruct TLB
	CPU1: 773249 instruct TLB
	CPU2: 864993 instruct TLB
	CPU3: 1253502 instruct TLB
HW Instruction Count:
	CPU0: Used 1267711366 instructions
	CPU1: Used 1221888365 instructions
	CPU2: Used 1148123263 instructions
	CPU3: Used 1148123263 instructions

Hardware misses:
	CPU0: 23922206 cache misses
	CPU1: 16842576 cache misses
	CPU2: 17276449 cache misses
	CPU3: 17276449 cache misses

	CPU0: 23922206 branch misses
	CPU1: 16842566 branch misses
	CPU2: 17276449 branch misses
	CPU3: 19131160 branch misses

Cache Read/Write:
	CPU0: 236555614 cache reads
	CPU1: 303644007 cache reads
	CPU2: 281401208 cache reads
	CPU3: 264522961 cache reads

	CPU0: 23922206 cache writes
	CPU1: 16842566 cache writes
	CPU2: 17276449 cache writes
	CPU3: 19131160 cache writes

Level 1 cache & TLB:
	CPU0: 261699441 level 1 data cache
	CPU1: 320992420 level 1 data cache
	CPU2: 202071526 level 1 data cache
	CPU3: 314761047 level 1 data cache

	CPU0: 140722439147648 level 1 instruct cache
	CPU1: 94295555571920 level 1 instruct cache
	CPU2: 140722439147392 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3535693 last level cache
	CPU1: 3027932 last level cache
	CPU2: 2717083 last level cache
	CPU3: 3244544 last level cache

	CPU0: 261683895 data TLB
	CPU1: 320992378 data TLB
	CPU2: 202071526 data TLB
	CPU3: 314761047 data TLB

	CPU0: 862221 instruct TLB
	CPU1: 1049970 instruct TLB
	CPU2: 683248 instruct TLB
	CPU3: 998927 instruct TLB
HW Instruction Count:
	CPU0: Used 1147521322 instructions
	CPU1: Used 1785979180 instructions
	CPU2: Used 916233100 instructions
	CPU3: Used 916233100 instructions

Hardware misses:
	CPU0: 23742288 cache misses
	CPU1: 20685854 cache misses
	CPU2: 17085182 cache misses
	CPU3: 17085182 cache misses

	CPU0: 23742930 branch misses
	CPU1: 20685847 branch misses
	CPU2: 17085182 branch misses
	CPU3: 14934772 branch misses

Cache Read/Write:
	CPU0: 217023008 cache reads
	CPU1: 298921379 cache reads
	CPU2: 284101277 cache reads
	CPU3: 287568500 cache reads

	CPU0: 23742930 cache writes
	CPU1: 20685847 cache writes
	CPU2: 17085182 cache writes
	CPU3: 14934772 cache writes

Level 1 cache & TLB:
	CPU0: 343000297 level 1 data cache
	CPU1: 243410154 level 1 data cache
	CPU2: 247858017 level 1 data cache
	CPU3: 251241435 level 1 data cache

	CPU0: 140722695054528 level 1 instruct cache
	CPU1: 94790650368208 level 1 instruct cache
	CPU2: 140722695054272 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3581713 last level cache
	CPU1: 2964959 last level cache
	CPU2: 2636980 last level cache
	CPU3: 3013089 last level cache

	CPU0: 342998550 data TLB
	CPU1: 243409238 data TLB
	CPU2: 247857977 data TLB
	CPU3: 251240838 data TLB

	CPU0: 1130980 instruct TLB
	CPU1: 808702 instruct TLB
	CPU2: 814150 instruct TLB
	CPU3: 841030 instruct TLB
HW Instruction Count:
	CPU0: Used 1254037354 instructions
	CPU1: Used 1150534950 instructions
	CPU2: Used 1427131349 instructions
	CPU3: Used 1427131349 instructions

Hardware misses:
	CPU0: 21822896 cache misses
	CPU1: 18397640 cache misses
	CPU2: 16970831 cache misses
	CPU3: 16970831 cache misses

	CPU0: 21822896 branch misses
	CPU1: 18397636 branch misses
	CPU2: 16970831 branch misses
	CPU3: 17655061 branch misses

Cache Read/Write:
	CPU0: 257677501 cache reads
	CPU1: 377801582 cache reads
	CPU2: 220844783 cache reads
	CPU3: 244602563 cache reads

	CPU0: 21822896 cache writes
	CPU1: 18397636 cache writes
	CPU2: 16970831 cache writes
	CPU3: 17655061 cache writes

Level 1 cache & TLB:
	CPU0: 179902714 level 1 data cache
	CPU1: 266329987 level 1 data cache
	CPU2: 346633253 level 1 data cache
	CPU3: 292951048 level 1 data cache

	CPU0: 140731639829616 level 1 instruct cache
	CPU1: 94148701098192 level 1 instruct cache
	CPU2: 140731639829360 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3101829 last level cache
	CPU1: 2831545 last level cache
	CPU2: 3255101 last level cache
	CPU3: 3062591 last level cache

	CPU0: 179902714 data TLB
	CPU1: 266329948 data TLB
	CPU2: 346633253 data TLB
	CPU3: 292951048 data TLB

	CPU0: 632671 instruct TLB
	CPU1: 867891 instruct TLB
	CPU2: 1158295 instruct TLB
	CPU3: 947223 instruct TLB
HW Instruction Count:
	CPU0: Used 1585607601 instructions
	CPU1: Used 1078351528 instructions
	CPU2: Used 1218139847 instructions
	CPU3: Used 1218139847 instructions

Hardware misses:
	CPU0: 20898893 cache misses
	CPU1: 18061923 cache misses
	CPU2: 19208843 cache misses
	CPU3: 19208843 cache misses

	CPU0: 20899828 branch misses
	CPU1: 18061923 branch misses
	CPU2: 19208843 branch misses
	CPU3: 17955253 branch misses

Cache Read/Write:
	CPU0: 308609799 cache reads
	CPU1: 234481614 cache reads
	CPU2: 256653934 cache reads
	CPU3: 300421097 cache reads

	CPU0: 20899828 cache writes
	CPU1: 18061923 cache writes
	CPU2: 19208843 cache writes
	CPU3: 17955253 cache writes

Level 1 cache & TLB:
	CPU0: 286926595 level 1 data cache
	CPU1: 232449115 level 1 data cache
	CPU2: 275812238 level 1 data cache
	CPU3: 291208375 level 1 data cache

	CPU0: 140724003257152 level 1 instruct cache
	CPU1: 94777454596304 level 1 instruct cache
	CPU2: 140724003256896 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3464234 last level cache
	CPU1: 2833215 last level cache
	CPU2: 3192666 last level cache
	CPU3: 2759174 last level cache

	CPU0: 286926595 data TLB
	CPU1: 232449115 data TLB
	CPU2: 275812238 data TLB
	CPU3: 291208335 data TLB

	CPU0: 963864 instruct TLB
	CPU1: 757524 instruct TLB
	CPU2: 952012 instruct TLB
	CPU3: 955325 instruct TLB
HW Instruction Count:
	CPU0: Used 834502098 instructions
	CPU1: Used 976235085 instructions
	CPU2: Used 1563686460 instructions
	CPU3: Used 1563686460 instructions

Hardware misses:
	CPU0: 23314636 cache misses
	CPU1: 18177928 cache misses
	CPU2: 16418872 cache misses
	CPU3: 16418872 cache misses

	CPU0: 23315945 branch misses
	CPU1: 18177924 branch misses
	CPU2: 16418872 branch misses
	CPU3: 18129327 branch misses

Cache Read/Write:
	CPU0: 180376865 cache reads
	CPU1: 259035546 cache reads
	CPU2: 320611927 cache reads
	CPU3: 326871436 cache reads

	CPU0: 23315945 cache writes
	CPU1: 18177924 cache writes
	CPU2: 16418872 cache writes
	CPU3: 18129327 cache writes

Level 1 cache & TLB:
	CPU0: 281389377 level 1 data cache
	CPU1: 260701641 level 1 data cache
	CPU2: 286027339 level 1 data cache
	CPU3: 273402932 level 1 data cache

	CPU0: 140723816603632 level 1 instruct cache
	CPU1: 94120059478224 level 1 instruct cache
	CPU2: 140723816603376 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3666140 last level cache
	CPU1: 2838935 last level cache
	CPU2: 3245983 last level cache
	CPU3: 2814278 last level cache

	CPU0: 281389377 data TLB
	CPU1: 260701598 data TLB
	CPU2: 286027339 data TLB
	CPU3: 273402932 data TLB

	CPU0: 947778 instruct TLB
	CPU1: 852872 instruct TLB
	CPU2: 920785 instruct TLB
	CPU3: 899348 instruct TLB
HW Instruction Count:
	CPU0: Used 1453145949 instructions
	CPU1: Used 1186607423 instructions
	CPU2: Used 1249163939 instructions
	CPU3: Used 1249163939 instructions

Hardware misses:
	CPU0: 20758080 cache misses
	CPU1: 18400258 cache misses
	CPU2: 20189436 cache misses
	CPU3: 20189436 cache misses

	CPU0: 20756575 branch misses
	CPU1: 18399208 branch misses
	CPU2: 20189291 branch misses
	CPU3: 17901317 branch misses

Cache Read/Write:
	CPU0: 292268073 cache reads
	CPU1: 371857177 cache reads
	CPU2: 231829049 cache reads
	CPU3: 190707408 cache reads

	CPU0: 20756575 cache writes
	CPU1: 18399208 cache writes
	CPU2: 20189291 cache writes
	CPU3: 17901317 cache writes

Level 1 cache & TLB:
	CPU0: 226777243 level 1 data cache
	CPU1: 314642630 level 1 data cache
	CPU2: 271186193 level 1 data cache
	CPU3: 287879138 level 1 data cache

	CPU0: 140722330259968 level 1 instruct cache
	CPU1: 93965615907024 level 1 instruct cache
	CPU2: 140722330259712 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3409471 last level cache
	CPU1: 3165788 last level cache
	CPU2: 2850091 last level cache
	CPU3: 3159448 last level cache

	CPU0: 226777202 data TLB
	CPU1: 314640077 data TLB
	CPU2: 271178819 data TLB
	CPU3: 287879138 data TLB

	CPU0: 774102 instruct TLB
	CPU1: 1024761 instruct TLB
	CPU2: 913004 instruct TLB
	CPU3: 912482 instruct TLB
HW Instruction Count:
	CPU0: Used 1067593973 instructions
	CPU1: Used 1332623102 instructions
	CPU2: Used 1166098872 instructions
	CPU3: Used 1166098872 instructions

Hardware misses:
	CPU0: 23595418 cache misses
	CPU1: 18594729 cache misses
	CPU2: 18227802 cache misses
	CPU3: 18227802 cache misses

	CPU0: 23595418 branch misses
	CPU1: 18594729 branch misses
	CPU2: 18227770 branch misses
	CPU3: 16996883 branch misses

Cache Read/Write:
	CPU0: 219676032 cache reads
	CPU1: 337717730 cache reads
	CPU2: 304763870 cache reads
	CPU3: 224138176 cache reads

	CPU0: 23595418 cache writes
	CPU1: 18594729 cache writes
	CPU2: 18227770 cache writes
	CPU3: 16996883 cache writes

Level 1 cache & TLB:
	CPU0: 275152323 level 1 data cache
	CPU1: 207989623 level 1 data cache
	CPU2: 307063133 level 1 data cache
	CPU3: 311948195 level 1 data cache

	CPU0: 140730711919520 level 1 instruct cache
	CPU1: 93995113414864 level 1 instruct cache
	CPU2: 140730711919264 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3565312 last level cache
	CPU1: 2631791 last level cache
	CPU2: 3448450 last level cache
	CPU3: 2975821 last level cache

	CPU0: 275176199 data TLB
	CPU1: 207989623 data TLB
	CPU2: 307023777 data TLB
	CPU3: 311948155 data TLB

	CPU0: 918452 instruct TLB
	CPU1: 699190 instruct TLB
	CPU2: 1011455 instruct TLB
	CPU3: 1015022 instruct TLB
HW Instruction Count:
	CPU0: Used 1946543419 instructions
	CPU1: Used 1031496432 instructions
	CPU2: Used 1100313913 instructions
	CPU3: Used 1100313913 instructions

Hardware misses:
	CPU0: 19281607 cache misses
	CPU1: 21142478 cache misses
	CPU2: 16881486 cache misses
	CPU3: 16881486 cache misses

	CPU0: 19281607 branch misses
	CPU1: 21142562 branch misses
	CPU2: 16881486 branch misses
	CPU3: 18886498 branch misses

Cache Read/Write:
	CPU0: 236523007 cache reads
	CPU1: 282988655 cache reads
	CPU2: 280582014 cache reads
	CPU3: 298434054 cache reads

	CPU0: 19281607 cache writes
	CPU1: 21142562 cache writes
	CPU2: 16881486 cache writes
	CPU3: 18886498 cache writes

Level 1 cache & TLB:
	CPU0: 145680444 level 1 data cache
	CPU1: 387168070 level 1 data cache
	CPU2: 296119036 level 1 data cache
	CPU3: 261068583 level 1 data cache

	CPU0: 140733468968688 level 1 instruct cache
	CPU1: 93883063439568 level 1 instruct cache
	CPU2: 140733468968432 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3164109 last level cache
	CPU1: 2982475 last level cache
	CPU2: 3261701 last level cache
	CPU3: 2877774 last level cache

	CPU0: 145663176 data TLB
	CPU1: 387188610 data TLB
	CPU2: 296119036 data TLB
	CPU3: 261068543 data TLB

	CPU0: 521457 instruct TLB
	CPU1: 1237398 instruct TLB
	CPU2: 1002692 instruct TLB
	CPU3: 870519 instruct TLB
HW Instruction Count:
	CPU0: Used 1193366979 instructions
	CPU1: Used 1267212787 instructions
	CPU2: Used 1511320874 instructions
	CPU3: Used 1511320874 instructions

Hardware misses:
	CPU0: 22237182 cache misses
	CPU1: 16879663 cache misses
	CPU2: 15880935 cache misses
	CPU3: 15880935 cache misses

	CPU0: 22237169 branch misses
	CPU1: 16879663 branch misses
	CPU2: 15881131 branch misses
	CPU3: 20639372 branch misses

Cache Read/Write:
	CPU0: 252144762 cache reads
	CPU1: 353373114 cache reads
	CPU2: 229136007 cache reads
	CPU3: 264581507 cache reads

	CPU0: 22237169 cache writes
	CPU1: 16879663 cache writes
	CPU2: 15881131 cache writes
	CPU3: 20639372 cache writes

Level 1 cache & TLB:
	CPU0: 314697677 level 1 data cache
	CPU1: 294057858 level 1 data cache
	CPU2: 180011053 level 1 data cache
	CPU3: 301399171 level 1 data cache

	CPU0: 140733450095280 level 1 instruct cache
	CPU1: 94362146779344 level 1 instruct cache
	CPU2: 140733450095024 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3405217 last level cache
	CPU1: 2975089 last level cache
	CPU2: 2891323 last level cache
	CPU3: 2994030 last level cache

	CPU0: 314700875 data TLB
	CPU1: 294057858 data TLB
	CPU2: 179936359 data TLB
	CPU3: 301399171 data TLB

	CPU0: 1037622 instruct TLB
	CPU1: 965462 instruct TLB
	CPU2: 628989 instruct TLB
	CPU3: 988380 instruct TLB
HW Instruction Count:
	CPU0: Used 1771148080 instructions
	CPU1: Used 998151753 instructions
	CPU2: Used 1396296053 instructions
	CPU3: Used 1396296053 instructions

Hardware misses:
	CPU0: 22168803 cache misses
	CPU1: 17290294 cache misses
	CPU2: 17239211 cache misses
	CPU3: 17239211 cache misses

	CPU0: 22168803 branch misses
	CPU1: 17290298 branch misses
	CPU2: 17239211 branch misses
	CPU3: 19394573 branch misses

Cache Read/Write:
	CPU0: 211144161 cache reads
	CPU1: 276600124 cache reads
	CPU2: 328320451 cache reads
	CPU3: 285702744 cache reads

	CPU0: 22168803 cache writes
	CPU1: 17290298 cache writes
	CPU2: 17239211 cache writes
	CPU3: 19394573 cache writes

Level 1 cache & TLB:
	CPU0: 248108000 level 1 data cache
	CPU1: 246665457 level 1 data cache
	CPU2: 352546384 level 1 data cache
	CPU3: 239214858 level 1 data cache

	CPU0: 140723704417248 level 1 instruct cache
	CPU1: 94222167339216 level 1 instruct cache
	CPU2: 140723704416992 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3554868 last level cache
	CPU1: 2797354 last level cache
	CPU2: 3228891 last level cache
	CPU3: 2678941 last level cache

	CPU0: 248108000 data TLB
	CPU1: 246665413 data TLB
	CPU2: 352546384 data TLB
	CPU3: 239214858 data TLB

	CPU0: 844857 instruct TLB
	CPU1: 806999 instruct TLB
	CPU2: 1175060 instruct TLB
	CPU3: 797376 instruct TLB
HW Instruction Count:
	CPU0: Used 1053579888 instructions
	CPU1: Used 1207000284 instructions
	CPU2: Used 1103461205 instructions
	CPU3: Used 1103461205 instructions

Hardware misses:
	CPU0: 20765136 cache misses
	CPU1: 18728099 cache misses
	CPU2: 19285717 cache misses
	CPU3: 19285717 cache misses

	CPU0: 20765136 branch misses
	CPU1: 18725552 branch misses
	CPU2: 19285717 branch misses
	CPU3: 18373859 branch misses

Cache Read/Write:
	CPU0: 238603948 cache reads
	CPU1: 293556994 cache reads
	CPU2: 247512865 cache reads
	CPU3: 306390139 cache reads

	CPU0: 20765136 cache writes
	CPU1: 18725552 cache writes
	CPU2: 19285717 cache writes
	CPU3: 18373859 cache writes

Level 1 cache & TLB:
	CPU0: 270902614 level 1 data cache
	CPU1: 300088209 level 1 data cache
	CPU2: 303769950 level 1 data cache
	CPU3: 227920198 level 1 data cache

	CPU0: 140729739807520 level 1 instruct cache
	CPU1: 94586745159888 level 1 instruct cache
	CPU2: 140729739807264 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3482651 last level cache
	CPU1: 3115082 last level cache
	CPU2: 3274158 last level cache
	CPU3: 2778096 last level cache

	CPU0: 270902614 data TLB
	CPU1: 300082854 data TLB
	CPU2: 303769909 data TLB
	CPU3: 227920198 data TLB

	CPU0: 912530 instruct TLB
	CPU1: 941428 instruct TLB
	CPU2: 1045817 instruct TLB
	CPU3: 765762 instruct TLB
HW Instruction Count:
	CPU0: Used 1089115221 instructions
	CPU1: Used 1916950376 instructions
	CPU2: Used 999347950 instructions
	CPU3: Used 999347950 instructions

Hardware misses:
	CPU0: 23058447 cache misses
	CPU1: 19726815 cache misses
	CPU2: 15930103 cache misses
	CPU3: 15930103 cache misses

	CPU0: 23058447 branch misses
	CPU1: 19726815 branch misses
	CPU2: 15930599 branch misses
	CPU3: 18800341 branch misses

Cache Read/Write:
	CPU0: 185799917 cache reads
	CPU1: 330744177 cache reads
	CPU2: 306841091 cache reads
	CPU3: 263581576 cache reads

	CPU0: 23058447 cache writes
	CPU1: 19726815 cache writes
	CPU2: 15930599 cache writes
	CPU3: 18800341 cache writes

Level 1 cache & TLB:
	CPU0: 219989022 level 1 data cache
	CPU1: 369760280 level 1 data cache
	CPU2: 254204757 level 1 data cache
	CPU3: 256485091 level 1 data cache

	CPU0: 140736356234496 level 1 instruct cache
	CPU1: 94798995644624 level 1 instruct cache
	CPU2: 140736356234240 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3466442 last level cache
	CPU1: 3169494 last level cache
	CPU2: 2871127 last level cache
	CPU3: 3033020 last level cache

	CPU0: 219992701 data TLB
	CPU1: 369760280 data TLB
	CPU2: 254204757 data TLB
	CPU3: 256485091 data TLB

	CPU0: 751864 instruct TLB
	CPU1: 1141865 instruct TLB
	CPU2: 869507 instruct TLB
	CPU3: 850234 instruct TLB
HW Instruction Count:
	CPU0: Used 1156253602 instructions
	CPU1: Used 1601230851 instructions
	CPU2: Used 860313776 instructions
	CPU3: Used 860313776 instructions

Hardware misses:
	CPU0: 22663466 cache misses
	CPU1: 16219432 cache misses
	CPU2: 20281817 cache misses
	CPU3: 20281817 cache misses

	CPU0: 22665337 branch misses
	CPU1: 16219431 branch misses
	CPU2: 20281817 branch misses
	CPU3: 17344498 branch misses

Cache Read/Write:
	CPU0: 318238783 cache reads
	CPU1: 339928901 cache reads
	CPU2: 266076504 cache reads
	CPU3: 313938928 cache reads

	CPU0: 22665337 cache writes
	CPU1: 16219431 cache writes
	CPU2: 20281817 cache writes
	CPU3: 17344498 cache writes

Level 1 cache & TLB:
	CPU0: 423991758 level 1 data cache
	CPU1: 184174956 level 1 data cache
	CPU2: 854070571 level 1 data cache
	CPU3: 611559025 level 1 data cache

	CPU0: 140727405191584 level 1 instruct cache
	CPU1: 94078816985296 level 1 instruct cache
	CPU2: 140727405191328 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5190124 last level cache
	CPU1: 3656429 last level cache
	CPU2: 18466041 last level cache
	CPU3: 5117822 last level cache

	CPU0: 423991758 data TLB
	CPU1: 184174914 data TLB
	CPU2: 854091421 data TLB
	CPU3: 611559025 data TLB

	CPU0: 1663449 instruct TLB
	CPU1: 893379 instruct TLB
	CPU2: 4635695 instruct TLB
	CPU3: 1261823 instruct TLB
HW Instruction Count:
	CPU0: Used 538235786 instructions
	CPU1: Used 2083939638 instructions
	CPU2: Used 1165039567 instructions
	CPU3: Used 1165039567 instructions

Hardware misses:
	CPU0: 20955309 cache misses
	CPU1: 21667200 cache misses
	CPU2: 21431379 cache misses
	CPU3: 21431379 cache misses

	CPU0: 20955309 branch misses
	CPU1: 21667198 branch misses
	CPU2: 21431379 branch misses
	CPU3: 15136387 branch misses

Cache Read/Write:
	CPU0: 276150325 cache reads
	CPU1: 328238700 cache reads
	CPU2: 342839174 cache reads
	CPU3: 210678720 cache reads

	CPU0: 20955309 cache writes
	CPU1: 21667198 cache writes
	CPU2: 21431379 cache writes
	CPU3: 15136387 cache writes

Level 1 cache & TLB:
	CPU0: 223046044 level 1 data cache
	CPU1: 273869368 level 1 data cache
	CPU2: 442067386 level 1 data cache
	CPU3: 218950807 level 1 data cache

	CPU0: 140730670943088 level 1 instruct cache
	CPU1: 94783503892688 level 1 instruct cache
	CPU2: 140730670942832 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3745386 last level cache
	CPU1: 3075941 last level cache
	CPU2: 4125407 last level cache
	CPU3: 3249913 last level cache

	CPU0: 223046044 data TLB
	CPU1: 273895923 data TLB
	CPU2: 442065401 data TLB
	CPU3: 218950883 data TLB

	CPU0: 791441 instruct TLB
	CPU1: 969352 instruct TLB
	CPU2: 1510871 instruct TLB
	CPU3: 834080 instruct TLB
HW Instruction Count:
	CPU0: Used 1301917833 instructions
	CPU1: Used 1607859582 instructions
	CPU2: Used 1190149185 instructions
	CPU3: Used 1190149185 instructions

Hardware misses:
	CPU0: 18935909 cache misses
	CPU1: 16570908 cache misses
	CPU2: 19328888 cache misses
	CPU3: 19328888 cache misses

	CPU0: 18936138 branch misses
	CPU1: 16570908 branch misses
	CPU2: 19328891 branch misses
	CPU3: 20961920 branch misses

Cache Read/Write:
	CPU0: 232565218 cache reads
	CPU1: 306988349 cache reads
	CPU2: 324027154 cache reads
	CPU3: 306305511 cache reads

	CPU0: 18936138 cache writes
	CPU1: 16570908 cache writes
	CPU2: 19328891 cache writes
	CPU3: 20961920 cache writes

Level 1 cache & TLB:
	CPU0: 396131127 level 1 data cache
	CPU1: 259258065 level 1 data cache
	CPU2: 292768915 level 1 data cache
	CPU3: 207861437 level 1 data cache

	CPU0: 140723968146576 level 1 instruct cache
	CPU1: 94657873670352 level 1 instruct cache
	CPU2: 140723968146320 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4282209 last level cache
	CPU1: 3461869 last level cache
	CPU2: 3753911 last level cache
	CPU3: 2722886 last level cache

	CPU0: 396133105 data TLB
	CPU1: 259259398 data TLB
	CPU2: 292769057 data TLB
	CPU3: 207862107 data TLB

	CPU0: 1364908 instruct TLB
	CPU1: 901577 instruct TLB
	CPU2: 1053713 instruct TLB
	CPU3: 779202 instruct TLB
HW Instruction Count:
	CPU0: Used 1662486196 instructions
	CPU1: Used 590657357 instructions
	CPU2: Used 1297917080 instructions
	CPU3: Used 1297917080 instructions

Hardware misses:
	CPU0: 18374663 cache misses
	CPU1: 25236758 cache misses
	CPU2: 15163947 cache misses
	CPU3: 15163947 cache misses

	CPU0: 18374354 branch misses
	CPU1: 25236758 branch misses
	CPU2: 15163947 branch misses
	CPU3: 19428547 branch misses

Cache Read/Write:
	CPU0: 298193861 cache reads
	CPU1: 342256759 cache reads
	CPU2: 242918544 cache reads
	CPU3: 286640307 cache reads

	CPU0: 18374354 cache writes
	CPU1: 25236758 cache writes
	CPU2: 15163947 cache writes
	CPU3: 19428547 cache writes

Level 1 cache & TLB:
	CPU0: 248356993 level 1 data cache
	CPU1: 317937330 level 1 data cache
	CPU2: 267879236 level 1 data cache
	CPU3: 323658633 level 1 data cache

	CPU0: 140727385371264 level 1 instruct cache
	CPU1: 94287877529808 level 1 instruct cache
	CPU2: 140727385371008 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3753266 last level cache
	CPU1: 3455604 last level cache
	CPU2: 3457646 last level cache
	CPU3: 3556656 last level cache

	CPU0: 248356993 data TLB
	CPU1: 317937330 data TLB
	CPU2: 267897638 data TLB
	CPU3: 323650406 data TLB

	CPU0: 872591 instruct TLB
	CPU1: 1132360 instruct TLB
	CPU2: 980474 instruct TLB
	CPU3: 1122221 instruct TLB
HW Instruction Count:
	CPU0: Used 1218421091 instructions
	CPU1: Used 1573284945 instructions
	CPU2: Used 2077626925 instructions
	CPU3: Used 2077626925 instructions

Hardware misses:
	CPU0: 18469621 cache misses
	CPU1: 17274085 cache misses
	CPU2: 19065361 cache misses
	CPU3: 19065361 cache misses

	CPU0: 18469621 branch misses
	CPU1: 17274419 branch misses
	CPU2: 19065361 branch misses
	CPU3: 19611848 branch misses

Cache Read/Write:
	CPU0: 364004729 cache reads
	CPU1: 252544124 cache reads
	CPU2: 302160867 cache reads
	CPU3: 238224597 cache reads

	CPU0: 18469621 cache writes
	CPU1: 17274419 cache writes
	CPU2: 19065361 cache writes
	CPU3: 19611848 cache writes

Level 1 cache & TLB:
	CPU0: 345471802 level 1 data cache
	CPU1: 307614629 level 1 data cache
	CPU2: 247998677 level 1 data cache
	CPU3: 269896975 level 1 data cache

	CPU0: 140729692701136 level 1 instruct cache
	CPU1: 94751069098192 level 1 instruct cache
	CPU2: 140729692700880 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3652175 last level cache
	CPU1: 3245211 last level cache
	CPU2: 3536653 last level cache
	CPU3: 3939651 last level cache

	CPU0: 345471176 data TLB
	CPU1: 307614629 data TLB
	CPU2: 247998677 data TLB
	CPU3: 269896935 data TLB

	CPU0: 1165901 instruct TLB
	CPU1: 1065395 instruct TLB
	CPU2: 907595 instruct TLB
	CPU3: 1001001 instruct TLB
HW Instruction Count:
	CPU0: Used 1343420673 instructions
	CPU1: Used 1411818162 instructions
	CPU2: Used 1512017238 instructions
	CPU3: Used 1512017238 instructions

Hardware misses:
	CPU0: 27110812 cache misses
	CPU1: 23861283 cache misses
	CPU2: 23897601 cache misses
	CPU3: 23897601 cache misses

	CPU0: 27110661 branch misses
	CPU1: 23861283 branch misses
	CPU2: 23897601 branch misses
	CPU3: 20350626 branch misses

Cache Read/Write:
	CPU0: 362587791 cache reads
	CPU1: 228782119 cache reads
	CPU2: 199009040 cache reads
	CPU3: 363178835 cache reads

	CPU0: 27110661 cache writes
	CPU1: 23861283 cache writes
	CPU2: 23897601 cache writes
	CPU3: 20350626 cache writes

Level 1 cache & TLB:
	CPU0: 204275195 level 1 data cache
	CPU1: 223925583 level 1 data cache
	CPU2: 347488238 level 1 data cache
	CPU3: 391385307 level 1 data cache

	CPU0: 140735301799312 level 1 instruct cache
	CPU1: 94518021169360 level 1 instruct cache
	CPU2: 140735301799056 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3672845 last level cache
	CPU1: 3228417 last level cache
	CPU2: 3957635 last level cache
	CPU3: 3661813 last level cache

	CPU0: 204252723 data TLB
	CPU1: 223925541 data TLB
	CPU2: 347519334 data TLB
	CPU3: 391385689 data TLB

	CPU0: 757704 instruct TLB
	CPU1: 844908 instruct TLB
	CPU2: 1178612 instruct TLB
	CPU3: 1383423 instruct TLB
HW Instruction Count:
	CPU0: Used 1081727352 instructions
	CPU1: Used 1420957356 instructions
	CPU2: Used 1504221163 instructions
	CPU3: Used 1504221163 instructions

Hardware misses:
	CPU0: 27229955 cache misses
	CPU1: 20089249 cache misses
	CPU2: 23910437 cache misses
	CPU3: 23910437 cache misses

	CPU0: 27229955 branch misses
	CPU1: 20089344 branch misses
	CPU2: 23910395 branch misses
	CPU3: 23228046 branch misses

Cache Read/Write:
	CPU0: 215429717 cache reads
	CPU1: 279914842 cache reads
	CPU2: 254103698 cache reads
	CPU3: 405593563 cache reads

	CPU0: 27229955 cache writes
	CPU1: 20089344 cache writes
	CPU2: 23910395 cache writes
	CPU3: 23228046 cache writes

Level 1 cache & TLB:
	CPU0: 188648913 level 1 data cache
	CPU1: 430865898 level 1 data cache
	CPU2: 299020110 level 1 data cache
	CPU3: 247190865 level 1 data cache

	CPU0: 140731055650976 level 1 instruct cache
	CPU1: 94123059036368 level 1 instruct cache
	CPU2: 140731055650720 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3356668 last level cache
	CPU1: 3724577 last level cache
	CPU2: 3953968 last level cache
	CPU3: 3460629 last level cache

	CPU0: 188648913 data TLB
	CPU1: 430865898 data TLB
	CPU2: 299032180 data TLB
	CPU3: 247190825 data TLB

	CPU0: 710885 instruct TLB
	CPU1: 1479362 instruct TLB
	CPU2: 1052282 instruct TLB
	CPU3: 910209 instruct TLB
HW Instruction Count:
	CPU0: Used 1425443393 instructions
	CPU1: Used 1118732776 instructions
	CPU2: Used 1294893566 instructions
	CPU3: Used 1294893566 instructions

Hardware misses:
	CPU0: 23672649 cache misses
	CPU1: 24366451 cache misses
	CPU2: 20041565 cache misses
	CPU3: 20041565 cache misses

	CPU0: 23672650 branch misses
	CPU1: 24366149 branch misses
	CPU2: 20041565 branch misses
	CPU3: 22754988 branch misses

Cache Read/Write:
	CPU0: 279973481 cache reads
	CPU1: 299564671 cache reads
	CPU2: 265418060 cache reads
	CPU3: 322427801 cache reads

	CPU0: 23672650 cache writes
	CPU1: 24366149 cache writes
	CPU2: 20041565 cache writes
	CPU3: 22754988 cache writes

Level 1 cache & TLB:
	CPU0: 256393476 level 1 data cache
	CPU1: 345297903 level 1 data cache
	CPU2: 274068973 level 1 data cache
	CPU3: 276794092 level 1 data cache

	CPU0: 140726417913808 level 1 instruct cache
	CPU1: 94471875219664 level 1 instruct cache
	CPU2: 140726417913552 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3714503 last level cache
	CPU1: 3592477 last level cache
	CPU2: 3322540 last level cache
	CPU3: 3366902 last level cache

	CPU0: 256393435 data TLB
	CPU1: 345297903 data TLB
	CPU2: 274068973 data TLB
	CPU3: 276794092 data TLB

	CPU0: 945278 instruct TLB
	CPU1: 1197193 instruct TLB
	CPU2: 976689 instruct TLB
	CPU3: 973237 instruct TLB
HW Instruction Count:
	CPU0: Used 1264860820 instructions
	CPU1: Used 1091111622 instructions
	CPU2: Used 1261159829 instructions
	CPU3: Used 1261159829 instructions

Hardware misses:
	CPU0: 23690252 cache misses
	CPU1: 21124981 cache misses
	CPU2: 23749981 cache misses
	CPU3: 23749981 cache misses

	CPU0: 23690252 branch misses
	CPU1: 21126219 branch misses
	CPU2: 23749981 branch misses
	CPU3: 22371654 branch misses

Cache Read/Write:
	CPU0: 240096263 cache reads
	CPU1: 283466143 cache reads
	CPU2: 300993133 cache reads
	CPU3: 341777348 cache reads

	CPU0: 23690252 cache writes
	CPU1: 21126219 cache writes
	CPU2: 23749981 cache writes
	CPU3: 22371654 cache writes

Level 1 cache & TLB:
	CPU0: 215084678 level 1 data cache
	CPU1: 338651742 level 1 data cache
	CPU2: 301392492 level 1 data cache
	CPU3: 296519059 level 1 data cache

	CPU0: 140724119039312 level 1 instruct cache
	CPU1: 94283103961296 level 1 instruct cache
	CPU2: 140724119039056 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3638379 last level cache
	CPU1: 3241647 last level cache
	CPU2: 3716778 last level cache
	CPU3: 3327328 last level cache

	CPU0: 215084567 data TLB
	CPU1: 338651742 data TLB
	CPU2: 301391716 data TLB
	CPU3: 296515461 data TLB

	CPU0: 778761 instruct TLB
	CPU1: 1173561 instruct TLB
	CPU2: 1115174 instruct TLB
	CPU3: 1059933 instruct TLB
HW Instruction Count:
	CPU0: Used 982646332 instructions
	CPU1: Used 1530274648 instructions
	CPU2: Used 1269071073 instructions
	CPU3: Used 1269071073 instructions

Hardware misses:
	CPU0: 25819603 cache misses
	CPU1: 21390410 cache misses
	CPU2: 22001674 cache misses
	CPU3: 22001674 cache misses

	CPU0: 25816118 branch misses
	CPU1: 21390415 branch misses
	CPU2: 22001674 branch misses
	CPU3: 23346349 branch misses

Cache Read/Write:
	CPU0: 349417860 cache reads
	CPU1: 240424222 cache reads
	CPU2: 239183188 cache reads
	CPU3: 337595019 cache reads

	CPU0: 25816118 cache writes
	CPU1: 21390415 cache writes
	CPU2: 22001674 cache writes
	CPU3: 23346349 cache writes

Level 1 cache & TLB:
	CPU0: 277493333 level 1 data cache
	CPU1: 346119336 level 1 data cache
	CPU2: 241745243 level 1 data cache
	CPU3: 287837702 level 1 data cache

	CPU0: 140735218444912 level 1 instruct cache
	CPU1: 94751597351120 level 1 instruct cache
	CPU2: 140735218444656 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3936265 last level cache
	CPU1: 3542441 last level cache
	CPU2: 3402719 last level cache
	CPU3: 3154064 last level cache

	CPU0: 277493598 data TLB
	CPU1: 346119295 data TLB
	CPU2: 241745243 data TLB
	CPU3: 287837702 data TLB

	CPU0: 1045651 instruct TLB
	CPU1: 1170267 instruct TLB
	CPU2: 912843 instruct TLB
	CPU3: 1015717 instruct TLB
HW Instruction Count:
	CPU0: Used 1266433759 instructions
	CPU1: Used 1256939152 instructions
	CPU2: Used 1236972156 instructions
	CPU3: Used 1236972156 instructions

Hardware misses:
	CPU0: 24996082 cache misses
	CPU1: 24807284 cache misses
	CPU2: 21427704 cache misses
	CPU3: 21427704 cache misses

	CPU0: 24996082 branch misses
	CPU1: 24807284 branch misses
	CPU2: 21427704 branch misses
	CPU3: 22434303 branch misses

Cache Read/Write:
	CPU0: 247513607 cache reads
	CPU1: 209279123 cache reads
	CPU2: 363369749 cache reads
	CPU3: 332314174 cache reads

	CPU0: 24996082 cache writes
	CPU1: 24807284 cache writes
	CPU2: 21427704 cache writes
	CPU3: 22434303 cache writes

Level 1 cache & TLB:
	CPU0: 247775362 level 1 data cache
	CPU1: 407923586 level 1 data cache
	CPU2: 260002934 level 1 data cache
	CPU3: 253517638 level 1 data cache

	CPU0: 140727334073920 level 1 instruct cache
	CPU1: 94836932636880 level 1 instruct cache
	CPU2: 140727334073664 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3631415 last level cache
	CPU1: 3752369 last level cache
	CPU2: 3899686 last level cache
	CPU3: 3294329 last level cache

	CPU0: 247775362 data TLB
	CPU1: 407923545 data TLB
	CPU2: 260002934 data TLB
	CPU3: 253517638 data TLB

	CPU0: 919009 instruct TLB
	CPU1: 1424268 instruct TLB
	CPU2: 915317 instruct TLB
	CPU3: 977329 instruct TLB
HW Instruction Count:
	CPU0: Used 1019227606 instructions
	CPU1: Used 1403378845 instructions
	CPU2: Used 1325444552 instructions
	CPU3: Used 1325444552 instructions

Hardware misses:
	CPU0: 22395658 cache misses
	CPU1: 22586128 cache misses
	CPU2: 23331194 cache misses
	CPU3: 23331194 cache misses

	CPU0: 22397088 branch misses
	CPU1: 22586128 branch misses
	CPU2: 23331194 branch misses
	CPU3: 23959082 branch misses

Cache Read/Write:
	CPU0: 158856759 cache reads
	CPU1: 266513241 cache reads
	CPU2: 394017411 cache reads
	CPU3: 333648361 cache reads

	CPU0: 22397088 cache writes
	CPU1: 22586128 cache writes
	CPU2: 23331194 cache writes
	CPU3: 23959082 cache writes

Level 1 cache & TLB:
	CPU0: 364590465 level 1 data cache
	CPU1: 213499106 level 1 data cache
	CPU2: 300524284 level 1 data cache
	CPU3: 289652438 level 1 data cache

	CPU0: 140720720650416 level 1 instruct cache
	CPU1: 94183225966800 level 1 instruct cache
	CPU2: 140720720650160 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3976074 last level cache
	CPU1: 2971388 last level cache
	CPU2: 4045932 last level cache
	CPU3: 3555953 last level cache

	CPU0: 364590730 data TLB
	CPU1: 213499106 data TLB
	CPU2: 300524840 data TLB
	CPU3: 289652395 data TLB

	CPU0: 1295341 instruct TLB
	CPU1: 760625 instruct TLB
	CPU2: 1120654 instruct TLB
	CPU3: 1039301 instruct TLB
HW Instruction Count:
	CPU0: Used 1057214413 instructions
	CPU1: Used 1093335302 instructions
	CPU2: Used 1484702029 instructions
	CPU3: Used 1484702029 instructions

Hardware misses:
	CPU0: 23761672 cache misses
	CPU1: 20851082 cache misses
	CPU2: 24537557 cache misses
	CPU3: 24537557 cache misses

	CPU0: 23761672 branch misses
	CPU1: 20851082 branch misses
	CPU2: 24537557 branch misses
	CPU3: 23632733 branch misses

Cache Read/Write:
	CPU0: 210991983 cache reads
	CPU1: 311788306 cache reads
	CPU2: 276800924 cache reads
	CPU3: 433801800 cache reads

	CPU0: 23761672 cache writes
	CPU1: 20851082 cache writes
	CPU2: 24537557 cache writes
	CPU3: 23632733 cache writes

Level 1 cache & TLB:
	CPU0: 202689098 level 1 data cache
	CPU1: 347780379 level 1 data cache
	CPU2: 324358395 level 1 data cache
	CPU3: 277574256 level 1 data cache

	CPU0: 140725188630496 level 1 instruct cache
	CPU1: 94204785103056 level 1 instruct cache
	CPU2: 140725188630240 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3246112 last level cache
	CPU1: 3681103 last level cache
	CPU2: 3846234 last level cache
	CPU3: 3409313 last level cache

	CPU0: 202680142 data TLB
	CPU1: 347782679 data TLB
	CPU2: 324352393 data TLB
	CPU3: 277574216 data TLB

	CPU0: 753501 instruct TLB
	CPU1: 1248000 instruct TLB
	CPU2: 1184326 instruct TLB
	CPU3: 1001465 instruct TLB
HW Instruction Count:
	CPU0: Used 718567550 instructions
	CPU1: Used 2460855983 instructions
	CPU2: Used 746236913 instructions
	CPU3: Used 746236913 instructions

Hardware misses:
	CPU0: 22656546 cache misses
	CPU1: 27765368 cache misses
	CPU2: 20905073 cache misses
	CPU3: 20905073 cache misses

	CPU0: 22656415 branch misses
	CPU1: 27765368 branch misses
	CPU2: 20904117 branch misses
	CPU3: 19513338 branch misses

Cache Read/Write:
	CPU0: 193223756 cache reads
	CPU1: 270095866 cache reads
	CPU2: 338799363 cache reads
	CPU3: 365072278 cache reads

	CPU0: 22656415 cache writes
	CPU1: 27765368 cache writes
	CPU2: 20904117 cache writes
	CPU3: 19513338 cache writes

Level 1 cache & TLB:
	CPU0: 193223598 level 1 data cache
	CPU1: 379692317 level 1 data cache
	CPU2: 404979008 level 1 data cache
	CPU3: 181766504 level 1 data cache

	CPU0: 140722627553280 level 1 instruct cache
	CPU1: 94008655880400 level 1 instruct cache
	CPU2: 140722627553024 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3811565 last level cache
	CPU1: 3462645 last level cache
	CPU2: 3910683 last level cache
	CPU3: 3030869 last level cache

	CPU0: 193246983 data TLB
	CPU1: 379692317 data TLB
	CPU2: 404967691 data TLB
	CPU3: 181766464 data TLB

	CPU0: 779865 instruct TLB
	CPU1: 1296223 instruct TLB
	CPU2: 1405694 instruct TLB
	CPU3: 698971 instruct TLB
HW Instruction Count:
	CPU0: Used 1378442273 instructions
	CPU1: Used 1579842142 instructions
	CPU2: Used 1110752811 instructions
	CPU3: Used 1110752811 instructions

Hardware misses:
	CPU0: 23605785 cache misses
	CPU1: 24311851 cache misses
	CPU2: 23223450 cache misses
	CPU3: 23223450 cache misses

	CPU0: 23605572 branch misses
	CPU1: 24311849 branch misses
	CPU2: 23223473 branch misses
	CPU3: 20427804 branch misses

Cache Read/Write:
	CPU0: 266218515 cache reads
	CPU1: 256639361 cache reads
	CPU2: 268668322 cache reads
	CPU3: 376263319 cache reads

	CPU0: 23605572 cache writes
	CPU1: 24311849 cache writes
	CPU2: 23223473 cache writes
	CPU3: 20427804 cache writes

Level 1 cache & TLB:
	CPU0: 248629250 level 1 data cache
	CPU1: 300651940 level 1 data cache
	CPU2: 361668020 level 1 data cache
	CPU3: 241978418 level 1 data cache

	CPU0: 140730846104720 level 1 instruct cache
	CPU1: 94309599695056 level 1 instruct cache
	CPU2: 140730846104464 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3615354 last level cache
	CPU1: 3471590 last level cache
	CPU2: 3784483 last level cache
	CPU3: 3136457 last level cache

	CPU0: 248629250 data TLB
	CPU1: 300638085 data TLB
	CPU2: 361667980 data TLB
	CPU3: 241978418 data TLB

	CPU0: 888755 instruct TLB
	CPU1: 1064620 instruct TLB
	CPU2: 1332889 instruct TLB
	CPU3: 872371 instruct TLB
HW Instruction Count:
	CPU0: Used 846391741 instructions
	CPU1: Used 1546659739 instructions
	CPU2: Used 1484978069 instructions
	CPU3: Used 1484978069 instructions

Hardware misses:
	CPU0: 24973523 cache misses
	CPU1: 23525744 cache misses
	CPU2: 22801550 cache misses
	CPU3: 22801550 cache misses

	CPU0: 24973521 branch misses
	CPU1: 23525744 branch misses
	CPU2: 22801550 branch misses
	CPU3: 21740187 branch misses

Cache Read/Write:
	CPU0: 318429085 cache reads
	CPU1: 340192887 cache reads
	CPU2: 246434979 cache reads
	CPU3: 314753371 cache reads

	CPU0: 24973521 cache writes
	CPU1: 23525744 cache writes
	CPU2: 22801550 cache writes
	CPU3: 21740187 cache writes

Level 1 cache & TLB:
	CPU0: 283299574 level 1 data cache
	CPU1: 413140671 level 1 data cache
	CPU2: 277212451 level 1 data cache
	CPU3: 198750161 level 1 data cache

	CPU0: 140731949937184 level 1 instruct cache
	CPU1: 94884666613968 level 1 instruct cache
	CPU2: 140731949936928 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3957409 last level cache
	CPU1: 3585968 last level cache
	CPU2: 3676781 last level cache
	CPU3: 3174390 last level cache

	CPU0: 283299534 data TLB
	CPU1: 413120218 data TLB
	CPU2: 277234548 data TLB
	CPU3: 198750161 data TLB

	CPU0: 978193 instruct TLB
	CPU1: 1421769 instruct TLB
	CPU2: 1038296 instruct TLB
	CPU3: 761401 instruct TLB
HW Instruction Count:
	CPU0: Used 1050090198 instructions
	CPU1: Used 1271142293 instructions
	CPU2: Used 1126375559 instructions
	CPU3: Used 1126375559 instructions

Hardware misses:
	CPU0: 24878046 cache misses
	CPU1: 23301344 cache misses
	CPU2: 21668782 cache misses
	CPU3: 21668782 cache misses

	CPU0: 24878118 branch misses
	CPU1: 23301338 branch misses
	CPU2: 21668782 branch misses
	CPU3: 24418250 branch misses

Cache Read/Write:
	CPU0: 267149759 cache reads
	CPU1: 281424826 cache reads
	CPU2: 283977388 cache reads
	CPU3: 320289172 cache reads

	CPU0: 24878118 cache writes
	CPU1: 23301338 cache writes
	CPU2: 21668782 cache writes
	CPU3: 24418250 cache writes

Level 1 cache & TLB:
	CPU0: 304193778 level 1 data cache
	CPU1: 278933671 level 1 data cache
	CPU2: 273785211 level 1 data cache
	CPU3: 313438419 level 1 data cache

	CPU0: 140734580237408 level 1 instruct cache
	CPU1: 93838612238544 level 1 instruct cache
	CPU2: 140734580237152 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3972787 last level cache
	CPU1: 3010750 last level cache
	CPU2: 4020656 last level cache
	CPU3: 3418705 last level cache

	CPU0: 304176255 data TLB
	CPU1: 278933628 data TLB
	CPU2: 273785211 data TLB
	CPU3: 313438419 data TLB

	CPU0: 1086207 instruct TLB
	CPU1: 993544 instruct TLB
	CPU2: 993395 instruct TLB
	CPU3: 1119383 instruct TLB
HW Instruction Count:
	CPU0: Used 1312797144 instructions
	CPU1: Used 1199487337 instructions
	CPU2: Used 1439218095 instructions
	CPU3: Used 1439218095 instructions

Hardware misses:
	CPU0: 27041397 cache misses
	CPU1: 21233618 cache misses
	CPU2: 23281545 cache misses
	CPU3: 23281545 cache misses

	CPU0: 27041397 branch misses
	CPU1: 21233618 branch misses
	CPU2: 23281545 branch misses
	CPU3: 21126976 branch misses

Cache Read/Write:
	CPU0: 196947738 cache reads
	CPU1: 477604993 cache reads
	CPU2: 317864844 cache reads
	CPU3: 160595836 cache reads

	CPU0: 27041397 cache writes
	CPU1: 21233618 cache writes
	CPU2: 23281545 cache writes
	CPU3: 21126976 cache writes

Level 1 cache & TLB:
	CPU0: 197173100 level 1 data cache
	CPU1: 409159197 level 1 data cache
	CPU2: 244093658 level 1 data cache
	CPU3: 317928806 level 1 data cache

	CPU0: 140730093631216 level 1 instruct cache
	CPU1: 94193164525776 level 1 instruct cache
	CPU2: 140730093630960 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3452836 last level cache
	CPU1: 3744985 last level cache
	CPU2: 3433416 last level cache
	CPU3: 3842049 last level cache

	CPU0: 197173060 data TLB
	CPU1: 409159197 data TLB
	CPU2: 244093658 data TLB
	CPU3: 317929542 data TLB

	CPU0: 726294 instruct TLB
	CPU1: 1440977 instruct TLB
	CPU2: 899313 instruct TLB
	CPU3: 1126905 instruct TLB
HW Instruction Count:
	CPU0: Used 918793340 instructions
	CPU1: Used 1243428031 instructions
	CPU2: Used 878447745 instructions
	CPU3: Used 878447745 instructions

Hardware misses:
	CPU0: 22117119 cache misses
	CPU1: 28177800 cache misses
	CPU2: 16080013 cache misses
	CPU3: 16080013 cache misses

	CPU0: 22113667 branch misses
	CPU1: 28177800 branch misses
	CPU2: 16080014 branch misses
	CPU3: 21371222 branch misses

Cache Read/Write:
	CPU0: 332746530 cache reads
	CPU1: 287352589 cache reads
	CPU2: 339106887 cache reads
	CPU3: 212077735 cache reads

	CPU0: 22113667 cache writes
	CPU1: 28177800 cache writes
	CPU2: 16080014 cache writes
	CPU3: 21371222 cache writes

Level 1 cache & TLB:
	CPU0: 265274412 level 1 data cache
	CPU1: 385378056 level 1 data cache
	CPU2: 207176761 level 1 data cache
	CPU3: 300016028 level 1 data cache

	CPU0: 140725577081504 level 1 instruct cache
	CPU1: 94582696181968 level 1 instruct cache
	CPU2: 140725577081248 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3800761 last level cache
	CPU1: 3737654 last level cache
	CPU2: 3336770 last level cache
	CPU3: 3533757 last level cache

	CPU0: 265433389 data TLB
	CPU1: 385378056 data TLB
	CPU2: 207176646 data TLB
	CPU3: 300016104 data TLB

	CPU0: 982182 instruct TLB
	CPU1: 1339888 instruct TLB
	CPU2: 821599 instruct TLB
	CPU3: 1089931 instruct TLB
HW Instruction Count:
	CPU0: Used 1212230771 instructions
	CPU1: Used 1322865957 instructions
	CPU2: Used 1237414139 instructions
	CPU3: Used 1237414139 instructions

Hardware misses:
	CPU0: 23271122 cache misses
	CPU1: 21906916 cache misses
	CPU2: 25233228 cache misses
	CPU3: 25233228 cache misses

	CPU0: 23271122 branch misses
	CPU1: 21906493 branch misses
	CPU2: 25233229 branch misses
	CPU3: 20529861 branch misses

Cache Read/Write:
	CPU0: 207576441 cache reads
	CPU1: 406134459 cache reads
	CPU2: 323024637 cache reads
	CPU3: 233383424 cache reads

	CPU0: 23271122 cache writes
	CPU1: 21906493 cache writes
	CPU2: 25233229 cache writes
	CPU3: 20529861 cache writes

Level 1 cache & TLB:
	CPU0: 220631649 level 1 data cache
	CPU1: 313945275 level 1 data cache
	CPU2: 336411737 level 1 data cache
	CPU3: 278994759 level 1 data cache

	CPU0: 140736700255632 level 1 instruct cache
	CPU1: 93908545614032 level 1 instruct cache
	CPU2: 140736700255376 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3714348 last level cache
	CPU1: 3669855 last level cache
	CPU2: 3348701 last level cache
	CPU3: 3241579 last level cache

	CPU0: 220633162 data TLB
	CPU1: 313959325 data TLB
	CPU2: 336380793 data TLB
	CPU3: 278994643 data TLB

	CPU0: 846299 instruct TLB
	CPU1: 1098948 instruct TLB
	CPU2: 1189808 instruct TLB
	CPU3: 997005 instruct TLB
HW Instruction Count:
	CPU0: Used 1491953868 instructions
	CPU1: Used 1391166500 instructions
	CPU2: Used 1288890097 instructions
	CPU3: Used 1288890097 instructions

Hardware misses:
	CPU0: 25878058 cache misses
	CPU1: 24097654 cache misses
	CPU2: 21668020 cache misses
	CPU3: 21668020 cache misses

	CPU0: 25878057 branch misses
	CPU1: 24097610 branch misses
	CPU2: 21668020 branch misses
	CPU3: 20778220 branch misses

Cache Read/Write:
	CPU0: 355707261 cache reads
	CPU1: 252396004 cache reads
	CPU2: 268590347 cache reads
	CPU3: 289584655 cache reads

	CPU0: 25878057 cache writes
	CPU1: 24097610 cache writes
	CPU2: 21668020 cache writes
	CPU3: 20778220 cache writes

Level 1 cache & TLB:
	CPU0: 242312882 level 1 data cache
	CPU1: 280435303 level 1 data cache
	CPU2: 337475352 level 1 data cache
	CPU3: 294608498 level 1 data cache

	CPU0: 140725885485584 level 1 instruct cache
	CPU1: 94217168457936 level 1 instruct cache
	CPU2: 140725885485328 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3765746 last level cache
	CPU1: 3126619 last level cache
	CPU2: 3484996 last level cache
	CPU3: 3658410 last level cache

	CPU0: 242277788 data TLB
	CPU1: 280435262 data TLB
	CPU2: 337475352 data TLB
	CPU3: 294634064 data TLB

	CPU0: 905228 instruct TLB
	CPU1: 1009716 instruct TLB
	CPU2: 1232210 instruct TLB
	CPU3: 1049179 instruct TLB
HW Instruction Count:
	CPU0: Used 1151297746 instructions
	CPU1: Used 894552761 instructions
	CPU2: Used 1292509717 instructions
	CPU3: Used 1292509717 instructions

Hardware misses:
	CPU0: 24388871 cache misses
	CPU1: 22756241 cache misses
	CPU2: 25620997 cache misses
	CPU3: 25620997 cache misses

	CPU0: 24388871 branch misses
	CPU1: 22756177 branch misses
	CPU2: 25620997 branch misses
	CPU3: 21996550 branch misses

Cache Read/Write:
	CPU0: 353012920 cache reads
	CPU1: 252531100 cache reads
	CPU2: 246626167 cache reads
	CPU3: 302444668 cache reads

	CPU0: 24388871 cache writes
	CPU1: 22756177 cache writes
	CPU2: 25620997 cache writes
	CPU3: 21996550 cache writes

Level 1 cache & TLB:
	CPU0: 323187400 level 1 data cache
	CPU1: 304680801 level 1 data cache
	CPU2: 245321320 level 1 data cache
	CPU3: 293510142 level 1 data cache

	CPU0: 140727736743760 level 1 instruct cache
	CPU1: 94054005731536 level 1 instruct cache
	CPU2: 140727736743504 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3855038 last level cache
	CPU1: 3218785 last level cache
	CPU2: 3924393 last level cache
	CPU3: 3377241 last level cache

	CPU0: 323187360 data TLB
	CPU1: 304693807 data TLB
	CPU2: 245321320 data TLB
	CPU3: 293510142 data TLB

	CPU0: 1127595 instruct TLB
	CPU1: 1094479 instruct TLB
	CPU2: 886163 instruct TLB
	CPU3: 1057335 instruct TLB
HW Instruction Count:
	CPU0: Used 974481702 instructions
	CPU1: Used 1384974968 instructions
	CPU2: Used 1304776956 instructions
	CPU3: Used 1304776956 instructions

Hardware misses:
	CPU0: 23645586 cache misses
	CPU1: 23353431 cache misses
	CPU2: 24738879 cache misses
	CPU3: 24738879 cache misses

	CPU0: 23645586 branch misses
	CPU1: 23354346 branch misses
	CPU2: 24738879 branch misses
	CPU3: 21616024 branch misses

Cache Read/Write:
	CPU0: 213228842 cache reads
	CPU1: 299048962 cache reads
	CPU2: 351211506 cache reads
	CPU3: 289629400 cache reads

	CPU0: 23645586 cache writes
	CPU1: 23354346 cache writes
	CPU2: 24738879 cache writes
	CPU3: 21616024 cache writes

Level 1 cache & TLB:
	CPU0: 164133013 level 1 data cache
	CPU1: 242757301 level 1 data cache
	CPU2: 410386637 level 1 data cache
	CPU3: 351604213 level 1 data cache

	CPU0: 140735249232640 level 1 instruct cache
	CPU1: 94404379898064 level 1 instruct cache
	CPU2: 140735249232384 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3339616 last level cache
	CPU1: 3624215 last level cache
	CPU2: 3747294 last level cache
	CPU3: 3768116 last level cache

	CPU0: 164132972 data TLB
	CPU1: 242761619 data TLB
	CPU2: 410386637 data TLB
	CPU3: 351604213 data TLB

	CPU0: 637183 instruct TLB
	CPU1: 906944 instruct TLB
	CPU2: 1429595 instruct TLB
	CPU3: 1185359 instruct TLB
HW Instruction Count:
	CPU0: Used 903566444 instructions
	CPU1: Used 1621287176 instructions
	CPU2: Used 1447822502 instructions
	CPU3: Used 1447822502 instructions

Hardware misses:
	CPU0: 23111194 cache misses
	CPU1: 21734825 cache misses
	CPU2: 22314979 cache misses
	CPU3: 22314979 cache misses

	CPU0: 23111194 branch misses
	CPU1: 21734822 branch misses
	CPU2: 22314979 branch misses
	CPU3: 25694900 branch misses

Cache Read/Write:
	CPU0: 167061089 cache reads
	CPU1: 371963538 cache reads
	CPU2: 400355643 cache reads
	CPU3: 213200690 cache reads

	CPU0: 23111194 cache writes
	CPU1: 21734822 cache writes
	CPU2: 22314979 cache writes
	CPU3: 25694900 cache writes

Level 1 cache & TLB:
	CPU0: 282687457 level 1 data cache
	CPU1: 307022471 level 1 data cache
	CPU2: 306527594 level 1 data cache
	CPU3: 255997434 level 1 data cache

	CPU0: 140731273191920 level 1 instruct cache
	CPU1: 94337415733456 level 1 instruct cache
	CPU2: 140731273191664 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3771334 last level cache
	CPU1: 3310255 last level cache
	CPU2: 3439166 last level cache
	CPU3: 3585817 last level cache

	CPU0: 282687457 data TLB
	CPU1: 307022428 data TLB
	CPU2: 306521119 data TLB
	CPU3: 255997434 data TLB

	CPU0: 1024788 instruct TLB
	CPU1: 1072718 instruct TLB
	CPU2: 1152204 instruct TLB
	CPU3: 917950 instruct TLB
HW Instruction Count:
	CPU0: Used 1072687744 instructions
	CPU1: Used 1308957219 instructions
	CPU2: Used 1509053894 instructions
	CPU3: Used 1509053894 instructions

Hardware misses:
	CPU0: 25533120 cache misses
	CPU1: 25253787 cache misses
	CPU2: 20180751 cache misses
	CPU3: 20180751 cache misses

	CPU0: 25533120 branch misses
	CPU1: 25253787 branch misses
	CPU2: 20180754 branch misses
	CPU3: 20992040 branch misses

Cache Read/Write:
	CPU0: 236579447 cache reads
	CPU1: 370944901 cache reads
	CPU2: 273756685 cache reads
	CPU3: 286889728 cache reads

	CPU0: 25533120 cache writes
	CPU1: 25253787 cache writes
	CPU2: 20180754 cache writes
	CPU3: 20992040 cache writes

Level 1 cache & TLB:
	CPU0: 177269065 level 1 data cache
	CPU1: 365018005 level 1 data cache
	CPU2: 312988059 level 1 data cache
	CPU3: 297278006 level 1 data cache

	CPU0: 140724582293968 level 1 instruct cache
	CPU1: 94554022002896 level 1 instruct cache
	CPU2: 140724582293712 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3513516 last level cache
	CPU1: 3635393 last level cache
	CPU2: 3656312 last level cache
	CPU3: 3183941 last level cache

	CPU0: 177269374 data TLB
	CPU1: 365018005 data TLB
	CPU2: 312988013 data TLB
	CPU3: 297278006 data TLB

	CPU0: 693581 instruct TLB
	CPU1: 1253439 instruct TLB
	CPU2: 1120752 instruct TLB
	CPU3: 1029431 instruct TLB
HW Instruction Count:
	CPU0: Used 954143591 instructions
	CPU1: Used 1646818952 instructions
	CPU2: Used 1312179675 instructions
	CPU3: Used 1312179675 instructions

Hardware misses:
	CPU0: 24554895 cache misses
	CPU1: 21560532 cache misses
	CPU2: 23019604 cache misses
	CPU3: 23019604 cache misses

	CPU0: 24554895 branch misses
	CPU1: 21560541 branch misses
	CPU2: 23019604 branch misses
	CPU3: 21426204 branch misses

Cache Read/Write:
	CPU0: 252277130 cache reads
	CPU1: 221152252 cache reads
	CPU2: 346389323 cache reads
	CPU3: 348368434 cache reads

	CPU0: 24554895 cache writes
	CPU1: 21560541 cache writes
	CPU2: 23019604 cache writes
	CPU3: 21426204 cache writes

Level 1 cache & TLB:
	CPU0: 331985726 level 1 data cache
	CPU1: 226158572 level 1 data cache
	CPU2: 276738814 level 1 data cache
	CPU3: 363376902 level 1 data cache

	CPU0: 140733570030896 level 1 instruct cache
	CPU1: 94058516701392 level 1 instruct cache
	CPU2: 140733570030640 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4062800 last level cache
	CPU1: 3239239 last level cache
	CPU2: 3700097 last level cache
	CPU3: 3505715 last level cache

	CPU0: 331986343 data TLB
	CPU1: 226158457 data TLB
	CPU2: 276738814 data TLB
	CPU3: 363376973 data TLB

	CPU0: 1148272 instruct TLB
	CPU1: 848550 instruct TLB
	CPU2: 959280 instruct TLB
	CPU3: 1175123 instruct TLB
HW Instruction Count:
	CPU0: Used 664286528 instructions
	CPU1: Used 1528860373 instructions
	CPU2: Used 2286111627 instructions
	CPU3: Used 2286111627 instructions

Hardware misses:
	CPU0: 25077237 cache misses
	CPU1: 22868321 cache misses
	CPU2: 20980872 cache misses
	CPU3: 20980872 cache misses

	CPU0: 25083448 branch misses
	CPU1: 22868321 branch misses
	CPU2: 20980872 branch misses
	CPU3: 23042761 branch misses

Cache Read/Write:
	CPU0: 245515971 cache reads
	CPU1: 393329148 cache reads
	CPU2: 253210169 cache reads
	CPU3: 259478813 cache reads

	CPU0: 25083448 cache writes
	CPU1: 22868321 cache writes
	CPU2: 20980872 cache writes
	CPU3: 23042761 cache writes

Level 1 cache & TLB:
	CPU0: 221234177 level 1 data cache
	CPU1: 323753638 level 1 data cache
	CPU2: 331789293 level 1 data cache
	CPU3: 286999834 level 1 data cache

	CPU0: 140721891505232 level 1 instruct cache
	CPU1: 94776982720720 level 1 instruct cache
	CPU2: 140721891504976 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3863826 last level cache
	CPU1: 3265926 last level cache
	CPU2: 3670183 last level cache
	CPU3: 3309594 last level cache

	CPU0: 221234914 data TLB
	CPU1: 323755506 data TLB
	CPU2: 331789370 data TLB
	CPU3: 287002311 data TLB

	CPU0: 824791 instruct TLB
	CPU1: 1143362 instruct TLB
	CPU2: 1154658 instruct TLB
	CPU3: 1010964 instruct TLB
HW Instruction Count:
	CPU0: Used 847296384 instructions
	CPU1: Used 1170293553 instructions
	CPU2: Used 1538056087 instructions
	CPU3: Used 1538056087 instructions

Hardware misses:
	CPU0: 25949155 cache misses
	CPU1: 21606532 cache misses
	CPU2: 24180490 cache misses
	CPU3: 24180490 cache misses

	CPU0: 25950657 branch misses
	CPU1: 21606531 branch misses
	CPU2: 24180466 branch misses
	CPU3: 22397480 branch misses

Cache Read/Write:
	CPU0: 307753410 cache reads
	CPU1: 256409995 cache reads
	CPU2: 281370773 cache reads
	CPU3: 306519832 cache reads

	CPU0: 25950657 cache writes
	CPU1: 21606531 cache writes
	CPU2: 24180466 cache writes
	CPU3: 22397480 cache writes

Level 1 cache & TLB:
	CPU0: 211938271 level 1 data cache
	CPU1: 257126844 level 1 data cache
	CPU2: 385764595 level 1 data cache
	CPU3: 312725181 level 1 data cache

	CPU0: 140732760373600 level 1 instruct cache
	CPU1: 94155138318544 level 1 instruct cache
	CPU2: 140732760373344 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3493389 last level cache
	CPU1: 3516552 last level cache
	CPU2: 4095794 last level cache
	CPU3: 3251508 last level cache

	CPU0: 211937531 data TLB
	CPU1: 257137028 data TLB
	CPU2: 385764671 data TLB
	CPU3: 312691919 data TLB

	CPU0: 796571 instruct TLB
	CPU1: 901724 instruct TLB
	CPU2: 1384790 instruct TLB
	CPU3: 1086140 instruct TLB
HW Instruction Count:
	CPU0: Used 1500578931 instructions
	CPU1: Used 1678114078 instructions
	CPU2: Used 889088201 instructions
	CPU3: Used 889088201 instructions

Hardware misses:
	CPU0: 25857837 cache misses
	CPU1: 24266057 cache misses
	CPU2: 22047676 cache misses
	CPU3: 22047676 cache misses

	CPU0: 25857516 branch misses
	CPU1: 24266057 branch misses
	CPU2: 22047455 branch misses
	CPU3: 21203357 branch misses

Cache Read/Write:
	CPU0: 287607988 cache reads
	CPU1: 278876300 cache reads
	CPU2: 328317299 cache reads
	CPU3: 256778207 cache reads

	CPU0: 25857516 cache writes
	CPU1: 24266057 cache writes
	CPU2: 22047455 cache writes
	CPU3: 21203357 cache writes

Level 1 cache & TLB:
	CPU0: 369042901 level 1 data cache
	CPU1: 211527404 level 1 data cache
	CPU2: 342507726 level 1 data cache
	CPU3: 349016056 level 1 data cache

	CPU0: 140729293363056 level 1 instruct cache
	CPU1: 94453477794000 level 1 instruct cache
	CPU2: 140729293362800 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4238382 last level cache
	CPU1: 3350230 last level cache
	CPU2: 4686730 last level cache
	CPU3: 4119639 last level cache

	CPU0: 369043414 data TLB
	CPU1: 211527404 data TLB
	CPU2: 342510386 data TLB
	CPU3: 348978570 data TLB

	CPU0: 1369002 instruct TLB
	CPU1: 852669 instruct TLB
	CPU2: 1386692 instruct TLB
	CPU3: 1224314 instruct TLB
HW Instruction Count:
	CPU0: Used 1615718543 instructions
	CPU1: Used 707589054 instructions
	CPU2: Used 1352744338 instructions
	CPU3: Used 1352744338 instructions

Hardware misses:
	CPU0: 22002990 cache misses
	CPU1: 14356695 cache misses
	CPU2: 15499056 cache misses
	CPU3: 15499056 cache misses

	CPU0: 22002990 branch misses
	CPU1: 14356690 branch misses
	CPU2: 15499056 branch misses
	CPU3: 14425592 branch misses

Cache Read/Write:
	CPU0: 468976001 cache reads
	CPU1: 155501027 cache reads
	CPU2: 176697069 cache reads
	CPU3: 286330063 cache reads

	CPU0: 22002990 cache writes
	CPU1: 14356690 cache writes
	CPU2: 15499056 cache writes
	CPU3: 14425592 cache writes

Level 1 cache & TLB:
	CPU0: 241418016 level 1 data cache
	CPU1: 264098358 level 1 data cache
	CPU2: 196070719 level 1 data cache
	CPU3: 397719750 level 1 data cache

	CPU0: 140726822902448 level 1 instruct cache
	CPU1: 94533698539728 level 1 instruct cache
	CPU2: 140726822902192 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3541050 last level cache
	CPU1: 2569440 last level cache
	CPU2: 3074827 last level cache
	CPU3: 3178642 last level cache

	CPU0: 241418016 data TLB
	CPU1: 264098316 data TLB
	CPU2: 196070719 data TLB
	CPU3: 397719750 data TLB

	CPU0: 827338 instruct TLB
	CPU1: 873014 instruct TLB
	CPU2: 636472 instruct TLB
	CPU3: 1277607 instruct TLB
HW Instruction Count:
	CPU0: Used 1546554300 instructions
	CPU1: Used 1431997768 instructions
	CPU2: Used 1270537429 instructions
	CPU3: Used 1270537429 instructions

Hardware misses:
	CPU0: 20313627 cache misses
	CPU1: 17780132 cache misses
	CPU2: 19516708 cache misses
	CPU3: 19516708 cache misses

	CPU0: 20315684 branch misses
	CPU1: 17780132 branch misses
	CPU2: 19516708 branch misses
	CPU3: 17975733 branch misses

Cache Read/Write:
	CPU0: 255720576 cache reads
	CPU1: 381519417 cache reads
	CPU2: 255709046 cache reads
	CPU3: 269194673 cache reads

	CPU0: 20315684 cache writes
	CPU1: 17780132 cache writes
	CPU2: 19516708 cache writes
	CPU3: 17975733 cache writes

Level 1 cache & TLB:
	CPU0: 206658463 level 1 data cache
	CPU1: 327449277 level 1 data cache
	CPU2: 373062133 level 1 data cache
	CPU3: 178769554 level 1 data cache

	CPU0: 140721449400480 level 1 instruct cache
	CPU1: 93829338112208 level 1 instruct cache
	CPU2: 140721449400224 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3292702 last level cache
	CPU1: 3136553 last level cache
	CPU2: 3365388 last level cache
	CPU3: 2411802 last level cache

	CPU0: 206658463 data TLB
	CPU1: 327449277 data TLB
	CPU2: 373062133 data TLB
	CPU3: 178769512 data TLB

	CPU0: 717884 instruct TLB
	CPU1: 1047306 instruct TLB
	CPU2: 1244586 instruct TLB
	CPU3: 616000 instruct TLB
HW Instruction Count:
	CPU0: Used 1458370612 instructions
	CPU1: Used 1217069967 instructions
	CPU2: Used 906877077 instructions
	CPU3: Used 906877077 instructions

Hardware misses:
	CPU0: 21466808 cache misses
	CPU1: 18348464 cache misses
	CPU2: 20486141 cache misses
	CPU3: 20486141 cache misses

	CPU0: 21465927 branch misses
	CPU1: 18349137 branch misses
	CPU2: 20486143 branch misses
	CPU3: 15003764 branch misses

Cache Read/Write:
	CPU0: 238553292 cache reads
	CPU1: 302523884 cache reads
	CPU2: 226689051 cache reads
	CPU3: 330491724 cache reads

	CPU0: 21465927 cache writes
	CPU1: 18349137 cache writes
	CPU2: 20486143 cache writes
	CPU3: 15003764 cache writes

Level 1 cache & TLB:
	CPU0: 255847484 level 1 data cache
	CPU1: 266974264 level 1 data cache
	CPU2: 318615212 level 1 data cache
	CPU3: 243825607 level 1 data cache

	CPU0: 140734598948608 level 1 instruct cache
	CPU1: 94675599786192 level 1 instruct cache
	CPU2: 140734598948352 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3137304 last level cache
	CPU1: 2951763 last level cache
	CPU2: 3031569 last level cache
	CPU3: 3046067 last level cache

	CPU0: 255847560 data TLB
	CPU1: 266966716 data TLB
	CPU2: 318622301 data TLB
	CPU3: 243827112 data TLB

	CPU0: 870509 instruct TLB
	CPU1: 869130 instruct TLB
	CPU2: 1066548 instruct TLB
	CPU3: 803384 instruct TLB
HW Instruction Count:
	CPU0: Used 1358429658 instructions
	CPU1: Used 1287934051 instructions
	CPU2: Used 1154187921 instructions
	CPU3: Used 1154187921 instructions

Hardware misses:
	CPU0: 19628818 cache misses
	CPU1: 22073038 cache misses
	CPU2: 18862112 cache misses
	CPU3: 18862112 cache misses

	CPU0: 19628820 branch misses
	CPU1: 22072969 branch misses
	CPU2: 18862112 branch misses
	CPU3: 15113192 branch misses

Cache Read/Write:
	CPU0: 316780625 cache reads
	CPU1: 270342959 cache reads
	CPU2: 185928943 cache reads
	CPU3: 325375426 cache reads

	CPU0: 19628820 cache writes
	CPU1: 22072969 cache writes
	CPU2: 18862112 cache writes
	CPU3: 15113192 cache writes

Level 1 cache & TLB:
	CPU0: 330810293 level 1 data cache
	CPU1: 308250473 level 1 data cache
	CPU2: 217643440 level 1 data cache
	CPU3: 229939329 level 1 data cache

	CPU0: 140721308691344 level 1 instruct cache
	CPU1: 94085017788624 level 1 instruct cache
	CPU2: 140721308691088 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3635528 last level cache
	CPU1: 3070752 last level cache
	CPU2: 3064760 last level cache
	CPU3: 2380949 last level cache

	CPU0: 330806534 data TLB
	CPU1: 308250473 data TLB
	CPU2: 217643440 data TLB
	CPU3: 229905656 data TLB

	CPU0: 1088225 instruct TLB
	CPU1: 997992 instruct TLB
	CPU2: 739658 instruct TLB
	CPU3: 759244 instruct TLB
HW Instruction Count:
	CPU0: Used 1216011565 instructions
	CPU1: Used 1147810871 instructions
	CPU2: Used 1213442588 instructions
	CPU3: Used 1213442588 instructions

Hardware misses:
	CPU0: 19698191 cache misses
	CPU1: 17125866 cache misses
	CPU2: 20891971 cache misses
	CPU3: 20891971 cache misses

	CPU0: 19700382 branch misses
	CPU1: 17125866 branch misses
	CPU2: 20891971 branch misses
	CPU3: 18708993 branch misses

Cache Read/Write:
	CPU0: 358373359 cache reads
	CPU1: 267311447 cache reads
	CPU2: 167295099 cache reads
	CPU3: 292886604 cache reads

	CPU0: 19700382 cache writes
	CPU1: 17125866 cache writes
	CPU2: 20891971 cache writes
	CPU3: 18708993 cache writes

Level 1 cache & TLB:
	CPU0: 302513247 level 1 data cache
	CPU1: 177839254 level 1 data cache
	CPU2: 248409584 level 1 data cache
	CPU3: 370508770 level 1 data cache

	CPU0: 140737015780032 level 1 instruct cache
	CPU1: 93842198503632 level 1 instruct cache
	CPU2: 140737015779776 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3381800 last level cache
	CPU1: 2702490 last level cache
	CPU2: 3216477 last level cache
	CPU3: 3110530 last level cache

	CPU0: 302515855 data TLB
	CPU1: 177839254 data TLB
	CPU2: 248409547 data TLB
	CPU3: 370508770 data TLB

	CPU0: 1009835 instruct TLB
	CPU1: 609607 instruct TLB
	CPU2: 784648 instruct TLB
	CPU3: 1199560 instruct TLB
HW Instruction Count:
	CPU0: Used 1111784088 instructions
	CPU1: Used 1490076065 instructions
	CPU2: Used 957186594 instructions
	CPU3: Used 957186594 instructions

Hardware misses:
	CPU0: 19997892 cache misses
	CPU1: 20433252 cache misses
	CPU2: 19531598 cache misses
	CPU3: 19531598 cache misses

	CPU0: 19997892 branch misses
	CPU1: 20433252 branch misses
	CPU2: 19531484 branch misses
	CPU3: 17191136 branch misses

Cache Read/Write:
	CPU0: 205086988 cache reads
	CPU1: 378599190 cache reads
	CPU2: 259892926 cache reads
	CPU3: 241651432 cache reads

	CPU0: 19997892 cache writes
	CPU1: 20433252 cache writes
	CPU2: 19531484 cache writes
	CPU3: 17191136 cache writes

Level 1 cache & TLB:
	CPU0: 239498030 level 1 data cache
	CPU1: 258703693 level 1 data cache
	CPU2: 244359660 level 1 data cache
	CPU3: 360343099 level 1 data cache

	CPU0: 140728919841504 level 1 instruct cache
	CPU1: 94419512778960 level 1 instruct cache
	CPU2: 140728919841248 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3394269 last level cache
	CPU1: 2766900 last level cache
	CPU2: 3197258 last level cache
	CPU3: 3011305 last level cache

	CPU0: 239498030 data TLB
	CPU1: 258703649 data TLB
	CPU2: 244359660 data TLB
	CPU3: 360258594 data TLB

	CPU0: 809865 instruct TLB
	CPU1: 833183 instruct TLB
	CPU2: 797926 instruct TLB
	CPU3: 1165177 instruct TLB
HW Instruction Count:
	CPU0: Used 1091592637 instructions
	CPU1: Used 1575489348 instructions
	CPU2: Used 666270333 instructions
	CPU3: Used 666270333 instructions

Hardware misses:
	CPU0: 21071024 cache misses
	CPU1: 17788927 cache misses
	CPU2: 19738949 cache misses
	CPU3: 19738949 cache misses

	CPU0: 21071026 branch misses
	CPU1: 17788927 branch misses
	CPU2: 19738856 branch misses
	CPU3: 17676587 branch misses

Cache Read/Write:
	CPU0: 382293229 cache reads
	CPU1: 194810097 cache reads
	CPU2: 195217246 cache reads
	CPU3: 313522380 cache reads

	CPU0: 21071026 cache writes
	CPU1: 17788927 cache writes
	CPU2: 19738856 cache writes
	CPU3: 17676587 cache writes

Level 1 cache & TLB:
	CPU0: 218952217 level 1 data cache
	CPU1: 349941777 level 1 data cache
	CPU2: 254142877 level 1 data cache
	CPU3: 263541504 level 1 data cache

	CPU0: 140728058196112 level 1 instruct cache
	CPU1: 94303183433936 level 1 instruct cache
	CPU2: 140728058195856 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3233401 last level cache
	CPU1: 3204840 last level cache
	CPU2: 2950083 last level cache
	CPU3: 2697563 last level cache

	CPU0: 218954869 data TLB
	CPU1: 349906036 data TLB
	CPU2: 254142877 data TLB
	CPU3: 263545540 data TLB

	CPU0: 741539 instruct TLB
	CPU1: 1128122 instruct TLB
	CPU2: 862265 instruct TLB
	CPU3: 863127 instruct TLB
HW Instruction Count:
	CPU0: Used 1502908063 instructions
	CPU1: Used 1251080882 instructions
	CPU2: Used 1256841691 instructions
	CPU3: Used 1256841691 instructions

Hardware misses:
	CPU0: 24045797 cache misses
	CPU1: 15413207 cache misses
	CPU2: 18679183 cache misses
	CPU3: 18679183 cache misses

	CPU0: 24045797 branch misses
	CPU1: 15413208 branch misses
	CPU2: 18679183 branch misses
	CPU3: 17633859 branch misses

Cache Read/Write:
	CPU0: 260208222 cache reads
	CPU1: 292452580 cache reads
	CPU2: 264325911 cache reads
	CPU3: 283119837 cache reads

	CPU0: 24045797 cache writes
	CPU1: 15413208 cache writes
	CPU2: 18679183 cache writes
	CPU3: 17633859 cache writes

Level 1 cache & TLB:
	CPU0: 322695694 level 1 data cache
	CPU1: 330699063 level 1 data cache
	CPU2: 179056743 level 1 data cache
	CPU3: 251576498 level 1 data cache

	CPU0: 140732636587264 level 1 instruct cache
	CPU1: 94378579841232 level 1 instruct cache
	CPU2: 140732636587008 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3361777 last level cache
	CPU1: 2939293 last level cache
	CPU2: 2993644 last level cache
	CPU3: 2785519 last level cache

	CPU0: 322705348 data TLB
	CPU1: 330699023 data TLB
	CPU2: 179056743 data TLB
	CPU3: 251576498 data TLB

	CPU0: 1073953 instruct TLB
	CPU1: 1067075 instruct TLB
	CPU2: 619417 instruct TLB
	CPU3: 820148 instruct TLB
HW Instruction Count:
	CPU0: Used 1460142362 instructions
	CPU1: Used 904078890 instructions
	CPU2: Used 1711066149 instructions
	CPU3: Used 1711066149 instructions

Hardware misses:
	CPU0: 24000493 cache misses
	CPU1: 21243762 cache misses
	CPU2: 14703890 cache misses
	CPU3: 14703890 cache misses

	CPU0: 24000489 branch misses
	CPU1: 21243718 branch misses
	CPU2: 14703890 branch misses
	CPU3: 16455810 branch misses

Cache Read/Write:
	CPU0: 309539095 cache reads
	CPU1: 326151446 cache reads
	CPU2: 213008129 cache reads
	CPU3: 251239316 cache reads

	CPU0: 24000489 cache writes
	CPU1: 21243718 cache writes
	CPU2: 14703890 cache writes
	CPU3: 16455810 cache writes

Level 1 cache & TLB:
	CPU0: 318440252 level 1 data cache
	CPU1: 244153403 level 1 data cache
	CPU2: 263416587 level 1 data cache
	CPU3: 258741819 level 1 data cache

	CPU0: 140730613550592 level 1 instruct cache
	CPU1: 94610768601296 level 1 instruct cache
	CPU2: 140730613550336 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3655133 last level cache
	CPU1: 2957007 last level cache
	CPU2: 2819766 last level cache
	CPU3: 2756053 last level cache

	CPU0: 318436492 data TLB
	CPU1: 244109043 data TLB
	CPU2: 263416587 data TLB
	CPU3: 258741819 data TLB

	CPU0: 1069247 instruct TLB
	CPU1: 813128 instruct TLB
	CPU2: 880169 instruct TLB
	CPU3: 850855 instruct TLB
HW Instruction Count:
	CPU0: Used 886504085 instructions
	CPU1: Used 1472541118 instructions
	CPU2: Used 1571478826 instructions
	CPU3: Used 1571478826 instructions

Hardware misses:
	CPU0: 23981585 cache misses
	CPU1: 15062213 cache misses
	CPU2: 16993628 cache misses
	CPU3: 16993628 cache misses

	CPU0: 23982801 branch misses
	CPU1: 15062206 branch misses
	CPU2: 16993628 branch misses
	CPU3: 20677983 branch misses

Cache Read/Write:
	CPU0: 272769056 cache reads
	CPU1: 352025452 cache reads
	CPU2: 161730254 cache reads
	CPU3: 298167378 cache reads

	CPU0: 23982801 cache writes
	CPU1: 15062206 cache writes
	CPU2: 16993628 cache writes
	CPU3: 20677983 cache writes

Level 1 cache & TLB:
	CPU0: 264821011 level 1 data cache
	CPU1: 356507548 level 1 data cache
	CPU2: 242866017 level 1 data cache
	CPU3: 235095614 level 1 data cache

	CPU0: 140725150041952 level 1 instruct cache
	CPU1: 94319416709328 level 1 instruct cache
	CPU2: 140725150041696 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3383325 last level cache
	CPU1: 2978212 last level cache
	CPU2: 3346851 last level cache
	CPU3: 2767388 last level cache

	CPU0: 264821011 data TLB
	CPU1: 356507506 data TLB
	CPU2: 242866017 data TLB
	CPU3: 235095614 data TLB

	CPU0: 898392 instruct TLB
	CPU1: 1145002 instruct TLB
	CPU2: 785805 instruct TLB
	CPU3: 780206 instruct TLB
HW Instruction Count:
	CPU0: Used 1271798345 instructions
	CPU1: Used 1290076296 instructions
	CPU2: Used 1128041151 instructions
	CPU3: Used 1128041151 instructions

Hardware misses:
	CPU0: 23533479 cache misses
	CPU1: 18171925 cache misses
	CPU2: 18037284 cache misses
	CPU3: 18037284 cache misses

	CPU0: 23534109 branch misses
	CPU1: 18171925 branch misses
	CPU2: 18037284 branch misses
	CPU3: 17931025 branch misses

Cache Read/Write:
	CPU0: 224791585 cache reads
	CPU1: 345929789 cache reads
	CPU2: 240316014 cache reads
	CPU3: 274354678 cache reads

	CPU0: 23534109 cache writes
	CPU1: 18171925 cache writes
	CPU2: 18037284 cache writes
	CPU3: 17931025 cache writes

Level 1 cache & TLB:
	CPU0: 272463864 level 1 data cache
	CPU1: 310694649 level 1 data cache
	CPU2: 199111936 level 1 data cache
	CPU3: 318028575 level 1 data cache

	CPU0: 140733566704272 level 1 instruct cache
	CPU1: 94904905744592 level 1 instruct cache
	CPU2: 140733566704016 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3534139 last level cache
	CPU1: 2866343 last level cache
	CPU2: 3209093 last level cache
	CPU3: 2852266 last level cache

	CPU0: 272463864 data TLB
	CPU1: 310694649 data TLB
	CPU2: 199111936 data TLB
	CPU3: 318028535 data TLB

	CPU0: 907641 instruct TLB
	CPU1: 1008190 instruct TLB
	CPU2: 650560 instruct TLB
	CPU3: 1038538 instruct TLB
HW Instruction Count:
	CPU0: Used 1357431542 instructions
	CPU1: Used 1702534443 instructions
	CPU2: Used 867278732 instructions
	CPU3: Used 867278732 instructions

Hardware misses:
	CPU0: 23173789 cache misses
	CPU1: 19039900 cache misses
	CPU2: 18630934 cache misses
	CPU3: 18630934 cache misses

	CPU0: 23173789 branch misses
	CPU1: 19039900 branch misses
	CPU2: 18630934 branch misses
	CPU3: 16020750 branch misses

Cache Read/Write:
	CPU0: 236274646 cache reads
	CPU1: 312348971 cache reads
	CPU2: 230569176 cache reads
	CPU3: 305771985 cache reads

	CPU0: 23173789 cache writes
	CPU1: 19039900 cache writes
	CPU2: 18630934 cache writes
	CPU3: 16020750 cache writes

Level 1 cache & TLB:
	CPU0: 266873616 level 1 data cache
	CPU1: 332021306 level 1 data cache
	CPU2: 233235019 level 1 data cache
	CPU3: 268494650 level 1 data cache

	CPU0: 140734465802912 level 1 instruct cache
	CPU1: 94751093059792 level 1 instruct cache
	CPU2: 140734465802656 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3510038 last level cache
	CPU1: 3053293 last level cache
	CPU2: 2702148 last level cache
	CPU3: 3095130 last level cache

	CPU0: 266875091 data TLB
	CPU1: 332021306 data TLB
	CPU2: 233235019 data TLB
	CPU3: 268494609 data TLB

	CPU0: 895318 instruct TLB
	CPU1: 1069304 instruct TLB
	CPU2: 792773 instruct TLB
	CPU3: 836860 instruct TLB
HW Instruction Count:
	CPU0: Used 1127497916 instructions
	CPU1: Used 1415197393 instructions
	CPU2: Used 1228695169 instructions
	CPU3: Used 1228695169 instructions

Hardware misses:
	CPU0: 22678869 cache misses
	CPU1: 17403593 cache misses
	CPU2: 17419600 cache misses
	CPU3: 17419600 cache misses

	CPU0: 22678869 branch misses
	CPU1: 17403555 branch misses
	CPU2: 17417721 branch misses
	CPU3: 19026802 branch misses

Cache Read/Write:
	CPU0: 241422974 cache reads
	CPU1: 303681442 cache reads
	CPU2: 265361337 cache reads
	CPU3: 288660511 cache reads

	CPU0: 22678869 cache writes
	CPU1: 17403555 cache writes
	CPU2: 17417721 cache writes
	CPU3: 19026802 cache writes

Level 1 cache & TLB:
	CPU0: 280318423 level 1 data cache
	CPU1: 273984997 level 1 data cache
	CPU2: 287837721 level 1 data cache
	CPU3: 242956202 level 1 data cache

	CPU0: 140722542924800 level 1 instruct cache
	CPU1: 93964528017616 level 1 instruct cache
	CPU2: 140722542924544 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3553685 last level cache
	CPU1: 2873218 last level cache
	CPU2: 3053326 last level cache
	CPU3: 2630769 last level cache

	CPU0: 280318384 data TLB
	CPU1: 274004328 data TLB
	CPU2: 287837721 data TLB
	CPU3: 242923332 data TLB

	CPU0: 946036 instruct TLB
	CPU1: 889139 instruct TLB
	CPU2: 970587 instruct TLB
	CPU3: 802022 instruct TLB
HW Instruction Count:
	CPU0: Used 1092617445 instructions
	CPU1: Used 1024468914 instructions
	CPU2: Used 1425202031 instructions
	CPU3: Used 1425202031 instructions

Hardware misses:
	CPU0: 22265915 cache misses
	CPU1: 16782252 cache misses
	CPU2: 18064619 cache misses
	CPU3: 18064619 cache misses

	CPU0: 22265944 branch misses
	CPU1: 16782252 branch misses
	CPU2: 18064619 branch misses
	CPU3: 19481812 branch misses

Cache Read/Write:
	CPU0: 264585256 cache reads
	CPU1: 278333396 cache reads
	CPU2: 270781608 cache reads
	CPU3: 366937167 cache reads

	CPU0: 22265944 cache writes
	CPU1: 16782252 cache writes
	CPU2: 18064619 cache writes
	CPU3: 19481812 cache writes

Level 1 cache & TLB:
	CPU0: 258527054 level 1 data cache
	CPU1: 238753154 level 1 data cache
	CPU2: 251139469 level 1 data cache
	CPU3: 336641300 level 1 data cache

	CPU0: 140732692845744 level 1 instruct cache
	CPU1: 94619664044240 level 1 instruct cache
	CPU2: 140732692845488 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3203246 last level cache
	CPU1: 2711587 last level cache
	CPU2: 3127026 last level cache
	CPU3: 3118912 last level cache

	CPU0: 258547092 data TLB
	CPU1: 238753111 data TLB
	CPU2: 251139469 data TLB
	CPU3: 336622945 data TLB

	CPU0: 874790 instruct TLB
	CPU1: 783579 instruct TLB
	CPU2: 865288 instruct TLB
	CPU3: 1098176 instruct TLB
HW Instruction Count:
	CPU0: Used 1496658885 instructions
	CPU1: Used 1122364727 instructions
	CPU2: Used 1142648202 instructions
	CPU3: Used 1142648202 instructions

Hardware misses:
	CPU0: 22051369 cache misses
	CPU1: 18147796 cache misses
	CPU2: 16227563 cache misses
	CPU3: 16227563 cache misses

	CPU0: 22051369 branch misses
	CPU1: 18147798 branch misses
	CPU2: 16227564 branch misses
	CPU3: 19421825 branch misses

Cache Read/Write:
	CPU0: 172826826 cache reads
	CPU1: 312231653 cache reads
	CPU2: 273527116 cache reads
	CPU3: 342664253 cache reads

	CPU0: 22051369 cache writes
	CPU1: 18147798 cache writes
	CPU2: 16227564 cache writes
	CPU3: 19421825 cache writes

Level 1 cache & TLB:
	CPU0: 312795281 level 1 data cache
	CPU1: 299054345 level 1 data cache
	CPU2: 186614601 level 1 data cache
	CPU3: 284774125 level 1 data cache

	CPU0: 140736955246672 level 1 instruct cache
	CPU1: 94872186589392 level 1 instruct cache
	CPU2: 140736955246416 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3683648 last level cache
	CPU1: 2775151 last level cache
	CPU2: 2888321 last level cache
	CPU3: 2789630 last level cache

	CPU0: 312795281 data TLB
	CPU1: 299032773 data TLB
	CPU2: 186635391 data TLB
	CPU3: 284774201 data TLB

	CPU0: 1041021 instruct TLB
	CPU1: 985976 instruct TLB
	CPU2: 639600 instruct TLB
	CPU3: 933943 instruct TLB
HW Instruction Count:
	CPU0: Used 1201754787 instructions
	CPU1: Used 1718612951 instructions
	CPU2: Used 929686885 instructions
	CPU3: Used 929686885 instructions

Hardware misses:
	CPU0: 21894625 cache misses
	CPU1: 17216982 cache misses
	CPU2: 19794293 cache misses
	CPU3: 19794293 cache misses

	CPU0: 21894528 branch misses
	CPU1: 17216990 branch misses
	CPU2: 19794293 branch misses
	CPU3: 17898814 branch misses

Cache Read/Write:
	CPU0: 232273946 cache reads
	CPU1: 327433389 cache reads
	CPU2: 241971591 cache reads
	CPU3: 283553719 cache reads

	CPU0: 21894528 cache writes
	CPU1: 17216990 cache writes
	CPU2: 19794293 cache writes
	CPU3: 17898814 cache writes

Level 1 cache & TLB:
	CPU0: 255561997 level 1 data cache
	CPU1: 354101164 level 1 data cache
	CPU2: 209009896 level 1 data cache
	CPU3: 280966604 level 1 data cache

	CPU0: 140720770249040 level 1 instruct cache
	CPU1: 94238732583120 level 1 instruct cache
	CPU2: 140720770248784 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3555044 last level cache
	CPU1: 2862569 last level cache
	CPU2: 2882953 last level cache
	CPU3: 3103472 last level cache

	CPU0: 255565379 data TLB
	CPU1: 354101239 data TLB
	CPU2: 209009896 data TLB
	CPU3: 280966604 data TLB

	CPU0: 868978 instruct TLB
	CPU1: 1122822 instruct TLB
	CPU2: 721958 instruct TLB
	CPU3: 889783 instruct TLB
HW Instruction Count:
	CPU0: Used 2028662500 instructions
	CPU1: Used 1171243972 instructions
	CPU2: Used 786638595 instructions
	CPU3: Used 786638595 instructions

Hardware misses:
	CPU0: 22258854 cache misses
	CPU1: 18335672 cache misses
	CPU2: 20238183 cache misses
	CPU3: 20238183 cache misses

	CPU0: 22258854 branch misses
	CPU1: 18335672 branch misses
	CPU2: 20238183 branch misses
	CPU3: 16526343 branch misses

Cache Read/Write:
	CPU0: 284263257 cache reads
	CPU1: 323994182 cache reads
	CPU2: 231060606 cache reads
	CPU3: 307396807 cache reads

	CPU0: 22258854 cache writes
	CPU1: 18335672 cache writes
	CPU2: 20238183 cache writes
	CPU3: 16526343 cache writes

Level 1 cache & TLB:
	CPU0: 191408886 level 1 data cache
	CPU1: 299724608 level 1 data cache
	CPU2: 315800105 level 1 data cache
	CPU3: 293887723 level 1 data cache

	CPU0: 140727990521504 level 1 instruct cache
	CPU1: 94360094736592 level 1 instruct cache
	CPU2: 140727990521248 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3075555 last level cache
	CPU1: 2941967 last level cache
	CPU2: 3423938 last level cache
	CPU3: 2970540 last level cache

	CPU0: 191408734 data TLB
	CPU1: 299724608 data TLB
	CPU2: 315805951 data TLB
	CPU3: 293865626 data TLB

	CPU0: 664020 instruct TLB
	CPU1: 972916 instruct TLB
	CPU2: 1026964 instruct TLB
	CPU3: 954640 instruct TLB
HW Instruction Count:
	CPU0: Used 877909233 instructions
	CPU1: Used 1503512328 instructions
	CPU2: Used 1291613088 instructions
	CPU3: Used 1291613088 instructions

Hardware misses:
	CPU0: 24222593 cache misses
	CPU1: 18730481 cache misses
	CPU2: 16398630 cache misses
	CPU3: 16398630 cache misses

	CPU0: 24222640 branch misses
	CPU1: 18730481 branch misses
	CPU2: 16398899 branch misses
	CPU3: 17937732 branch misses

Cache Read/Write:
	CPU0: 188638444 cache reads
	CPU1: 407580419 cache reads
	CPU2: 197267769 cache reads
	CPU3: 292616187 cache reads

	CPU0: 24222640 cache writes
	CPU1: 18730481 cache writes
	CPU2: 16398899 cache writes
	CPU3: 17937732 cache writes

Level 1 cache & TLB:
	CPU0: 296001064 level 1 data cache
	CPU1: 276972452 level 1 data cache
	CPU2: 259440805 level 1 data cache
	CPU3: 252739886 level 1 data cache

	CPU0: 140734614320944 level 1 instruct cache
	CPU1: 93954538197200 level 1 instruct cache
	CPU2: 140734614320688 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3383600 last level cache
	CPU1: 2708260 last level cache
	CPU2: 3250554 last level cache
	CPU3: 2772819 last level cache

	CPU0: 296001064 data TLB
	CPU1: 276976417 data TLB
	CPU2: 259440805 data TLB
	CPU3: 252739846 data TLB

	CPU0: 991647 instruct TLB
	CPU1: 900233 instruct TLB
	CPU2: 890858 instruct TLB
	CPU3: 829787 instruct TLB
HW Instruction Count:
	CPU0: Used 1052245958 instructions
	CPU1: Used 1692707930 instructions
	CPU2: Used 1207640827 instructions
	CPU3: Used 1207640827 instructions

Hardware misses:
	CPU0: 23290009 cache misses
	CPU1: 16096333 cache misses
	CPU2: 18735192 cache misses
	CPU3: 18735192 cache misses

	CPU0: 23290158 branch misses
	CPU1: 16096333 branch misses
	CPU2: 18735195 branch misses
	CPU3: 18190842 branch misses

Cache Read/Write:
	CPU0: 212904821 cache reads
	CPU1: 354544250 cache reads
	CPU2: 198989437 cache reads
	CPU3: 332523293 cache reads

	CPU0: 23290158 cache writes
	CPU1: 16096333 cache writes
	CPU2: 18735195 cache writes
	CPU3: 18190842 cache writes

Level 1 cache & TLB:
	CPU0: 252858131 level 1 data cache
	CPU1: 266594444 level 1 data cache
	CPU2: 258951089 level 1 data cache
	CPU3: 306679488 level 1 data cache

	CPU0: 140731123694688 level 1 instruct cache
	CPU1: 93958273704144 level 1 instruct cache
	CPU2: 140731123694432 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3447812 last level cache
	CPU1: 2932346 last level cache
	CPU2: 2788368 last level cache
	CPU3: 3069397 last level cache

	CPU0: 252860752 data TLB
	CPU1: 266594444 data TLB
	CPU2: 258951049 data TLB
	CPU3: 306679488 data TLB

	CPU0: 857827 instruct TLB
	CPU1: 869329 instruct TLB
	CPU2: 890254 instruct TLB
	CPU3: 995973 instruct TLB
HW Instruction Count:
	CPU0: Used 1334620813 instructions
	CPU1: Used 1039325298 instructions
	CPU2: Used 1166740592 instructions
	CPU3: Used 1166740592 instructions

Hardware misses:
	CPU0: 22725179 cache misses
	CPU1: 15680283 cache misses
	CPU2: 19364900 cache misses
	CPU3: 19364900 cache misses

	CPU0: 22726752 branch misses
	CPU1: 15680273 branch misses
	CPU2: 19364900 branch misses
	CPU3: 18387032 branch misses

Cache Read/Write:
	CPU0: 295930108 cache reads
	CPU1: 273485831 cache reads
	CPU2: 262889582 cache reads
	CPU3: 267749784 cache reads

	CPU0: 22726752 cache writes
	CPU1: 15680273 cache writes
	CPU2: 19364900 cache writes
	CPU3: 18387032 cache writes

Level 1 cache & TLB:
	CPU0: 298306911 level 1 data cache
	CPU1: 354258971 level 1 data cache
	CPU2: 217958591 level 1 data cache
	CPU3: 214976221 level 1 data cache

	CPU0: 140736178565088 level 1 instruct cache
	CPU1: 94466219725008 level 1 instruct cache
	CPU2: 140736178564832 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3503775 last level cache
	CPU1: 3236532 last level cache
	CPU2: 2582066 last level cache
	CPU3: 2887419 last level cache

	CPU0: 298306911 data TLB
	CPU1: 354258928 data TLB
	CPU2: 217958591 data TLB
	CPU3: 214976221 data TLB

	CPU0: 1013393 instruct TLB
	CPU1: 1148078 instruct TLB
	CPU2: 754223 instruct TLB
	CPU3: 712109 instruct TLB
HW Instruction Count:
	CPU0: Used 1090280278 instructions
	CPU1: Used 1442355411 instructions
	CPU2: Used 1104292361 instructions
	CPU3: Used 1104292361 instructions

Hardware misses:
	CPU0: 23049389 cache misses
	CPU1: 18576456 cache misses
	CPU2: 16645945 cache misses
	CPU3: 16645945 cache misses

	CPU0: 23048546 branch misses
	CPU1: 18576134 branch misses
	CPU2: 16645945 branch misses
	CPU3: 18487674 branch misses

Cache Read/Write:
	CPU0: 249905592 cache reads
	CPU1: 349805380 cache reads
	CPU2: 233565915 cache reads
	CPU3: 253481627 cache reads

	CPU0: 23048546 cache writes
	CPU1: 18576134 cache writes
	CPU2: 16645945 cache writes
	CPU3: 18487674 cache writes

Level 1 cache & TLB:
	CPU0: 153774765 level 1 data cache
	CPU1: 275294091 level 1 data cache
	CPU2: 359284820 level 1 data cache
	CPU3: 311427129 level 1 data cache

	CPU0: 140721058819120 level 1 instruct cache
	CPU1: 94419748040912 level 1 instruct cache
	CPU2: 140721058818864 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3881402 last level cache
	CPU1: 2645392 last level cache
	CPU2: 3160059 last level cache
	CPU3: 2799238 last level cache

	CPU0: 153774931 data TLB
	CPU1: 275314407 data TLB
	CPU2: 359278960 data TLB
	CPU3: 311427089 data TLB

	CPU0: 503145 instruct TLB
	CPU1: 897547 instruct TLB
	CPU2: 1199603 instruct TLB
	CPU3: 1013831 instruct TLB
HW Instruction Count:
	CPU0: Used 1146879524 instructions
	CPU1: Used 1420167887 instructions
	CPU2: Used 1154556232 instructions
	CPU3: Used 1154556232 instructions

Hardware misses:
	CPU0: 20492631 cache misses
	CPU1: 18365062 cache misses
	CPU2: 18436315 cache misses
	CPU3: 18436315 cache misses

	CPU0: 20492631 branch misses
	CPU1: 18363406 branch misses
	CPU2: 18436411 branch misses
	CPU3: 19508450 branch misses

Cache Read/Write:
	CPU0: 214961327 cache reads
	CPU1: 318334631 cache reads
	CPU2: 281163434 cache reads
	CPU3: 271565680 cache reads

	CPU0: 20492631 cache writes
	CPU1: 18363406 cache writes
	CPU2: 18436411 cache writes
	CPU3: 19508450 cache writes

Level 1 cache & TLB:
	CPU0: 180723446 level 1 data cache
	CPU1: 276034132 level 1 data cache
	CPU2: 304388285 level 1 data cache
	CPU3: 338559594 level 1 data cache

	CPU0: 140720497542192 level 1 instruct cache
	CPU1: 93934220771536 level 1 instruct cache
	CPU2: 140720497541936 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3234108 last level cache
	CPU1: 3199253 last level cache
	CPU2: 2874377 last level cache
	CPU3: 3153090 last level cache

	CPU0: 180722188 data TLB
	CPU1: 276034132 data TLB
	CPU2: 304388359 data TLB
	CPU3: 338517845 data TLB

	CPU0: 634920 instruct TLB
	CPU1: 861874 instruct TLB
	CPU2: 1017875 instruct TLB
	CPU3: 1099197 instruct TLB
HW Instruction Count:
	CPU0: Used 1152207976 instructions
	CPU1: Used 1498758375 instructions
	CPU2: Used 992634570 instructions
	CPU3: Used 992634570 instructions

Hardware misses:
	CPU0: 20819751 cache misses
	CPU1: 20070031 cache misses
	CPU2: 18999626 cache misses
	CPU3: 18999626 cache misses

	CPU0: 20819751 branch misses
	CPU1: 20070234 branch misses
	CPU2: 18999483 branch misses
	CPU3: 17239830 branch misses

Cache Read/Write:
	CPU0: 329368381 cache reads
	CPU1: 244072667 cache reads
	CPU2: 226038143 cache reads
	CPU3: 288548112 cache reads

	CPU0: 20819751 cache writes
	CPU1: 20070234 cache writes
	CPU2: 18999483 cache writes
	CPU3: 17239830 cache writes

Level 1 cache & TLB:
	CPU0: 197854025 level 1 data cache
	CPU1: 366848952 level 1 data cache
	CPU2: 300295567 level 1 data cache
	CPU3: 234864506 level 1 data cache

	CPU0: 140723515784944 level 1 instruct cache
	CPU1: 94417096904912 level 1 instruct cache
	CPU2: 140723515784688 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3100966 last level cache
	CPU1: 3212905 last level cache
	CPU2: 3429806 last level cache
	CPU3: 2724934 last level cache

	CPU0: 197854025 data TLB
	CPU1: 366869982 data TLB
	CPU2: 300295527 data TLB
	CPU3: 234827745 data TLB

	CPU0: 694666 instruct TLB
	CPU1: 1126465 instruct TLB
	CPU2: 1015517 instruct TLB
	CPU3: 782088 instruct TLB
HW Instruction Count:
	CPU0: Used 1369093460 instructions
	CPU1: Used 1061393130 instructions
	CPU2: Used 1258834902 instructions
	CPU3: Used 1258834902 instructions

Hardware misses:
	CPU0: 23462743 cache misses
	CPU1: 19667821 cache misses
	CPU2: 17301683 cache misses
	CPU3: 17301683 cache misses

	CPU0: 23462739 branch misses
	CPU1: 19667821 branch misses
	CPU2: 17301812 branch misses
	CPU3: 14886467 branch misses

Cache Read/Write:
	CPU0: 275176272 cache reads
	CPU1: 265522578 cache reads
	CPU2: 234593365 cache reads
	CPU3: 323829118 cache reads

	CPU0: 23462739 cache writes
	CPU1: 19667821 cache writes
	CPU2: 17301812 cache writes
	CPU3: 14886467 cache writes

Level 1 cache & TLB:
	CPU0: 166600216 level 1 data cache
	CPU1: 283790646 level 1 data cache
	CPU2: 309576637 level 1 data cache
	CPU3: 328019846 level 1 data cache

	CPU0: 140731034749472 level 1 instruct cache
	CPU1: 94543241388240 level 1 instruct cache
	CPU2: 140731034749216 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3073254 last level cache
	CPU1: 3195019 last level cache
	CPU2: 3085352 last level cache
	CPU3: 2863625 last level cache

	CPU0: 166600176 data TLB
	CPU1: 283790646 data TLB
	CPU2: 309501613 data TLB
	CPU3: 328032542 data TLB

	CPU0: 585925 instruct TLB
	CPU1: 936486 instruct TLB
	CPU2: 1050151 instruct TLB
	CPU3: 1059526 instruct TLB
HW Instruction Count:
	CPU0: Used 1535170258 instructions
	CPU1: Used 1241052257 instructions
	CPU2: Used 1184047876 instructions
	CPU3: Used 1184047876 instructions

Hardware misses:
	CPU0: 23531113 cache misses
	CPU1: 17539587 cache misses
	CPU2: 16663381 cache misses
	CPU3: 16663381 cache misses

	CPU0: 23531090 branch misses
	CPU1: 17539587 branch misses
	CPU2: 16663380 branch misses
	CPU3: 17726479 branch misses

Cache Read/Write:
	CPU0: 265753874 cache reads
	CPU1: 265877575 cache reads
	CPU2: 293108044 cache reads
	CPU3: 274596424 cache reads

	CPU0: 23531090 cache writes
	CPU1: 17539587 cache writes
	CPU2: 16663380 cache writes
	CPU3: 17726479 cache writes

Level 1 cache & TLB:
	CPU0: 214761066 level 1 data cache
	CPU1: 263765308 level 1 data cache
	CPU2: 251538370 level 1 data cache
	CPU3: 354883038 level 1 data cache

	CPU0: 140725249646912 level 1 instruct cache
	CPU1: 94081358889168 level 1 instruct cache
	CPU2: 140725249646656 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2965814 last level cache
	CPU1: 3072694 last level cache
	CPU2: 3175758 last level cache
	CPU3: 2914742 last level cache

	CPU0: 214757414 data TLB
	CPU1: 263765308 data TLB
	CPU2: 251538331 data TLB
	CPU3: 354883038 data TLB

	CPU0: 746340 instruct TLB
	CPU1: 866386 instruct TLB
	CPU2: 851346 instruct TLB
	CPU3: 1147599 instruct TLB
HW Instruction Count:
	CPU0: Used 1156398899 instructions
	CPU1: Used 1318698621 instructions
	CPU2: Used 888619250 instructions
	CPU3: Used 888619250 instructions

Hardware misses:
	CPU0: 19000199 cache misses
	CPU1: 19298341 cache misses
	CPU2: 16935938 cache misses
	CPU3: 16935938 cache misses

	CPU0: 18997421 branch misses
	CPU1: 19298326 branch misses
	CPU2: 16936890 branch misses
	CPU3: 20180627 branch misses

Cache Read/Write:
	CPU0: 211916378 cache reads
	CPU1: 158576718 cache reads
	CPU2: 286372991 cache reads
	CPU3: 442056745 cache reads

	CPU0: 18997421 cache writes
	CPU1: 19298326 cache writes
	CPU2: 16936890 cache writes
	CPU3: 20180627 cache writes

Level 1 cache & TLB:
	CPU0: 239773218 level 1 data cache
	CPU1: 319659730 level 1 data cache
	CPU2: 260342455 level 1 data cache
	CPU3: 267562620 level 1 data cache

	CPU0: 140722041976048 level 1 instruct cache
	CPU1: 94716143141072 level 1 instruct cache
	CPU2: 140722041975792 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3435229 last level cache
	CPU1: 2661054 last level cache
	CPU2: 3276680 last level cache
	CPU3: 2833113 last level cache

	CPU0: 239767839 data TLB
	CPU1: 319659689 data TLB
	CPU2: 260342455 data TLB
	CPU3: 267572400 data TLB

	CPU0: 818696 instruct TLB
	CPU1: 1025010 instruct TLB
	CPU2: 891275 instruct TLB
	CPU3: 890352 instruct TLB
HW Instruction Count:
	CPU0: Used 1184255217 instructions
	CPU1: Used 1674930367 instructions
	CPU2: Used 1027327303 instructions
	CPU3: Used 1027327303 instructions

Hardware misses:
	CPU0: 23209701 cache misses
	CPU1: 18080963 cache misses
	CPU2: 19934517 cache misses
	CPU3: 19934517 cache misses

	CPU0: 23209701 branch misses
	CPU1: 18080962 branch misses
	CPU2: 19934517 branch misses
	CPU3: 16093999 branch misses

Cache Read/Write:
	CPU0: 262646582 cache reads
	CPU1: 331698924 cache reads
	CPU2: 162644804 cache reads
	CPU3: 328034861 cache reads

	CPU0: 23209701 cache writes
	CPU1: 18080962 cache writes
	CPU2: 19934517 cache writes
	CPU3: 16093999 cache writes

Level 1 cache & TLB:
	CPU0: 260853314 level 1 data cache
	CPU1: 293796539 level 1 data cache
	CPU2: 193640719 level 1 data cache
	CPU3: 350840242 level 1 data cache

	CPU0: 140733915702704 level 1 instruct cache
	CPU1: 94464842137808 level 1 instruct cache
	CPU2: 140733915702448 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3511778 last level cache
	CPU1: 3299807 last level cache
	CPU2: 2652597 last level cache
	CPU3: 2992960 last level cache

	CPU0: 260853314 data TLB
	CPU1: 293796494 data TLB
	CPU2: 193640719 data TLB
	CPU3: 350840242 data TLB

	CPU0: 871231 instruct TLB
	CPU1: 913190 instruct TLB
	CPU2: 667952 instruct TLB
	CPU3: 1144659 instruct TLB
HW Instruction Count:
	CPU0: Used 719042606 instructions
	CPU1: Used 1237397295 instructions
	CPU2: Used 1444253788 instructions
	CPU3: Used 1444253788 instructions

Hardware misses:
	CPU0: 24218425 cache misses
	CPU1: 18621249 cache misses
	CPU2: 17759945 cache misses
	CPU3: 17759945 cache misses

	CPU0: 24218425 branch misses
	CPU1: 18621249 branch misses
	CPU2: 17759945 branch misses
	CPU3: 16962724 branch misses

Cache Read/Write:
	CPU0: 176707605 cache reads
	CPU1: 297937476 cache reads
	CPU2: 294085803 cache reads
	CPU3: 316294790 cache reads

	CPU0: 24218425 cache writes
	CPU1: 18621249 cache writes
	CPU2: 17759945 cache writes
	CPU3: 16962724 cache writes

Level 1 cache & TLB:
	CPU0: 220425139 level 1 data cache
	CPU1: 224183003 level 1 data cache
	CPU2: 305095110 level 1 data cache
	CPU3: 350146557 level 1 data cache

	CPU0: 140730299714128 level 1 instruct cache
	CPU1: 94223038718160 level 1 instruct cache
	CPU2: 140730299713872 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3380450 last level cache
	CPU1: 2877161 last level cache
	CPU2: 3188112 last level cache
	CPU3: 3063691 last level cache

	CPU0: 220426156 data TLB
	CPU1: 224183003 data TLB
	CPU2: 305095110 data TLB
	CPU3: 350146517 data TLB

	CPU0: 759481 instruct TLB
	CPU1: 753685 instruct TLB
	CPU2: 978934 instruct TLB
	CPU3: 1137880 instruct TLB
HW Instruction Count:
	CPU0: Used 1210013843 instructions
	CPU1: Used 1366453401 instructions
	CPU2: Used 1080209007 instructions
	CPU3: Used 1080209007 instructions

Hardware misses:
	CPU0: 20959583 cache misses
	CPU1: 15962763 cache misses
	CPU2: 19654270 cache misses
	CPU3: 19654270 cache misses

	CPU0: 20957071 branch misses
	CPU1: 15962744 branch misses
	CPU2: 19654270 branch misses
	CPU3: 19900678 branch misses

Cache Read/Write:
	CPU0: 177970750 cache reads
	CPU1: 157902774 cache reads
	CPU2: 362914786 cache reads
	CPU3: 386215207 cache reads

	CPU0: 20957071 cache writes
	CPU1: 15962744 cache writes
	CPU2: 19654270 cache writes
	CPU3: 19900678 cache writes

Level 1 cache & TLB:
	CPU0: 214579985 level 1 data cache
	CPU1: 264439471 level 1 data cache
	CPU2: 353202842 level 1 data cache
	CPU3: 252223841 level 1 data cache

	CPU0: 140724809875200 level 1 instruct cache
	CPU1: 94402118815952 level 1 instruct cache
	CPU2: 140724809874944 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2998159 last level cache
	CPU1: 3135920 last level cache
	CPU2: 3235724 last level cache
	CPU3: 2804235 last level cache

	CPU0: 214579985 data TLB
	CPU1: 264439431 data TLB
	CPU2: 353202842 data TLB
	CPU3: 252223841 data TLB

	CPU0: 741575 instruct TLB
	CPU1: 865233 instruct TLB
	CPU2: 1178381 instruct TLB
	CPU3: 838450 instruct TLB
HW Instruction Count:
	CPU0: Used 830377731 instructions
	CPU1: Used 1977791486 instructions
	CPU2: Used 1173911970 instructions
	CPU3: Used 1173911970 instructions

Hardware misses:
	CPU0: 22084083 cache misses
	CPU1: 17974985 cache misses
	CPU2: 16803683 cache misses
	CPU3: 16803683 cache misses

	CPU0: 22085502 branch misses
	CPU1: 17974985 branch misses
	CPU2: 16803683 branch misses
	CPU3: 19750795 branch misses

Cache Read/Write:
	CPU0: 230008286 cache reads
	CPU1: 332733988 cache reads
	CPU2: 263731195 cache reads
	CPU3: 272761373 cache reads

	CPU0: 22085502 cache writes
	CPU1: 17974985 cache writes
	CPU2: 16803683 cache writes
	CPU3: 19750795 cache writes

Level 1 cache & TLB:
	CPU0: 267103038 level 1 data cache
	CPU1: 288834439 level 1 data cache
	CPU2: 291435100 level 1 data cache
	CPU3: 237980541 level 1 data cache

	CPU0: 140726898668240 level 1 instruct cache
	CPU1: 94037233123536 level 1 instruct cache
	CPU2: 140726898667984 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3121690 last level cache
	CPU1: 3010795 last level cache
	CPU2: 3340896 last level cache
	CPU3: 2687109 last level cache

	CPU0: 267103364 data TLB
	CPU1: 288834439 data TLB
	CPU2: 291435100 data TLB
	CPU3: 237980507 data TLB

	CPU0: 901268 instruct TLB
	CPU1: 950087 instruct TLB
	CPU2: 971271 instruct TLB
	CPU3: 789007 instruct TLB
HW Instruction Count:
	CPU0: Used 1273522846 instructions
	CPU1: Used 1352720463 instructions
	CPU2: Used 1350074680 instructions
	CPU3: Used 1350074680 instructions

Hardware misses:
	CPU0: 20336756 cache misses
	CPU1: 19297941 cache misses
	CPU2: 19068377 cache misses
	CPU3: 19068377 cache misses

	CPU0: 20336756 branch misses
	CPU1: 19297941 branch misses
	CPU2: 19068282 branch misses
	CPU3: 17756425 branch misses

Cache Read/Write:
	CPU0: 256874019 cache reads
	CPU1: 314614361 cache reads
	CPU2: 260903473 cache reads
	CPU3: 267035271 cache reads

	CPU0: 20336756 cache writes
	CPU1: 19297941 cache writes
	CPU2: 19068282 cache writes
	CPU3: 17756425 cache writes

Level 1 cache & TLB:
	CPU0: 221805580 level 1 data cache
	CPU1: 340836692 level 1 data cache
	CPU2: 204828028 level 1 data cache
	CPU3: 317671673 level 1 data cache

	CPU0: 140733477264400 level 1 instruct cache
	CPU1: 93825244078288 level 1 instruct cache
	CPU2: 140733477264144 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3187021 last level cache
	CPU1: 3050213 last level cache
	CPU2: 2955191 last level cache
	CPU3: 2980590 last level cache

	CPU0: 221774602 data TLB
	CPU1: 340864662 data TLB
	CPU2: 204828028 data TLB
	CPU3: 317671633 data TLB

	CPU0: 751380 instruct TLB
	CPU1: 1118067 instruct TLB
	CPU2: 707473 instruct TLB
	CPU3: 1030454 instruct TLB
HW Instruction Count:
	CPU0: Used 1421757200 instructions
	CPU1: Used 1193788614 instructions
	CPU2: Used 1193759804 instructions
	CPU3: Used 1193759804 instructions

Hardware misses:
	CPU0: 20395870 cache misses
	CPU1: 18501687 cache misses
	CPU2: 19205075 cache misses
	CPU3: 19205075 cache misses

	CPU0: 20395870 branch misses
	CPU1: 18501687 branch misses
	CPU2: 19205075 branch misses
	CPU3: 16977096 branch misses

Cache Read/Write:
	CPU0: 249009230 cache reads
	CPU1: 276414295 cache reads
	CPU2: 291749953 cache reads
	CPU3: 329338388 cache reads

	CPU0: 20395870 cache writes
	CPU1: 18501687 cache writes
	CPU2: 19205075 cache writes
	CPU3: 16977096 cache writes

Level 1 cache & TLB:
	CPU0: 218906938 level 1 data cache
	CPU1: 372725059 level 1 data cache
	CPU2: 188194889 level 1 data cache
	CPU3: 317368679 level 1 data cache

	CPU0: 140735370885280 level 1 instruct cache
	CPU1: 94518122176720 level 1 instruct cache
	CPU2: 140735370885024 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3294262 last level cache
	CPU1: 3317345 last level cache
	CPU2: 2812141 last level cache
	CPU3: 2969305 last level cache

	CPU0: 218906057 data TLB
	CPU1: 372725059 data TLB
	CPU2: 188194850 data TLB
	CPU3: 317338113 data TLB

	CPU0: 746207 instruct TLB
	CPU1: 1153870 instruct TLB
	CPU2: 651060 instruct TLB
	CPU3: 1039903 instruct TLB
HW Instruction Count:
	CPU0: Used 1118691830 instructions
	CPU1: Used 1566815583 instructions
	CPU2: Used 846908476 instructions
	CPU3: Used 846908476 instructions

Hardware misses:
	CPU0: 20453198 cache misses
	CPU1: 22717615 cache misses
	CPU2: 17940995 cache misses
	CPU3: 17940995 cache misses

	CPU0: 20454390 branch misses
	CPU1: 22717596 branch misses
	CPU2: 17940995 branch misses
	CPU3: 15874159 branch misses

Cache Read/Write:
	CPU0: 269634878 cache reads
	CPU1: 207838517 cache reads
	CPU2: 297580850 cache reads
	CPU3: 312081647 cache reads

	CPU0: 20454390 cache writes
	CPU1: 22717596 cache writes
	CPU2: 17940995 cache writes
	CPU3: 15874159 cache writes

Level 1 cache & TLB:
	CPU0: 258594048 level 1 data cache
	CPU1: 346818448 level 1 data cache
	CPU2: 287200434 level 1 data cache
	CPU3: 306265262 level 1 data cache

	CPU0: 140727663342768 level 1 instruct cache
	CPU1: 94562629001424 level 1 instruct cache
	CPU2: 140727663342512 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4423460 last level cache
	CPU1: 3612297 last level cache
	CPU2: 3118078 last level cache
	CPU3: 3714786 last level cache

	CPU0: 258589257 data TLB
	CPU1: 346832516 data TLB
	CPU2: 287200397 data TLB
	CPU3: 306265262 data TLB

	CPU0: 949254 instruct TLB
	CPU1: 1164617 instruct TLB
	CPU2: 1117957 instruct TLB
	CPU3: 1162740 instruct TLB
HW Instruction Count:
	CPU0: Used 1345095998 instructions
	CPU1: Used 946901829 instructions
	CPU2: Used 1585258426 instructions
	CPU3: Used 1585258426 instructions

Hardware misses:
	CPU0: 22506110 cache misses
	CPU1: 20234357 cache misses
	CPU2: 23200688 cache misses
	CPU3: 23200688 cache misses

	CPU0: 22506110 branch misses
	CPU1: 20233148 branch misses
	CPU2: 23200688 branch misses
	CPU3: 20872966 branch misses

Cache Read/Write:
	CPU0: 311276619 cache reads
	CPU1: 354140856 cache reads
	CPU2: 329109226 cache reads
	CPU3: 214748817 cache reads

	CPU0: 22506110 cache writes
	CPU1: 20233148 cache writes
	CPU2: 23200688 cache writes
	CPU3: 20872966 cache writes

Level 1 cache & TLB:
	CPU0: 334070748 level 1 data cache
	CPU1: 252630415 level 1 data cache
	CPU2: 350914674 level 1 data cache
	CPU3: 228542407 level 1 data cache

	CPU0: 140727802321280 level 1 instruct cache
	CPU1: 94011366277328 level 1 instruct cache
	CPU2: 140727802321024 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4340824 last level cache
	CPU1: 3306219 last level cache
	CPU2: 3763178 last level cache
	CPU3: 3407523 last level cache

	CPU0: 334070708 data TLB
	CPU1: 252630415 data TLB
	CPU2: 350914674 data TLB
	CPU3: 228524520 data TLB

	CPU0: 1197338 instruct TLB
	CPU1: 946160 instruct TLB
	CPU2: 1359821 instruct TLB
	CPU3: 862819 instruct TLB
HW Instruction Count:
	CPU0: Used 2580180551 instructions
	CPU1: Used 2197633856 instructions
	CPU2: Used 2504385661 instructions
	CPU3: Used 2504385661 instructions

Hardware misses:
	CPU0: 26232543 cache misses
	CPU1: 23603783 cache misses
	CPU2: 22929481 cache misses
	CPU3: 22929481 cache misses

	CPU0: 26230889 branch misses
	CPU1: 23604436 branch misses
	CPU2: 22929481 branch misses
	CPU3: 22066966 branch misses

Cache Read/Write:
	CPU0: 263114322 cache reads
	CPU1: 323727631 cache reads
	CPU2: 367680400 cache reads
	CPU3: 199729369 cache reads

	CPU0: 26230889 cache writes
	CPU1: 23604436 cache writes
	CPU2: 22929481 cache writes
	CPU3: 22066966 cache writes

Level 1 cache & TLB:
	CPU0: 279464090 level 1 data cache
	CPU1: 289853099 level 1 data cache
	CPU2: 341006267 level 1 data cache
	CPU3: 258432695 level 1 data cache

	CPU0: 140737445301264 level 1 instruct cache
	CPU1: 94170753073360 level 1 instruct cache
	CPU2: 140737445301008 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 4109254 last level cache
	CPU1: 3587443 last level cache
	CPU2: 3464725 last level cache
	CPU3: 3226843 last level cache

	CPU0: 279464090 data TLB
	CPU1: 289853060 data TLB
	CPU2: 341006267 data TLB
	CPU3: 258432695 data TLB

	CPU0: 962968 instruct TLB
	CPU1: 1077758 instruct TLB
	CPU2: 1230377 instruct TLB
	CPU3: 964201 instruct TLB
HW Instruction Count:
	CPU0: Used 1410430275 instructions
	CPU1: Used 1732175354 instructions
	CPU2: Used 1131297443 instructions
	CPU3: Used 1131297443 instructions

Hardware misses:
	CPU0: 25790415 cache misses
	CPU1: 23844764 cache misses
	CPU2: 22703107 cache misses
	CPU3: 22703107 cache misses

	CPU0: 25788742 branch misses
	CPU1: 23844764 branch misses
	CPU2: 22703107 branch misses
	CPU3: 19967917 branch misses

Cache Read/Write:
	CPU0: 266513399 cache reads
	CPU1: 264046433 cache reads
	CPU2: 300956195 cache reads
	CPU3: 321798697 cache reads

	CPU0: 25788742 cache writes
	CPU1: 23844764 cache writes
	CPU2: 22703107 cache writes
	CPU3: 19967917 cache writes

Level 1 cache & TLB:
	CPU0: 211714233 level 1 data cache
	CPU1: 280744922 level 1 data cache
	CPU2: 260724226 level 1 data cache
	CPU3: 414250278 level 1 data cache

	CPU0: 140734932684320 level 1 instruct cache
	CPU1: 94206318072016 level 1 instruct cache
	CPU2: 140734932684064 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3797135 last level cache
	CPU1: 3306309 last level cache
	CPU2: 3618001 last level cache
	CPU3: 3507073 last level cache

	CPU0: 211714495 data TLB
	CPU1: 280744922 data TLB
	CPU2: 260724226 data TLB
	CPU3: 414250238 data TLB

	CPU0: 714572 instruct TLB
	CPU1: 991514 instruct TLB
	CPU2: 967058 instruct TLB
	CPU3: 1446628 instruct TLB
HW Instruction Count:
	CPU0: Used 1247634584 instructions
	CPU1: Used 1396013760 instructions
	CPU2: Used 1229023724 instructions
	CPU3: Used 1229023724 instructions

Hardware misses:
	CPU0: 25390680 cache misses
	CPU1: 22168760 cache misses
	CPU2: 21028075 cache misses
	CPU3: 21028075 cache misses

	CPU0: 25390191 branch misses
	CPU1: 22168764 branch misses
	CPU2: 21028075 branch misses
	CPU3: 22737555 branch misses

Cache Read/Write:
	CPU0: 230306158 cache reads
	CPU1: 351371421 cache reads
	CPU2: 365062276 cache reads
	CPU3: 219541722 cache reads

	CPU0: 25390191 cache writes
	CPU1: 22168764 cache writes
	CPU2: 21028075 cache writes
	CPU3: 22737555 cache writes

Level 1 cache & TLB:
	CPU0: 274361404 level 1 data cache
	CPU1: 321311299 level 1 data cache
	CPU2: 287655224 level 1 data cache
	CPU3: 266944102 level 1 data cache

	CPU0: 140725208709872 level 1 instruct cache
	CPU1: 94096331010256 level 1 instruct cache
	CPU2: 140725208709616 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3630053 last level cache
	CPU1: 3414200 last level cache
	CPU2: 3582233 last level cache
	CPU3: 3314471 last level cache

	CPU0: 274361404 data TLB
	CPU1: 321311258 data TLB
	CPU2: 287655224 data TLB
	CPU3: 266944102 data TLB

	CPU0: 996069 instruct TLB
	CPU1: 1112866 instruct TLB
	CPU2: 1080826 instruct TLB
	CPU3: 949994 instruct TLB
HW Instruction Count:
	CPU0: Used 1486629674 instructions
	CPU1: Used 1750475124 instructions
	CPU2: Used 1177317406 instructions
	CPU3: Used 1177317406 instructions

Hardware misses:
	CPU0: 27109490 cache misses
	CPU1: 25120091 cache misses
	CPU2: 19466145 cache misses
	CPU3: 19466145 cache misses

	CPU0: 27110779 branch misses
	CPU1: 25120091 branch misses
	CPU2: 19466145 branch misses
	CPU3: 18573162 branch misses

Cache Read/Write:
	CPU0: 309449225 cache reads
	CPU1: 330456479 cache reads
	CPU2: 229563279 cache reads
	CPU3: 297309125 cache reads

	CPU0: 27110779 cache writes
	CPU1: 25120091 cache writes
	CPU2: 19466145 cache writes
	CPU3: 18573162 cache writes

Level 1 cache & TLB:
	CPU0: 240117820 level 1 data cache
	CPU1: 312957001 level 1 data cache
	CPU2: 270110801 level 1 data cache
	CPU3: 326843763 level 1 data cache

	CPU0: 140731046828960 level 1 instruct cache
	CPU1: 94709799514320 level 1 instruct cache
	CPU2: 140731046828704 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3747562 last level cache
	CPU1: 3233491 last level cache
	CPU2: 3428585 last level cache
	CPU3: 3363619 last level cache

	CPU0: 240117780 data TLB
	CPU1: 312957001 data TLB
	CPU2: 270110801 data TLB
	CPU3: 326843763 data TLB

	CPU0: 888189 instruct TLB
	CPU1: 1081874 instruct TLB
	CPU2: 1008774 instruct TLB
	CPU3: 1140918 instruct TLB
HW Instruction Count:
	CPU0: Used 702811441 instructions
	CPU1: Used 1732882961 instructions
	CPU2: Used 1316627235 instructions
	CPU3: Used 1316627235 instructions

Hardware misses:
	CPU0: 23462071 cache misses
	CPU1: 22653840 cache misses
	CPU2: 27132763 cache misses
	CPU3: 27132763 cache misses

	CPU0: 23462138 branch misses
	CPU1: 22654032 branch misses
	CPU2: 27132579 branch misses
	CPU3: 19414115 branch misses

Cache Read/Write:
	CPU0: 232995555 cache reads
	CPU1: 268288291 cache reads
	CPU2: 313506104 cache reads
	CPU3: 351417482 cache reads

	CPU0: 23462138 cache writes
	CPU1: 22654032 cache writes
	CPU2: 27132579 cache writes
	CPU3: 19414115 cache writes

Level 1 cache & TLB:
	CPU0: 165893530 level 1 data cache
	CPU1: 348625044 level 1 data cache
	CPU2: 321312075 level 1 data cache
	CPU3: 314901359 level 1 data cache

	CPU0: 140727497807120 level 1 instruct cache
	CPU1: 94396549509328 level 1 instruct cache
	CPU2: 140727497806864 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3277099 last level cache
	CPU1: 3725954 last level cache
	CPU2: 3331298 last level cache
	CPU3: 3454453 last level cache

	CPU0: 165894427 data TLB
	CPU1: 348625117 data TLB
	CPU2: 321314188 data TLB
	CPU3: 314884482 data TLB

	CPU0: 628908 instruct TLB
	CPU1: 1250320 instruct TLB
	CPU2: 1145630 instruct TLB
	CPU3: 1107935 instruct TLB
HW Instruction Count:
	CPU0: Used 968057883 instructions
	CPU1: Used 1469819995 instructions
	CPU2: Used 1384296520 instructions
	CPU3: Used 1384296520 instructions

Hardware misses:
	CPU0: 24608830 cache misses
	CPU1: 22364662 cache misses
	CPU2: 24840700 cache misses
	CPU3: 24840700 cache misses

	CPU0: 24609021 branch misses
	CPU1: 22365365 branch misses
	CPU2: 24841417 branch misses
	CPU3: 22262501 branch misses

Cache Read/Write:
	CPU0: 253479677 cache reads
	CPU1: 300788200 cache reads
	CPU2: 265779877 cache reads
	CPU3: 331046468 cache reads

	CPU0: 24609021 cache writes
	CPU1: 22365365 cache writes
	CPU2: 24841417 cache writes
	CPU3: 22262501 cache writes

Level 1 cache & TLB:
	CPU0: 253350146 level 1 data cache
	CPU1: 294142219 level 1 data cache
	CPU2: 303818186 level 1 data cache
	CPU3: 315416635 level 1 data cache

	CPU0: 140728227132080 level 1 instruct cache
	CPU1: 94072747073744 level 1 instruct cache
	CPU2: 140728227131824 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3617979 last level cache
	CPU1: 3541419 last level cache
	CPU2: 3872395 last level cache
	CPU3: 3271074 last level cache

	CPU0: 253335178 data TLB
	CPU1: 294135110 data TLB
	CPU2: 303805226 data TLB
	CPU3: 315416592 data TLB

	CPU0: 906878 instruct TLB
	CPU1: 1089648 instruct TLB
	CPU2: 1041621 instruct TLB
	CPU3: 1134043 instruct TLB
HW Instruction Count:
	CPU0: Used 1394283357 instructions
	CPU1: Used 1566739528 instructions
	CPU2: Used 1178489787 instructions
	CPU3: Used 1178489787 instructions

Hardware misses:
	CPU0: 22179772 cache misses
	CPU1: 25406650 cache misses
	CPU2: 25496791 cache misses
	CPU3: 25496791 cache misses

	CPU0: 22179591 branch misses
	CPU1: 25406650 branch misses
	CPU2: 25496794 branch misses
	CPU3: 19374265 branch misses

Cache Read/Write:
	CPU0: 368760871 cache reads
	CPU1: 392562816 cache reads
	CPU2: 124061857 cache reads
	CPU3: 269682164 cache reads

	CPU0: 22179591 cache writes
	CPU1: 25406650 cache writes
	CPU2: 25496794 cache writes
	CPU3: 19374265 cache writes

Level 1 cache & TLB:
	CPU0: 300062753 level 1 data cache
	CPU1: 245145540 level 1 data cache
	CPU2: 398358502 level 1 data cache
	CPU3: 229250765 level 1 data cache

	CPU0: 140730801470336 level 1 instruct cache
	CPU1: 94774966931664 level 1 instruct cache
	CPU2: 140730801470080 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3842098 last level cache
	CPU1: 3212739 last level cache
	CPU2: 4182063 last level cache
	CPU3: 3374911 last level cache

	CPU0: 300062753 data TLB
	CPU1: 245107878 data TLB
	CPU2: 398358462 data TLB
	CPU3: 229250765 data TLB

	CPU0: 1083141 instruct TLB
	CPU1: 939287 instruct TLB
	CPU2: 1402391 instruct TLB
	CPU3: 861662 instruct TLB
HW Instruction Count:
	CPU0: Used 1644952924 instructions
	CPU1: Used 1476693264 instructions
	CPU2: Used 891147096 instructions
	CPU3: Used 891147096 instructions

Hardware misses:
	CPU0: 24461611 cache misses
	CPU1: 23154300 cache misses
	CPU2: 25405519 cache misses
	CPU3: 25405519 cache misses

	CPU0: 24461611 branch misses
	CPU1: 23154300 branch misses
	CPU2: 25405519 branch misses
	CPU3: 20405245 branch misses

Cache Read/Write:
	CPU0: 263611596 cache reads
	CPU1: 342363990 cache reads
	CPU2: 284742474 cache reads
	CPU3: 260444444 cache reads

	CPU0: 24461611 cache writes
	CPU1: 23154300 cache writes
	CPU2: 25405519 cache writes
	CPU3: 20405245 cache writes

Level 1 cache & TLB:
	CPU0: 277732951 level 1 data cache
	CPU1: 294247948 level 1 data cache
	CPU2: 321710666 level 1 data cache
	CPU3: 260187750 level 1 data cache

	CPU0: 140727330622400 level 1 instruct cache
	CPU1: 94089302446288 level 1 instruct cache
	CPU2: 140727330622144 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3472183 last level cache
	CPU1: 3140742 last level cache
	CPU2: 4129837 last level cache
	CPU3: 3173251 last level cache

	CPU0: 277732951 data TLB
	CPU1: 294248022 data TLB
	CPU2: 321710666 data TLB
	CPU3: 260187634 data TLB

	CPU0: 982286 instruct TLB
	CPU1: 1041680 instruct TLB
	CPU2: 1198315 instruct TLB
	CPU3: 925961 instruct TLB
HW Instruction Count:
	CPU0: Used 1083399611 instructions
	CPU1: Used 1290189549 instructions
	CPU2: Used 1388182872 instructions
	CPU3: Used 1388182872 instructions

Hardware misses:
	CPU0: 23594525 cache misses
	CPU1: 21748251 cache misses
	CPU2: 23074774 cache misses
	CPU3: 23074774 cache misses

	CPU0: 23594525 branch misses
	CPU1: 21748251 branch misses
	CPU2: 23074774 branch misses
	CPU3: 22321488 branch misses

Cache Read/Write:
	CPU0: 215218207 cache reads
	CPU1: 207472408 cache reads
	CPU2: 305485778 cache reads
	CPU3: 438566631 cache reads

	CPU0: 23594525 cache writes
	CPU1: 21748251 cache writes
	CPU2: 23074774 cache writes
	CPU3: 22321488 cache writes

Level 1 cache & TLB:
	CPU0: 242475622 level 1 data cache
	CPU1: 308560131 level 1 data cache
	CPU2: 353894123 level 1 data cache
	CPU3: 247443660 level 1 data cache

	CPU0: 140732468243664 level 1 instruct cache
	CPU1: 94174988533968 level 1 instruct cache
	CPU2: 140732468243408 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3556123 last level cache
	CPU1: 3400762 last level cache
	CPU2: 3502305 last level cache
	CPU3: 3425231 last level cache

	CPU0: 242475622 data TLB
	CPU1: 308560131 data TLB
	CPU2: 353894123 data TLB
	CPU3: 247443620 data TLB

	CPU0: 877903 instruct TLB
	CPU1: 1093427 instruct TLB
	CPU2: 1239846 instruct TLB
	CPU3: 895580 instruct TLB
HW Instruction Count:
	CPU0: Used 1126729442 instructions
	CPU1: Used 1226220090 instructions
	CPU2: Used 1483579693 instructions
	CPU3: Used 1483579693 instructions

Hardware misses:
	CPU0: 26940778 cache misses
	CPU1: 23194614 cache misses
	CPU2: 18946219 cache misses
	CPU3: 18946219 cache misses

	CPU0: 26940778 branch misses
	CPU1: 23194593 branch misses
	CPU2: 18946219 branch misses
	CPU3: 22186747 branch misses

Cache Read/Write:
	CPU0: 306358571 cache reads
	CPU1: 438098264 cache reads
	CPU2: 239917837 cache reads
	CPU3: 261823271 cache reads

	CPU0: 26940778 cache writes
	CPU1: 23194593 cache writes
	CPU2: 18946219 cache writes
	CPU3: 22186747 cache writes

Level 1 cache & TLB:
	CPU0: 158364665 level 1 data cache
	CPU1: 286106060 level 1 data cache
	CPU2: 392232462 level 1 data cache
	CPU3: 314901091 level 1 data cache

	CPU0: 140735221927024 level 1 instruct cache
	CPU1: 94456267018448 level 1 instruct cache
	CPU2: 140735221926768 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3418403 last level cache
	CPU1: 3393496 last level cache
	CPU2: 3656079 last level cache
	CPU3: 3436940 last level cache

	CPU0: 158364665 data TLB
	CPU1: 286106017 data TLB
	CPU2: 392232462 data TLB
	CPU3: 314901091 data TLB

	CPU0: 614252 instruct TLB
	CPU1: 1026906 instruct TLB
	CPU2: 1361396 instruct TLB
	CPU3: 1139972 instruct TLB
HW Instruction Count:
	CPU0: Used 1085801672 instructions
	CPU1: Used 1394631794 instructions
	CPU2: Used 1237910299 instructions
	CPU3: Used 1237910299 instructions

Hardware misses:
	CPU0: 24220084 cache misses
	CPU1: 21319115 cache misses
	CPU2: 23252883 cache misses
	CPU3: 23252883 cache misses

	CPU0: 24219657 branch misses
	CPU1: 21318949 branch misses
	CPU2: 23252883 branch misses
	CPU3: 23744295 branch misses

Cache Read/Write:
	CPU0: 354080918 cache reads
	CPU1: 249078330 cache reads
	CPU2: 257519346 cache reads
	CPU3: 304386181 cache reads

	CPU0: 24219657 cache writes
	CPU1: 21318949 cache writes
	CPU2: 23252883 cache writes
	CPU3: 23744295 cache writes

Level 1 cache & TLB:
	CPU0: 152729893 level 1 data cache
	CPU1: 353616509 level 1 data cache
	CPU2: 363923859 level 1 data cache
	CPU3: 282020608 level 1 data cache

	CPU0: 140721762419952 level 1 instruct cache
	CPU1: 94538872152272 level 1 instruct cache
	CPU2: 140721762419696 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3265501 last level cache
	CPU1: 3343663 last level cache
	CPU2: 4014702 last level cache
	CPU3: 3249160 last level cache

	CPU0: 152728116 data TLB
	CPU1: 353648697 data TLB
	CPU2: 363909009 data TLB
	CPU3: 281987119 data TLB

	CPU0: 626708 instruct TLB
	CPU1: 1207083 instruct TLB
	CPU2: 1330269 instruct TLB
	CPU3: 962180 instruct TLB
HW Instruction Count:
	CPU0: Used 1112404828 instructions
	CPU1: Used 1282221605 instructions
	CPU2: Used 1616716686 instructions
	CPU3: Used 1616716686 instructions

Hardware misses:
	CPU0: 27261673 cache misses
	CPU1: 22730873 cache misses
	CPU2: 22562489 cache misses
	CPU3: 22562489 cache misses

	CPU0: 27261673 branch misses
	CPU1: 22730985 branch misses
	CPU2: 22562489 branch misses
	CPU3: 22190922 branch misses

Cache Read/Write:
	CPU0: 237413908 cache reads
	CPU1: 378969424 cache reads
	CPU2: 275741412 cache reads
	CPU3: 258066392 cache reads

	CPU0: 27261673 cache writes
	CPU1: 22730985 cache writes
	CPU2: 22562489 cache writes
	CPU3: 22190922 cache writes

Level 1 cache & TLB:
	CPU0: 229974643 level 1 data cache
	CPU1: 303766120 level 1 data cache
	CPU2: 310841717 level 1 data cache
	CPU3: 321840870 level 1 data cache

	CPU0: 140733260953296 level 1 instruct cache
	CPU1: 94159904231632 level 1 instruct cache
	CPU2: 140733260953040 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3494536 last level cache
	CPU1: 3777004 last level cache
	CPU2: 3339561 last level cache
	CPU3: 3724188 last level cache

	CPU0: 229994897 data TLB
	CPU1: 303766120 data TLB
	CPU2: 310841677 data TLB
	CPU3: 321840870 data TLB

	CPU0: 866567 instruct TLB
	CPU1: 1106598 instruct TLB
	CPU2: 1112527 instruct TLB
	CPU3: 1094991 instruct TLB
HW Instruction Count:
	CPU0: Used 1079997683 instructions
	CPU1: Used 1409230917 instructions
	CPU2: Used 1045757009 instructions
	CPU3: Used 1045757009 instructions

Hardware misses:
	CPU0: 24852399 cache misses
	CPU1: 21703463 cache misses
	CPU2: 25077402 cache misses
	CPU3: 25077402 cache misses

	CPU0: 24852370 branch misses
	CPU1: 21703463 branch misses
	CPU2: 25077402 branch misses
	CPU3: 21763106 branch misses

Cache Read/Write:
	CPU0: 275414951 cache reads
	CPU1: 336987568 cache reads
	CPU2: 318958215 cache reads
	CPU3: 282700735 cache reads

	CPU0: 24852370 cache writes
	CPU1: 21703463 cache writes
	CPU2: 25077402 cache writes
	CPU3: 21763106 cache writes

Level 1 cache & TLB:
	CPU0: 213676277 level 1 data cache
	CPU1: 423669920 level 1 data cache
	CPU2: 231144184 level 1 data cache
	CPU3: 302226313 level 1 data cache

	CPU0: 140728789660256 level 1 instruct cache
	CPU1: 94304899612880 level 1 instruct cache
	CPU2: 140728789660000 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3562397 last level cache
	CPU1: 3605600 last level cache
	CPU2: 3908653 last level cache
	CPU3: 3287811 last level cache

	CPU0: 213676277 data TLB
	CPU1: 423680777 data TLB
	CPU2: 231144184 data TLB
	CPU3: 302159229 data TLB

	CPU0: 844113 instruct TLB
	CPU1: 1435038 instruct TLB
	CPU2: 891302 instruct TLB
	CPU3: 1052426 instruct TLB
HW Instruction Count:
	CPU0: Used 1171209909 instructions
	CPU1: Used 981834523 instructions
	CPU2: Used 1404594605 instructions
	CPU3: Used 1404594605 instructions

Hardware misses:
	CPU0: 24891363 cache misses
	CPU1: 21639517 cache misses
	CPU2: 23293675 cache misses
	CPU3: 23293675 cache misses

	CPU0: 24891373 branch misses
	CPU1: 21639517 branch misses
	CPU2: 23293751 branch misses
	CPU3: 23959848 branch misses

Cache Read/Write:
	CPU0: 335222313 cache reads
	CPU1: 295834535 cache reads
	CPU2: 256695275 cache reads
	CPU3: 265270466 cache reads

	CPU0: 24891373 cache writes
	CPU1: 21639517 cache writes
	CPU2: 23293751 cache writes
	CPU3: 23959848 cache writes

Level 1 cache & TLB:
	CPU0: 229463042 level 1 data cache
	CPU1: 415527751 level 1 data cache
	CPU2: 237112046 level 1 data cache
	CPU3: 268491673 level 1 data cache

	CPU0: 140735628903200 level 1 instruct cache
	CPU1: 94201123582160 level 1 instruct cache
	CPU2: 140735628902944 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3488478 last level cache
	CPU1: 3535687 last level cache
	CPU2: 3231357 last level cache
	CPU3: 3621177 last level cache

	CPU0: 229463042 data TLB
	CPU1: 415527751 data TLB
	CPU2: 237132235 data TLB
	CPU3: 268491633 data TLB

	CPU0: 825387 instruct TLB
	CPU1: 1424374 instruct TLB
	CPU2: 867676 instruct TLB
	CPU3: 992154 instruct TLB
HW Instruction Count:
	CPU0: Used 1266439484 instructions
	CPU1: Used 1106748075 instructions
	CPU2: Used 1361117995 instructions
	CPU3: Used 1361117995 instructions

Hardware misses:
	CPU0: 24517674 cache misses
	CPU1: 21691046 cache misses
	CPU2: 21986684 cache misses
	CPU3: 21986684 cache misses

	CPU0: 24518306 branch misses
	CPU1: 21691648 branch misses
	CPU2: 21986684 branch misses
	CPU3: 22581526 branch misses

Cache Read/Write:
	CPU0: 282318328 cache reads
	CPU1: 263719736 cache reads
	CPU2: 294894840 cache reads
	CPU3: 325633186 cache reads

	CPU0: 24518306 cache writes
	CPU1: 21691648 cache writes
	CPU2: 21986684 cache writes
	CPU3: 22581526 cache writes

Level 1 cache & TLB:
	CPU0: 249080163 level 1 data cache
	CPU1: 329173094 level 1 data cache
	CPU2: 339119668 level 1 data cache
	CPU3: 235061624 level 1 data cache

	CPU0: 140723260044816 level 1 instruct cache
	CPU1: 94310990901456 level 1 instruct cache
	CPU2: 140723260044560 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3692278 last level cache
	CPU1: 3337205 last level cache
	CPU2: 3795765 last level cache
	CPU3: 3116051 last level cache

	CPU0: 249078337 data TLB
	CPU1: 329155289 data TLB
	CPU2: 339119629 data TLB
	CPU3: 235067217 data TLB

	CPU0: 914988 instruct TLB
	CPU1: 1148349 instruct TLB
	CPU2: 1220933 instruct TLB
	CPU3: 836677 instruct TLB
HW Instruction Count:
	CPU0: Used 1440371924 instructions
	CPU1: Used 995007735 instructions
	CPU2: Used 1690480201 instructions
	CPU3: Used 1690480201 instructions

Hardware misses:
	CPU0: 23435242 cache misses
	CPU1: 19684498 cache misses
	CPU2: 24774413 cache misses
	CPU3: 24774413 cache misses

	CPU0: 23435242 branch misses
	CPU1: 19684498 branch misses
	CPU2: 24774800 branch misses
	CPU3: 19977937 branch misses

Cache Read/Write:
	CPU0: 455215681 cache reads
	CPU1: 307620510 cache reads
	CPU2: 289765158 cache reads
	CPU3: 1722515705 cache reads

	CPU0: 23435242 cache writes
	CPU1: 19684498 cache writes
	CPU2: 24774800 cache writes
	CPU3: 19977937 cache writes

Level 1 cache & TLB:
	CPU0: 311999518 level 1 data cache
	CPU1: 259124589 level 1 data cache
	CPU2: 348295367 level 1 data cache
	CPU3: 169156788 level 1 data cache

	CPU0: 140737482584448 level 1 instruct cache
	CPU1: 93864674812112 level 1 instruct cache
	CPU2: 140737482584192 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3514834 last level cache
	CPU1: 2666048 last level cache
	CPU2: 3345035 last level cache
	CPU3: 2807428 last level cache

	CPU0: 311980704 data TLB
	CPU1: 259124549 data TLB
	CPU2: 348295367 data TLB
	CPU3: 169156788 data TLB

	CPU0: 1041067 instruct TLB
	CPU1: 872145 instruct TLB
	CPU2: 1178703 instruct TLB
	CPU3: 576849 instruct TLB
HW Instruction Count:
	CPU0: Used 1368916180 instructions
	CPU1: Used 1216327374 instructions
	CPU2: Used 1180164286 instructions
	CPU3: Used 1180164286 instructions

Hardware misses:
	CPU0: 24600934 cache misses
	CPU1: 19366613 cache misses
	CPU2: 14664750 cache misses
	CPU3: 14664750 cache misses

	CPU0: 24600934 branch misses
	CPU1: 19366613 branch misses
	CPU2: 14664750 branch misses
	CPU3: 16969757 branch misses

Cache Read/Write:
	CPU0: 231709610 cache reads
	CPU1: 355211843 cache reads
	CPU2: 259864448 cache reads
	CPU3: 253364404 cache reads

	CPU0: 24600934 cache writes
	CPU1: 19366613 cache writes
	CPU2: 14664750 cache writes
	CPU3: 16969757 cache writes

Level 1 cache & TLB:
	CPU0: 254907204 level 1 data cache
	CPU1: 292627937 level 1 data cache
	CPU2: 235407833 level 1 data cache
	CPU3: 302578995 level 1 data cache

	CPU0: 140731472098800 level 1 instruct cache
	CPU1: 94275958411472 level 1 instruct cache
	CPU2: 140731472098544 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3175129 last level cache
	CPU1: 2884277 last level cache
	CPU2: 2975600 last level cache
	CPU3: 3144303 last level cache

	CPU0: 254908229 data TLB
	CPU1: 292627937 data TLB
	CPU2: 235407833 data TLB
	CPU3: 302578955 data TLB

	CPU0: 869228 instruct TLB
	CPU1: 963447 instruct TLB
	CPU2: 799609 instruct TLB
	CPU3: 997959 instruct TLB
HW Instruction Count:
	CPU0: Used 1013707177 instructions
	CPU1: Used 1484881673 instructions
	CPU2: Used 1228728627 instructions
	CPU3: Used 1228728627 instructions

Hardware misses:
	CPU0: 23995977 cache misses
	CPU1: 18859583 cache misses
	CPU2: 16084335 cache misses
	CPU3: 16084335 cache misses

	CPU0: 23995977 branch misses
	CPU1: 18859583 branch misses
	CPU2: 16084337 branch misses
	CPU3: 17151880 branch misses

Cache Read/Write:
	CPU0: 188120019 cache reads
	CPU1: 246248174 cache reads
	CPU2: 366065190 cache reads
	CPU3: 285148917 cache reads

	CPU0: 23995977 cache writes
	CPU1: 18859583 cache writes
	CPU2: 16084337 cache writes
	CPU3: 17151880 cache writes

Level 1 cache & TLB:
	CPU0: 161888694 level 1 data cache
	CPU1: 318224765 level 1 data cache
	CPU2: 299577099 level 1 data cache
	CPU3: 318950716 level 1 data cache

	CPU0: 140729141559440 level 1 instruct cache
	CPU1: 93970290671824 level 1 instruct cache
	CPU2: 140729141559184 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3281233 last level cache
	CPU1: 2850822 last level cache
	CPU2: 3067429 last level cache
	CPU3: 3173050 last level cache

	CPU0: 161888694 data TLB
	CPU1: 318224765 data TLB
	CPU2: 299577059 data TLB
	CPU3: 318950716 data TLB

	CPU0: 569785 instruct TLB
	CPU1: 1030771 instruct TLB
	CPU2: 998295 instruct TLB
	CPU3: 988081 instruct TLB
HW Instruction Count:
	CPU0: Used 1228869185 instructions
	CPU1: Used 1252325994 instructions
	CPU2: Used 905910053 instructions
	CPU3: Used 905910053 instructions

Hardware misses:
	CPU0: 21208656 cache misses
	CPU1: 17448294 cache misses
	CPU2: 20954326 cache misses
	CPU3: 20954326 cache misses

	CPU0: 21208652 branch misses
	CPU1: 17448294 branch misses
	CPU2: 20954326 branch misses
	CPU3: 17735900 branch misses

Cache Read/Write:
	CPU0: 245235552 cache reads
	CPU1: 328693105 cache reads
	CPU2: 249644648 cache reads
	CPU3: 262283979 cache reads

	CPU0: 21208652 cache writes
	CPU1: 17448294 cache writes
	CPU2: 20954326 cache writes
	CPU3: 17735900 cache writes

Level 1 cache & TLB:
	CPU0: 221046734 level 1 data cache
	CPU1: 185625314 level 1 data cache
	CPU2: 278046001 level 1 data cache
	CPU3: 414245737 level 1 data cache

	CPU0: 140732284943360 level 1 instruct cache
	CPU1: 94309015896272 level 1 instruct cache
	CPU2: 140732284943104 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3378673 last level cache
	CPU1: 2609802 last level cache
	CPU2: 3362290 last level cache
	CPU3: 3024711 last level cache

	CPU0: 221046697 data TLB
	CPU1: 185625314 data TLB
	CPU2: 278046001 data TLB
	CPU3: 414245737 data TLB

	CPU0: 764085 instruct TLB
	CPU1: 610408 instruct TLB
	CPU2: 898238 instruct TLB
	CPU3: 1331290 instruct TLB
HW Instruction Count:
	CPU0: Used 1441545495 instructions
	CPU1: Used 1072830965 instructions
	CPU2: Used 1377651182 instructions
	CPU3: Used 1377651182 instructions

Hardware misses:
	CPU0: 25292192 cache misses
	CPU1: 14820327 cache misses
	CPU2: 20501146 cache misses
	CPU3: 20501146 cache misses

	CPU0: 25292192 branch misses
	CPU1: 14822824 branch misses
	CPU2: 20501146 branch misses
	CPU3: 18167071 branch misses

Cache Read/Write:
	CPU0: 282450587 cache reads
	CPU1: 220668336 cache reads
	CPU2: 362883035 cache reads
	CPU3: 219138798 cache reads

	CPU0: 25292192 cache writes
	CPU1: 14822824 cache writes
	CPU2: 20501146 cache writes
	CPU3: 18167071 cache writes

Level 1 cache & TLB:
	CPU0: 260700452 level 1 data cache
	CPU1: 232235619 level 1 data cache
	CPU2: 252348475 level 1 data cache
	CPU3: 353655876 level 1 data cache

	CPU0: 140735947752192 level 1 instruct cache
	CPU1: 93930475454672 level 1 instruct cache
	CPU2: 140735947751936 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3098734 last level cache
	CPU1: 3268298 last level cache
	CPU2: 2802671 last level cache
	CPU3: 3253763 last level cache

	CPU0: 260714190 data TLB
	CPU1: 232235619 data TLB
	CPU2: 252362704 data TLB
	CPU3: 353623295 data TLB

	CPU0: 878637 instruct TLB
	CPU1: 739629 instruct TLB
	CPU2: 855094 instruct TLB
	CPU3: 1151714 instruct TLB
HW Instruction Count:
	CPU0: Used 1268026265 instructions
	CPU1: Used 1400879965 instructions
	CPU2: Used 967392552 instructions
	CPU3: Used 967392552 instructions

Hardware misses:
	CPU0: 20788763 cache misses
	CPU1: 18792068 cache misses
	CPU2: 18784561 cache misses
	CPU3: 18784561 cache misses

	CPU0: 20788760 branch misses
	CPU1: 18792068 branch misses
	CPU2: 18784584 branch misses
	CPU3: 17631792 branch misses

Cache Read/Write:
	CPU0: 143245098 cache reads
	CPU1: 309452039 cache reads
	CPU2: 229683098 cache reads
	CPU3: 417667489 cache reads

	CPU0: 20788760 cache writes
	CPU1: 18792068 cache writes
	CPU2: 18784584 cache writes
	CPU3: 17631792 cache writes

Level 1 cache & TLB:
	CPU0: 253899835 level 1 data cache
	CPU1: 290954308 level 1 data cache
	CPU2: 210305696 level 1 data cache
	CPU3: 328834193 level 1 data cache

	CPU0: 140735633245296 level 1 instruct cache
	CPU1: 94810552656080 level 1 instruct cache
	CPU2: 140735633245040 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3337900 last level cache
	CPU1: 3052938 last level cache
	CPU2: 2940439 last level cache
	CPU3: 2812069 last level cache

	CPU0: 253940196 data TLB
	CPU1: 290919786 data TLB
	CPU2: 210305656 data TLB
	CPU3: 328834193 data TLB

	CPU0: 846705 instruct TLB
	CPU1: 957037 instruct TLB
	CPU2: 731801 instruct TLB
	CPU3: 1070313 instruct TLB
HW Instruction Count:
	CPU0: Used 1228890586 instructions
	CPU1: Used 1544429068 instructions
	CPU2: Used 1046351528 instructions
	CPU3: Used 1046351528 instructions

Hardware misses:
	CPU0: 21116330 cache misses
	CPU1: 20711240 cache misses
	CPU2: 17383729 cache misses
	CPU3: 17383729 cache misses

	CPU0: 21116330 branch misses
	CPU1: 20711017 branch misses
	CPU2: 17383743 branch misses
	CPU3: 17288917 branch misses

Cache Read/Write:
	CPU0: 204076538 cache reads
	CPU1: 264371139 cache reads
	CPU2: 257044897 cache reads
	CPU3: 372919601 cache reads

	CPU0: 21116330 cache writes
	CPU1: 20711017 cache writes
	CPU2: 17383743 cache writes
	CPU3: 17288917 cache writes

Level 1 cache & TLB:
	CPU0: 173569868 level 1 data cache
	CPU1: 399433732 level 1 data cache
	CPU2: 304554994 level 1 data cache
	CPU3: 206154963 level 1 data cache

	CPU0: 140732823252560 level 1 instruct cache
	CPU1: 94137625600208 level 1 instruct cache
	CPU2: 140732823252304 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2985016 last level cache
	CPU1: 3296679 last level cache
	CPU2: 3146011 last level cache
	CPU3: 2680828 last level cache

	CPU0: 173551802 data TLB
	CPU1: 399433732 data TLB
	CPU2: 304575923 data TLB
	CPU3: 206154924 data TLB

	CPU0: 626188 instruct TLB
	CPU1: 1278739 instruct TLB
	CPU2: 999178 instruct TLB
	CPU3: 676551 instruct TLB
HW Instruction Count:
	CPU0: Used 967908400 instructions
	CPU1: Used 1515523202 instructions
	CPU2: Used 1433250429 instructions
	CPU3: Used 1433250429 instructions

Hardware misses:
	CPU0: 20370106 cache misses
	CPU1: 18985934 cache misses
	CPU2: 15959985 cache misses
	CPU3: 15959985 cache misses

	CPU0: 20370106 branch misses
	CPU1: 18985934 branch misses
	CPU2: 15959781 branch misses
	CPU3: 20770497 branch misses

Cache Read/Write:
	CPU0: 180843845 cache reads
	CPU1: 316772768 cache reads
	CPU2: 254495264 cache reads
	CPU3: 347071995 cache reads

	CPU0: 20370106 cache writes
	CPU1: 18985934 cache writes
	CPU2: 15959781 cache writes
	CPU3: 20770497 cache writes

Level 1 cache & TLB:
	CPU0: 263334582 level 1 data cache
	CPU1: 294359761 level 1 data cache
	CPU2: 258656424 level 1 data cache
	CPU3: 269344059 level 1 data cache

	CPU0: 140728365561216 level 1 instruct cache
	CPU1: 94647749497040 level 1 instruct cache
	CPU2: 140728365560960 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3421521 last level cache
	CPU1: 2983729 last level cache
	CPU2: 2836902 last level cache
	CPU3: 2954562 last level cache

	CPU0: 263334582 data TLB
	CPU1: 294359720 data TLB
	CPU2: 258656424 data TLB
	CPU3: 269325591 data TLB

	CPU0: 875648 instruct TLB
	CPU1: 968334 instruct TLB
	CPU2: 886018 instruct TLB
	CPU3: 904668 instruct TLB
HW Instruction Count:
	CPU0: Used 1425426351 instructions
	CPU1: Used 907398203 instructions
	CPU2: Used 986680144 instructions
	CPU3: Used 986680144 instructions

Hardware misses:
	CPU0: 21237046 cache misses
	CPU1: 19855692 cache misses
	CPU2: 17238684 cache misses
	CPU3: 17238684 cache misses

	CPU0: 21237062 branch misses
	CPU1: 19855692 branch misses
	CPU2: 17238684 branch misses
	CPU3: 18093458 branch misses

Cache Read/Write:
	CPU0: 274961386 cache reads
	CPU1: 244862098 cache reads
	CPU2: 291476967 cache reads
	CPU3: 274132926 cache reads

	CPU0: 21237062 cache writes
	CPU1: 19855692 cache writes
	CPU2: 17238684 cache writes
	CPU3: 18093458 cache writes

Level 1 cache & TLB:
	CPU0: 217657214 level 1 data cache
	CPU1: 310210384 level 1 data cache
	CPU2: 188648350 level 1 data cache
	CPU3: 384733518 level 1 data cache

	CPU0: 140720749422048 level 1 instruct cache
	CPU1: 94173492306128 level 1 instruct cache
	CPU2: 140720749421792 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3155776 last level cache
	CPU1: 3360680 last level cache
	CPU2: 2763348 last level cache
	CPU3: 3189974 last level cache

	CPU0: 217657214 data TLB
	CPU1: 310210384 data TLB
	CPU2: 188637058 data TLB
	CPU3: 384733478 data TLB

	CPU0: 738870 instruct TLB
	CPU1: 973423 instruct TLB
	CPU2: 652118 instruct TLB
	CPU3: 1254402 instruct TLB
HW Instruction Count:
	CPU0: Used 1790525793 instructions
	CPU1: Used 959802024 instructions
	CPU2: Used 976788558 instructions
	CPU3: Used 976788558 instructions

Hardware misses:
	CPU0: 22204556 cache misses
	CPU1: 17800887 cache misses
	CPU2: 20937553 cache misses
	CPU3: 20937553 cache misses

	CPU0: 22204570 branch misses
	CPU1: 17800886 branch misses
	CPU2: 20937492 branch misses
	CPU3: 16537281 branch misses

Cache Read/Write:
	CPU0: 310751708 cache reads
	CPU1: 203695612 cache reads
	CPU2: 215706088 cache reads
	CPU3: 354706456 cache reads

	CPU0: 22204570 cache writes
	CPU1: 17800886 cache writes
	CPU2: 20937492 cache writes
	CPU3: 16537281 cache writes

Level 1 cache & TLB:
	CPU0: 291720451 level 1 data cache
	CPU1: 287542326 level 1 data cache
	CPU2: 181810171 level 1 data cache
	CPU3: 338324881 level 1 data cache

	CPU0: 140734942161376 level 1 instruct cache
	CPU1: 94704432656592 level 1 instruct cache
	CPU2: 140734942161120 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3559311 last level cache
	CPU1: 3019607 last level cache
	CPU2: 2947263 last level cache
	CPU3: 2865949 last level cache

	CPU0: 291720451 data TLB
	CPU1: 287542283 data TLB
	CPU2: 181810171 data TLB
	CPU3: 338324881 data TLB

	CPU0: 969923 instruct TLB
	CPU1: 941614 instruct TLB
	CPU2: 592183 instruct TLB
	CPU3: 1094981 instruct TLB
HW Instruction Count:
	CPU0: Used 1265691160 instructions
	CPU1: Used 1147432614 instructions
	CPU2: Used 1257646314 instructions
	CPU3: Used 1257646314 instructions

Hardware misses:
	CPU0: 21944991 cache misses
	CPU1: 17833330 cache misses
	CPU2: 18572083 cache misses
	CPU3: 18572083 cache misses

	CPU0: 21944991 branch misses
	CPU1: 17833330 branch misses
	CPU2: 18570841 branch misses
	CPU3: 18473074 branch misses

Cache Read/Write:
	CPU0: 245535259 cache reads
	CPU1: 225029917 cache reads
	CPU2: 282421444 cache reads
	CPU3: 331618756 cache reads

	CPU0: 21944991 cache writes
	CPU1: 17833330 cache writes
	CPU2: 18570841 cache writes
	CPU3: 18473074 cache writes

Level 1 cache & TLB:
	CPU0: 316226011 level 1 data cache
	CPU1: 189730582 level 1 data cache
	CPU2: 282985883 level 1 data cache
	CPU3: 296206439 level 1 data cache

	CPU0: 140725624653856 level 1 instruct cache
	CPU1: 94350718275792 level 1 instruct cache
	CPU2: 140725624653600 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3598706 last level cache
	CPU1: 2355089 last level cache
	CPU2: 3071465 last level cache
	CPU3: 3098564 last level cache

	CPU0: 316226011 data TLB
	CPU1: 189730582 data TLB
	CPU2: 282985883 data TLB
	CPU3: 296206400 data TLB

	CPU0: 1053174 instruct TLB
	CPU1: 635863 instruct TLB
	CPU2: 963876 instruct TLB
	CPU3: 972917 instruct TLB
HW Instruction Count:
	CPU0: Used 881428326 instructions
	CPU1: Used 1569974896 instructions
	CPU2: Used 1027488437 instructions
	CPU3: Used 1027488437 instructions

Hardware misses:
	CPU0: 21507447 cache misses
	CPU1: 17725963 cache misses
	CPU2: 19318793 cache misses
	CPU3: 19318793 cache misses

	CPU0: 21507447 branch misses
	CPU1: 17725944 branch misses
	CPU2: 19318793 branch misses
	CPU3: 17855655 branch misses

Cache Read/Write:
	CPU0: 250587113 cache reads
	CPU1: 350022148 cache reads
	CPU2: 272077609 cache reads
	CPU3: 226824633 cache reads

	CPU0: 21507447 cache writes
	CPU1: 17725944 cache writes
	CPU2: 19318793 cache writes
	CPU3: 17855655 cache writes

Level 1 cache & TLB:
	CPU0: 303685460 level 1 data cache
	CPU1: 230202991 level 1 data cache
	CPU2: 239598383 level 1 data cache
	CPU3: 312391552 level 1 data cache

	CPU0: 140732697512016 level 1 instruct cache
	CPU1: 94393155027152 level 1 instruct cache
	CPU2: 140732697511760 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3563462 last level cache
	CPU1: 2860376 last level cache
	CPU2: 2822238 last level cache
	CPU3: 2907853 last level cache

	CPU0: 303685460 data TLB
	CPU1: 230202950 data TLB
	CPU2: 239598383 data TLB
	CPU3: 312391552 data TLB

	CPU0: 1005384 instruct TLB
	CPU1: 768412 instruct TLB
	CPU2: 819056 instruct TLB
	CPU3: 1023752 instruct TLB
HW Instruction Count:
	CPU0: Used 1033284609 instructions
	CPU1: Used 1392008892 instructions
	CPU2: Used 1393239686 instructions
	CPU3: Used 1393239686 instructions

Hardware misses:
	CPU0: 20800342 cache misses
	CPU1: 19135120 cache misses
	CPU2: 18298725 cache misses
	CPU3: 18298725 cache misses

	CPU0: 20803663 branch misses
	CPU1: 19135120 branch misses
	CPU2: 18298725 branch misses
	CPU3: 17088855 branch misses

Cache Read/Write:
	CPU0: 165393497 cache reads
	CPU1: 271036338 cache reads
	CPU2: 307609956 cache reads
	CPU3: 418160887 cache reads

	CPU0: 20803663 cache writes
	CPU1: 19135120 cache writes
	CPU2: 18298725 cache writes
	CPU3: 17088855 cache writes

Level 1 cache & TLB:
	CPU0: 308700260 level 1 data cache
	CPU1: 211361980 level 1 data cache
	CPU2: 166706531 level 1 data cache
	CPU3: 397438034 level 1 data cache

	CPU0: 140721055840880 level 1 instruct cache
	CPU1: 94412229107920 level 1 instruct cache
	CPU2: 140721055840624 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3370595 last level cache
	CPU1: 2980160 last level cache
	CPU2: 2670325 last level cache
	CPU3: 3109834 last level cache

	CPU0: 308700260 data TLB
	CPU1: 211361980 data TLB
	CPU2: 166706490 data TLB
	CPU3: 397438034 data TLB

	CPU0: 1024807 instruct TLB
	CPU1: 710827 instruct TLB
	CPU2: 584414 instruct TLB
	CPU3: 1293045 instruct TLB
HW Instruction Count:
	CPU0: Used 940128952 instructions
	CPU1: Used 1646114894 instructions
	CPU2: Used 1192262720 instructions
	CPU3: Used 1192262720 instructions

Hardware misses:
	CPU0: 22145664 cache misses
	CPU1: 14878007 cache misses
	CPU2: 19042492 cache misses
	CPU3: 19042492 cache misses

	CPU0: 22145672 branch misses
	CPU1: 14877969 branch misses
	CPU2: 19041603 branch misses
	CPU3: 19819821 branch misses

Cache Read/Write:
	CPU0: 266045639 cache reads
	CPU1: 306710857 cache reads
	CPU2: 226469603 cache reads
	CPU3: 286320189 cache reads

	CPU0: 22145672 cache writes
	CPU1: 14877969 cache writes
	CPU2: 19041603 cache writes
	CPU3: 19819821 cache writes

Level 1 cache & TLB:
	CPU0: 253780855 level 1 data cache
	CPU1: 317808654 level 1 data cache
	CPU2: 250505595 level 1 data cache
	CPU3: 277318104 level 1 data cache

	CPU0: 140728803302480 level 1 instruct cache
	CPU1: 93923503325392 level 1 instruct cache
	CPU2: 140728803302224 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3247907 last level cache
	CPU1: 3227937 last level cache
	CPU2: 3270790 last level cache
	CPU3: 2751048 last level cache

	CPU0: 253787210 data TLB
	CPU1: 317807626 data TLB
	CPU2: 250505555 data TLB
	CPU3: 277311058 data TLB

	CPU0: 854512 instruct TLB
	CPU1: 1040476 instruct TLB
	CPU2: 824485 instruct TLB
	CPU3: 909698 instruct TLB
HW Instruction Count:
	CPU0: Used 963489492 instructions
	CPU1: Used 1623055323 instructions
	CPU2: Used 990302225 instructions
	CPU3: Used 990302225 instructions

Hardware misses:
	CPU0: 20239788 cache misses
	CPU1: 18009316 cache misses
	CPU2: 19410097 cache misses
	CPU3: 19410097 cache misses

	CPU0: 20239462 branch misses
	CPU1: 18009316 branch misses
	CPU2: 19410097 branch misses
	CPU3: 19928526 branch misses

Cache Read/Write:
	CPU0: 268224302 cache reads
	CPU1: 290866911 cache reads
	CPU2: 317605745 cache reads
	CPU3: 209496183 cache reads

	CPU0: 20239462 cache writes
	CPU1: 18009316 cache writes
	CPU2: 19410097 cache writes
	CPU3: 19928526 cache writes

Level 1 cache & TLB:
	CPU0: 229596098 level 1 data cache
	CPU1: 288258431 level 1 data cache
	CPU2: 244012695 level 1 data cache
	CPU3: 336253833 level 1 data cache

	CPU0: 140722180191056 level 1 instruct cache
	CPU1: 94684143988944 level 1 instruct cache
	CPU2: 140722180190800 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3562646 last level cache
	CPU1: 3163176 last level cache
	CPU2: 2873356 last level cache
	CPU3: 2866030 last level cache

	CPU0: 229596098 data TLB
	CPU1: 288276181 data TLB
	CPU2: 243976460 data TLB
	CPU3: 336253793 data TLB

	CPU0: 791238 instruct TLB
	CPU1: 887539 instruct TLB
	CPU2: 849135 instruct TLB
	CPU3: 1086242 instruct TLB
HW Instruction Count:
	CPU0: Used 1107109256 instructions
	CPU1: Used 1295775696 instructions
	CPU2: Used 1371415248 instructions
	CPU3: Used 1371415248 instructions

Hardware misses:
	CPU0: 22707507 cache misses
	CPU1: 18820636 cache misses
	CPU2: 18260326 cache misses
	CPU3: 18260326 cache misses

	CPU0: 22707507 branch misses
	CPU1: 18820548 branch misses
	CPU2: 18260326 branch misses
	CPU3: 17182981 branch misses

Cache Read/Write:
	CPU0: 266348368 cache reads
	CPU1: 276796271 cache reads
	CPU2: 168885369 cache reads
	CPU3: 373383180 cache reads

	CPU0: 22707507 cache writes
	CPU1: 18820548 cache writes
	CPU2: 18260326 cache writes
	CPU3: 17182981 cache writes

Level 1 cache & TLB:
	CPU0: 264857026 level 1 data cache
	CPU1: 264993563 level 1 data cache
	CPU2: 256080783 level 1 data cache
	CPU3: 314660286 level 1 data cache

	CPU0: 140722671861024 level 1 instruct cache
	CPU1: 94171703296208 level 1 instruct cache
	CPU2: 140722671860768 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3598189 last level cache
	CPU1: 2816435 last level cache
	CPU2: 3119204 last level cache
	CPU3: 2877226 last level cache

	CPU0: 264769066 data TLB
	CPU1: 264993563 data TLB
	CPU2: 256080743 data TLB
	CPU3: 314678984 data TLB

	CPU0: 908310 instruct TLB
	CPU1: 828009 instruct TLB
	CPU2: 868132 instruct TLB
	CPU3: 1013414 instruct TLB
HW Instruction Count:
	CPU0: Used 982033296 instructions
	CPU1: Used 1340290688 instructions
	CPU2: Used 1207248568 instructions
	CPU3: Used 1207248568 instructions

Hardware misses:
	CPU0: 23234846 cache misses
	CPU1: 17647904 cache misses
	CPU2: 17222388 cache misses
	CPU3: 17222388 cache misses

	CPU0: 23235043 branch misses
	CPU1: 17647904 branch misses
	CPU2: 17222388 branch misses
	CPU3: 18500793 branch misses

Cache Read/Write:
	CPU0: 229178460 cache reads
	CPU1: 360830784 cache reads
	CPU2: 183117457 cache reads
	CPU3: 325355543 cache reads

	CPU0: 23235043 cache writes
	CPU1: 17647904 cache writes
	CPU2: 17222388 cache writes
	CPU3: 18500793 cache writes

Level 1 cache & TLB:
	CPU0: 263002446 level 1 data cache
	CPU1: 333088392 level 1 data cache
	CPU2: 249958004 level 1 data cache
	CPU3: 239679488 level 1 data cache

	CPU0: 140735312636560 level 1 instruct cache
	CPU1: 94574964388048 level 1 instruct cache
	CPU2: 140735312636304 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3224866 last level cache
	CPU1: 3228557 last level cache
	CPU2: 2909508 last level cache
	CPU3: 2770715 last level cache

	CPU0: 263002446 data TLB
	CPU1: 333109688 data TLB
	CPU2: 249921373 data TLB
	CPU3: 239679450 data TLB

	CPU0: 898794 instruct TLB
	CPU1: 1067980 instruct TLB
	CPU2: 853623 instruct TLB
	CPU3: 795024 instruct TLB
HW Instruction Count:
	CPU0: Used 1122219056 instructions
	CPU1: Used 1817690310 instructions
	CPU2: Used 1059734456 instructions
	CPU3: Used 1059734456 instructions

Hardware misses:
	CPU0: 20923065 cache misses
	CPU1: 18883263 cache misses
	CPU2: 20305137 cache misses
	CPU3: 20305137 cache misses

	CPU0: 20923065 branch misses
	CPU1: 18883558 branch misses
	CPU2: 20305135 branch misses
	CPU3: 16947565 branch misses

Cache Read/Write:
	CPU0: 276367351 cache reads
	CPU1: 318938479 cache reads
	CPU2: 203187026 cache reads
	CPU3: 299924718 cache reads

	CPU0: 20923065 cache writes
	CPU1: 18883558 cache writes
	CPU2: 20305135 cache writes
	CPU3: 16947565 cache writes

Level 1 cache & TLB:
	CPU0: 245067416 level 1 data cache
	CPU1: 327392215 level 1 data cache
	CPU2: 194142084 level 1 data cache
	CPU3: 320321758 level 1 data cache

	CPU0: 140735083163824 level 1 instruct cache
	CPU1: 94162567950544 level 1 instruct cache
	CPU2: 140735083163568 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3348730 last level cache
	CPU1: 3192387 last level cache
	CPU2: 2610476 last level cache
	CPU3: 3025259 last level cache

	CPU0: 245067376 data TLB
	CPU1: 327392215 data TLB
	CPU2: 194065165 data TLB
	CPU3: 320321758 data TLB

	CPU0: 821581 instruct TLB
	CPU1: 1073514 instruct TLB
	CPU2: 675551 instruct TLB
	CPU3: 1051771 instruct TLB
HW Instruction Count:
	CPU0: Used 1076749017 instructions
	CPU1: Used 1836280484 instructions
	CPU2: Used 875207754 instructions
	CPU3: Used 875207754 instructions

Hardware misses:
	CPU0: 19957026 cache misses
	CPU1: 19142622 cache misses
	CPU2: 17810144 cache misses
	CPU3: 17810144 cache misses

	CPU0: 19956909 branch misses
	CPU1: 19142622 branch misses
	CPU2: 17810144 branch misses
	CPU3: 19195470 branch misses

Cache Read/Write:
	CPU0: 258807262 cache reads
	CPU1: 277800270 cache reads
	CPU2: 229625878 cache reads
	CPU3: 333335052 cache reads

	CPU0: 19956909 cache writes
	CPU1: 19142622 cache writes
	CPU2: 17810144 cache writes
	CPU3: 19195470 cache writes

Level 1 cache & TLB:
	CPU0: 278152428 level 1 data cache
	CPU1: 354299130 level 1 data cache
	CPU2: 219801328 level 1 data cache
	CPU3: 232689485 level 1 data cache

	CPU0: 140729821991936 level 1 instruct cache
	CPU1: 94558286045392 level 1 instruct cache
	CPU2: 140729821991680 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3344715 last level cache
	CPU1: 3019082 last level cache
	CPU2: 2754618 last level cache
	CPU3: 3097287 last level cache

	CPU0: 278152428 data TLB
	CPU1: 354299130 data TLB
	CPU2: 219801328 data TLB
	CPU3: 232689445 data TLB

	CPU0: 911847 instruct TLB
	CPU1: 1172828 instruct TLB
	CPU2: 749898 instruct TLB
	CPU3: 789877 instruct TLB
HW Instruction Count:
	CPU0: Used 1149586131 instructions
	CPU1: Used 1320179003 instructions
	CPU2: Used 1091851859 instructions
	CPU3: Used 1091851859 instructions

Hardware misses:
	CPU0: 22487770 cache misses
	CPU1: 17691611 cache misses
	CPU2: 18266360 cache misses
	CPU3: 18266360 cache misses

	CPU0: 22488956 branch misses
	CPU1: 17691610 branch misses
	CPU2: 18266360 branch misses
	CPU3: 19207117 branch misses

Cache Read/Write:
	CPU0: 342217482 cache reads
	CPU1: 233751885 cache reads
	CPU2: 258051455 cache reads
	CPU3: 251259440 cache reads

	CPU0: 22488956 cache writes
	CPU1: 17691610 cache writes
	CPU2: 18266360 cache writes
	CPU3: 19207117 cache writes

Level 1 cache & TLB:
	CPU0: 181062342 level 1 data cache
	CPU1: 351950812 level 1 data cache
	CPU2: 302376900 level 1 data cache
	CPU3: 263648448 level 1 data cache

	CPU0: 140724970225904 level 1 instruct cache
	CPU1: 94483753406672 level 1 instruct cache
	CPU2: 140724970225648 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3385504 last level cache
	CPU1: 3240994 last level cache
	CPU2: 2769991 last level cache
	CPU3: 3064852 last level cache

	CPU0: 181063029 data TLB
	CPU1: 351950770 data TLB
	CPU2: 302376900 data TLB
	CPU3: 263648448 data TLB

	CPU0: 617525 instruct TLB
	CPU1: 1094119 instruct TLB
	CPU2: 1017352 instruct TLB
	CPU3: 870435 instruct TLB
HW Instruction Count:
	CPU0: Used 1203592923 instructions
	CPU1: Used 1490282278 instructions
	CPU2: Used 843202759 instructions
	CPU3: Used 843202759 instructions

Hardware misses:
	CPU0: 22737028 cache misses
	CPU1: 20440893 cache misses
	CPU2: 18279159 cache misses
	CPU3: 18279159 cache misses

	CPU0: 22740807 branch misses
	CPU1: 20440893 branch misses
	CPU2: 18279153 branch misses
	CPU3: 16022500 branch misses

Cache Read/Write:
	CPU0: 185961899 cache reads
	CPU1: 293598259 cache reads
	CPU2: 292067441 cache reads
	CPU3: 314053537 cache reads

	CPU0: 22740807 cache writes
	CPU1: 20440893 cache writes
	CPU2: 18279153 cache writes
	CPU3: 16022500 cache writes

Level 1 cache & TLB:
	CPU0: 197723421 level 1 data cache
	CPU1: 278306104 level 1 data cache
	CPU2: 233551793 level 1 data cache
	CPU3: 389185116 level 1 data cache

	CPU0: 140731318502064 level 1 instruct cache
	CPU1: 94258163929296 level 1 instruct cache
	CPU2: 140731318501808 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3206678 last level cache
	CPU1: 2761250 last level cache
	CPU2: 2849658 last level cache
	CPU3: 3586275 last level cache

	CPU0: 197719913 data TLB
	CPU1: 278306104 data TLB
	CPU2: 233551754 data TLB
	CPU3: 389185116 data TLB

	CPU0: 672879 instruct TLB
	CPU1: 926666 instruct TLB
	CPU2: 795546 instruct TLB
	CPU3: 1220630 instruct TLB
HW Instruction Count:
	CPU0: Used 1054376031 instructions
	CPU1: Used 1664575678 instructions
	CPU2: Used 984337237 instructions
	CPU3: Used 984337237 instructions

Hardware misses:
	CPU0: 20059636 cache misses
	CPU1: 18669372 cache misses
	CPU2: 18998148 cache misses
	CPU3: 18998148 cache misses

	CPU0: 20059621 branch misses
	CPU1: 18668618 branch misses
	CPU2: 18995930 branch misses
	CPU3: 19266996 branch misses

Cache Read/Write:
	CPU0: 269894774 cache reads
	CPU1: 236837803 cache reads
	CPU2: 261823461 cache reads
	CPU3: 316309713 cache reads

	CPU0: 20059621 cache writes
	CPU1: 18668618 cache writes
	CPU2: 18995930 cache writes
	CPU3: 19266996 cache writes

Level 1 cache & TLB:
	CPU0: 237470062 level 1 data cache
	CPU1: 289416927 level 1 data cache
	CPU2: 237770905 level 1 data cache
	CPU3: 320578393 level 1 data cache

	CPU0: 140733378517536 level 1 instruct cache
	CPU1: 93990874161360 level 1 instruct cache
	CPU2: 140733378517280 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3257233 last level cache
	CPU1: 2800270 last level cache
	CPU2: 3038203 last level cache
	CPU3: 3031162 last level cache

	CPU0: 237470022 data TLB
	CPU1: 289404694 data TLB
	CPU2: 237762894 data TLB
	CPU3: 320578665 data TLB

	CPU0: 816616 instruct TLB
	CPU1: 947025 instruct TLB
	CPU2: 826443 instruct TLB
	CPU3: 1047574 instruct TLB
HW Instruction Count:
	CPU0: Used 1391448935 instructions
	CPU1: Used 1218376153 instructions
	CPU2: Used 974326027 instructions
	CPU3: Used 974326027 instructions

Hardware misses:
	CPU0: 26534104 cache misses
	CPU1: 17472302 cache misses
	CPU2: 15484020 cache misses
	CPU3: 15484020 cache misses

	CPU0: 26533925 branch misses
	CPU1: 17472180 branch misses
	CPU2: 15484011 branch misses
	CPU3: 17707732 branch misses

Cache Read/Write:
	CPU0: 235953311 cache reads
	CPU1: 326932772 cache reads
	CPU2: 200669711 cache reads
	CPU3: 333173082 cache reads

	CPU0: 26533925 cache writes
	CPU1: 17472180 cache writes
	CPU2: 15484011 cache writes
	CPU3: 17707732 cache writes

Level 1 cache & TLB:
	CPU0: 342301793 level 1 data cache
	CPU1: 274915229 level 1 data cache
	CPU2: 190367686 level 1 data cache
	CPU3: 278164467 level 1 data cache

	CPU0: 140731154493104 level 1 instruct cache
	CPU1: 94052569444560 level 1 instruct cache
	CPU2: 140731154492848 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3608365 last level cache
	CPU1: 2545832 last level cache
	CPU2: 2752319 last level cache
	CPU3: 3222210 last level cache

	CPU0: 342237028 data TLB
	CPU1: 274915229 data TLB
	CPU2: 190377255 data TLB
	CPU3: 278164542 data TLB

	CPU0: 1138521 instruct TLB
	CPU1: 904292 instruct TLB
	CPU2: 657959 instruct TLB
	CPU3: 911379 instruct TLB
HW Instruction Count:
	CPU0: Used 1253816508 instructions
	CPU1: Used 1434102162 instructions
	CPU2: Used 1303683539 instructions
	CPU3: Used 1303683539 instructions

Hardware misses:
	CPU0: 24858568 cache misses
	CPU1: 17726481 cache misses
	CPU2: 15511711 cache misses
	CPU3: 15511711 cache misses

	CPU0: 24858568 branch misses
	CPU1: 17726377 branch misses
	CPU2: 15511711 branch misses
	CPU3: 18118303 branch misses

Cache Read/Write:
	CPU0: 221967124 cache reads
	CPU1: 280595255 cache reads
	CPU2: 321350628 cache reads
	CPU3: 274260503 cache reads

	CPU0: 24858568 cache writes
	CPU1: 17726377 cache writes
	CPU2: 15511711 cache writes
	CPU3: 18118303 cache writes

Level 1 cache & TLB:
	CPU0: 362644852 level 1 data cache
	CPU1: 230896202 level 1 data cache
	CPU2: 177689505 level 1 data cache
	CPU3: 313952044 level 1 data cache

	CPU0: 140722129019680 level 1 instruct cache
	CPU1: 94839657513168 level 1 instruct cache
	CPU2: 140722129019424 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3624366 last level cache
	CPU1: 2500971 last level cache
	CPU2: 2897337 last level cache
	CPU3: 3124688 last level cache

	CPU0: 362629475 data TLB
	CPU1: 230896202 data TLB
	CPU2: 177689505 data TLB
	CPU3: 313952003 data TLB

	CPU0: 1192423 instruct TLB
	CPU1: 771163 instruct TLB
	CPU2: 623990 instruct TLB
	CPU3: 1022525 instruct TLB
HW Instruction Count:
	CPU0: Used 1129732688 instructions
	CPU1: Used 1376441407 instructions
	CPU2: Used 1471639087 instructions
	CPU3: Used 1471639087 instructions

Hardware misses:
	CPU0: 22965944 cache misses
	CPU1: 18273052 cache misses
	CPU2: 17960929 cache misses
	CPU3: 17960929 cache misses

	CPU0: 22967329 branch misses
	CPU1: 18273052 branch misses
	CPU2: 17959457 branch misses
	CPU3: 17270263 branch misses

Cache Read/Write:
	CPU0: 252366281 cache reads
	CPU1: 343434683 cache reads
	CPU2: 303432936 cache reads
	CPU3: 262782403 cache reads

	CPU0: 22967329 cache writes
	CPU1: 18273052 cache writes
	CPU2: 17959457 cache writes
	CPU3: 17270263 cache writes

Level 1 cache & TLB:
	CPU0: 335518334 level 1 data cache
	CPU1: 275599894 level 1 data cache
	CPU2: 239282877 level 1 data cache
	CPU3: 249335408 level 1 data cache

	CPU0: 140731634163504 level 1 instruct cache
	CPU1: 93902310039760 level 1 instruct cache
	CPU2: 140731634163248 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3963862 last level cache
	CPU1: 2741061 last level cache
	CPU2: 2795880 last level cache
	CPU3: 2959134 last level cache

	CPU0: 335483018 data TLB
	CPU1: 275620446 data TLB
	CPU2: 239282877 data TLB
	CPU3: 249335368 data TLB

	CPU0: 1076184 instruct TLB
	CPU1: 885279 instruct TLB
	CPU2: 815574 instruct TLB
	CPU3: 822188 instruct TLB
HW Instruction Count:
	CPU0: Used 910571711 instructions
	CPU1: Used 1214973517 instructions
	CPU2: Used 1352953247 instructions
	CPU3: Used 1352953247 instructions

Hardware misses:
	CPU0: 22468890 cache misses
	CPU1: 20550352 cache misses
	CPU2: 17331037 cache misses
	CPU3: 17331037 cache misses

	CPU0: 22468890 branch misses
	CPU1: 20548811 branch misses
	CPU2: 17331028 branch misses
	CPU3: 16573288 branch misses

Cache Read/Write:
	CPU0: 243603015 cache reads
	CPU1: 409528485 cache reads
	CPU2: 203076602 cache reads
	CPU3: 228566912 cache reads

	CPU0: 22468890 cache writes
	CPU1: 20548811 cache writes
	CPU2: 17331028 cache writes
	CPU3: 16573288 cache writes

Level 1 cache & TLB:
	CPU0: 265508579 level 1 data cache
	CPU1: 288577168 level 1 data cache
	CPU2: 253034726 level 1 data cache
	CPU3: 291727000 level 1 data cache

	CPU0: 140735659113152 level 1 instruct cache
	CPU1: 94690665861328 level 1 instruct cache
	CPU2: 140735659112896 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3399091 last level cache
	CPU1: 3225042 last level cache
	CPU2: 2986709 last level cache
	CPU3: 2828022 last level cache

	CPU0: 265508579 data TLB
	CPU1: 288565242 data TLB
	CPU2: 253051163 data TLB
	CPU3: 291727076 data TLB

	CPU0: 900835 instruct TLB
	CPU1: 898741 instruct TLB
	CPU2: 857019 instruct TLB
	CPU3: 963218 instruct TLB
HW Instruction Count:
	CPU0: Used 1108549524 instructions
	CPU1: Used 1090767155 instructions
	CPU2: Used 1279948391 instructions
	CPU3: Used 1279948391 instructions

Hardware misses:
	CPU0: 22061678 cache misses
	CPU1: 16686589 cache misses
	CPU2: 19694380 cache misses
	CPU3: 19694380 cache misses

	CPU0: 22061678 branch misses
	CPU1: 16686589 branch misses
	CPU2: 19694380 branch misses
	CPU3: 18011376 branch misses

Cache Read/Write:
	CPU0: 326634040 cache reads
	CPU1: 278399639 cache reads
	CPU2: 213854855 cache reads
	CPU3: 265700381 cache reads

	CPU0: 22061678 cache writes
	CPU1: 16686589 cache writes
	CPU2: 19694380 cache writes
	CPU3: 18011376 cache writes

Level 1 cache & TLB:
	CPU0: 219560290 level 1 data cache
	CPU1: 301020981 level 1 data cache
	CPU2: 277653930 level 1 data cache
	CPU3: 301475744 level 1 data cache

	CPU0: 140729248040880 level 1 instruct cache
	CPU1: 93848529400016 level 1 instruct cache
	CPU2: 140729248040624 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3316984 last level cache
	CPU1: 3108294 last level cache
	CPU2: 2839923 last level cache
	CPU3: 3254836 last level cache

	CPU0: 219560290 data TLB
	CPU1: 301020939 data TLB
	CPU2: 277653930 data TLB
	CPU3: 301475744 data TLB

	CPU0: 759403 instruct TLB
	CPU1: 989046 instruct TLB
	CPU2: 951698 instruct TLB
	CPU3: 942009 instruct TLB
HW Instruction Count:
	CPU0: Used 1334344671 instructions
	CPU1: Used 1108616772 instructions
	CPU2: Used 1245099801 instructions
	CPU3: Used 1245099801 instructions

Hardware misses:
	CPU0: 21667355 cache misses
	CPU1: 19313053 cache misses
	CPU2: 18615963 cache misses
	CPU3: 18615963 cache misses

	CPU0: 21667355 branch misses
	CPU1: 19313053 branch misses
	CPU2: 18615963 branch misses
	CPU3: 16610802 branch misses

Cache Read/Write:
	CPU0: 278623755 cache reads
	CPU1: 348555886 cache reads
	CPU2: 319431358 cache reads
	CPU3: 214389917 cache reads

	CPU0: 21667355 cache writes
	CPU1: 19313053 cache writes
	CPU2: 18615963 cache writes
	CPU3: 16610802 cache writes

Level 1 cache & TLB:
	CPU0: 238528177 level 1 data cache
	CPU1: 303466610 level 1 data cache
	CPU2: 268998146 level 1 data cache
	CPU3: 273718939 level 1 data cache

	CPU0: 140724823203344 level 1 instruct cache
	CPU1: 94644493578448 level 1 instruct cache
	CPU2: 140724823203088 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3322009 last level cache
	CPU1: 2803438 last level cache
	CPU2: 3040872 last level cache
	CPU3: 2920238 last level cache

	CPU0: 238528440 data TLB
	CPU1: 303466610 data TLB
	CPU2: 268998146 data TLB
	CPU3: 273718899 data TLB

	CPU0: 807915 instruct TLB
	CPU1: 976609 instruct TLB
	CPU2: 908450 instruct TLB
	CPU3: 892161 instruct TLB
HW Instruction Count:
	CPU0: Used 1567725570 instructions
	CPU1: Used 1243101747 instructions
	CPU2: Used 1458338334 instructions
	CPU3: Used 1458338334 instructions

Hardware misses:
	CPU0: 22091626 cache misses
	CPU1: 18880891 cache misses
	CPU2: 18985162 cache misses
	CPU3: 18985162 cache misses

	CPU0: 22091621 branch misses
	CPU1: 18880891 branch misses
	CPU2: 18985162 branch misses
	CPU3: 16074361 branch misses

Cache Read/Write:
	CPU0: 326184627 cache reads
	CPU1: 223500205 cache reads
	CPU2: 293670209 cache reads
	CPU3: 256061659 cache reads

	CPU0: 22091621 cache writes
	CPU1: 18880891 cache writes
	CPU2: 18985162 cache writes
	CPU3: 16074361 cache writes

Level 1 cache & TLB:
	CPU0: 232816267 level 1 data cache
	CPU1: 245818669 level 1 data cache
	CPU2: 346270132 level 1 data cache
	CPU3: 260433493 level 1 data cache

	CPU0: 140720595490704 level 1 instruct cache
	CPU1: 94093955797200 level 1 instruct cache
	CPU2: 140720595490448 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3375458 last level cache
	CPU1: 2740615 last level cache
	CPU2: 3136391 last level cache
	CPU3: 2902873 last level cache

	CPU0: 232816561 data TLB
	CPU1: 245818743 data TLB
	CPU2: 346270132 data TLB
	CPU3: 260433493 data TLB

	CPU0: 791505 instruct TLB
	CPU1: 807344 instruct TLB
	CPU2: 1164477 instruct TLB
	CPU3: 863202 instruct TLB
HW Instruction Count:
	CPU0: Used 836433113 instructions
	CPU1: Used 1256351628 instructions
	CPU2: Used 1892922821 instructions
	CPU3: Used 1892922821 instructions

Hardware misses:
	CPU0: 23325838 cache misses
	CPU1: 17958067 cache misses
	CPU2: 16207808 cache misses
	CPU3: 16207808 cache misses

	CPU0: 23327184 branch misses
	CPU1: 17958067 branch misses
	CPU2: 16207808 branch misses
	CPU3: 19024859 branch misses

Cache Read/Write:
	CPU0: 251933463 cache reads
	CPU1: 281545120 cache reads
	CPU2: 299081350 cache reads
	CPU3: 267552890 cache reads

	CPU0: 23327184 cache writes
	CPU1: 17958067 cache writes
	CPU2: 16207808 cache writes
	CPU3: 19024859 cache writes

Level 1 cache & TLB:
	CPU0: 205043479 level 1 data cache
	CPU1: 260719976 level 1 data cache
	CPU2: 390842574 level 1 data cache
	CPU3: 227803506 level 1 data cache

	CPU0: 140736599641216 level 1 instruct cache
	CPU1: 94709362217168 level 1 instruct cache
	CPU2: 140736599640960 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3124692 last level cache
	CPU1: 2981825 last level cache
	CPU2: 3264605 last level cache
	CPU3: 2806577 last level cache

	CPU0: 205043479 data TLB
	CPU1: 260719976 data TLB
	CPU2: 390842574 data TLB
	CPU3: 227803467 data TLB

	CPU0: 719839 instruct TLB
	CPU1: 854913 instruct TLB
	CPU2: 1305888 instruct TLB
	CPU3: 764363 instruct TLB
HW Instruction Count:
	CPU0: Used 933603461 instructions
	CPU1: Used 1267080059 instructions
	CPU2: Used 1450547378 instructions
	CPU3: Used 1450547378 instructions

Hardware misses:
	CPU0: 23861528 cache misses
	CPU1: 18666199 cache misses
	CPU2: 17391328 cache misses
	CPU3: 17391328 cache misses

	CPU0: 23862720 branch misses
	CPU1: 18666209 branch misses
	CPU2: 17391328 branch misses
	CPU3: 16965260 branch misses

Cache Read/Write:
	CPU0: 197253834 cache reads
	CPU1: 402518535 cache reads
	CPU2: 245430856 cache reads
	CPU3: 240824133 cache reads

	CPU0: 23862720 cache writes
	CPU1: 18666209 cache writes
	CPU2: 17391328 cache writes
	CPU3: 16965260 cache writes

Level 1 cache & TLB:
	CPU0: 250920843 level 1 data cache
	CPU1: 312537319 level 1 data cache
	CPU2: 227192652 level 1 data cache
	CPU3: 308827175 level 1 data cache

	CPU0: 140736643698144 level 1 instruct cache
	CPU1: 94764325970128 level 1 instruct cache
	CPU2: 140736643697888 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3401836 last level cache
	CPU1: 3159919 last level cache
	CPU2: 3146606 last level cache
	CPU3: 2781821 last level cache

	CPU0: 250920804 data TLB
	CPU1: 312547946 data TLB
	CPU2: 227192652 data TLB
	CPU3: 308807680 data TLB

	CPU0: 857286 instruct TLB
	CPU1: 968539 instruct TLB
	CPU2: 800111 instruct TLB
	CPU3: 1011663 instruct TLB
HW Instruction Count:
	CPU0: Used 1424888620 instructions
	CPU1: Used 1374842362 instructions
	CPU2: Used 698489402 instructions
	CPU3: Used 698489402 instructions

Hardware misses:
	CPU0: 22373092 cache misses
	CPU1: 19335580 cache misses
	CPU2: 16656061 cache misses
	CPU3: 16656061 cache misses

	CPU0: 22373092 branch misses
	CPU1: 19335580 branch misses
	CPU2: 16655947 branch misses
	CPU3: 19813528 branch misses

Cache Read/Write:
	CPU0: 246379522 cache reads
	CPU1: 254385214 cache reads
	CPU2: 245122332 cache reads
	CPU3: 339212860 cache reads

	CPU0: 22373092 cache writes
	CPU1: 19335580 cache writes
	CPU2: 16655947 cache writes
	CPU3: 19813528 cache writes

Level 1 cache & TLB:
	CPU0: 200635159 level 1 data cache
	CPU1: 353460545 level 1 data cache
	CPU2: 264494087 level 1 data cache
	CPU3: 282393412 level 1 data cache

	CPU0: 140736482033552 level 1 instruct cache
	CPU1: 94192550781136 level 1 instruct cache
	CPU2: 140736482033296 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3326032 last level cache
	CPU1: 3115098 last level cache
	CPU2: 3155195 last level cache
	CPU3: 2811180 last level cache

	CPU0: 200635120 data TLB
	CPU1: 353438396 data TLB
	CPU2: 264494087 data TLB
	CPU3: 282393412 data TLB

	CPU0: 692199 instruct TLB
	CPU1: 1120299 instruct TLB
	CPU2: 903749 instruct TLB
	CPU3: 883530 instruct TLB
HW Instruction Count:
	CPU0: Used 1397304636 instructions
	CPU1: Used 1149750243 instructions
	CPU2: Used 1002984184 instructions
	CPU3: Used 1002984184 instructions

Hardware misses:
	CPU0: 22262374 cache misses
	CPU1: 19478796 cache misses
	CPU2: 19936589 cache misses
	CPU3: 19936589 cache misses

	CPU0: 22262127 branch misses
	CPU1: 19478796 branch misses
	CPU2: 19936589 branch misses
	CPU3: 16101286 branch misses

Cache Read/Write:
	CPU0: 186832357 cache reads
	CPU1: 312582878 cache reads
	CPU2: 333194815 cache reads
	CPU3: 250485229 cache reads

	CPU0: 22262127 cache writes
	CPU1: 19478796 cache writes
	CPU2: 19936589 cache writes
	CPU3: 16101286 cache writes

Level 1 cache & TLB:
	CPU0: 263160621 level 1 data cache
	CPU1: 350709468 level 1 data cache
	CPU2: 186011992 level 1 data cache
	CPU3: 286312564 level 1 data cache

	CPU0: 140728416277056 level 1 instruct cache
	CPU1: 94881811087568 level 1 instruct cache
	CPU2: 140728416276800 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3622016 last level cache
	CPU1: 2953786 last level cache
	CPU2: 2712925 last level cache
	CPU3: 2823500 last level cache

	CPU0: 263125836 data TLB
	CPU1: 350709427 data TLB
	CPU2: 186024094 data TLB
	CPU3: 286312564 data TLB

	CPU0: 896634 instruct TLB
	CPU1: 1131352 instruct TLB
	CPU2: 634807 instruct TLB
	CPU3: 945352 instruct TLB
HW Instruction Count:
	CPU0: Used 979025062 instructions
	CPU1: Used 1843197790 instructions
	CPU2: Used 1340263162 instructions
	CPU3: Used 1340263162 instructions

Hardware misses:
	CPU0: 22651604 cache misses
	CPU1: 19475281 cache misses
	CPU2: 20612021 cache misses
	CPU3: 20612021 cache misses

	CPU0: 22651604 branch misses
	CPU1: 19475389 branch misses
	CPU2: 20612021 branch misses
	CPU3: 13239717 branch misses

Cache Read/Write:
	CPU0: 297234628 cache reads
	CPU1: 230334264 cache reads
	CPU2: 314912365 cache reads
	CPU3: 258223049 cache reads

	CPU0: 22651604 cache writes
	CPU1: 19475389 cache writes
	CPU2: 20612021 cache writes
	CPU3: 13239717 cache writes

Level 1 cache & TLB:
	CPU0: 228325449 level 1 data cache
	CPU1: 319274678 level 1 data cache
	CPU2: 238406191 level 1 data cache
	CPU3: 295056197 level 1 data cache

	CPU0: 140723491120000 level 1 instruct cache
	CPU1: 94608943050960 level 1 instruct cache
	CPU2: 140723491119744 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3006543 last level cache
	CPU1: 2930225 last level cache
	CPU2: 3024401 last level cache
	CPU3: 2865979 last level cache

	CPU0: 228325449 data TLB
	CPU1: 319274638 data TLB
	CPU2: 238393760 data TLB
	CPU3: 295080369 data TLB

	CPU0: 783118 instruct TLB
	CPU1: 1036130 instruct TLB
	CPU2: 807366 instruct TLB
	CPU3: 953902 instruct TLB
HW Instruction Count:
	CPU0: Used 1235866625 instructions
	CPU1: Used 1522163401 instructions
	CPU2: Used 1008671551 instructions
	CPU3: Used 1008671551 instructions

Hardware misses:
	CPU0: 21496202 cache misses
	CPU1: 18717986 cache misses
	CPU2: 19788002 cache misses
	CPU3: 19788002 cache misses

	CPU0: 21496214 branch misses
	CPU1: 18717986 branch misses
	CPU2: 19789380 branch misses
	CPU3: 16277992 branch misses

Cache Read/Write:
	CPU0: 215040862 cache reads
	CPU1: 312796724 cache reads
	CPU2: 210839927 cache reads
	CPU3: 360398623 cache reads

	CPU0: 21496214 cache writes
	CPU1: 18717986 cache writes
	CPU2: 19789380 cache writes
	CPU3: 16277992 cache writes

Level 1 cache & TLB:
	CPU0: 282065393 level 1 data cache
	CPU1: 222255339 level 1 data cache
	CPU2: 332213139 level 1 data cache
	CPU3: 247376429 level 1 data cache

	CPU0: 140733039043904 level 1 instruct cache
	CPU1: 94256122589392 level 1 instruct cache
	CPU2: 140733039043648 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3411013 last level cache
	CPU1: 2887992 last level cache
	CPU2: 3046952 last level cache
	CPU3: 2836132 last level cache

	CPU0: 282079752 data TLB
	CPU1: 222255279 data TLB
	CPU2: 332213139 data TLB
	CPU3: 247375678 data TLB

	CPU0: 939447 instruct TLB
	CPU1: 746912 instruct TLB
	CPU2: 1109435 instruct TLB
	CPU3: 831041 instruct TLB
HW Instruction Count:
	CPU0: Used 1125161176 instructions
	CPU1: Used 1639274092 instructions
	CPU2: Used 1158287306 instructions
	CPU3: Used 1158287306 instructions

Hardware misses:
	CPU0: 19723640 cache misses
	CPU1: 18336506 cache misses
	CPU2: 17568222 cache misses
	CPU3: 17568222 cache misses

	CPU0: 19723733 branch misses
	CPU1: 18336506 branch misses
	CPU2: 17568222 branch misses
	CPU3: 20487397 branch misses

Cache Read/Write:
	CPU0: 305111968 cache reads
	CPU1: 283892641 cache reads
	CPU2: 269207046 cache reads
	CPU3: 242232058 cache reads

	CPU0: 19723733 cache writes
	CPU1: 18336506 cache writes
	CPU2: 17568222 cache writes
	CPU3: 20487397 cache writes

Level 1 cache & TLB:
	CPU0: 239653556 level 1 data cache
	CPU1: 289653414 level 1 data cache
	CPU2: 273120002 level 1 data cache
	CPU3: 281740468 level 1 data cache

	CPU0: 140726489936608 level 1 instruct cache
	CPU1: 93925277962448 level 1 instruct cache
	CPU2: 140726489936352 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3324651 last level cache
	CPU1: 2732628 last level cache
	CPU2: 3305579 last level cache
	CPU3: 2677435 last level cache

	CPU0: 239653556 data TLB
	CPU1: 289653414 data TLB
	CPU2: 273119961 data TLB
	CPU3: 281740468 data TLB

	CPU0: 821436 instruct TLB
	CPU1: 935481 instruct TLB
	CPU2: 923000 instruct TLB
	CPU3: 918858 instruct TLB
HW Instruction Count:
	CPU0: Used 1201861442 instructions
	CPU1: Used 1267474495 instructions
	CPU2: Used 918188591 instructions
	CPU3: Used 918188591 instructions

Hardware misses:
	CPU0: 22665642 cache misses
	CPU1: 20313833 cache misses
	CPU2: 15640186 cache misses
	CPU3: 15640186 cache misses

	CPU0: 22665642 branch misses
	CPU1: 20313833 branch misses
	CPU2: 15640186 branch misses
	CPU3: 18945137 branch misses

Cache Read/Write:
	CPU0: 219162572 cache reads
	CPU1: 296932241 cache reads
	CPU2: 333699100 cache reads
	CPU3: 235318538 cache reads

	CPU0: 22665642 cache writes
	CPU1: 20313833 cache writes
	CPU2: 15640186 cache writes
	CPU3: 18945137 cache writes

Level 1 cache & TLB:
	CPU0: 192213873 level 1 data cache
	CPU1: 368338932 level 1 data cache
	CPU2: 312595909 level 1 data cache
	CPU3: 226371972 level 1 data cache

	CPU0: 140720793543776 level 1 instruct cache
	CPU1: 94315630559440 level 1 instruct cache
	CPU2: 140720793543520 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3153017 last level cache
	CPU1: 3555000 last level cache
	CPU2: 3049107 last level cache
	CPU3: 2753174 last level cache

	CPU0: 192213873 data TLB
	CPU1: 368338889 data TLB
	CPU2: 312595909 data TLB
	CPU3: 226371972 data TLB

	CPU0: 667126 instruct TLB
	CPU1: 1152772 instruct TLB
	CPU2: 1048778 instruct TLB
	CPU3: 749333 instruct TLB
HW Instruction Count:
	CPU0: Used 1331680888 instructions
	CPU1: Used 904361187 instructions
	CPU2: Used 1407181883 instructions
	CPU3: Used 1407181883 instructions

Hardware misses:
	CPU0: 21787948 cache misses
	CPU1: 18767552 cache misses
	CPU2: 17595865 cache misses
	CPU3: 17595865 cache misses

	CPU0: 21787426 branch misses
	CPU1: 18767552 branch misses
	CPU2: 17595865 branch misses
	CPU3: 18925899 branch misses

Cache Read/Write:
	CPU0: 213635813 cache reads
	CPU1: 299916255 cache reads
	CPU2: 319440541 cache reads
	CPU3: 252352223 cache reads

	CPU0: 21787426 cache writes
	CPU1: 18767552 cache writes
	CPU2: 17595865 cache writes
	CPU3: 18925899 cache writes

Level 1 cache & TLB:
	CPU0: 224702959 level 1 data cache
	CPU1: 339061303 level 1 data cache
	CPU2: 261579847 level 1 data cache
	CPU3: 274543418 level 1 data cache

	CPU0: 140733980441760 level 1 instruct cache
	CPU1: 93885891526864 level 1 instruct cache
	CPU2: 140733980441504 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3433563 last level cache
	CPU1: 3051817 last level cache
	CPU2: 3080745 last level cache
	CPU3: 2890298 last level cache

	CPU0: 224702959 data TLB
	CPU1: 339061303 data TLB
	CPU2: 261579847 data TLB
	CPU3: 274543378 data TLB

	CPU0: 734490 instruct TLB
	CPU1: 1099263 instruct TLB
	CPU2: 879020 instruct TLB
	CPU3: 911871 instruct TLB
HW Instruction Count:
	CPU0: Used 959932339 instructions
	CPU1: Used 2036349347 instructions
	CPU2: Used 820208273 instructions
	CPU3: Used 820208273 instructions

Hardware misses:
	CPU0: 21981754 cache misses
	CPU1: 20294355 cache misses
	CPU2: 17639532 cache misses
	CPU3: 17639532 cache misses

	CPU0: 21985444 branch misses
	CPU1: 20294355 branch misses
	CPU2: 17639541 branch misses
	CPU3: 16774395 branch misses

Cache Read/Write:
	CPU0: 218939854 cache reads
	CPU1: 337482535 cache reads
	CPU2: 223723007 cache reads
	CPU3: 304828612 cache reads

	CPU0: 21985444 cache writes
	CPU1: 20294355 cache writes
	CPU2: 17639541 cache writes
	CPU3: 16774395 cache writes

Level 1 cache & TLB:
	CPU0: 200210292 level 1 data cache
	CPU1: 245485280 level 1 data cache
	CPU2: 255356303 level 1 data cache
	CPU3: 384670503 level 1 data cache

	CPU0: 140726849422512 level 1 instruct cache
	CPU1: 94480923402448 level 1 instruct cache
	CPU2: 140726849422256 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3236911 last level cache
	CPU1: 2713581 last level cache
	CPU2: 3053803 last level cache
	CPU3: 3115339 last level cache

	CPU0: 200210292 data TLB
	CPU1: 245489891 data TLB
	CPU2: 255356264 data TLB
	CPU3: 384670503 data TLB

	CPU0: 698939 instruct TLB
	CPU1: 801446 instruct TLB
	CPU2: 864905 instruct TLB
	CPU3: 1239468 instruct TLB
HW Instruction Count:
	CPU0: Used 1287026757 instructions
	CPU1: Used 1289631247 instructions
	CPU2: Used 1301273913 instructions
	CPU3: Used 1301273913 instructions

Hardware misses:
	CPU0: 20908867 cache misses
	CPU1: 18872893 cache misses
	CPU2: 18895037 cache misses
	CPU3: 18895037 cache misses

	CPU0: 20909211 branch misses
	CPU1: 18871712 branch misses
	CPU2: 18895099 branch misses
	CPU3: 16785908 branch misses

Cache Read/Write:
	CPU0: 270248155 cache reads
	CPU1: 304698319 cache reads
	CPU2: 234986420 cache reads
	CPU3: 289321752 cache reads

	CPU0: 20909211 cache writes
	CPU1: 18871712 cache writes
	CPU2: 18895099 cache writes
	CPU3: 16785908 cache writes

Level 1 cache & TLB:
	CPU0: 205045864 level 1 data cache
	CPU1: 341938841 level 1 data cache
	CPU2: 265271688 level 1 data cache
	CPU3: 272176314 level 1 data cache

	CPU0: 140730003152944 level 1 instruct cache
	CPU1: 94884624888016 level 1 instruct cache
	CPU2: 140730003152688 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3244950 last level cache
	CPU1: 3219785 last level cache
	CPU2: 2791813 last level cache
	CPU3: 2839014 last level cache

	CPU0: 205043785 data TLB
	CPU1: 341938348 data TLB
	CPU2: 265288823 data TLB
	CPU3: 272142844 data TLB

	CPU0: 711392 instruct TLB
	CPU1: 1101893 instruct TLB
	CPU2: 901401 instruct TLB
	CPU3: 894935 instruct TLB
HW Instruction Count:
	CPU0: Used 1180363114 instructions
	CPU1: Used 1172017849 instructions
	CPU2: Used 1189082325 instructions
	CPU3: Used 1189082325 instructions

Hardware misses:
	CPU0: 19599643 cache misses
	CPU1: 20071201 cache misses
	CPU2: 18463432 cache misses
	CPU3: 18463432 cache misses

	CPU0: 19599643 branch misses
	CPU1: 20071201 branch misses
	CPU2: 18463303 branch misses
	CPU3: 18459873 branch misses

Cache Read/Write:
	CPU0: 217400623 cache reads
	CPU1: 401242413 cache reads
	CPU2: 170793773 cache reads
	CPU3: 307789930 cache reads

	CPU0: 19599643 cache writes
	CPU1: 20071201 cache writes
	CPU2: 18463303 cache writes
	CPU3: 18459873 cache writes

Level 1 cache & TLB:
	CPU0: 195855795 level 1 data cache
	CPU1: 363426770 level 1 data cache
	CPU2: 270181692 level 1 data cache
	CPU3: 257298717 level 1 data cache

	CPU0: 140731603644272 level 1 instruct cache
	CPU1: 94281535525072 level 1 instruct cache
	CPU2: 140731603644016 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3246463 last level cache
	CPU1: 3517922 last level cache
	CPU2: 2659847 last level cache
	CPU3: 2662468 last level cache

	CPU0: 195879804 data TLB
	CPU1: 363412020 data TLB
	CPU2: 270180625 data TLB
	CPU3: 257298717 data TLB

	CPU0: 670364 instruct TLB
	CPU1: 1179439 instruct TLB
	CPU2: 908880 instruct TLB
	CPU3: 855850 instruct TLB
HW Instruction Count:
	CPU0: Used 978865034 instructions
	CPU1: Used 1316797706 instructions
	CPU2: Used 1467822399 instructions
	CPU3: Used 1467822399 instructions

Hardware misses:
	CPU0: 20251670 cache misses
	CPU1: 16782693 cache misses
	CPU2: 19845675 cache misses
	CPU3: 19845675 cache misses

	CPU0: 20251696 branch misses
	CPU1: 16782572 branch misses
	CPU2: 19845675 branch misses
	CPU3: 18774937 branch misses

Cache Read/Write:
	CPU0: 208777048 cache reads
	CPU1: 348179075 cache reads
	CPU2: 237582310 cache reads
	CPU3: 301182545 cache reads

	CPU0: 20251696 cache writes
	CPU1: 16782572 cache writes
	CPU2: 19845675 cache writes
	CPU3: 18774937 cache writes

Level 1 cache & TLB:
	CPU0: 305210960 level 1 data cache
	CPU1: 232308079 level 1 data cache
	CPU2: 257897898 level 1 data cache
	CPU3: 297123746 level 1 data cache

	CPU0: 140727835379072 level 1 instruct cache
	CPU1: 94536553484496 level 1 instruct cache
	CPU2: 140727835378816 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3618669 last level cache
	CPU1: 3029857 last level cache
	CPU2: 2861718 last level cache
	CPU3: 2825725 last level cache

	CPU0: 305210960 data TLB
	CPU1: 232293314 data TLB
	CPU2: 257880561 data TLB
	CPU3: 297123706 data TLB

	CPU0: 1023507 instruct TLB
	CPU1: 769042 instruct TLB
	CPU2: 847363 instruct TLB
	CPU3: 967859 instruct TLB
HW Instruction Count:
	CPU0: Used 1423044931 instructions
	CPU1: Used 1809098953 instructions
	CPU2: Used 652741145 instructions
	CPU3: Used 652741145 instructions

Hardware misses:
	CPU0: 21949633 cache misses
	CPU1: 21345686 cache misses
	CPU2: 17059193 cache misses
	CPU3: 17059193 cache misses

	CPU0: 21949631 branch misses
	CPU1: 21345683 branch misses
	CPU2: 17059193 branch misses
	CPU3: 16893452 branch misses

Cache Read/Write:
	CPU0: 215602297 cache reads
	CPU1: 360353389 cache reads
	CPU2: 350950690 cache reads
	CPU3: 225930210 cache reads

	CPU0: 21949631 cache writes
	CPU1: 21345683 cache writes
	CPU2: 17059193 cache writes
	CPU3: 16893452 cache writes

Level 1 cache & TLB:
	CPU0: 194842269 level 1 data cache
	CPU1: 232002748 level 1 data cache
	CPU2: 323505317 level 1 data cache
	CPU3: 351379431 level 1 data cache

	CPU0: 140734489354032 level 1 instruct cache
	CPU1: 94095173918928 level 1 instruct cache
	CPU2: 140734489353776 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3264816 last level cache
	CPU1: 2639383 last level cache
	CPU2: 3522083 last level cache
	CPU3: 3016300 last level cache

	CPU0: 194809734 data TLB
	CPU1: 232002708 data TLB
	CPU2: 323505317 data TLB
	CPU3: 351391696 data TLB

	CPU0: 674395 instruct TLB
	CPU1: 763592 instruct TLB
	CPU2: 1052279 instruct TLB
	CPU3: 1136909 instruct TLB
HW Instruction Count:
	CPU0: Used 1527598033 instructions
	CPU1: Used 1188242883 instructions
	CPU2: Used 998688500 instructions
	CPU3: Used 998688500 instructions

Hardware misses:
	CPU0: 21821807 cache misses
	CPU1: 17219109 cache misses
	CPU2: 21585878 cache misses
	CPU3: 21585878 cache misses

	CPU0: 21821739 branch misses
	CPU1: 17219109 branch misses
	CPU2: 21585748 branch misses
	CPU3: 16692946 branch misses

Cache Read/Write:
	CPU0: 202537177 cache reads
	CPU1: 255510183 cache reads
	CPU2: 383149295 cache reads
	CPU3: 243059808 cache reads

	CPU0: 21821739 cache writes
	CPU1: 17219109 cache writes
	CPU2: 21585748 cache writes
	CPU3: 16692946 cache writes

Level 1 cache & TLB:
	CPU0: 170433684 level 1 data cache
	CPU1: 276867414 level 1 data cache
	CPU2: 297832469 level 1 data cache
	CPU3: 353984206 level 1 data cache

	CPU0: 140724178445536 level 1 instruct cache
	CPU1: 94611312586960 level 1 instruct cache
	CPU2: 140724178445280 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3139652 last level cache
	CPU1: 3069785 last level cache
	CPU2: 3097093 last level cache
	CPU3: 3165953 last level cache

	CPU0: 170433684 data TLB
	CPU1: 276867414 data TLB
	CPU2: 297832469 data TLB
	CPU3: 353984166 data TLB

	CPU0: 589767 instruct TLB
	CPU1: 920039 instruct TLB
	CPU2: 971343 instruct TLB
	CPU3: 1153212 instruct TLB
HW Instruction Count:
	CPU0: Used 1018479187 instructions
	CPU1: Used 1596721728 instructions
	CPU2: Used 1051353846 instructions
	CPU3: Used 1051353846 instructions

Hardware misses:
	CPU0: 23499615 cache misses
	CPU1: 19071449 cache misses
	CPU2: 17734341 cache misses
	CPU3: 17734341 cache misses

	CPU0: 23499976 branch misses
	CPU1: 19071449 branch misses
	CPU2: 17734341 branch misses
	CPU3: 16724712 branch misses

Cache Read/Write:
	CPU0: 199857860 cache reads
	CPU1: 353851418 cache reads
	CPU2: 282171286 cache reads
	CPU3: 256108481 cache reads

	CPU0: 23499976 cache writes
	CPU1: 19071449 cache writes
	CPU2: 17734341 cache writes
	CPU3: 16724712 cache writes

Level 1 cache & TLB:
	CPU0: 258912789 level 1 data cache
	CPU1: 272668851 level 1 data cache
	CPU2: 184493727 level 1 data cache
	CPU3: 368694267 level 1 data cache

	CPU0: 140720954340864 level 1 instruct cache
	CPU1: 94015564267728 level 1 instruct cache
	CPU2: 140720954340608 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3419003 last level cache
	CPU1: 2848509 last level cache
	CPU2: 2905165 last level cache
	CPU3: 2954736 last level cache

	CPU0: 258912789 data TLB
	CPU1: 272668851 data TLB
	CPU2: 184493687 data TLB
	CPU3: 368694267 data TLB

	CPU0: 877849 instruct TLB
	CPU1: 893666 instruct TLB
	CPU2: 640944 instruct TLB
	CPU3: 1191025 instruct TLB
HW Instruction Count:
	CPU0: Used 140737488355327 instructions
	CPU1: Used 104168786 instructions
	CPU2: Used 98406797 instructions
	CPU3: Used 98406797 instructions

Hardware misses:
	CPU0: 35088920 cache misses
	CPU1: 24241752 cache misses
	CPU2: 18957744 cache misses
	CPU3: 18957744 cache misses

	CPU0: 35089509 branch misses
	CPU1: 24241752 branch misses
	CPU2: 18957744 branch misses
	CPU3: 25709275 branch misses

Cache Read/Write:
	CPU0: 533469621 cache reads
	CPU1: 340992535 cache reads
	CPU2: 248999258 cache reads
	CPU3: 275664910 cache reads

	CPU0: 35089509 cache writes
	CPU1: 24241752 cache writes
	CPU2: 18957744 cache writes
	CPU3: 25709275 cache writes

Level 1 cache & TLB:
	CPU0: 296890187 level 1 data cache
	CPU1: 329088568 level 1 data cache
	CPU2: 265300012 level 1 data cache
	CPU3: 259777428 level 1 data cache

	CPU0: 140722939298960 level 1 instruct cache
	CPU1: 94073291673808 level 1 instruct cache
	CPU2: 140722939298704 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3605568 last level cache
	CPU1: 3172929 last level cache
	CPU2: 3623236 last level cache
	CPU3: 2956191 last level cache

	CPU0: 296909515 data TLB
	CPU1: 329088524 data TLB
	CPU2: 265296064 data TLB
	CPU3: 259777428 data TLB

	CPU0: 1082357 instruct TLB
	CPU1: 1154422 instruct TLB
	CPU2: 986745 instruct TLB
	CPU3: 955949 instruct TLB
HW Instruction Count:
	CPU0: Used 1463090212 instructions
	CPU1: Used 1104847147 instructions
	CPU2: Used 1204992199 instructions
	CPU3: Used 1204992199 instructions

Hardware misses:
	CPU0: 21092725 cache misses
	CPU1: 22007123 cache misses
	CPU2: 22096624 cache misses
	CPU3: 22096624 cache misses

	CPU0: 21092726 branch misses
	CPU1: 22007123 branch misses
	CPU2: 22096624 branch misses
	CPU3: 20731018 branch misses

Cache Read/Write:
	CPU0: 340048489 cache reads
	CPU1: 279553326 cache reads
	CPU2: 266189153 cache reads
	CPU3: 273764118 cache reads

	CPU0: 21092726 cache writes
	CPU1: 22007123 cache writes
	CPU2: 22096624 cache writes
	CPU3: 20731018 cache writes

Level 1 cache & TLB:
	CPU0: 254909078 level 1 data cache
	CPU1: 302740008 level 1 data cache
	CPU2: 294262780 level 1 data cache
	CPU3: 292876305 level 1 data cache

	CPU0: 140730152330816 level 1 instruct cache
	CPU1: 93927050617040 level 1 instruct cache
	CPU2: 140730152330560 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3149447 last level cache
	CPU1: 3427063 last level cache
	CPU2: 3523495 last level cache
	CPU3: 3204588 last level cache

	CPU0: 254909038 data TLB
	CPU1: 302740008 data TLB
	CPU2: 294238192 data TLB
	CPU3: 292882070 data TLB

	CPU0: 928088 instruct TLB
	CPU1: 1078702 instruct TLB
	CPU2: 1087754 instruct TLB
	CPU3: 1050922 instruct TLB
HW Instruction Count:
	CPU0: Used 1741939528 instructions
	CPU1: Used 1203315994 instructions
	CPU2: Used 1156487140 instructions
	CPU3: Used 1156487140 instructions

Hardware misses:
	CPU0: 22156179 cache misses
	CPU1: 22152222 cache misses
	CPU2: 21350769 cache misses
	CPU3: 21350769 cache misses

	CPU0: 22156940 branch misses
	CPU1: 22152286 branch misses
	CPU2: 21350769 branch misses
	CPU3: 20554403 branch misses

Cache Read/Write:
	CPU0: 280071734 cache reads
	CPU1: 198246440 cache reads
	CPU2: 395513231 cache reads
	CPU3: 283794587 cache reads

	CPU0: 22156940 cache writes
	CPU1: 22152286 cache writes
	CPU2: 21350769 cache writes
	CPU3: 20554403 cache writes

Level 1 cache & TLB:
	CPU0: 277797032 level 1 data cache
	CPU1: 270816203 level 1 data cache
	CPU2: 337735812 level 1 data cache
	CPU3: 257265067 level 1 data cache

	CPU0: 140731083644800 level 1 instruct cache
	CPU1: 94114578370768 level 1 instruct cache
	CPU2: 140731083644544 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3323866 last level cache
	CPU1: 3516206 last level cache
	CPU2: 3178322 last level cache
	CPU3: 3179973 last level cache

	CPU0: 277797032 data TLB
	CPU1: 270816203 data TLB
	CPU2: 337716052 data TLB
	CPU3: 257265028 data TLB

	CPU0: 961470 instruct TLB
	CPU1: 975343 instruct TLB
	CPU2: 1183246 instruct TLB
	CPU3: 953756 instruct TLB
HW Instruction Count:
	CPU0: Used 1296452157 instructions
	CPU1: Used 1600931846 instructions
	CPU2: Used 1227396320 instructions
	CPU3: Used 1227396320 instructions

Hardware misses:
	CPU0: 21899263 cache misses
	CPU1: 21521149 cache misses
	CPU2: 21319615 cache misses
	CPU3: 21319615 cache misses

	CPU0: 21899261 branch misses
	CPU1: 21521149 branch misses
	CPU2: 21319615 branch misses
	CPU3: 20611496 branch misses

Cache Read/Write:
	CPU0: 293174905 cache reads
	CPU1: 321407865 cache reads
	CPU2: 237025410 cache reads
	CPU3: 307004959 cache reads

	CPU0: 21899261 cache writes
	CPU1: 21521149 cache writes
	CPU2: 21319615 cache writes
	CPU3: 20611496 cache writes

Level 1 cache & TLB:
	CPU0: 247622226 level 1 data cache
	CPU1: 279817896 level 1 data cache
	CPU2: 269742893 level 1 data cache
	CPU3: 344789052 level 1 data cache

	CPU0: 140723321354384 level 1 instruct cache
	CPU1: 94896873767120 level 1 instruct cache
	CPU2: 140723321354128 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3478371 last level cache
	CPU1: 3312405 last level cache
	CPU2: 3133333 last level cache
	CPU3: 3076482 last level cache

	CPU0: 247622185 data TLB
	CPU1: 279817896 data TLB
	CPU2: 269742893 data TLB
	CPU3: 344789052 data TLB

	CPU0: 907718 instruct TLB
	CPU1: 951836 instruct TLB
	CPU2: 982614 instruct TLB
	CPU3: 1166492 instruct TLB
HW Instruction Count:
	CPU0: Used 1464511792 instructions
	CPU1: Used 1275420206 instructions
	CPU2: Used 1504304873 instructions
	CPU3: Used 1504304873 instructions

Hardware misses:
	CPU0: 23038950 cache misses
	CPU1: 21744559 cache misses
	CPU2: 19321562 cache misses
	CPU3: 19321562 cache misses

	CPU0: 23038950 branch misses
	CPU1: 21744559 branch misses
	CPU2: 19321564 branch misses
	CPU3: 21220416 branch misses

Cache Read/Write:
	CPU0: 269018783 cache reads
	CPU1: 289882701 cache reads
	CPU2: 327380480 cache reads
	CPU3: 272356203 cache reads

	CPU0: 23038950 cache writes
	CPU1: 21744559 cache writes
	CPU2: 19321564 cache writes
	CPU3: 21220416 cache writes

Level 1 cache & TLB:
	CPU0: 313959843 level 1 data cache
	CPU1: 296662728 level 1 data cache
	CPU2: 201563057 level 1 data cache
	CPU3: 330913345 level 1 data cache

	CPU0: 140722542369744 level 1 instruct cache
	CPU1: 93877490618576 level 1 instruct cache
	CPU2: 140722542369488 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3232773 last level cache
	CPU1: 3394036 last level cache
	CPU2: 3300050 last level cache
	CPU3: 3109256 last level cache

	CPU0: 313959843 data TLB
	CPU1: 296662728 data TLB
	CPU2: 201563017 data TLB
	CPU3: 330913345 data TLB

	CPU0: 1061344 instruct TLB
	CPU1: 1059908 instruct TLB
	CPU2: 771515 instruct TLB
	CPU3: 1118953 instruct TLB
HW Instruction Count:
	CPU0: Used 1165531713 instructions
	CPU1: Used 1141951462 instructions
	CPU2: Used 1441875864 instructions
	CPU3: Used 1441875864 instructions

Hardware misses:
	CPU0: 22154781 cache misses
	CPU1: 21294835 cache misses
	CPU2: 20513135 cache misses
	CPU3: 20513135 cache misses

	CPU0: 22154781 branch misses
	CPU1: 21294834 branch misses
	CPU2: 20513135 branch misses
	CPU3: 22779282 branch misses

Cache Read/Write:
	CPU0: 299782390 cache reads
	CPU1: 347311221 cache reads
	CPU2: 259475391 cache reads
	CPU3: 252004316 cache reads

	CPU0: 22154781 cache writes
	CPU1: 21294834 cache writes
	CPU2: 20513135 cache writes
	CPU3: 22779282 cache writes

Level 1 cache & TLB:
	CPU0: 183231730 level 1 data cache
	CPU1: 292584578 level 1 data cache
	CPU2: 355513565 level 1 data cache
	CPU3: 311722379 level 1 data cache

	CPU0: 140733878766400 level 1 instruct cache
	CPU1: 94318807617744 level 1 instruct cache
	CPU2: 140733878766144 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3088228 last level cache
	CPU1: 3180987 last level cache
	CPU2: 3615827 last level cache
	CPU3: 3255970 last level cache

	CPU0: 183231730 data TLB
	CPU1: 292584537 data TLB
	CPU2: 355514446 data TLB
	CPU3: 311722405 data TLB

	CPU0: 701854 instruct TLB
	CPU1: 1004004 instruct TLB
	CPU2: 1276427 instruct TLB
	CPU3: 1088870 instruct TLB
HW Instruction Count:
	CPU0: Used 1399241884 instructions
	CPU1: Used 1057764312 instructions
	CPU2: Used 1194912131 instructions
	CPU3: Used 1194912131 instructions

Hardware misses:
	CPU0: 18793202 cache misses
	CPU1: 22788947 cache misses
	CPU2: 22957742 cache misses
	CPU3: 22957742 cache misses

	CPU0: 18793206 branch misses
	CPU1: 22788947 branch misses
	CPU2: 22957521 branch misses
	CPU3: 22269901 branch misses

Cache Read/Write:
	CPU0: 364208223 cache reads
	CPU1: 260033366 cache reads
	CPU2: 283556452 cache reads
	CPU3: 251072195 cache reads

	CPU0: 18793206 cache writes
	CPU1: 22788947 cache writes
	CPU2: 22957521 cache writes
	CPU3: 22269901 cache writes

Level 1 cache & TLB:
	CPU0: 300792752 level 1 data cache
	CPU1: 336117998 level 1 data cache
	CPU2: 244927315 level 1 data cache
	CPU3: 261886371 level 1 data cache

	CPU0: 140732454758992 level 1 instruct cache
	CPU1: 93976837607632 level 1 instruct cache
	CPU2: 140732454758736 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3144744 last level cache
	CPU1: 3472121 last level cache
	CPU2: 3239060 last level cache
	CPU3: 3400745 last level cache

	CPU0: 300761985 data TLB
	CPU1: 336117955 data TLB
	CPU2: 244945847 data TLB
	CPU3: 261886371 data TLB

	CPU0: 1064134 instruct TLB
	CPU1: 1184822 instruct TLB
	CPU2: 888648 instruct TLB
	CPU3: 966230 instruct TLB
HW Instruction Count:
	CPU0: Used 933770450 instructions
	CPU1: Used 721947549 instructions
	CPU2: Used 1848227569 instructions
	CPU3: Used 1848227569 instructions

Hardware misses:
	CPU0: 21983137 cache misses
	CPU1: 22920438 cache misses
	CPU2: 23190218 cache misses
	CPU3: 23190218 cache misses

	CPU0: 21983137 branch misses
	CPU1: 22918755 branch misses
	CPU2: 23189394 branch misses
	CPU3: 18550322 branch misses

Cache Read/Write:
	CPU0: 244163672 cache reads
	CPU1: 323426747 cache reads
	CPU2: 234945598 cache reads
	CPU3: 354921326 cache reads

	CPU0: 21983137 cache writes
	CPU1: 22918755 cache writes
	CPU2: 23189394 cache writes
	CPU3: 18550322 cache writes

Level 1 cache & TLB:
	CPU0: 324198985 level 1 data cache
	CPU1: 323129145 level 1 data cache
	CPU2: 223954959 level 1 data cache
	CPU3: 274790867 level 1 data cache

	CPU0: 140723555398000 level 1 instruct cache
	CPU1: 94356426866896 level 1 instruct cache
	CPU2: 140723555397744 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3565893 last level cache
	CPU1: 2999458 last level cache
	CPU2: 3601496 last level cache
	CPU3: 3066514 last level cache

	CPU0: 324198945 data TLB
	CPU1: 323129145 data TLB
	CPU2: 223983268 data TLB
	CPU3: 274750583 data TLB

	CPU0: 1099176 instruct TLB
	CPU1: 1132603 instruct TLB
	CPU2: 860781 instruct TLB
	CPU3: 1003232 instruct TLB
HW Instruction Count:
	CPU0: Used 1328690736 instructions
	CPU1: Used 1377975088 instructions
	CPU2: Used 1193858313 instructions
	CPU3: Used 1193858313 instructions

Hardware misses:
	CPU0: 18802464 cache misses
	CPU1: 24101708 cache misses
	CPU2: 23742800 cache misses
	CPU3: 23742800 cache misses

	CPU0: 18802144 branch misses
	CPU1: 24101708 branch misses
	CPU2: 23742800 branch misses
	CPU3: 20453389 branch misses

Cache Read/Write:
	CPU0: 379679921 cache reads
	CPU1: 305778850 cache reads
	CPU2: 258815929 cache reads
	CPU3: 214404960 cache reads

	CPU0: 18802144 cache writes
	CPU1: 24101708 cache writes
	CPU2: 23742800 cache writes
	CPU3: 20453389 cache writes

Level 1 cache & TLB:
	CPU0: 278911703 level 1 data cache
	CPU1: 322940387 level 1 data cache
	CPU2: 221933486 level 1 data cache
	CPU3: 322020490 level 1 data cache

	CPU0: 140726370233504 level 1 instruct cache
	CPU1: 94351684403408 level 1 instruct cache
	CPU2: 140726370233248 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3209972 last level cache
	CPU1: 3120056 last level cache
	CPU2: 3448880 last level cache
	CPU3: 3321506 last level cache

	CPU0: 278911665 data TLB
	CPU1: 322952796 data TLB
	CPU2: 221932896 data TLB
	CPU3: 321984612 data TLB

	CPU0: 979232 instruct TLB
	CPU1: 1105030 instruct TLB
	CPU2: 822494 instruct TLB
	CPU3: 1106956 instruct TLB
HW Instruction Count:
	CPU0: Used 920980394 instructions
	CPU1: Used 1174810688 instructions
	CPU2: Used 1605637066 instructions
	CPU3: Used 1605637066 instructions

Hardware misses:
	CPU0: 21666711 cache misses
	CPU1: 22757903 cache misses
	CPU2: 20230938 cache misses
	CPU3: 20230938 cache misses

	CPU0: 21666699 branch misses
	CPU1: 22757903 branch misses
	CPU2: 20230308 branch misses
	CPU3: 21479206 branch misses

Cache Read/Write:
	CPU0: 369014891 cache reads
	CPU1: 322556426 cache reads
	CPU2: 287388792 cache reads
	CPU3: 259613655 cache reads

	CPU0: 21666699 cache writes
	CPU1: 22757903 cache writes
	CPU2: 20230308 cache writes
	CPU3: 21479206 cache writes

Level 1 cache & TLB:
	CPU0: 324401304 level 1 data cache
	CPU1: 246012475 level 1 data cache
	CPU2: 268035648 level 1 data cache
	CPU3: 302338403 level 1 data cache

	CPU0: 140729469682720 level 1 instruct cache
	CPU1: 93912361984208 level 1 instruct cache
	CPU2: 140729469682464 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3330489 last level cache
	CPU1: 3157094 last level cache
	CPU2: 3445400 last level cache
	CPU3: 3199783 last level cache

	CPU0: 324401264 data TLB
	CPU1: 245992807 data TLB
	CPU2: 268035648 data TLB
	CPU3: 302349328 data TLB

	CPU0: 1105156 instruct TLB
	CPU1: 859582 instruct TLB
	CPU2: 1006647 instruct TLB
	CPU3: 1062179 instruct TLB
HW Instruction Count:
	CPU0: Used 1102095481 instructions
	CPU1: Used 1689700819 instructions
	CPU2: Used 1068307334 instructions
	CPU3: Used 1068307334 instructions

Hardware misses:
	CPU0: 23563645 cache misses
	CPU1: 22225280 cache misses
	CPU2: 21254366 cache misses
	CPU3: 21254366 cache misses

	CPU0: 23563645 branch misses
	CPU1: 22225280 branch misses
	CPU2: 21254366 branch misses
	CPU3: 18383739 branch misses

Cache Read/Write:
	CPU0: 364877232 cache reads
	CPU1: 315129400 cache reads
	CPU2: 265230076 cache reads
	CPU3: 211301585 cache reads

	CPU0: 23563645 cache writes
	CPU1: 22225280 cache writes
	CPU2: 21254366 cache writes
	CPU3: 18383739 cache writes

Level 1 cache & TLB:
	CPU0: 227057783 level 1 data cache
	CPU1: 240621912 level 1 data cache
	CPU2: 355182338 level 1 data cache
	CPU3: 321039259 level 1 data cache

	CPU0: 140722667886128 level 1 instruct cache
	CPU1: 94826465071312 level 1 instruct cache
	CPU2: 140722667885872 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3241523 last level cache
	CPU1: 3259473 last level cache
	CPU2: 3262192 last level cache
	CPU3: 3229699 last level cache

	CPU0: 227052439 data TLB
	CPU1: 240599408 data TLB
	CPU2: 355182299 data TLB
	CPU3: 321050496 data TLB

	CPU0: 830290 instruct TLB
	CPU1: 865740 instruct TLB
	CPU2: 1190353 instruct TLB
	CPU3: 1119082 instruct TLB
HW Instruction Count:
	CPU0: Used 999805352 instructions
	CPU1: Used 1480386339 instructions
	CPU2: Used 1165607614 instructions
	CPU3: Used 1165607614 instructions

Hardware misses:
	CPU0: 25319232 cache misses
	CPU1: 20873771 cache misses
	CPU2: 20043792 cache misses
	CPU3: 20043792 cache misses

	CPU0: 25319232 branch misses
	CPU1: 20873771 branch misses
	CPU2: 20043792 branch misses
	CPU3: 21224480 branch misses

Cache Read/Write:
	CPU0: 216707027 cache reads
	CPU1: 305656758 cache reads
	CPU2: 366561957 cache reads
	CPU3: 269483578 cache reads

	CPU0: 25319232 cache writes
	CPU1: 20873771 cache writes
	CPU2: 20043792 cache writes
	CPU3: 21224480 cache writes

Level 1 cache & TLB:
	CPU0: 277926012 level 1 data cache
	CPU1: 310029000 level 1 data cache
	CPU2: 230001903 level 1 data cache
	CPU3: 324729362 level 1 data cache

	CPU0: 140733919810960 level 1 instruct cache
	CPU1: 93899654852816 level 1 instruct cache
	CPU2: 140733919810704 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3340758 last level cache
	CPU1: 3660419 last level cache
	CPU2: 3071144 last level cache
	CPU3: 3104725 last level cache

	CPU0: 277926088 data TLB
	CPU1: 310029000 data TLB
	CPU2: 230024506 data TLB
	CPU3: 324729362 data TLB

	CPU0: 952700 instruct TLB
	CPU1: 1163345 instruct TLB
	CPU2: 822993 instruct TLB
	CPU3: 1149207 instruct TLB
HW Instruction Count:
	CPU0: Used 1152609954 instructions
	CPU1: Used 1438249716 instructions
	CPU2: Used 1052428343 instructions
	CPU3: Used 1052428343 instructions

Hardware misses:
	CPU0: 23355312 cache misses
	CPU1: 19997516 cache misses
	CPU2: 22178084 cache misses
	CPU3: 22178084 cache misses

	CPU0: 23355312 branch misses
	CPU1: 19997516 branch misses
	CPU2: 22178084 branch misses
	CPU3: 21136791 branch misses

Cache Read/Write:
	CPU0: 356401903 cache reads
	CPU1: 290460646 cache reads
	CPU2: 274455106 cache reads
	CPU3: 307667051 cache reads

	CPU0: 23355312 cache writes
	CPU1: 19997516 cache writes
	CPU2: 22178084 cache writes
	CPU3: 21136791 cache writes

Level 1 cache & TLB:
	CPU0: 282433103 level 1 data cache
	CPU1: 313887757 level 1 data cache
	CPU2: 312911236 level 1 data cache
	CPU3: 233865900 level 1 data cache

	CPU0: 140730523014048 level 1 instruct cache
	CPU1: 94199164215504 level 1 instruct cache
	CPU2: 140730523013792 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3565729 last level cache
	CPU1: 2749598 last level cache
	CPU2: 3777759 last level cache
	CPU3: 3109384 last level cache

	CPU0: 282433103 data TLB
	CPU1: 313887757 data TLB
	CPU2: 312911236 data TLB
	CPU3: 233865861 data TLB

	CPU0: 1010730 instruct TLB
	CPU1: 1087659 instruct TLB
	CPU2: 1138285 instruct TLB
	CPU3: 844986 instruct TLB
HW Instruction Count:
	CPU0: Used 1527833404 instructions
	CPU1: Used 1167573157 instructions
	CPU2: Used 1405055755 instructions
	CPU3: Used 1405055755 instructions

Hardware misses:
	CPU0: 23213863 cache misses
	CPU1: 20151845 cache misses
	CPU2: 24022878 cache misses
	CPU3: 24022878 cache misses

	CPU0: 23213862 branch misses
	CPU1: 20151845 branch misses
	CPU2: 24022878 branch misses
	CPU3: 19541779 branch misses

Cache Read/Write:
	CPU0: 220820346 cache reads
	CPU1: 304271292 cache reads
	CPU2: 381179696 cache reads
	CPU3: 253454600 cache reads

	CPU0: 23213862 cache writes
	CPU1: 20151845 cache writes
	CPU2: 24022878 cache writes
	CPU3: 19541779 cache writes

Level 1 cache & TLB:
	CPU0: 245546552 level 1 data cache
	CPU1: 262408761 level 1 data cache
	CPU2: 342894935 level 1 data cache
	CPU3: 290770022 level 1 data cache

	CPU0: 140723962531440 level 1 instruct cache
	CPU1: 94855310504144 level 1 instruct cache
	CPU2: 140723962531184 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3156589 last level cache
	CPU1: 3407749 last level cache
	CPU2: 3401543 last level cache
	CPU3: 3206939 last level cache

	CPU0: 245546552 data TLB
	CPU1: 262408718 data TLB
	CPU2: 342894935 data TLB
	CPU3: 290770022 data TLB

	CPU0: 897328 instruct TLB
	CPU1: 943601 instruct TLB
	CPU2: 1233637 instruct TLB
	CPU3: 1052536 instruct TLB
HW Instruction Count:
	CPU0: Used 1552247854 instructions
	CPU1: Used 1013615978 instructions
	CPU2: Used 1592538143 instructions
	CPU3: Used 1592538143 instructions

Hardware misses:
	CPU0: 22595560 cache misses
	CPU1: 20609428 cache misses
	CPU2: 20398429 cache misses
	CPU3: 20398429 cache misses

	CPU0: 22595560 branch misses
	CPU1: 20609428 branch misses
	CPU2: 20398429 branch misses
	CPU3: 22599898 branch misses

Cache Read/Write:
	CPU0: 273672792 cache reads
	CPU1: 308484526 cache reads
	CPU2: 304877661 cache reads
	CPU3: 273032327 cache reads

	CPU0: 22595560 cache writes
	CPU1: 20609428 cache writes
	CPU2: 20398429 cache writes
	CPU3: 22599898 cache writes

Level 1 cache & TLB:
	CPU0: 319409223 level 1 data cache
	CPU1: 288944522 level 1 data cache
	CPU2: 278037864 level 1 data cache
	CPU3: 254977125 level 1 data cache

	CPU0: 140729211570064 level 1 instruct cache
	CPU1: 94587833516240 level 1 instruct cache
	CPU2: 140729211569808 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3425809 last level cache
	CPU1: 3322426 last level cache
	CPU2: 3393007 last level cache
	CPU3: 3018014 last level cache

	CPU0: 319409299 data TLB
	CPU1: 288944522 data TLB
	CPU2: 278039215 data TLB
	CPU3: 254982965 data TLB

	CPU0: 1114481 instruct TLB
	CPU1: 1023787 instruct TLB
	CPU2: 1052684 instruct TLB
	CPU3: 890734 instruct TLB
HW Instruction Count:
	CPU0: Used 1169888458 instructions
	CPU1: Used 1145377216 instructions
	CPU2: Used 1692923217 instructions
	CPU3: Used 1692923217 instructions

Hardware misses:
	CPU0: 25167625 cache misses
	CPU1: 19623391 cache misses
	CPU2: 22936438 cache misses
	CPU3: 22936438 cache misses

	CPU0: 25167625 branch misses
	CPU1: 19624335 branch misses
	CPU2: 22936222 branch misses
	CPU3: 20613546 branch misses

Cache Read/Write:
	CPU0: 474607830 cache reads
	CPU1: 144904696 cache reads
	CPU2: 386898329 cache reads
	CPU3: 221807269 cache reads

	CPU0: 25167625 cache writes
	CPU1: 19624335 cache writes
	CPU2: 22936222 cache writes
	CPU3: 20613546 cache writes

Level 1 cache & TLB:
	CPU0: 302922362 level 1 data cache
	CPU1: 338655049 level 1 data cache
	CPU2: 254645774 level 1 data cache
	CPU3: 469846784 level 1 data cache

	CPU0: 140727489631968 level 1 instruct cache
	CPU1: 94769951404240 level 1 instruct cache
	CPU2: 140727489631712 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3709603 last level cache
	CPU1: 6346932 last level cache
	CPU2: 4263680 last level cache
	CPU3: 4054572 last level cache

	CPU0: 302922320 data TLB
	CPU1: 338618506 data TLB
	CPU2: 254645774 data TLB
	CPU3: 469866186 data TLB

	CPU0: 1100156 instruct TLB
	CPU1: 1368096 instruct TLB
	CPU2: 809254 instruct TLB
	CPU3: 1626218 instruct TLB
HW Instruction Count:
	CPU0: Used 1325384424 instructions
	CPU1: Used 828667114 instructions
	CPU2: Used 1611578398 instructions
	CPU3: Used 1611578398 instructions

Hardware misses:
	CPU0: 18971875 cache misses
	CPU1: 17226581 cache misses
	CPU2: 16803198 cache misses
	CPU3: 16803198 cache misses

	CPU0: 18971875 branch misses
	CPU1: 17226590 branch misses
	CPU2: 16803199 branch misses
	CPU3: 16470330 branch misses

Cache Read/Write:
	CPU0: 199114947 cache reads
	CPU1: 269152722 cache reads
	CPU2: 202991880 cache reads
	CPU3: 419938552 cache reads

	CPU0: 18971875 cache writes
	CPU1: 17226590 cache writes
	CPU2: 16803199 cache writes
	CPU3: 16470330 cache writes

Level 1 cache & TLB:
	CPU0: 350439964 level 1 data cache
	CPU1: 259871490 level 1 data cache
	CPU2: 286002362 level 1 data cache
	CPU3: 181670218 level 1 data cache

	CPU0: 140726403293152 level 1 instruct cache
	CPU1: 94765610717392 level 1 instruct cache
	CPU2: 140726403292896 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3079455 last level cache
	CPU1: 2768396 last level cache
	CPU2: 2739985 last level cache
	CPU3: 2737910 last level cache

	CPU0: 350439964 data TLB
	CPU1: 259871446 data TLB
	CPU2: 285986249 data TLB
	CPU3: 181670218 data TLB

	CPU0: 1122975 instruct TLB
	CPU1: 847069 instruct TLB
	CPU2: 940258 instruct TLB
	CPU3: 615642 instruct TLB
HW Instruction Count:
	CPU0: Used 1616565568 instructions
	CPU1: Used 1534315532 instructions
	CPU2: Used 845609533 instructions
	CPU3: Used 845609533 instructions

Hardware misses:
	CPU0: 15977118 cache misses
	CPU1: 18282169 cache misses
	CPU2: 19125060 cache misses
	CPU3: 19125060 cache misses

	CPU0: 15977118 branch misses
	CPU1: 18281957 branch misses
	CPU2: 19125060 branch misses
	CPU3: 16210795 branch misses

Cache Read/Write:
	CPU0: 256588061 cache reads
	CPU1: 272329064 cache reads
	CPU2: 235678371 cache reads
	CPU3: 326873392 cache reads

	CPU0: 15977118 cache writes
	CPU1: 18281957 cache writes
	CPU2: 19125060 cache writes
	CPU3: 16210795 cache writes

Level 1 cache & TLB:
	CPU0: 316773041 level 1 data cache
	CPU1: 271081009 level 1 data cache
	CPU2: 305542243 level 1 data cache
	CPU3: 185770912 level 1 data cache

	CPU0: 140726525821904 level 1 instruct cache
	CPU1: 94525664116944 level 1 instruct cache
	CPU2: 140726525821648 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2879001 last level cache
	CPU1: 2746879 last level cache
	CPU2: 2929124 last level cache
	CPU3: 2741915 last level cache

	CPU0: 316773041 data TLB
	CPU1: 271101307 data TLB
	CPU2: 305542243 data TLB
	CPU3: 185734344 data TLB

	CPU0: 1025049 instruct TLB
	CPU1: 887600 instruct TLB
	CPU2: 992443 instruct TLB
	CPU3: 638581 instruct TLB
HW Instruction Count:
	CPU0: Used 1661783995 instructions
	CPU1: Used 1230555904 instructions
	CPU2: Used 1388656785 instructions
	CPU3: Used 1388656785 instructions

Hardware misses:
	CPU0: 18523438 cache misses
	CPU1: 14496588 cache misses
	CPU2: 17880135 cache misses
	CPU3: 17880135 cache misses

	CPU0: 18523438 branch misses
	CPU1: 14496423 branch misses
	CPU2: 17880135 branch misses
	CPU3: 18318295 branch misses

Cache Read/Write:
	CPU0: 379601988 cache reads
	CPU1: 260417123 cache reads
	CPU2: 226078034 cache reads
	CPU3: 224538191 cache reads

	CPU0: 18523438 cache writes
	CPU1: 14496423 cache writes
	CPU2: 17880135 cache writes
	CPU3: 18318295 cache writes

Level 1 cache & TLB:
	CPU0: 241188611 level 1 data cache
	CPU1: 238967522 level 1 data cache
	CPU2: 313022037 level 1 data cache
	CPU3: 285304656 level 1 data cache

	CPU0: 140726459907456 level 1 instruct cache
	CPU1: 94806483591376 level 1 instruct cache
	CPU2: 140726459907200 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2900489 last level cache
	CPU1: 2808479 last level cache
	CPU2: 2818578 last level cache
	CPU3: 2767792 last level cache

	CPU0: 241188571 data TLB
	CPU1: 238967522 data TLB
	CPU2: 312962547 data TLB
	CPU3: 285315259 data TLB

	CPU0: 781687 instruct TLB
	CPU1: 788897 instruct TLB
	CPU2: 1042002 instruct TLB
	CPU3: 928135 instruct TLB
HW Instruction Count:
	CPU0: Used 1050647442 instructions
	CPU1: Used 1333332026 instructions
	CPU2: Used 1042864926 instructions
	CPU3: Used 1042864926 instructions

Hardware misses:
	CPU0: 18509784 cache misses
	CPU1: 16115395 cache misses
	CPU2: 16842442 cache misses
	CPU3: 16842442 cache misses

	CPU0: 18509784 branch misses
	CPU1: 16115395 branch misses
	CPU2: 16842167 branch misses
	CPU3: 17880971 branch misses

Cache Read/Write:
	CPU0: 237567366 cache reads
	CPU1: 290770169 cache reads
	CPU2: 285440442 cache reads
	CPU3: 277384677 cache reads

	CPU0: 18509784 cache writes
	CPU1: 16115395 cache writes
	CPU2: 16842167 cache writes
	CPU3: 17880971 cache writes

Level 1 cache & TLB:
	CPU0: 179972023 level 1 data cache
	CPU1: 322090529 level 1 data cache
	CPU2: 289023321 level 1 data cache
	CPU3: 286168196 level 1 data cache

	CPU0: 140724405151376 level 1 instruct cache
	CPU1: 94908247912656 level 1 instruct cache
	CPU2: 140724405151120 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2564474 last level cache
	CPU1: 2719548 last level cache
	CPU2: 3101082 last level cache
	CPU3: 2875086 last level cache

	CPU0: 179972023 data TLB
	CPU1: 322090487 data TLB
	CPU2: 289023321 data TLB
	CPU3: 286168196 data TLB

	CPU0: 608461 instruct TLB
	CPU1: 1036921 instruct TLB
	CPU2: 957058 instruct TLB
	CPU3: 919044 instruct TLB
HW Instruction Count:
	CPU0: Used 1289610821 instructions
	CPU1: Used 1488197369 instructions
	CPU2: Used 1301043054 instructions
	CPU3: Used 1301043054 instructions

Hardware misses:
	CPU0: 20775758 cache misses
	CPU1: 14073424 cache misses
	CPU2: 17543679 cache misses
	CPU3: 17543679 cache misses

	CPU0: 20775758 branch misses
	CPU1: 14073424 branch misses
	CPU2: 17543679 branch misses
	CPU3: 17403296 branch misses

Cache Read/Write:
	CPU0: 368613849 cache reads
	CPU1: 223578236 cache reads
	CPU2: 196265431 cache reads
	CPU3: 303354786 cache reads

	CPU0: 20775758 cache writes
	CPU1: 14073424 cache writes
	CPU2: 17543679 cache writes
	CPU3: 17403296 cache writes

Level 1 cache & TLB:
	CPU0: 260494728 level 1 data cache
	CPU1: 252766953 level 1 data cache
	CPU2: 286435308 level 1 data cache
	CPU3: 276530520 level 1 data cache

	CPU0: 140726289502800 level 1 instruct cache
	CPU1: 94116144365776 level 1 instruct cache
	CPU2: 140726289502544 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2854379 last level cache
	CPU1: 2777728 last level cache
	CPU2: 3045377 last level cache
	CPU3: 2599631 last level cache

	CPU0: 260494728 data TLB
	CPU1: 252766953 data TLB
	CPU2: 286435308 data TLB
	CPU3: 276530480 data TLB

	CPU0: 846574 instruct TLB
	CPU1: 825171 instruct TLB
	CPU2: 939364 instruct TLB
	CPU3: 898567 instruct TLB
HW Instruction Count:
	CPU0: Used 1822532348 instructions
	CPU1: Used 810887559 instructions
	CPU2: Used 1230490205 instructions
	CPU3: Used 1230490205 instructions

Hardware misses:
	CPU0: 17802078 cache misses
	CPU1: 18417618 cache misses
	CPU2: 18779418 cache misses
	CPU3: 18779418 cache misses

	CPU0: 17802078 branch misses
	CPU1: 18417628 branch misses
	CPU2: 18779418 branch misses
	CPU3: 14817774 branch misses

Cache Read/Write:
	CPU0: 271575922 cache reads
	CPU1: 209254049 cache reads
	CPU2: 287713312 cache reads
	CPU3: 323546857 cache reads

	CPU0: 17802078 cache writes
	CPU1: 18417628 cache writes
	CPU2: 18779418 cache writes
	CPU3: 14817774 cache writes

Level 1 cache & TLB:
	CPU0: 211130338 level 1 data cache
	CPU1: 251399137 level 1 data cache
	CPU2: 327308016 level 1 data cache
	CPU3: 286280536 level 1 data cache

	CPU0: 140733523369296 level 1 instruct cache
	CPU1: 94063516942544 level 1 instruct cache
	CPU2: 140733523369040 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2722489 last level cache
	CPU1: 2598138 last level cache
	CPU2: 3082565 last level cache
	CPU3: 2910435 last level cache

	CPU0: 211130338 data TLB
	CPU1: 251399093 data TLB
	CPU2: 327308016 data TLB
	CPU3: 286280536 data TLB

	CPU0: 688204 instruct TLB
	CPU1: 840656 instruct TLB
	CPU2: 1071512 instruct TLB
	CPU3: 928636 instruct TLB
HW Instruction Count:
	CPU0: Used 1577083546 instructions
	CPU1: Used 811685111 instructions
	CPU2: Used 1382353398 instructions
	CPU3: Used 1382353398 instructions

Hardware misses:
	CPU0: 18519155 cache misses
	CPU1: 17517592 cache misses
	CPU2: 15554557 cache misses
	CPU3: 15554557 cache misses

	CPU0: 18519155 branch misses
	CPU1: 17517592 branch misses
	CPU2: 15554557 branch misses
	CPU3: 17985209 branch misses

Cache Read/Write:
	CPU0: 281128376 cache reads
	CPU1: 214406925 cache reads
	CPU2: 311609855 cache reads
	CPU3: 285313216 cache reads

	CPU0: 18519155 cache writes
	CPU1: 17517592 cache writes
	CPU2: 15554557 cache writes
	CPU3: 17985209 cache writes

Level 1 cache & TLB:
	CPU0: 205723226 level 1 data cache
	CPU1: 321847126 level 1 data cache
	CPU2: 232492011 level 1 data cache
	CPU3: 316926958 level 1 data cache

	CPU0: 140723345240256 level 1 instruct cache
	CPU1: 93977648521424 level 1 instruct cache
	CPU2: 140723345240000 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2613773 last level cache
	CPU1: 3088169 last level cache
	CPU2: 2792667 last level cache
	CPU3: 2751264 last level cache

	CPU0: 205724260 data TLB
	CPU1: 321847752 data TLB
	CPU2: 232493867 data TLB
	CPU3: 316926918 data TLB

	CPU0: 685421 instruct TLB
	CPU1: 1038862 instruct TLB
	CPU2: 765557 instruct TLB
	CPU3: 1026500 instruct TLB
HW Instruction Count:
	CPU0: Used 1179618688 instructions
	CPU1: Used 1389242245 instructions
	CPU2: Used 1309411149 instructions
	CPU3: Used 1309411149 instructions

Hardware misses:
	CPU0: 18814375 cache misses
	CPU1: 17285319 cache misses
	CPU2: 16030686 cache misses
	CPU3: 16030686 cache misses

	CPU0: 18814377 branch misses
	CPU1: 17285113 branch misses
	CPU2: 16030686 branch misses
	CPU3: 17551572 branch misses

Cache Read/Write:
	CPU0: 193603981 cache reads
	CPU1: 307108760 cache reads
	CPU2: 275650162 cache reads
	CPU3: 316180853 cache reads

	CPU0: 18814377 cache writes
	CPU1: 17285113 cache writes
	CPU2: 16030686 cache writes
	CPU3: 17551572 cache writes

Level 1 cache & TLB:
	CPU0: 241613320 level 1 data cache
	CPU1: 293550548 level 1 data cache
	CPU2: 247348750 level 1 data cache
	CPU3: 293786167 level 1 data cache

	CPU0: 140728244692528 level 1 instruct cache
	CPU1: 94559825776848 level 1 instruct cache
	CPU2: 140728244692272 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2741100 last level cache
	CPU1: 2960627 last level cache
	CPU2: 3060015 last level cache
	CPU3: 2491744 last level cache

	CPU0: 241613279 data TLB
	CPU1: 293570907 data TLB
	CPU2: 247311107 data TLB
	CPU3: 293786167 data TLB

	CPU0: 802657 instruct TLB
	CPU1: 945624 instruct TLB
	CPU2: 814937 instruct TLB
	CPU3: 966512 instruct TLB
HW Instruction Count:
	CPU0: Used 1271826698 instructions
	CPU1: Used 1533133872 instructions
	CPU2: Used 996819504 instructions
	CPU3: Used 996819504 instructions

Hardware misses:
	CPU0: 21567807 cache misses
	CPU1: 17513415 cache misses
	CPU2: 16241274 cache misses
	CPU3: 16241274 cache misses

	CPU0: 21567807 branch misses
	CPU1: 17513415 branch misses
	CPU2: 16241138 branch misses
	CPU3: 14860986 branch misses

Cache Read/Write:
	CPU0: 216095726 cache reads
	CPU1: 262051510 cache reads
	CPU2: 316599991 cache reads
	CPU3: 296546180 cache reads

	CPU0: 21567807 cache writes
	CPU1: 17513415 cache writes
	CPU2: 16241138 cache writes
	CPU3: 14860986 cache writes

Level 1 cache & TLB:
	CPU0: 227784093 level 1 data cache
	CPU1: 326276902 level 1 data cache
	CPU2: 289687936 level 1 data cache
	CPU3: 234765245 level 1 data cache

	CPU0: 140728977137392 level 1 instruct cache
	CPU1: 94022965391568 level 1 instruct cache
	CPU2: 140728977137136 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2729804 last level cache
	CPU1: 3289543 last level cache
	CPU2: 2800668 last level cache
	CPU3: 2455987 last level cache

	CPU0: 227784988 data TLB
	CPU1: 326241307 data TLB
	CPU2: 289688011 data TLB
	CPU3: 234777681 data TLB

	CPU0: 761260 instruct TLB
	CPU1: 1055607 instruct TLB
	CPU2: 944348 instruct TLB
	CPU3: 781495 instruct TLB
HW Instruction Count:
	CPU0: Used 1206381884 instructions
	CPU1: Used 1294941855 instructions
	CPU2: Used 1393626516 instructions
	CPU3: Used 1393626516 instructions

Hardware misses:
	CPU0: 17514099 cache misses
	CPU1: 15400128 cache misses
	CPU2: 18663019 cache misses
	CPU3: 18663019 cache misses

	CPU0: 17514099 branch misses
	CPU1: 15400124 branch misses
	CPU2: 18663013 branch misses
	CPU3: 18212870 branch misses

Cache Read/Write:
	CPU0: 254224511 cache reads
	CPU1: 258070761 cache reads
	CPU2: 330596002 cache reads
	CPU3: 246128851 cache reads

	CPU0: 17514099 cache writes
	CPU1: 15400124 cache writes
	CPU2: 18663013 cache writes
	CPU3: 18212870 cache writes

Level 1 cache & TLB:
	CPU0: 252772122 level 1 data cache
	CPU1: 216407840 level 1 data cache
	CPU2: 209493431 level 1 data cache
	CPU3: 401296708 level 1 data cache

	CPU0: 140729044850496 level 1 instruct cache
	CPU1: 94299943895248 level 1 instruct cache
	CPU2: 140729044850240 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2706088 last level cache
	CPU1: 2603490 last level cache
	CPU2: 2892099 last level cache
	CPU3: 3034856 last level cache

	CPU0: 252772122 data TLB
	CPU1: 216400220 data TLB
	CPU2: 209493392 data TLB
	CPU3: 401296708 data TLB

	CPU0: 829543 instruct TLB
	CPU1: 737151 instruct TLB
	CPU2: 710354 instruct TLB
	CPU3: 1278084 instruct TLB
HW Instruction Count:
	CPU0: Used 914213752 instructions
	CPU1: Used 1305124706 instructions
	CPU2: Used 1437460481 instructions
	CPU3: Used 1437460481 instructions

Hardware misses:
	CPU0: 18903557 cache misses
	CPU1: 18185547 cache misses
	CPU2: 18769083 cache misses
	CPU3: 18769083 cache misses

	CPU0: 18903557 branch misses
	CPU1: 18185547 branch misses
	CPU2: 18769133 branch misses
	CPU3: 14045538 branch misses

Cache Read/Write:
	CPU0: 303553722 cache reads
	CPU1: 274939022 cache reads
	CPU2: 251998725 cache reads
	CPU3: 260180631 cache reads

	CPU0: 18903557 cache writes
	CPU1: 18185547 cache writes
	CPU2: 18769133 cache writes
	CPU3: 14045538 cache writes

Level 1 cache & TLB:
	CPU0: 351097923 level 1 data cache
	CPU1: 212076494 level 1 data cache
	CPU2: 284632061 level 1 data cache
	CPU3: 230912504 level 1 data cache

	CPU0: 140722666640624 level 1 instruct cache
	CPU1: 94029400838352 level 1 instruct cache
	CPU2: 140722666640368 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3005509 last level cache
	CPU1: 2680981 last level cache
	CPU2: 2736161 last level cache
	CPU3: 2823881 last level cache

	CPU0: 351110496 data TLB
	CPU1: 212076494 data TLB
	CPU2: 284632061 data TLB
	CPU3: 230889236 data TLB

	CPU0: 1136280 instruct TLB
	CPU1: 721362 instruct TLB
	CPU2: 983150 instruct TLB
	CPU3: 797275 instruct TLB
HW Instruction Count:
	CPU0: Used 1304836551 instructions
	CPU1: Used 1126495425 instructions
	CPU2: Used 1164618230 instructions
	CPU3: Used 1164618230 instructions

Hardware misses:
	CPU0: 18659037 cache misses
	CPU1: 18850918 cache misses
	CPU2: 15405816 cache misses
	CPU3: 15405816 cache misses

	CPU0: 18659037 branch misses
	CPU1: 18850918 branch misses
	CPU2: 15405901 branch misses
	CPU3: 16262632 branch misses

Cache Read/Write:
	CPU0: 343720976 cache reads
	CPU1: 209951034 cache reads
	CPU2: 242487982 cache reads
	CPU3: 358751754 cache reads

	CPU0: 18659037 cache writes
	CPU1: 18850918 cache writes
	CPU2: 15405901 cache writes
	CPU3: 16262632 cache writes

Level 1 cache & TLB:
	CPU0: 206361397 level 1 data cache
	CPU1: 178801706 level 1 data cache
	CPU2: 348379238 level 1 data cache
	CPU3: 342671302 level 1 data cache

	CPU0: 140737260040624 level 1 instruct cache
	CPU1: 94424752730320 level 1 instruct cache
	CPU2: 140737260040368 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2684780 last level cache
	CPU1: 2489451 last level cache
	CPU2: 2846931 last level cache
	CPU3: 3294045 last level cache

	CPU0: 206361397 data TLB
	CPU1: 178801706 data TLB
	CPU2: 348379238 data TLB
	CPU3: 342671262 data TLB

	CPU0: 687410 instruct TLB
	CPU1: 603363 instruct TLB
	CPU2: 1146675 instruct TLB
	CPU3: 1113215 instruct TLB
HW Instruction Count:
	CPU0: Used 1312876053 instructions
	CPU1: Used 1360570867 instructions
	CPU2: Used 1312139462 instructions
	CPU3: Used 1312139462 instructions

Hardware misses:
	CPU0: 19899614 cache misses
	CPU1: 15514720 cache misses
	CPU2: 17476209 cache misses
	CPU3: 17476209 cache misses

	CPU0: 19899614 branch misses
	CPU1: 15514720 branch misses
	CPU2: 17476209 branch misses
	CPU3: 16501373 branch misses

Cache Read/Write:
	CPU0: 280943240 cache reads
	CPU1: 248286107 cache reads
	CPU2: 369048419 cache reads
	CPU3: 193100720 cache reads

	CPU0: 19899614 cache writes
	CPU1: 15514720 cache writes
	CPU2: 17476209 cache writes
	CPU3: 16501373 cache writes

Level 1 cache & TLB:
	CPU0: 257420830 level 1 data cache
	CPU1: 264081353 level 1 data cache
	CPU2: 278178387 level 1 data cache
	CPU3: 277969121 level 1 data cache

	CPU0: 140732223321792 level 1 instruct cache
	CPU1: 94073589084368 level 1 instruct cache
	CPU2: 140732223321536 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3145496 last level cache
	CPU1: 2647463 last level cache
	CPU2: 2911042 last level cache
	CPU3: 2643284 last level cache

	CPU0: 257420830 data TLB
	CPU1: 264081353 data TLB
	CPU2: 278178348 data TLB
	CPU3: 277969121 data TLB

	CPU0: 834573 instruct TLB
	CPU1: 866839 instruct TLB
	CPU2: 918022 instruct TLB
	CPU3: 922138 instruct TLB
HW Instruction Count:
	CPU0: Used 1076746195 instructions
	CPU1: Used 1176212185 instructions
	CPU2: Used 1665880430 instructions
	CPU3: Used 1665880430 instructions

Hardware misses:
	CPU0: 18782597 cache misses
	CPU1: 18961677 cache misses
	CPU2: 14164623 cache misses
	CPU3: 14164623 cache misses

	CPU0: 18782597 branch misses
	CPU1: 18961687 branch misses
	CPU2: 14166068 branch misses
	CPU3: 18297878 branch misses

Cache Read/Write:
	CPU0: 261407435 cache reads
	CPU1: 244939115 cache reads
	CPU2: 362138313 cache reads
	CPU3: 224633991 cache reads

	CPU0: 18782597 cache writes
	CPU1: 18961687 cache writes
	CPU2: 14166068 cache writes
	CPU3: 18297878 cache writes

Level 1 cache & TLB:
	CPU0: 181688991 level 1 data cache
	CPU1: 308717062 level 1 data cache
	CPU2: 270500818 level 1 data cache
	CPU3: 315103819 level 1 data cache

	CPU0: 140730487720080 level 1 instruct cache
	CPU1: 94554102608080 level 1 instruct cache
	CPU2: 140730487719824 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2706855 last level cache
	CPU1: 3056075 last level cache
	CPU2: 2829750 last level cache
	CPU3: 2650653 last level cache

	CPU0: 181688991 data TLB
	CPU1: 308717019 data TLB
	CPU2: 270500818 data TLB
	CPU3: 315103819 data TLB

	CPU0: 604852 instruct TLB
	CPU1: 1007028 instruct TLB
	CPU2: 875623 instruct TLB
	CPU3: 1027839 instruct TLB
HW Instruction Count:
	CPU0: Used 1624687958 instructions
	CPU1: Used 1199781218 instructions
	CPU2: Used 1085853655 instructions
	CPU3: Used 1085853655 instructions

Hardware misses:
	CPU0: 21002048 cache misses
	CPU1: 17277182 cache misses
	CPU2: 16699253 cache misses
	CPU3: 16699253 cache misses

	CPU0: 21002393 branch misses
	CPU1: 17276292 branch misses
	CPU2: 16698363 branch misses
	CPU3: 14689955 branch misses

Cache Read/Write:
	CPU0: 233019305 cache reads
	CPU1: 274121928 cache reads
	CPU2: 247776080 cache reads
	CPU3: 338115892 cache reads

	CPU0: 21002393 cache writes
	CPU1: 17276292 cache writes
	CPU2: 16698363 cache writes
	CPU3: 14689955 cache writes

Level 1 cache & TLB:
	CPU0: 292907326 level 1 data cache
	CPU1: 213125099 level 1 data cache
	CPU2: 312813652 level 1 data cache
	CPU3: 258769686 level 1 data cache

	CPU0: 140727578009104 level 1 instruct cache
	CPU1: 94169632174288 level 1 instruct cache
	CPU2: 140727578008848 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2945079 last level cache
	CPU1: 2663507 last level cache
	CPU2: 2943447 last level cache
	CPU3: 2754089 last level cache

	CPU0: 292910390 data TLB
	CPU1: 213125054 data TLB
	CPU2: 312810148 data TLB
	CPU3: 258762656 data TLB

	CPU0: 959995 instruct TLB
	CPU1: 713905 instruct TLB
	CPU2: 1032417 instruct TLB
	CPU3: 857919 instruct TLB
HW Instruction Count:
	CPU0: Used 1118162099 instructions
	CPU1: Used 1325303908 instructions
	CPU2: Used 1590590579 instructions
	CPU3: Used 1590590579 instructions

Hardware misses:
	CPU0: 21228806 cache misses
	CPU1: 17835893 cache misses
	CPU2: 14725346 cache misses
	CPU3: 14725346 cache misses

	CPU0: 21228603 branch misses
	CPU1: 17836002 branch misses
	CPU2: 14725346 branch misses
	CPU3: 16370051 branch misses

Cache Read/Write:
	CPU0: 238041853 cache reads
	CPU1: 291390350 cache reads
	CPU2: 272550102 cache reads
	CPU3: 290358699 cache reads

	CPU0: 21228603 cache writes
	CPU1: 17836002 cache writes
	CPU2: 14725346 cache writes
	CPU3: 16370051 cache writes

Level 1 cache & TLB:
	CPU0: 357253363 level 1 data cache
	CPU1: 267459860 level 1 data cache
	CPU2: 192929364 level 1 data cache
	CPU3: 261150632 level 1 data cache

	CPU0: 140721766998688 level 1 instruct cache
	CPU1: 93978176114896 level 1 instruct cache
	CPU2: 140721766998432 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2910099 last level cache
	CPU1: 2871378 last level cache
	CPU2: 2590424 last level cache
	CPU3: 2913000 last level cache

	CPU0: 357264193 data TLB
	CPU1: 267459819 data TLB
	CPU2: 192895678 data TLB
	CPU3: 261150632 data TLB

	CPU0: 1135618 instruct TLB
	CPU1: 882067 instruct TLB
	CPU2: 674193 instruct TLB
	CPU3: 860852 instruct TLB
HW Instruction Count:
	CPU0: Used 1240932422 instructions
	CPU1: Used 1156523909 instructions
	CPU2: Used 1424502960 instructions
	CPU3: Used 1424502960 instructions

Hardware misses:
	CPU0: 15650531 cache misses
	CPU1: 17221226 cache misses
	CPU2: 16608165 cache misses
	CPU3: 16608165 cache misses

	CPU0: 15650522 branch misses
	CPU1: 17221228 branch misses
	CPU2: 16608171 branch misses
	CPU3: 20723117 branch misses

Cache Read/Write:
	CPU0: 306597106 cache reads
	CPU1: 245106135 cache reads
	CPU2: 321253977 cache reads
	CPU3: 216572528 cache reads

	CPU0: 15650522 cache writes
	CPU1: 17221228 cache writes
	CPU2: 16608171 cache writes
	CPU3: 20723117 cache writes

Level 1 cache & TLB:
	CPU0: 257683531 level 1 data cache
	CPU1: 262034377 level 1 data cache
	CPU2: 280567130 level 1 data cache
	CPU3: 276265969 level 1 data cache

	CPU0: 140726358629488 level 1 instruct cache
	CPU1: 94668834545872 level 1 instruct cache
	CPU2: 140726358629232 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2786351 last level cache
	CPU1: 2542301 last level cache
	CPU2: 2915184 last level cache
	CPU3: 3026700 last level cache

	CPU0: 257683531 data TLB
	CPU1: 262015057 data TLB
	CPU2: 280567130 data TLB
	CPU3: 276265929 data TLB

	CPU0: 834226 instruct TLB
	CPU1: 857799 instruct TLB
	CPU2: 922532 instruct TLB
	CPU3: 903482 instruct TLB
HW Instruction Count:
	CPU0: Used 1168498993 instructions
	CPU1: Used 1181767722 instructions
	CPU2: Used 1459332118 instructions
	CPU3: Used 1459332118 instructions

Hardware misses:
	CPU0: 18455708 cache misses
	CPU1: 17102302 cache misses
	CPU2: 18294307 cache misses
	CPU3: 18294307 cache misses

	CPU0: 18455706 branch misses
	CPU1: 17102302 branch misses
	CPU2: 18294020 branch misses
	CPU3: 16215208 branch misses

Cache Read/Write:
	CPU0: 294194637 cache reads
	CPU1: 273407957 cache reads
	CPU2: 176001483 cache reads
	CPU3: 350511700 cache reads

	CPU0: 18455706 cache writes
	CPU1: 17102302 cache writes
	CPU2: 18294020 cache writes
	CPU3: 16215208 cache writes

Level 1 cache & TLB:
	CPU0: 277991123 level 1 data cache
	CPU1: 289916264 level 1 data cache
	CPU2: 190051042 level 1 data cache
	CPU3: 317793845 level 1 data cache

	CPU0: 140735081291888 level 1 instruct cache
	CPU1: 94895931199696 level 1 instruct cache
	CPU2: 140735081291632 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2846713 last level cache
	CPU1: 3065272 last level cache
	CPU2: 2525905 last level cache
	CPU3: 2899678 last level cache

	CPU0: 277991731 data TLB
	CPU1: 289916336 data TLB
	CPU2: 190060811 data TLB
	CPU3: 317793845 data TLB

	CPU0: 897515 instruct TLB
	CPU1: 962974 instruct TLB
	CPU2: 629337 instruct TLB
	CPU3: 1033511 instruct TLB
HW Instruction Count:
	CPU0: Used 1083182529 instructions
	CPU1: Used 1327877671 instructions
	CPU2: Used 1445625397 instructions
	CPU3: Used 1445625397 instructions

Hardware misses:
	CPU0: 21392894 cache misses
	CPU1: 18941528 cache misses
	CPU2: 14354938 cache misses
	CPU3: 14354938 cache misses

	CPU0: 21392895 branch misses
	CPU1: 18941528 branch misses
	CPU2: 14354938 branch misses
	CPU3: 15458682 branch misses

Cache Read/Write:
	CPU0: 372358365 cache reads
	CPU1: 312009251 cache reads
	CPU2: 208270117 cache reads
	CPU3: 199008360 cache reads

	CPU0: 21392895 cache writes
	CPU1: 18941528 cache writes
	CPU2: 14354938 cache writes
	CPU3: 15458682 cache writes

Level 1 cache & TLB:
	CPU0: 230403666 level 1 data cache
	CPU1: 239828774 level 1 data cache
	CPU2: 251800219 level 1 data cache
	CPU3: 355050970 level 1 data cache

	CPU0: 140734456227248 level 1 instruct cache
	CPU1: 94703421706448 level 1 instruct cache
	CPU2: 140734456226992 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2944753 last level cache
	CPU1: 2862604 last level cache
	CPU2: 2693362 last level cache
	CPU3: 2853471 last level cache

	CPU0: 230403626 data TLB
	CPU1: 239828774 data TLB
	CPU2: 251800219 data TLB
	CPU3: 355051566 data TLB

	CPU0: 772736 instruct TLB
	CPU1: 780806 instruct TLB
	CPU2: 840246 instruct TLB
	CPU3: 1142598 instruct TLB
HW Instruction Count:
	CPU0: Used 913929579 instructions
	CPU1: Used 1769421395 instructions
	CPU2: Used 1242132549 instructions
	CPU3: Used 1242132549 instructions

Hardware misses:
	CPU0: 20183301 cache misses
	CPU1: 18394246 cache misses
	CPU2: 15229956 cache misses
	CPU3: 15229956 cache misses

	CPU0: 20183301 branch misses
	CPU1: 18395917 branch misses
	CPU2: 15228182 branch misses
	CPU3: 15760520 branch misses

Cache Read/Write:
	CPU0: 253839447 cache reads
	CPU1: 324016725 cache reads
	CPU2: 263815028 cache reads
	CPU3: 249907674 cache reads

	CPU0: 20183301 cache writes
	CPU1: 18395917 cache writes
	CPU2: 15228182 cache writes
	CPU3: 15760520 cache writes

Level 1 cache & TLB:
	CPU0: 262409170 level 1 data cache
	CPU1: 331815282 level 1 data cache
	CPU2: 285256853 level 1 data cache
	CPU3: 197489078 level 1 data cache

	CPU0: 140727933444816 level 1 instruct cache
	CPU1: 93904105287888 level 1 instruct cache
	CPU2: 140727933444560 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3050167 last level cache
	CPU1: 2990108 last level cache
	CPU2: 2893371 last level cache
	CPU3: 2366159 last level cache

	CPU0: 262409170 data TLB
	CPU1: 331815242 data TLB
	CPU2: 285256853 data TLB
	CPU3: 197446888 data TLB

	CPU0: 849286 instruct TLB
	CPU1: 1070590 instruct TLB
	CPU2: 943527 instruct TLB
	CPU3: 659284 instruct TLB
HW Instruction Count:
	CPU0: Used 1423672482 instructions
	CPU1: Used 1343288102 instructions
	CPU2: Used 878470693 instructions
	CPU3: Used 878470693 instructions

Hardware misses:
	CPU0: 19785560 cache misses
	CPU1: 17650924 cache misses
	CPU2: 14956081 cache misses
	CPU3: 14956081 cache misses

	CPU0: 19785558 branch misses
	CPU1: 17650924 branch misses
	CPU2: 14956081 branch misses
	CPU3: 17397919 branch misses

Cache Read/Write:
	CPU0: 272145749 cache reads
	CPU1: 283526653 cache reads
	CPU2: 198267595 cache reads
	CPU3: 338537085 cache reads

	CPU0: 19785558 cache writes
	CPU1: 17650924 cache writes
	CPU2: 14956081 cache writes
	CPU3: 17397919 cache writes

Level 1 cache & TLB:
	CPU0: 304917042 level 1 data cache
	CPU1: 284392967 level 1 data cache
	CPU2: 292390257 level 1 data cache
	CPU3: 194751970 level 1 data cache

	CPU0: 140723949851776 level 1 instruct cache
	CPU1: 94688840184016 level 1 instruct cache
	CPU2: 140723949851520 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2871813 last level cache
	CPU1: 2898266 last level cache
	CPU2: 2866117 last level cache
	CPU3: 2662726 last level cache

	CPU0: 304917003 data TLB
	CPU1: 284392967 data TLB
	CPU2: 292390257 data TLB
	CPU3: 194751970 data TLB

	CPU0: 990905 instruct TLB
	CPU1: 917110 instruct TLB
	CPU2: 969607 instruct TLB
	CPU3: 656371 instruct TLB
HW Instruction Count:
	CPU0: Used 1457482344 instructions
	CPU1: Used 892852800 instructions
	CPU2: Used 1410485658 instructions
	CPU3: Used 1410485658 instructions

Hardware misses:
	CPU0: 19893790 cache misses
	CPU1: 16039489 cache misses
	CPU2: 18410266 cache misses
	CPU3: 18410266 cache misses

	CPU0: 19891736 branch misses
	CPU1: 16039480 branch misses
	CPU2: 18410266 branch misses
	CPU3: 15367970 branch misses

Cache Read/Write:
	CPU0: 211059864 cache reads
	CPU1: 336305907 cache reads
	CPU2: 208838942 cache reads
	CPU3: 335942013 cache reads

	CPU0: 19891736 cache writes
	CPU1: 16039480 cache writes
	CPU2: 18410266 cache writes
	CPU3: 15367970 cache writes

Level 1 cache & TLB:
	CPU0: 342047198 level 1 data cache
	CPU1: 188981550 level 1 data cache
	CPU2: 217525851 level 1 data cache
	CPU3: 329606620 level 1 data cache

	CPU0: 140724872045632 level 1 instruct cache
	CPU1: 94342519804112 level 1 instruct cache
	CPU2: 140724872045376 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2930522 last level cache
	CPU1: 2631744 last level cache
	CPU2: 2965526 last level cache
	CPU3: 2826135 last level cache

	CPU0: 342047198 data TLB
	CPU1: 188981509 data TLB
	CPU2: 217525851 data TLB
	CPU3: 329606620 data TLB

	CPU0: 1107940 instruct TLB
	CPU1: 647654 instruct TLB
	CPU2: 736028 instruct TLB
	CPU3: 1063974 instruct TLB
HW Instruction Count:
	CPU0: Used 1897376688 instructions
	CPU1: Used 1121313301 instructions
	CPU2: Used 905805384 instructions
	CPU3: Used 905805384 instructions

Hardware misses:
	CPU0: 18041719 cache misses
	CPU1: 16568537 cache misses
	CPU2: 17435511 cache misses
	CPU3: 17435511 cache misses

	CPU0: 18041719 branch misses
	CPU1: 16568537 branch misses
	CPU2: 17435511 branch misses
	CPU3: 17722087 branch misses

Cache Read/Write:
	CPU0: 220104518 cache reads
	CPU1: 327063871 cache reads
	CPU2: 243142173 cache reads
	CPU3: 302759850 cache reads

	CPU0: 18041719 cache writes
	CPU1: 16568537 cache writes
	CPU2: 17435511 cache writes
	CPU3: 17722087 cache writes

Level 1 cache & TLB:
	CPU0: 283413611 level 1 data cache
	CPU1: 273637357 level 1 data cache
	CPU2: 242952111 level 1 data cache
	CPU3: 277581260 level 1 data cache

	CPU0: 140720319546112 level 1 instruct cache
	CPU1: 94016625524944 level 1 instruct cache
	CPU2: 140720319545856 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2804452 last level cache
	CPU1: 2800852 last level cache
	CPU2: 2938215 last level cache
	CPU3: 2762838 last level cache

	CPU0: 283414250 data TLB
	CPU1: 273628675 data TLB
	CPU2: 242953750 data TLB
	CPU3: 277581220 data TLB

	CPU0: 920902 instruct TLB
	CPU1: 918146 instruct TLB
	CPU2: 808467 instruct TLB
	CPU3: 907449 instruct TLB
HW Instruction Count:
	CPU0: Used 1245088593 instructions
	CPU1: Used 1289873969 instructions
	CPU2: Used 1250733225 instructions
	CPU3: Used 1250733225 instructions

Hardware misses:
	CPU0: 19922755 cache misses
	CPU1: 16954865 cache misses
	CPU2: 18701795 cache misses
	CPU3: 18701795 cache misses

	CPU0: 19922712 branch misses
	CPU1: 16954865 branch misses
	CPU2: 18701796 branch misses
	CPU3: 14851233 branch misses

Cache Read/Write:
	CPU0: 269535614 cache reads
	CPU1: 311676916 cache reads
	CPU2: 281764452 cache reads
	CPU3: 308850792 cache reads

	CPU0: 19922712 cache writes
	CPU1: 16954865 cache writes
	CPU2: 18701796 cache writes
	CPU3: 14851233 cache writes

Level 1 cache & TLB:
	CPU0: 230849774 level 1 data cache
	CPU1: 265459534 level 1 data cache
	CPU2: 281204322 level 1 data cache
	CPU3: 301587100 level 1 data cache

	CPU0: 140722880260064 level 1 instruct cache
	CPU1: 94508193513680 level 1 instruct cache
	CPU2: 140722880259808 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2581219 last level cache
	CPU1: 2810759 last level cache
	CPU2: 2871839 last level cache
	CPU3: 3093360 last level cache

	CPU0: 230849733 data TLB
	CPU1: 265459534 data TLB
	CPU2: 281220185 data TLB
	CPU3: 301550096 data TLB

	CPU0: 759489 instruct TLB
	CPU1: 869313 instruct TLB
	CPU2: 931302 instruct TLB
	CPU3: 984715 instruct TLB
HW Instruction Count:
	CPU0: Used 1136304111 instructions
	CPU1: Used 1392114894 instructions
	CPU2: Used 1316993786 instructions
	CPU3: Used 1316993786 instructions

Hardware misses:
	CPU0: 18119828 cache misses
	CPU1: 14561988 cache misses
	CPU2: 18355695 cache misses
	CPU3: 18355695 cache misses

	CPU0: 18119828 branch misses
	CPU1: 14561080 branch misses
	CPU2: 18355699 branch misses
	CPU3: 19396380 branch misses

Cache Read/Write:
	CPU0: 217891548 cache reads
	CPU1: 192505068 cache reads
	CPU2: 434425668 cache reads
	CPU3: 245444515 cache reads

	CPU0: 18119828 cache writes
	CPU1: 14561080 cache writes
	CPU2: 18355699 cache writes
	CPU3: 19396380 cache writes

Level 1 cache & TLB:
	CPU0: 207261657 level 1 data cache
	CPU1: 278645169 level 1 data cache
	CPU2: 241659516 level 1 data cache
	CPU3: 350598388 level 1 data cache

	CPU0: 140728718721568 level 1 instruct cache
	CPU1: 94725620789456 level 1 instruct cache
	CPU2: 140728718721312 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2705133 last level cache
	CPU1: 2705373 last level cache
	CPU2: 2963461 last level cache
	CPU3: 2921893 last level cache

	CPU0: 207261657 data TLB
	CPU1: 278622763 data TLB
	CPU2: 241659516 data TLB
	CPU3: 350598348 data TLB

	CPU0: 686933 instruct TLB
	CPU1: 915912 instruct TLB
	CPU2: 794164 instruct TLB
	CPU3: 1144257 instruct TLB
HW Instruction Count:
	CPU0: Used 1780703047 instructions
	CPU1: Used 788846789 instructions
	CPU2: Used 1271268467 instructions
	CPU3: Used 1271268467 instructions

Hardware misses:
	CPU0: 19432120 cache misses
	CPU1: 19689005 cache misses
	CPU2: 13885870 cache misses
	CPU3: 13885870 cache misses

	CPU0: 19432236 branch misses
	CPU1: 19689005 branch misses
	CPU2: 13885870 branch misses
	CPU3: 16876565 branch misses

Cache Read/Write:
	CPU0: 176161640 cache reads
	CPU1: 303180645 cache reads
	CPU2: 280184331 cache reads
	CPU3: 331716461 cache reads

	CPU0: 19432236 cache writes
	CPU1: 19689005 cache writes
	CPU2: 13885870 cache writes
	CPU3: 16876565 cache writes

Level 1 cache & TLB:
	CPU0: 290995744 level 1 data cache
	CPU1: 290292541 level 1 data cache
	CPU2: 191268004 level 1 data cache
	CPU3: 313201606 level 1 data cache

	CPU0: 140724574467776 level 1 instruct cache
	CPU1: 94675995365584 level 1 instruct cache
	CPU2: 140724574467520 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2947962 last level cache
	CPU1: 2870929 last level cache
	CPU2: 2678824 last level cache
	CPU3: 2966148 last level cache

	CPU0: 290995820 data TLB
	CPU1: 290274181 data TLB
	CPU2: 191288626 data TLB
	CPU3: 313201606 data TLB

	CPU0: 941443 instruct TLB
	CPU1: 958946 instruct TLB
	CPU2: 634656 instruct TLB
	CPU3: 1047195 instruct TLB
HW Instruction Count:
	CPU0: Used 1434901240 instructions
	CPU1: Used 1305695515 instructions
	CPU2: Used 1191529304 instructions
	CPU3: Used 1191529304 instructions

Hardware misses:
	CPU0: 18894668 cache misses
	CPU1: 16719770 cache misses
	CPU2: 17346230 cache misses
	CPU3: 17346230 cache misses

	CPU0: 18894505 branch misses
	CPU1: 16719770 branch misses
	CPU2: 17346230 branch misses
	CPU3: 17170703 branch misses

Cache Read/Write:
	CPU0: 429503184 cache reads
	CPU1: 204296735 cache reads
	CPU2: 238602449 cache reads
	CPU3: 282092217 cache reads

	CPU0: 18894505 cache writes
	CPU1: 16719770 cache writes
	CPU2: 17346230 cache writes
	CPU3: 17170703 cache writes

Level 1 cache & TLB:
	CPU0: 337747444 level 1 data cache
	CPU1: 336210488 level 1 data cache
	CPU2: 151392616 level 1 data cache
	CPU3: 251814349 level 1 data cache

	CPU0: 140725133646784 level 1 instruct cache
	CPU1: 94138535137488 level 1 instruct cache
	CPU2: 140725133646528 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2996944 last level cache
	CPU1: 3167144 last level cache
	CPU2: 2321264 last level cache
	CPU3: 2729732 last level cache

	CPU0: 337748556 data TLB
	CPU1: 336210606 data TLB
	CPU2: 151394407 data TLB
	CPU3: 251814309 data TLB

	CPU0: 1078468 instruct TLB
	CPU1: 1100725 instruct TLB
	CPU2: 508459 instruct TLB
	CPU3: 817611 instruct TLB
HW Instruction Count:
	CPU0: Used 1602582063 instructions
	CPU1: Used 1188486405 instructions
	CPU2: Used 1137841098 instructions
	CPU3: Used 1137841098 instructions

Hardware misses:
	CPU0: 18896837 cache misses
	CPU1: 16460169 cache misses
	CPU2: 16236672 cache misses
	CPU3: 16236672 cache misses

	CPU0: 18896738 branch misses
	CPU1: 16460169 branch misses
	CPU2: 16236672 branch misses
	CPU3: 18308739 branch misses

Cache Read/Write:
	CPU0: 367926925 cache reads
	CPU1: 282309802 cache reads
	CPU2: 196497381 cache reads
	CPU3: 244299425 cache reads

	CPU0: 18896738 cache writes
	CPU1: 16460169 cache writes
	CPU2: 16236672 cache writes
	CPU3: 18308739 cache writes

Level 1 cache & TLB:
	CPU0: 239431772 level 1 data cache
	CPU1: 381283820 level 1 data cache
	CPU2: 215492973 level 1 data cache
	CPU3: 240326564 level 1 data cache

	CPU0: 140734413259920 level 1 instruct cache
	CPU1: 94846385291472 level 1 instruct cache
	CPU2: 140734413259664 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2837616 last level cache
	CPU1: 3286200 last level cache
	CPU2: 2324996 last level cache
	CPU3: 2818766 last level cache

	CPU0: 239431772 data TLB
	CPU1: 381283820 data TLB
	CPU2: 215484615 data TLB
	CPU3: 240326524 data TLB

	CPU0: 779633 instruct TLB
	CPU1: 1220334 instruct TLB
	CPU2: 731341 instruct TLB
	CPU3: 791442 instruct TLB
HW Instruction Count:
	CPU0: Used 1681267035 instructions
	CPU1: Used 976851848 instructions
	CPU2: Used 1045881785 instructions
	CPU3: Used 1045881785 instructions

Hardware misses:
	CPU0: 15386971 cache misses
	CPU1: 15565308 cache misses
	CPU2: 20737319 cache misses
	CPU3: 20737319 cache misses

	CPU0: 15386971 branch misses
	CPU1: 15565308 branch misses
	CPU2: 20737319 branch misses
	CPU3: 18081354 branch misses

Cache Read/Write:
	CPU0: 260524159 cache reads
	CPU1: 233849681 cache reads
	CPU2: 287279992 cache reads
	CPU3: 310241020 cache reads

	CPU0: 15386971 cache writes
	CPU1: 15565308 cache writes
	CPU2: 20737319 cache writes
	CPU3: 18081354 cache writes

Level 1 cache & TLB:
	CPU0: 237696111 level 1 data cache
	CPU1: 199332435 level 1 data cache
	CPU2: 311941716 level 1 data cache
	CPU3: 327815266 level 1 data cache

	CPU0: 140724398659072 level 1 instruct cache
	CPU1: 93925036298448 level 1 instruct cache
	CPU2: 140724398658816 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2973415 last level cache
	CPU1: 2482080 last level cache
	CPU2: 3049600 last level cache
	CPU3: 2922043 last level cache

	CPU0: 237696111 data TLB
	CPU1: 199332435 data TLB
	CPU2: 311941716 data TLB
	CPU3: 327815226 data TLB

	CPU0: 805893 instruct TLB
	CPU1: 674902 instruct TLB
	CPU2: 1019227 instruct TLB
	CPU3: 1053883 instruct TLB
HW Instruction Count:
	CPU0: Used 1094249516 instructions
	CPU1: Used 1464692474 instructions
	CPU2: Used 1405766929 instructions
	CPU3: Used 1405766929 instructions

Hardware misses:
	CPU0: 18522534 cache misses
	CPU1: 16935696 cache misses
	CPU2: 18666275 cache misses
	CPU3: 18666275 cache misses

	CPU0: 18523569 branch misses
	CPU1: 16935696 branch misses
	CPU2: 18666275 branch misses
	CPU3: 17087731 branch misses

Cache Read/Write:
	CPU0: 275492745 cache reads
	CPU1: 159797106 cache reads
	CPU2: 322748013 cache reads
	CPU3: 334374677 cache reads

	CPU0: 18523569 cache writes
	CPU1: 16935696 cache writes
	CPU2: 18666275 cache writes
	CPU3: 17087731 cache writes

Level 1 cache & TLB:
	CPU0: 175356381 level 1 data cache
	CPU1: 266295387 level 1 data cache
	CPU2: 326201583 level 1 data cache
	CPU3: 310036634 level 1 data cache

	CPU0: 140722971121504 level 1 instruct cache
	CPU1: 94821438337232 level 1 instruct cache
	CPU2: 140722971121248 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2663225 last level cache
	CPU1: 2812970 last level cache
	CPU2: 3066203 last level cache
	CPU3: 2776370 last level cache

	CPU0: 175356457 data TLB
	CPU1: 266297200 data TLB
	CPU2: 326201583 data TLB
	CPU3: 310036518 data TLB

	CPU0: 590479 instruct TLB
	CPU1: 893345 instruct TLB
	CPU2: 1070109 instruct TLB
	CPU3: 1016878 instruct TLB
HW Instruction Count:
	CPU0: Used 1650151433 instructions
	CPU1: Used 1261124506 instructions
	CPU2: Used 1157155482 instructions
	CPU3: Used 1157155482 instructions

Hardware misses:
	CPU0: 18927134 cache misses
	CPU1: 16822973 cache misses
	CPU2: 17778778 cache misses
	CPU3: 17778778 cache misses

	CPU0: 18927134 branch misses
	CPU1: 16822973 branch misses
	CPU2: 17778778 branch misses
	CPU3: 16432531 branch misses

Cache Read/Write:
	CPU0: 360901231 cache reads
	CPU1: 263913522 cache reads
	CPU2: 232217924 cache reads
	CPU3: 234842271 cache reads

	CPU0: 18927134 cache writes
	CPU1: 16822973 cache writes
	CPU2: 17778778 cache writes
	CPU3: 16432531 cache writes

Level 1 cache & TLB:
	CPU0: 363075298 level 1 data cache
	CPU1: 219638524 level 1 data cache
	CPU2: 213710372 level 1 data cache
	CPU3: 281149456 level 1 data cache

	CPU0: 140727349806224 level 1 instruct cache
	CPU1: 94275449127120 level 1 instruct cache
	CPU2: 140727349805968 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3062964 last level cache
	CPU1: 2692664 last level cache
	CPU2: 3092813 last level cache
	CPU3: 2474553 last level cache

	CPU0: 363075370 data TLB
	CPU1: 219637444 data TLB
	CPU2: 213710333 data TLB
	CPU3: 281150327 data TLB

	CPU0: 1158094 instruct TLB
	CPU1: 718941 instruct TLB
	CPU2: 720689 instruct TLB
	CPU3: 937332 instruct TLB
HW Instruction Count:
	CPU0: Used 1280956686 instructions
	CPU1: Used 1220728167 instructions
	CPU2: Used 1384672570 instructions
	CPU3: Used 1384672570 instructions

Hardware misses:
	CPU0: 17424956 cache misses
	CPU1: 15065284 cache misses
	CPU2: 17672762 cache misses
	CPU3: 17672762 cache misses

	CPU0: 17425076 branch misses
	CPU1: 15065284 branch misses
	CPU2: 17672591 branch misses
	CPU3: 19396509 branch misses

Cache Read/Write:
	CPU0: 326859931 cache reads
	CPU1: 207997083 cache reads
	CPU2: 278113676 cache reads
	CPU3: 279720690 cache reads

	CPU0: 17425076 cache writes
	CPU1: 15065284 cache writes
	CPU2: 17672591 cache writes
	CPU3: 19396509 cache writes

Level 1 cache & TLB:
	CPU0: 289285836 level 1 data cache
	CPU1: 255761051 level 1 data cache
	CPU2: 255764768 level 1 data cache
	CPU3: 277728460 level 1 data cache

	CPU0: 140735969387312 level 1 instruct cache
	CPU1: 94911641305296 level 1 instruct cache
	CPU2: 140735969387056 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3088727 last level cache
	CPU1: 2603408 last level cache
	CPU2: 2824689 last level cache
	CPU3: 2840710 last level cache

	CPU0: 289285836 data TLB
	CPU1: 255729854 data TLB
	CPU2: 255774689 data TLB
	CPU3: 277728460 data TLB

	CPU0: 939342 instruct TLB
	CPU1: 835494 instruct TLB
	CPU2: 852791 instruct TLB
	CPU3: 904374 instruct TLB
HW Instruction Count:
	CPU0: Used 950076830 instructions
	CPU1: Used 1136884082 instructions
	CPU2: Used 1571183324 instructions
	CPU3: Used 1571183324 instructions

Hardware misses:
	CPU0: 18964679 cache misses
	CPU1: 16635843 cache misses
	CPU2: 16079576 cache misses
	CPU3: 16079576 cache misses

	CPU0: 18964679 branch misses
	CPU1: 16635720 branch misses
	CPU2: 16079576 branch misses
	CPU3: 18054698 branch misses

Cache Read/Write:
	CPU0: 205704920 cache reads
	CPU1: 287595525 cache reads
	CPU2: 284793307 cache reads
	CPU3: 314315886 cache reads

	CPU0: 18964679 cache writes
	CPU1: 16635720 cache writes
	CPU2: 16079576 cache writes
	CPU3: 18054698 cache writes

Level 1 cache & TLB:
	CPU0: 290740689 level 1 data cache
	CPU1: 270786014 level 1 data cache
	CPU2: 241386920 level 1 data cache
	CPU3: 274257307 level 1 data cache

	CPU0: 140734955068432 level 1 instruct cache
	CPU1: 94447595671760 level 1 instruct cache
	CPU2: 140734955068176 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2984256 last level cache
	CPU1: 2754126 last level cache
	CPU2: 2824756 last level cache
	CPU3: 2729843 last level cache

	CPU0: 290752275 data TLB
	CPU1: 270786014 data TLB
	CPU2: 241386920 data TLB
	CPU3: 274237411 data TLB

	CPU0: 950516 instruct TLB
	CPU1: 874890 instruct TLB
	CPU2: 805729 instruct TLB
	CPU3: 894923 instruct TLB
HW Instruction Count:
	CPU0: Used 1341587121 instructions
	CPU1: Used 958666848 instructions
	CPU2: Used 1380336049 instructions
	CPU3: Used 1380336049 instructions

Hardware misses:
	CPU0: 18093729 cache misses
	CPU1: 19236416 cache misses
	CPU2: 15201041 cache misses
	CPU3: 15201041 cache misses

	CPU0: 18093701 branch misses
	CPU1: 19236416 branch misses
	CPU2: 15201041 branch misses
	CPU3: 17195835 branch misses

Cache Read/Write:
	CPU0: 217479796 cache reads
	CPU1: 317962671 cache reads
	CPU2: 293858421 cache reads
	CPU3: 261618268 cache reads

	CPU0: 18093701 cache writes
	CPU1: 19236416 cache writes
	CPU2: 15201041 cache writes
	CPU3: 17195835 cache writes

Level 1 cache & TLB:
	CPU0: 295199972 level 1 data cache
	CPU1: 303693270 level 1 data cache
	CPU2: 302836537 level 1 data cache
	CPU3: 175530630 level 1 data cache

	CPU0: 140732483402864 level 1 instruct cache
	CPU1: 94396486238416 level 1 instruct cache
	CPU2: 140732483402608 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2979474 last level cache
	CPU1: 2844839 last level cache
	CPU2: 2864755 last level cache
	CPU3: 2576947 last level cache

	CPU0: 295164530 data TLB
	CPU1: 303693226 data TLB
	CPU2: 302858217 data TLB
	CPU3: 175530630 data TLB

	CPU0: 952746 instruct TLB
	CPU1: 982972 instruct TLB
	CPU2: 972468 instruct TLB
	CPU3: 608654 instruct TLB
HW Instruction Count:
	CPU0: Used 1467922456 instructions
	CPU1: Used 998465358 instructions
	CPU2: Used 1468485209 instructions
	CPU3: Used 1468485209 instructions

Hardware misses:
	CPU0: 18710737 cache misses
	CPU1: 18086349 cache misses
	CPU2: 16360950 cache misses
	CPU3: 16360950 cache misses

	CPU0: 18710888 branch misses
	CPU1: 18086349 branch misses
	CPU2: 16360950 branch misses
	CPU3: 16076481 branch misses

Cache Read/Write:
	CPU0: 237087289 cache reads
	CPU1: 253648895 cache reads
	CPU2: 336888775 cache reads
	CPU3: 264281022 cache reads

	CPU0: 18710888 cache writes
	CPU1: 18086349 cache writes
	CPU2: 16360950 cache writes
	CPU3: 16076481 cache writes

Level 1 cache & TLB:
	CPU0: 322801302 level 1 data cache
	CPU1: 232236585 level 1 data cache
	CPU2: 233987824 level 1 data cache
	CPU3: 287869467 level 1 data cache

	CPU0: 140734902751808 level 1 instruct cache
	CPU1: 94582328885456 level 1 instruct cache
	CPU2: 140734902751552 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2873381 last level cache
	CPU1: 2709474 last level cache
	CPU2: 2736145 last level cache
	CPU3: 3041595 last level cache

	CPU0: 322801302 data TLB
	CPU1: 232259609 data TLB
	CPU2: 233965637 data TLB
	CPU3: 287869543 data TLB

	CPU0: 1042843 instruct TLB
	CPU1: 772121 instruct TLB
	CPU2: 781720 instruct TLB
	CPU3: 947521 instruct TLB
HW Instruction Count:
	CPU0: Used 1838369385 instructions
	CPU1: Used 789826277 instructions
	CPU2: Used 1241118309 instructions
	CPU3: Used 1241118309 instructions

Hardware misses:
	CPU0: 17281958 cache misses
	CPU1: 18344876 cache misses
	CPU2: 15290775 cache misses
	CPU3: 15290775 cache misses

	CPU0: 17281958 branch misses
	CPU1: 18345813 branch misses
	CPU2: 15290773 branch misses
	CPU3: 18035054 branch misses

Cache Read/Write:
	CPU0: 259687095 cache reads
	CPU1: 249693766 cache reads
	CPU2: 291568541 cache reads
	CPU3: 290683876 cache reads

	CPU0: 17281958 cache writes
	CPU1: 18345813 cache writes
	CPU2: 15290773 cache writes
	CPU3: 18035054 cache writes

Level 1 cache & TLB:
	CPU0: 251629218 level 1 data cache
	CPU1: 297854614 level 1 data cache
	CPU2: 286118143 level 1 data cache
	CPU3: 240962952 level 1 data cache

	CPU0: 140725281669376 level 1 instruct cache
	CPU1: 94270368862416 level 1 instruct cache
	CPU2: 140725281669120 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2650004 last level cache
	CPU1: 2914892 last level cache
	CPU2: 3011338 last level cache
	CPU3: 2794269 last level cache

	CPU0: 251629218 data TLB
	CPU1: 297854614 data TLB
	CPU2: 286118103 data TLB
	CPU3: 240962952 data TLB

	CPU0: 828704 instruct TLB
	CPU1: 966921 instruct TLB
	CPU2: 934773 instruct TLB
	CPU3: 809772 instruct TLB
HW Instruction Count:
	CPU0: Used 1108962906 instructions
	CPU1: Used 1104994079 instructions
	CPU2: Used 1443354838 instructions
	CPU3: Used 1443354838 instructions

Hardware misses:
	CPU0: 15689555 cache misses
	CPU1: 18842274 cache misses
	CPU2: 16538972 cache misses
	CPU3: 16538972 cache misses

	CPU0: 15689556 branch misses
	CPU1: 18845741 branch misses
	CPU2: 16538972 branch misses
	CPU3: 17761164 branch misses

Cache Read/Write:
	CPU0: 255389673 cache reads
	CPU1: 210477807 cache reads
	CPU2: 210166932 cache reads
	CPU3: 416041143 cache reads

	CPU0: 15689556 cache writes
	CPU1: 18845741 cache writes
	CPU2: 16538972 cache writes
	CPU3: 17761164 cache writes

Level 1 cache & TLB:
	CPU0: 225631931 level 1 data cache
	CPU1: 332110778 level 1 data cache
	CPU2: 286873958 level 1 data cache
	CPU3: 232181550 level 1 data cache

	CPU0: 140726648236368 level 1 instruct cache
	CPU1: 93863975641296 level 1 instruct cache
	CPU2: 140726648236112 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2702083 last level cache
	CPU1: 3056857 last level cache
	CPU2: 2948284 last level cache
	CPU3: 2647668 last level cache

	CPU0: 225631892 data TLB
	CPU1: 332109864 data TLB
	CPU2: 286864926 data TLB
	CPU3: 232175690 data TLB

	CPU0: 746461 instruct TLB
	CPU1: 1063175 instruct TLB
	CPU2: 949112 instruct TLB
	CPU3: 762617 instruct TLB
HW Instruction Count:
	CPU0: Used 874279712 instructions
	CPU1: Used 1314984342 instructions
	CPU2: Used 1263739763 instructions
	CPU3: Used 1263739763 instructions

Hardware misses:
	CPU0: 18335521 cache misses
	CPU1: 18821940 cache misses
	CPU2: 14689525 cache misses
	CPU3: 14689525 cache misses

	CPU0: 18335521 branch misses
	CPU1: 18821940 branch misses
	CPU2: 14689526 branch misses
	CPU3: 17980997 branch misses

Cache Read/Write:
	CPU0: 220083357 cache reads
	CPU1: 236556721 cache reads
	CPU2: 364682611 cache reads
	CPU3: 270688663 cache reads

	CPU0: 18335521 cache writes
	CPU1: 18821940 cache writes
	CPU2: 14689526 cache writes
	CPU3: 17980997 cache writes

Level 1 cache & TLB:
	CPU0: 282716441 level 1 data cache
	CPU1: 256134688 level 1 data cache
	CPU2: 239360668 level 1 data cache
	CPU3: 297994752 level 1 data cache

	CPU0: 140731531173984 level 1 instruct cache
	CPU1: 94211913441488 level 1 instruct cache
	CPU2: 140731531173728 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2687282 last level cache
	CPU1: 3060791 last level cache
	CPU2: 2704876 last level cache
	CPU3: 2810614 last level cache

	CPU0: 282716441 data TLB
	CPU1: 256134688 data TLB
	CPU2: 239360628 data TLB
	CPU3: 297994752 data TLB

	CPU0: 913999 instruct TLB
	CPU1: 829455 instruct TLB
	CPU2: 800755 instruct TLB
	CPU3: 975209 instruct TLB
HW Instruction Count:
	CPU0: Used 1408132936 instructions
	CPU1: Used 1134088679 instructions
	CPU2: Used 1109151283 instructions
	CPU3: Used 1109151283 instructions

Hardware misses:
	CPU0: 18112879 cache misses
	CPU1: 16878424 cache misses
	CPU2: 15385236 cache misses
	CPU3: 15385236 cache misses

	CPU0: 18112879 branch misses
	CPU1: 16878424 branch misses
	CPU2: 15385230 branch misses
	CPU3: 18915398 branch misses

Cache Read/Write:
	CPU0: 276036712 cache reads
	CPU1: 394688772 cache reads
	CPU2: 242378854 cache reads
	CPU3: 178838988 cache reads

	CPU0: 18112879 cache writes
	CPU1: 16878424 cache writes
	CPU2: 15385230 cache writes
	CPU3: 18915398 cache writes

Level 1 cache & TLB:
	CPU0: 282011180 level 1 data cache
	CPU1: 228184573 level 1 data cache
	CPU2: 291201285 level 1 data cache
	CPU3: 275407707 level 1 data cache

	CPU0: 140736976301216 level 1 instruct cache
	CPU1: 93897835655376 level 1 instruct cache
	CPU2: 140736976300960 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2608744 last level cache
	CPU1: 2784224 last level cache
	CPU2: 2880341 last level cache
	CPU3: 3066488 last level cache

	CPU0: 282010697 data TLB
	CPU1: 228184688 data TLB
	CPU2: 291201245 data TLB
	CPU3: 275408631 data TLB

	CPU0: 924474 instruct TLB
	CPU1: 765742 instruct TLB
	CPU2: 955833 instruct TLB
	CPU3: 892139 instruct TLB
HW Instruction Count:
	CPU0: Used 1113788717 instructions
	CPU1: Used 1424616151 instructions
	CPU2: Used 1328790143 instructions
	CPU3: Used 1328790143 instructions

Hardware misses:
	CPU0: 19331492 cache misses
	CPU1: 17688110 cache misses
	CPU2: 16367134 cache misses
	CPU3: 16367134 cache misses

	CPU0: 19331618 branch misses
	CPU1: 17687881 branch misses
	CPU2: 16367134 branch misses
	CPU3: 16372023 branch misses

Cache Read/Write:
	CPU0: 277268059 cache reads
	CPU1: 265788799 cache reads
	CPU2: 260737012 cache reads
	CPU3: 287512350 cache reads

	CPU0: 19331618 cache writes
	CPU1: 17687881 cache writes
	CPU2: 16367134 cache writes
	CPU3: 16372023 cache writes

Level 1 cache & TLB:
	CPU0: 191897559 level 1 data cache
	CPU1: 314194328 level 1 data cache
	CPU2: 304313648 level 1 data cache
	CPU3: 266406129 level 1 data cache

	CPU0: 140734654545184 level 1 instruct cache
	CPU1: 94755448668368 level 1 instruct cache
	CPU2: 140734654544928 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2554467 last level cache
	CPU1: 3029381 last level cache
	CPU2: 2904329 last level cache
	CPU3: 2816298 last level cache

	CPU0: 191897559 data TLB
	CPU1: 314194328 data TLB
	CPU2: 304313608 data TLB
	CPU3: 266390107 data TLB

	CPU0: 639283 instruct TLB
	CPU1: 1024993 instruct TLB
	CPU2: 990349 instruct TLB
	CPU3: 875044 instruct TLB
HW Instruction Count:
	CPU0: Used 928605395 instructions
	CPU1: Used 1307864652 instructions
	CPU2: Used 1303465045 instructions
	CPU3: Used 1303465045 instructions

Hardware misses:
	CPU0: 16060182 cache misses
	CPU1: 17931740 cache misses
	CPU2: 17431991 cache misses
	CPU3: 17431991 cache misses

	CPU0: 16060180 branch misses
	CPU1: 17931740 branch misses
	CPU2: 17431991 branch misses
	CPU3: 18364538 branch misses

Cache Read/Write:
	CPU0: 269678935 cache reads
	CPU1: 327714389 cache reads
	CPU2: 264229715 cache reads
	CPU3: 228508143 cache reads

	CPU0: 16060180 cache writes
	CPU1: 17931740 cache writes
	CPU2: 17431991 cache writes
	CPU3: 18364538 cache writes

Level 1 cache & TLB:
	CPU0: 345853113 level 1 data cache
	CPU1: 201228749 level 1 data cache
	CPU2: 217776531 level 1 data cache
	CPU3: 313766817 level 1 data cache

	CPU0: 140729043410112 level 1 instruct cache
	CPU1: 94547892994256 level 1 instruct cache
	CPU2: 140729043409856 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3059777 last level cache
	CPU1: 2718472 last level cache
	CPU2: 2434533 last level cache
	CPU3: 3106968 last level cache

	CPU0: 345861083 data TLB
	CPU1: 201228708 data TLB
	CPU2: 217776531 data TLB
	CPU3: 313766817 data TLB

	CPU0: 1101310 instruct TLB
	CPU1: 667212 instruct TLB
	CPU2: 736066 instruct TLB
	CPU3: 1016381 instruct TLB
HW Instruction Count:
	CPU0: Used 1544497761 instructions
	CPU1: Used 1314724581 instructions
	CPU2: Used 1024850150 instructions
	CPU3: Used 1024850150 instructions

Hardware misses:
	CPU0: 17853645 cache misses
	CPU1: 20542615 cache misses
	CPU2: 16140463 cache misses
	CPU3: 16140463 cache misses

	CPU0: 17853645 branch misses
	CPU1: 20542605 branch misses
	CPU2: 16140463 branch misses
	CPU3: 15577001 branch misses

Cache Read/Write:
	CPU0: 243113184 cache reads
	CPU1: 305215787 cache reads
	CPU2: 324186902 cache reads
	CPU3: 283470225 cache reads

	CPU0: 17853645 cache writes
	CPU1: 20542605 cache writes
	CPU2: 16140463 cache writes
	CPU3: 15577001 cache writes

Level 1 cache & TLB:
	CPU0: 270471091 level 1 data cache
	CPU1: 275072616 level 1 data cache
	CPU2: 295701933 level 1 data cache
	CPU3: 233339652 level 1 data cache

	CPU0: 140734688199200 level 1 instruct cache
	CPU1: 93981016309968 level 1 instruct cache
	CPU2: 140734688198944 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2890616 last level cache
	CPU1: 2629755 last level cache
	CPU2: 3089012 last level cache
	CPU3: 2747756 last level cache

	CPU0: 270485366 data TLB
	CPU1: 275072576 data TLB
	CPU2: 295701933 data TLB
	CPU3: 233336181 data TLB

	CPU0: 869269 instruct TLB
	CPU1: 895428 instruct TLB
	CPU2: 983143 instruct TLB
	CPU3: 770149 instruct TLB
HW Instruction Count:
	CPU0: Used 1356153702 instructions
	CPU1: Used 1187901463 instructions
	CPU2: Used 1232450031 instructions
	CPU3: Used 1232450031 instructions

Hardware misses:
	CPU0: 18174662 cache misses
	CPU1: 15353627 cache misses
	CPU2: 19637434 cache misses
	CPU3: 19637434 cache misses

	CPU0: 18176029 branch misses
	CPU1: 15353554 branch misses
	CPU2: 19637502 branch misses
	CPU3: 16461197 branch misses

Cache Read/Write:
	CPU0: 180033839 cache reads
	CPU1: 278945176 cache reads
	CPU2: 316396304 cache reads
	CPU3: 316143192 cache reads

	CPU0: 18176029 cache writes
	CPU1: 15353554 cache writes
	CPU2: 19637502 cache writes
	CPU3: 16461197 cache writes

Level 1 cache & TLB:
	CPU0: 240485963 level 1 data cache
	CPU1: 251623148 level 1 data cache
	CPU2: 337381099 level 1 data cache
	CPU3: 246148360 level 1 data cache

	CPU0: 140731574429520 level 1 instruct cache
	CPU1: 94492688404688 level 1 instruct cache
	CPU2: 140731574429264 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2824313 last level cache
	CPU1: 2688749 last level cache
	CPU2: 2982255 last level cache
	CPU3: 2752406 last level cache

	CPU0: 240470602 data TLB
	CPU1: 251636487 data TLB
	CPU2: 337381099 data TLB
	CPU3: 246148320 data TLB

	CPU0: 789823 instruct TLB
	CPU1: 822789 instruct TLB
	CPU2: 1090795 instruct TLB
	CPU3: 819671 instruct TLB
HW Instruction Count:
	CPU0: Used 1561519256 instructions
	CPU1: Used 964396355 instructions
	CPU2: Used 1282497441 instructions
	CPU3: Used 1282497441 instructions

Hardware misses:
	CPU0: 16510799 cache misses
	CPU1: 16152685 cache misses
	CPU2: 18912694 cache misses
	CPU3: 18912694 cache misses

	CPU0: 16510799 branch misses
	CPU1: 16152685 branch misses
	CPU2: 18912690 branch misses
	CPU3: 17659853 branch misses

Cache Read/Write:
	CPU0: 228747126 cache reads
	CPU1: 331109903 cache reads
	CPU2: 228151238 cache reads
	CPU3: 303367054 cache reads

	CPU0: 16510799 cache writes
	CPU1: 16152685 cache writes
	CPU2: 18912690 cache writes
	CPU3: 17659853 cache writes

Level 1 cache & TLB:
	CPU0: 327555810 level 1 data cache
	CPU1: 227166630 level 1 data cache
	CPU2: 269113070 level 1 data cache
	CPU3: 252755146 level 1 data cache

	CPU0: 140735573628544 level 1 instruct cache
	CPU1: 94148351017168 level 1 instruct cache
	CPU2: 140735573628288 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2803892 last level cache
	CPU1: 2710107 last level cache
	CPU2: 3023695 last level cache
	CPU3: 2789919 last level cache

	CPU0: 327544196 data TLB
	CPU1: 227161481 data TLB
	CPU2: 269113031 data TLB
	CPU3: 252755146 data TLB

	CPU0: 1048108 instruct TLB
	CPU1: 754194 instruct TLB
	CPU2: 892427 instruct TLB
	CPU3: 849163 instruct TLB
HW Instruction Count:
	CPU0: Used 1666519866 instructions
	CPU1: Used 900100695 instructions
	CPU2: Used 1169249504 instructions
	CPU3: Used 1169249504 instructions

Hardware misses:
	CPU0: 17939567 cache misses
	CPU1: 16711375 cache misses
	CPU2: 15744089 cache misses
	CPU3: 15744089 cache misses

	CPU0: 17939581 branch misses
	CPU1: 16711375 branch misses
	CPU2: 15744089 branch misses
	CPU3: 18796031 branch misses

Cache Read/Write:
	CPU0: 313606357 cache reads
	CPU1: 258435664 cache reads
	CPU2: 269607028 cache reads
	CPU3: 250831391 cache reads

	CPU0: 17939581 cache writes
	CPU1: 16711375 cache writes
	CPU2: 15744089 cache writes
	CPU3: 18796031 cache writes

Level 1 cache & TLB:
	CPU0: 252933693 level 1 data cache
	CPU1: 248404528 level 1 data cache
	CPU2: 220029821 level 1 data cache
	CPU3: 356572093 level 1 data cache

	CPU0: 140724075405952 level 1 instruct cache
	CPU1: 93828834746576 level 1 instruct cache
	CPU2: 140724075405696 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2758754 last level cache
	CPU1: 2833619 last level cache
	CPU2: 2753404 last level cache
	CPU3: 2920685 last level cache

	CPU0: 252933654 data TLB
	CPU1: 248404528 data TLB
	CPU2: 220029821 data TLB
	CPU3: 356572093 data TLB

	CPU0: 843674 instruct TLB
	CPU1: 818395 instruct TLB
	CPU2: 744500 instruct TLB
	CPU3: 1160128 instruct TLB
HW Instruction Count:
	CPU0: Used 946096188 instructions
	CPU1: Used 1310067657 instructions
	CPU2: Used 1160879872 instructions
	CPU3: Used 1160879872 instructions

Hardware misses:
	CPU0: 18519117 cache misses
	CPU1: 18084182 cache misses
	CPU2: 16629143 cache misses
	CPU3: 16629143 cache misses

	CPU0: 18519117 branch misses
	CPU1: 18084182 branch misses
	CPU2: 16629143 branch misses
	CPU3: 16282181 branch misses

Cache Read/Write:
	CPU0: 281611149 cache reads
	CPU1: 247633954 cache reads
	CPU2: 297982831 cache reads
	CPU3: 263913602 cache reads

	CPU0: 18519117 cache writes
	CPU1: 18084182 cache writes
	CPU2: 16629143 cache writes
	CPU3: 16282181 cache writes

Level 1 cache & TLB:
	CPU0: 277587812 level 1 data cache
	CPU1: 230324216 level 1 data cache
	CPU2: 269042966 level 1 data cache
	CPU3: 299125609 level 1 data cache

	CPU0: 140721340960960 level 1 instruct cache
	CPU1: 94468680569040 level 1 instruct cache
	CPU2: 140721340960704 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2753729 last level cache
	CPU1: 2969338 last level cache
	CPU2: 2580751 last level cache
	CPU3: 2896161 last level cache

	CPU0: 277588312 data TLB
	CPU1: 230322423 data TLB
	CPU2: 269042923 data TLB
	CPU3: 299125241 data TLB

	CPU0: 898976 instruct TLB
	CPU1: 759743 instruct TLB
	CPU2: 889026 instruct TLB
	CPU3: 976927 instruct TLB
HW Instruction Count:
	CPU0: Used 1097038705 instructions
	CPU1: Used 1508890197 instructions
	CPU2: Used 1372520493 instructions
	CPU3: Used 1372520493 instructions

Hardware misses:
	CPU0: 18476446 cache misses
	CPU1: 17046514 cache misses
	CPU2: 17917740 cache misses
	CPU3: 17917740 cache misses

	CPU0: 18476447 branch misses
	CPU1: 17047745 branch misses
	CPU2: 17917740 branch misses
	CPU3: 16249735 branch misses

Cache Read/Write:
	CPU0: 228095737 cache reads
	CPU1: 279768102 cache reads
	CPU2: 293323527 cache reads
	CPU3: 290268781 cache reads

	CPU0: 18476447 cache writes
	CPU1: 17047745 cache writes
	CPU2: 17917740 cache writes
	CPU3: 16249735 cache writes

Level 1 cache & TLB:
	CPU0: 275020555 level 1 data cache
	CPU1: 207997139 level 1 data cache
	CPU2: 303151719 level 1 data cache
	CPU3: 290661339 level 1 data cache

	CPU0: 140727662752208 level 1 instruct cache
	CPU1: 94241475137744 level 1 instruct cache
	CPU2: 140727662751952 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2997603 last level cache
	CPU1: 2783661 last level cache
	CPU2: 2752104 last level cache
	CPU3: 2737220 last level cache

	CPU0: 275020514 data TLB
	CPU1: 207996018 data TLB
	CPU2: 303144684 data TLB
	CPU3: 290660196 data TLB

	CPU0: 899242 instruct TLB
	CPU1: 680669 instruct TLB
	CPU2: 999207 instruct TLB
	CPU3: 944542 instruct TLB
HW Instruction Count:
	CPU0: Used 1470433595 instructions
	CPU1: Used 1156004849 instructions
	CPU2: Used 1188681327 instructions
	CPU3: Used 1188681327 instructions

Hardware misses:
	CPU0: 18905283 cache misses
	CPU1: 16596751 cache misses
	CPU2: 16567598 cache misses
	CPU3: 16567598 cache misses

	CPU0: 18905260 branch misses
	CPU1: 16596751 branch misses
	CPU2: 16567598 branch misses
	CPU3: 17324234 branch misses

Cache Read/Write:
	CPU0: 306860197 cache reads
	CPU1: 260365582 cache reads
	CPU2: 270720382 cache reads
	CPU3: 253033146 cache reads

	CPU0: 18905260 cache writes
	CPU1: 16596751 cache writes
	CPU2: 16567598 cache writes
	CPU3: 17324234 cache writes

Level 1 cache & TLB:
	CPU0: 209762195 level 1 data cache
	CPU1: 274402964 level 1 data cache
	CPU2: 248990825 level 1 data cache
	CPU3: 344223543 level 1 data cache

	CPU0: 140732534515728 level 1 instruct cache
	CPU1: 94758714765520 level 1 instruct cache
	CPU2: 140732534515472 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2914226 last level cache
	CPU1: 2515331 last level cache
	CPU2: 2997307 last level cache
	CPU3: 2849715 last level cache

	CPU0: 209762195 data TLB
	CPU1: 274335782 data TLB
	CPU2: 248990825 data TLB
	CPU3: 344237670 data TLB

	CPU0: 696026 instruct TLB
	CPU1: 890012 instruct TLB
	CPU2: 836769 instruct TLB
	CPU3: 1093528 instruct TLB
HW Instruction Count:
	CPU0: Used 1040294998 instructions
	CPU1: Used 1494379251 instructions
	CPU2: Used 1410221635 instructions
	CPU3: Used 1410221635 instructions

Hardware misses:
	CPU0: 19655542 cache misses
	CPU1: 17719441 cache misses
	CPU2: 16723912 cache misses
	CPU3: 16723912 cache misses

	CPU0: 19652121 branch misses
	CPU1: 17719441 branch misses
	CPU2: 16723903 branch misses
	CPU3: 15538727 branch misses

Cache Read/Write:
	CPU0: 403673074 cache reads
	CPU1: 243338830 cache reads
	CPU2: 186530691 cache reads
	CPU3: 258276693 cache reads

	CPU0: 19652121 cache writes
	CPU1: 17719441 cache writes
	CPU2: 16723903 cache writes
	CPU3: 15538727 cache writes

Level 1 cache & TLB:
	CPU0: 245392489 level 1 data cache
	CPU1: 269279550 level 1 data cache
	CPU2: 259698276 level 1 data cache
	CPU3: 300064787 level 1 data cache

	CPU0: 140729783357040 level 1 instruct cache
	CPU1: 94910181605584 level 1 instruct cache
	CPU2: 140729783356784 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2747864 last level cache
	CPU1: 2576514 last level cache
	CPU2: 3103106 last level cache
	CPU3: 2866764 last level cache

	CPU0: 245392565 data TLB
	CPU1: 269279550 data TLB
	CPU2: 259711512 data TLB
	CPU3: 300043397 data TLB

	CPU0: 812199 instruct TLB
	CPU1: 886004 instruct TLB
	CPU2: 849577 instruct TLB
	CPU3: 986507 instruct TLB
HW Instruction Count:
	CPU0: Used 1425148354 instructions
	CPU1: Used 894579449 instructions
	CPU2: Used 1349631706 instructions
	CPU3: Used 1349631706 instructions

Hardware misses:
	CPU0: 19416302 cache misses
	CPU1: 16817793 cache misses
	CPU2: 16388640 cache misses
	CPU3: 16388640 cache misses

	CPU0: 19416302 branch misses
	CPU1: 16817122 branch misses
	CPU2: 16388705 branch misses
	CPU3: 16511938 branch misses

Cache Read/Write:
	CPU0: 314496166 cache reads
	CPU1: 285134967 cache reads
	CPU2: 229045088 cache reads
	CPU3: 262255793 cache reads

	CPU0: 19416302 cache writes
	CPU1: 16817122 cache writes
	CPU2: 16388705 cache writes
	CPU3: 16511938 cache writes

Level 1 cache & TLB:
	CPU0: 245159594 level 1 data cache
	CPU1: 257832314 level 1 data cache
	CPU2: 260679658 level 1 data cache
	CPU3: 311387671 level 1 data cache

	CPU0: 140735516595648 level 1 instruct cache
	CPU1: 94257673388240 level 1 instruct cache
	CPU2: 140735516595392 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2864476 last level cache
	CPU1: 2562997 last level cache
	CPU2: 2843406 last level cache
	CPU3: 2996383 last level cache

	CPU0: 245183137 data TLB
	CPU1: 257785498 data TLB
	CPU2: 260679658 data TLB
	CPU3: 311387631 data TLB

	CPU0: 797982 instruct TLB
	CPU1: 852401 instruct TLB
	CPU2: 870396 instruct TLB
	CPU3: 1008753 instruct TLB
HW Instruction Count:
	CPU0: Used 902650277 instructions
	CPU1: Used 1211100024 instructions
	CPU2: Used 1348198929 instructions
	CPU3: Used 1348198929 instructions

Hardware misses:
	CPU0: 16138363 cache misses
	CPU1: 22012913 cache misses
	CPU2: 15049896 cache misses
	CPU3: 15049896 cache misses

	CPU0: 16138363 branch misses
	CPU1: 22013012 branch misses
	CPU2: 15049896 branch misses
	CPU3: 15952730 branch misses

Cache Read/Write:
	CPU0: 296248806 cache reads
	CPU1: 351360961 cache reads
	CPU2: 221812758 cache reads
	CPU3: 223561609 cache reads

	CPU0: 16138363 cache writes
	CPU1: 22013012 cache writes
	CPU2: 15049896 cache writes
	CPU3: 15952730 cache writes

Level 1 cache & TLB:
	CPU0: 279941010 level 1 data cache
	CPU1: 258501147 level 1 data cache
	CPU2: 202453588 level 1 data cache
	CPU3: 333736529 level 1 data cache

	CPU0: 140736125756464 level 1 instruct cache
	CPU1: 94038382207184 level 1 instruct cache
	CPU2: 140736125756208 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2811587 last level cache
	CPU1: 2756051 last level cache
	CPU2: 2846138 last level cache
	CPU3: 2779778 last level cache

	CPU0: 279941010 data TLB
	CPU1: 258501223 data TLB
	CPU2: 202453588 data TLB
	CPU3: 333747626 data TLB

	CPU0: 925505 instruct TLB
	CPU1: 836669 instruct TLB
	CPU2: 677068 instruct TLB
	CPU3: 1066614 instruct TLB
HW Instruction Count:
	CPU0: Used 1374415821 instructions
	CPU1: Used 1334010421 instructions
	CPU2: Used 1109221227 instructions
	CPU3: Used 1109221227 instructions

Hardware misses:
	CPU0: 16783750 cache misses
	CPU1: 18739830 cache misses
	CPU2: 17614296 cache misses
	CPU3: 17614296 cache misses

	CPU0: 16783740 branch misses
	CPU1: 18738500 branch misses
	CPU2: 17614296 branch misses
	CPU3: 15869794 branch misses

Cache Read/Write:
	CPU0: 239076340 cache reads
	CPU1: 320317584 cache reads
	CPU2: 241060063 cache reads
	CPU3: 292049023 cache reads

	CPU0: 16783740 cache writes
	CPU1: 18738500 cache writes
	CPU2: 17614296 cache writes
	CPU3: 15869794 cache writes

Level 1 cache & TLB:
	CPU0: 233798398 level 1 data cache
	CPU1: 341590601 level 1 data cache
	CPU2: 242682514 level 1 data cache
	CPU3: 257633917 level 1 data cache

	CPU0: 140726558604000 level 1 instruct cache
	CPU1: 93972362948816 level 1 instruct cache
	CPU2: 140726558603744 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2876331 last level cache
	CPU1: 2872861 last level cache
	CPU2: 2794170 last level cache
	CPU3: 2609191 last level cache

	CPU0: 233794638 data TLB
	CPU1: 341590601 data TLB
	CPU2: 242682514 data TLB
	CPU3: 257633917 data TLB

	CPU0: 759633 instruct TLB
	CPU1: 1095732 instruct TLB
	CPU2: 832858 instruct TLB
	CPU3: 838266 instruct TLB
HW Instruction Count:
	CPU0: Used 1029610491 instructions
	CPU1: Used 1549724241 instructions
	CPU2: Used 1399777996 instructions
	CPU3: Used 1399777996 instructions

Hardware misses:
	CPU0: 16749806 cache misses
	CPU1: 18494713 cache misses
	CPU2: 15941385 cache misses
	CPU3: 15941385 cache misses

	CPU0: 16749806 branch misses
	CPU1: 18494713 branch misses
	CPU2: 15941385 branch misses
	CPU3: 18616762 branch misses

Cache Read/Write:
	CPU0: 319483498 cache reads
	CPU1: 339043707 cache reads
	CPU2: 223727928 cache reads
	CPU3: 209716371 cache reads

	CPU0: 16749806 cache writes
	CPU1: 18494713 cache writes
	CPU2: 15941385 cache writes
	CPU3: 18616762 cache writes

Level 1 cache & TLB:
	CPU0: 322229499 level 1 data cache
	CPU1: 295116403 level 1 data cache
	CPU2: 205051040 level 1 data cache
	CPU3: 253948051 level 1 data cache

	CPU0: 140726465948368 level 1 instruct cache
	CPU1: 94051319685328 level 1 instruct cache
	CPU2: 140726465948112 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3227849 last level cache
	CPU1: 2669249 last level cache
	CPU2: 2512866 last level cache
	CPU3: 2862957 last level cache

	CPU0: 322229499 data TLB
	CPU1: 295116403 data TLB
	CPU2: 205051040 data TLB
	CPU3: 253948011 data TLB

	CPU0: 1055522 instruct TLB
	CPU1: 958014 instruct TLB
	CPU2: 690804 instruct TLB
	CPU3: 836791 instruct TLB
HW Instruction Count:
	CPU0: Used 1128944609 instructions
	CPU1: Used 1245255285 instructions
	CPU2: Used 1265028093 instructions
	CPU3: Used 1265028093 instructions

Hardware misses:
	CPU0: 16761148 cache misses
	CPU1: 16057865 cache misses
	CPU2: 19175367 cache misses
	CPU3: 19175367 cache misses

	CPU0: 16761148 branch misses
	CPU1: 16057866 branch misses
	CPU2: 19175367 branch misses
	CPU3: 17483304 branch misses

Cache Read/Write:
	CPU0: 252180193 cache reads
	CPU1: 400534548 cache reads
	CPU2: 257302009 cache reads
	CPU3: 261609689 cache reads

	CPU0: 16761148 cache writes
	CPU1: 16057866 cache writes
	CPU2: 19175367 cache writes
	CPU3: 17483304 cache writes

Level 1 cache & TLB:
	CPU0: 304990259 level 1 data cache
	CPU1: 329686295 level 1 data cache
	CPU2: 250406382 level 1 data cache
	CPU3: 191678262 level 1 data cache

	CPU0: 140728795817408 level 1 instruct cache
	CPU1: 94827432153296 level 1 instruct cache
	CPU2: 140728795817152 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2929676 last level cache
	CPU1: 2928358 last level cache
	CPU2: 3015989 last level cache
	CPU3: 2443032 last level cache

	CPU0: 304990259 data TLB
	CPU1: 329686254 data TLB
	CPU2: 250406382 data TLB
	CPU3: 191678262 data TLB

	CPU0: 984626 instruct TLB
	CPU1: 1071149 instruct TLB
	CPU2: 827529 instruct TLB
	CPU3: 662839 instruct TLB
HW Instruction Count:
	CPU0: Used 1467513856 instructions
	CPU1: Used 1346094010 instructions
	CPU2: Used 689183172 instructions
	CPU3: Used 689183172 instructions

Hardware misses:
	CPU0: 17484845 cache misses
	CPU1: 16146444 cache misses
	CPU2: 18088235 cache misses
	CPU3: 18088235 cache misses

	CPU0: 17484845 branch misses
	CPU1: 16146444 branch misses
	CPU2: 18088236 branch misses
	CPU3: 17409183 branch misses

Cache Read/Write:
	CPU0: 228924042 cache reads
	CPU1: 364437477 cache reads
	CPU2: 233891167 cache reads
	CPU3: 263503093 cache reads

	CPU0: 17484845 cache writes
	CPU1: 16146444 cache writes
	CPU2: 18088236 cache writes
	CPU3: 17409183 cache writes

Level 1 cache & TLB:
	CPU0: 310535891 level 1 data cache
	CPU1: 259467186 level 1 data cache
	CPU2: 263471136 level 1 data cache
	CPU3: 243553641 level 1 data cache

	CPU0: 140721519584976 level 1 instruct cache
	CPU1: 94569618862288 level 1 instruct cache
	CPU2: 140721519584720 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2987373 last level cache
	CPU1: 2334066 last level cache
	CPU2: 3398230 last level cache
	CPU3: 2585539 last level cache

	CPU0: 310530051 data TLB
	CPU1: 259467186 data TLB
	CPU2: 263471099 data TLB
	CPU3: 243553641 data TLB

	CPU0: 1004135 instruct TLB
	CPU1: 844543 instruct TLB
	CPU2: 876858 instruct TLB
	CPU3: 814298 instruct TLB
HW Instruction Count:
	CPU0: Used 1236641135 instructions
	CPU1: Used 1057016218 instructions
	CPU2: Used 1264869561 instructions
	CPU3: Used 1264869561 instructions

Hardware misses:
	CPU0: 19086463 cache misses
	CPU1: 16065776 cache misses
	CPU2: 19241496 cache misses
	CPU3: 19241496 cache misses

	CPU0: 19085767 branch misses
	CPU1: 16059198 branch misses
	CPU2: 19241598 branch misses
	CPU3: 15111135 branch misses

Cache Read/Write:
	CPU0: 245309481 cache reads
	CPU1: 241567129 cache reads
	CPU2: 359274059 cache reads
	CPU3: 245007445 cache reads

	CPU0: 19085767 cache writes
	CPU1: 16059198 cache writes
	CPU2: 19241598 cache writes
	CPU3: 15111135 cache writes

Level 1 cache & TLB:
	CPU0: 211141050 level 1 data cache
	CPU1: 295960286 level 1 data cache
	CPU2: 311233647 level 1 data cache
	CPU3: 258365714 level 1 data cache

	CPU0: 140722266290560 level 1 instruct cache
	CPU1: 94321545887952 level 1 instruct cache
	CPU2: 140722266290304 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2580563 last level cache
	CPU1: 3056543 last level cache
	CPU2: 2817071 last level cache
	CPU3: 2796981 last level cache

	CPU0: 211110590 data TLB
	CPU1: 295972340 data TLB
	CPU2: 311233647 data TLB
	CPU3: 258379263 data TLB

	CPU0: 691840 instruct TLB
	CPU1: 960026 instruct TLB
	CPU2: 1027614 instruct TLB
	CPU3: 840683 instruct TLB
HW Instruction Count:
	CPU0: Used 1696075861 instructions
	CPU1: Used 1146583481 instructions
	CPU2: Used 1087665601 instructions
	CPU3: Used 1087665601 instructions

Hardware misses:
	CPU0: 17196795 cache misses
	CPU1: 18371159 cache misses
	CPU2: 19112313 cache misses
	CPU3: 19112313 cache misses

	CPU0: 17196792 branch misses
	CPU1: 18371159 branch misses
	CPU2: 19112313 branch misses
	CPU3: 15545140 branch misses

Cache Read/Write:
	CPU0: 237210373 cache reads
	CPU1: 383845099 cache reads
	CPU2: 248738822 cache reads
	CPU3: 284518830 cache reads

	CPU0: 17196792 cache writes
	CPU1: 18371159 cache writes
	CPU2: 19112313 cache writes
	CPU3: 15545140 cache writes

Level 1 cache & TLB:
	CPU0: 234452616 level 1 data cache
	CPU1: 283256640 level 1 data cache
	CPU2: 269189811 level 1 data cache
	CPU3: 291745177 level 1 data cache

	CPU0: 140722264228160 level 1 instruct cache
	CPU1: 94131260391632 level 1 instruct cache
	CPU2: 140722264227904 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2837753 last level cache
	CPU1: 2854883 last level cache
	CPU2: 2612904 last level cache
	CPU3: 3000548 last level cache

	CPU0: 234452576 data TLB
	CPU1: 283269274 data TLB
	CPU2: 269189811 data TLB
	CPU3: 291730498 data TLB

	CPU0: 779352 instruct TLB
	CPU1: 915815 instruct TLB
	CPU2: 882843 instruct TLB
	CPU3: 966001 instruct TLB
HW Instruction Count:
	CPU0: Used 1431789789 instructions
	CPU1: Used 1149221764 instructions
	CPU2: Used 1151006591 instructions
	CPU3: Used 1151006591 instructions

Hardware misses:
	CPU0: 19876824 cache misses
	CPU1: 16750075 cache misses
	CPU2: 16944921 cache misses
	CPU3: 16944921 cache misses

	CPU0: 19876824 branch misses
	CPU1: 16749897 branch misses
	CPU2: 16944926 branch misses
	CPU3: 16007165 branch misses

Cache Read/Write:
	CPU0: 337153334 cache reads
	CPU1: 313201473 cache reads
	CPU2: 291701393 cache reads
	CPU3: 150243485 cache reads

	CPU0: 19876824 cache writes
	CPU1: 16749897 cache writes
	CPU2: 16944926 cache writes
	CPU3: 16007165 cache writes

Level 1 cache & TLB:
	CPU0: 273848831 level 1 data cache
	CPU1: 298509335 level 1 data cache
	CPU2: 240508425 level 1 data cache
	CPU3: 262452698 level 1 data cache

	CPU0: 140735309012416 level 1 instruct cache
	CPU1: 94572124209360 level 1 instruct cache
	CPU2: 140735309012160 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2944446 last level cache
	CPU1: 2702787 last level cache
	CPU2: 2788859 last level cache
	CPU3: 2855745 last level cache

	CPU0: 273848791 data TLB
	CPU1: 298519969 data TLB
	CPU2: 240508425 data TLB
	CPU3: 262415421 data TLB

	CPU0: 888798 instruct TLB
	CPU1: 968251 instruct TLB
	CPU2: 807991 instruct TLB
	CPU3: 868238 instruct TLB
HW Instruction Count:
	CPU0: Used 1440774677 instructions
	CPU1: Used 1000303473 instructions
	CPU2: Used 1358130500 instructions
	CPU3: Used 1358130500 instructions

Hardware misses:
	CPU0: 20925646 cache misses
	CPU1: 15015924 cache misses
	CPU2: 17348101 cache misses
	CPU3: 17348101 cache misses

	CPU0: 20925650 branch misses
	CPU1: 15015924 branch misses
	CPU2: 17348101 branch misses
	CPU3: 16320271 branch misses

Cache Read/Write:
	CPU0: 287873901 cache reads
	CPU1: 277941679 cache reads
	CPU2: 320843078 cache reads
	CPU3: 202628192 cache reads

	CPU0: 20925650 cache writes
	CPU1: 15015924 cache writes
	CPU2: 17348101 cache writes
	CPU3: 16320271 cache writes

Level 1 cache & TLB:
	CPU0: 337953955 level 1 data cache
	CPU1: 202091585 level 1 data cache
	CPU2: 264070360 level 1 data cache
	CPU3: 288050793 level 1 data cache

	CPU0: 140726454373792 level 1 instruct cache
	CPU1: 94843811098832 level 1 instruct cache
	CPU2: 140726454373536 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3072468 last level cache
	CPU1: 2490151 last level cache
	CPU2: 2952539 last level cache
	CPU3: 3280239 last level cache

	CPU0: 337953915 data TLB
	CPU1: 202056117 data TLB
	CPU2: 264070360 data TLB
	CPU3: 288050793 data TLB

	CPU0: 1109069 instruct TLB
	CPU1: 719086 instruct TLB
	CPU2: 899626 instruct TLB
	CPU3: 1023829 instruct TLB
HW Instruction Count:
	CPU0: Used 1190297251 instructions
	CPU1: Used 1232495124 instructions
	CPU2: Used 1074211719 instructions
	CPU3: Used 1074211719 instructions

Hardware misses:
	CPU0: 19019245 cache misses
	CPU1: 15538314 cache misses
	CPU2: 18448613 cache misses
	CPU3: 18448613 cache misses

	CPU0: 19019245 branch misses
	CPU1: 15538314 branch misses
	CPU2: 18448613 branch misses
	CPU3: 17339394 branch misses

Cache Read/Write:
	CPU0: 210838848 cache reads
	CPU1: 264363134 cache reads
	CPU2: 346919318 cache reads
	CPU3: 266512052 cache reads

	CPU0: 19019245 cache writes
	CPU1: 15538314 cache writes
	CPU2: 18448613 cache writes
	CPU3: 17339394 cache writes

Level 1 cache & TLB:
	CPU0: 272911196 level 1 data cache
	CPU1: 268370150 level 1 data cache
	CPU2: 259727317 level 1 data cache
	CPU3: 279090330 level 1 data cache

	CPU0: 140735755260528 level 1 instruct cache
	CPU1: 94873762824400 level 1 instruct cache
	CPU2: 140735755260272 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2932380 last level cache
	CPU1: 2904117 last level cache
	CPU2: 2777199 last level cache
	CPU3: 2789134 last level cache

	CPU0: 272911196 data TLB
	CPU1: 268370150 data TLB
	CPU2: 259704548 data TLB
	CPU3: 279090290 data TLB

	CPU0: 893159 instruct TLB
	CPU1: 901766 instruct TLB
	CPU2: 855261 instruct TLB
	CPU3: 935816 instruct TLB
HW Instruction Count:
	CPU0: Used 1181142690 instructions
	CPU1: Used 1275823902 instructions
	CPU2: Used 1225667650 instructions
	CPU3: Used 1225667650 instructions

Hardware misses:
	CPU0: 20667181 cache misses
	CPU1: 17454071 cache misses
	CPU2: 16460184 cache misses
	CPU3: 16460184 cache misses

	CPU0: 20667188 branch misses
	CPU1: 17452033 branch misses
	CPU2: 16460184 branch misses
	CPU3: 16403044 branch misses

Cache Read/Write:
	CPU0: 241223344 cache reads
	CPU1: 285890713 cache reads
	CPU2: 222397321 cache reads
	CPU3: 341792394 cache reads

	CPU0: 20667188 cache writes
	CPU1: 17452033 cache writes
	CPU2: 16460184 cache writes
	CPU3: 16403044 cache writes

Level 1 cache & TLB:
	CPU0: 286169949 level 1 data cache
	CPU1: 307898912 level 1 data cache
	CPU2: 310809262 level 1 data cache
	CPU3: 272994892 level 1 data cache

	CPU0: 140727024025456 level 1 instruct cache
	CPU1: 94707004121296 level 1 instruct cache
	CPU2: 140727024025200 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3858781 last level cache
	CPU1: 3508216 last level cache
	CPU2: 2973942 last level cache
	CPU3: 3273293 last level cache

	CPU0: 286169949 data TLB
	CPU1: 307898902 data TLB
	CPU2: 310817162 data TLB
	CPU3: 272994968 data TLB

	CPU0: 1044395 instruct TLB
	CPU1: 1151398 instruct TLB
	CPU2: 1103532 instruct TLB
	CPU3: 1029152 instruct TLB
HW Instruction Count:
	CPU0: Used 2888043219 instructions
	CPU1: Used 3065172471 instructions
	CPU2: Used 2152335967 instructions
	CPU3: Used 2152335967 instructions

Hardware misses:
	CPU0: 22401613 cache misses
	CPU1: 20286576 cache misses
	CPU2: 22933925 cache misses
	CPU3: 22933925 cache misses

	CPU0: 22401613 branch misses
	CPU1: 20286578 branch misses
	CPU2: 22933925 branch misses
	CPU3: 22798136 branch misses

Cache Read/Write:
	CPU0: 399421674 cache reads
	CPU1: 269048528 cache reads
	CPU2: 261683846 cache reads
	CPU3: 237023537 cache reads

	CPU0: 22401613 cache writes
	CPU1: 20286578 cache writes
	CPU2: 22933925 cache writes
	CPU3: 22798136 cache writes

Level 1 cache & TLB:
	CPU0: 335780202 level 1 data cache
	CPU1: 263507042 level 1 data cache
	CPU2: 209582691 level 1 data cache
	CPU3: 334249337 level 1 data cache

	CPU0: 140722983761776 level 1 instruct cache
	CPU1: 93862002315472 level 1 instruct cache
	CPU2: 140722983761520 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3424470 last level cache
	CPU1: 3101662 last level cache
	CPU2: 3421660 last level cache
	CPU3: 3301991 last level cache

	CPU0: 335780162 data TLB
	CPU1: 263507042 data TLB
	CPU2: 209582691 data TLB
	CPU3: 334249337 data TLB

	CPU0: 1172825 instruct TLB
	CPU1: 926802 instruct TLB
	CPU2: 839533 instruct TLB
	CPU3: 1181941 instruct TLB
HW Instruction Count:
	CPU0: Used 1240910998 instructions
	CPU1: Used 1143498175 instructions
	CPU2: Used 1696848600 instructions
	CPU3: Used 1696848600 instructions

Hardware misses:
	CPU0: 22468992 cache misses
	CPU1: 22245348 cache misses
	CPU2: 21863538 cache misses
	CPU3: 21863538 cache misses

	CPU0: 22468992 branch misses
	CPU1: 22245348 branch misses
	CPU2: 21863536 branch misses
	CPU3: 19410148 branch misses

Cache Read/Write:
	CPU0: 355800151 cache reads
	CPU1: 258073181 cache reads
	CPU2: 298889313 cache reads
	CPU3: 250717056 cache reads

	CPU0: 22468992 cache writes
	CPU1: 22245348 cache writes
	CPU2: 21863536 cache writes
	CPU3: 19410148 cache writes

Level 1 cache & TLB:
	CPU0: 305338233 level 1 data cache
	CPU1: 307643225 level 1 data cache
	CPU2: 241841958 level 1 data cache
	CPU3: 288799904 level 1 data cache

	CPU0: 140726143175648 level 1 instruct cache
	CPU1: 94464397332688 level 1 instruct cache
	CPU2: 140726143175392 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3720906 last level cache
	CPU1: 3140188 last level cache
	CPU2: 3150548 last level cache
	CPU3: 3065708 last level cache

	CPU0: 305338233 data TLB
	CPU1: 307643225 data TLB
	CPU2: 241841919 data TLB
	CPU3: 288799904 data TLB

	CPU0: 1076858 instruct TLB
	CPU1: 1044150 instruct TLB
	CPU2: 891650 instruct TLB
	CPU3: 1028810 instruct TLB
HW Instruction Count:
	CPU0: Used 1203075105 instructions
	CPU1: Used 1472849773 instructions
	CPU2: Used 1240277586 instructions
	CPU3: Used 1240277586 instructions

Hardware misses:
	CPU0: 24526644 cache misses
	CPU1: 20206028 cache misses
	CPU2: 20780434 cache misses
	CPU3: 20780434 cache misses

	CPU0: 24532897 branch misses
	CPU1: 20206028 branch misses
	CPU2: 20780434 branch misses
	CPU3: 20769311 branch misses

Cache Read/Write:
	CPU0: 345131289 cache reads
	CPU1: 302109891 cache reads
	CPU2: 305505190 cache reads
	CPU3: 205251994 cache reads

	CPU0: 24532897 cache writes
	CPU1: 20206028 cache writes
	CPU2: 20780434 cache writes
	CPU3: 20769311 cache writes

Level 1 cache & TLB:
	CPU0: 293917765 level 1 data cache
	CPU1: 257860972 level 1 data cache
	CPU2: 354622411 level 1 data cache
	CPU3: 237128923 level 1 data cache

	CPU0: 140729317562720 level 1 instruct cache
	CPU1: 94137686905040 level 1 instruct cache
	CPU2: 140729317562464 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3207753 last level cache
	CPU1: 3197010 last level cache
	CPU2: 3370627 last level cache
	CPU3: 3300579 last level cache

	CPU0: 293917724 data TLB
	CPU1: 257860972 data TLB
	CPU2: 354622411 data TLB
	CPU3: 237128923 data TLB

	CPU0: 1044174 instruct TLB
	CPU1: 917212 instruct TLB
	CPU2: 1267728 instruct TLB
	CPU3: 872126 instruct TLB
HW Instruction Count:
	CPU0: Used 936321304 instructions
	CPU1: Used 1031192332 instructions
	CPU2: Used 1696186031 instructions
	CPU3: Used 1696186031 instructions

Hardware misses:
	CPU0: 19670279 cache misses
	CPU1: 21634035 cache misses
	CPU2: 22515756 cache misses
	CPU3: 22515756 cache misses

	CPU0: 19670069 branch misses
	CPU1: 21634169 branch misses
	CPU2: 22515756 branch misses
	CPU3: 23233346 branch misses

Cache Read/Write:
	CPU0: 181966645 cache reads
	CPU1: 353644151 cache reads
	CPU2: 335519923 cache reads
	CPU3: 286972208 cache reads

	CPU0: 19670069 cache writes
	CPU1: 21634169 cache writes
	CPU2: 22515756 cache writes
	CPU3: 23233346 cache writes

Level 1 cache & TLB:
	CPU0: 276729401 level 1 data cache
	CPU1: 257146488 level 1 data cache
	CPU2: 295877862 level 1 data cache
	CPU3: 314093180 level 1 data cache

	CPU0: 140732447022224 level 1 instruct cache
	CPU1: 94150122234064 level 1 instruct cache
	CPU2: 140732447021968 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3083204 last level cache
	CPU1: 3534674 last level cache
	CPU2: 2989268 last level cache
	CPU3: 3535219 last level cache

	CPU0: 276696085 data TLB
	CPU1: 257146443 data TLB
	CPU2: 295896332 data TLB
	CPU3: 314054747 data TLB

	CPU0: 989364 instruct TLB
	CPU1: 938289 instruct TLB
	CPU2: 1005780 instruct TLB
	CPU3: 1133942 instruct TLB
HW Instruction Count:
	CPU0: Used 1294378730 instructions
	CPU1: Used 1140894338 instructions
	CPU2: Used 1458542936 instructions
	CPU3: Used 1458542936 instructions

Hardware misses:
	CPU0: 21576336 cache misses
	CPU1: 23030443 cache misses
	CPU2: 21912556 cache misses
	CPU3: 21912556 cache misses

	CPU0: 21576417 branch misses
	CPU1: 23030443 branch misses
	CPU2: 21912556 branch misses
	CPU3: 20570100 branch misses

Cache Read/Write:
	CPU0: 313766632 cache reads
	CPU1: 264988634 cache reads
	CPU2: 256543029 cache reads
	CPU3: 321069694 cache reads

	CPU0: 21576417 cache writes
	CPU1: 23030443 cache writes
	CPU2: 21912556 cache writes
	CPU3: 20570100 cache writes

Level 1 cache & TLB:
	CPU0: 213408826 level 1 data cache
	CPU1: 377415764 level 1 data cache
	CPU2: 235699004 level 1 data cache
	CPU3: 317592069 level 1 data cache

	CPU0: 140733191033728 level 1 instruct cache
	CPU1: 94061216944336 level 1 instruct cache
	CPU2: 140733191033472 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3191515 last level cache
	CPU1: 3117498 last level cache
	CPU2: 3452955 last level cache
	CPU3: 3542667 last level cache

	CPU0: 213408902 data TLB
	CPU1: 377415764 data TLB
	CPU2: 235666730 data TLB
	CPU3: 317610968 data TLB

	CPU0: 780192 instruct TLB
	CPU1: 1315135 instruct TLB
	CPU2: 891566 instruct TLB
	CPU3: 1110690 instruct TLB
HW Instruction Count:
	CPU0: Used 1039740540 instructions
	CPU1: Used 1509105605 instructions
	CPU2: Used 1413921748 instructions
	CPU3: Used 1413921748 instructions

Hardware misses:
	CPU0: 21962855 cache misses
	CPU1: 18169711 cache misses
	CPU2: 22996653 cache misses
	CPU3: 22996653 cache misses

	CPU0: 21963355 branch misses
	CPU1: 18169711 branch misses
	CPU2: 22996663 branch misses
	CPU3: 23388576 branch misses

Cache Read/Write:
	CPU0: 220332656 cache reads
	CPU1: 295196202 cache reads
	CPU2: 262681363 cache reads
	CPU3: 378318723 cache reads

	CPU0: 21963355 cache writes
	CPU1: 18169711 cache writes
	CPU2: 22996663 cache writes
	CPU3: 23388576 cache writes

Level 1 cache & TLB:
	CPU0: 347905265 level 1 data cache
	CPU1: 277561777 level 1 data cache
	CPU2: 267471169 level 1 data cache
	CPU3: 251676433 level 1 data cache

	CPU0: 140721226236896 level 1 instruct cache
	CPU1: 93870955286736 level 1 instruct cache
	CPU2: 140721226236640 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3371897 last level cache
	CPU1: 3318592 last level cache
	CPU2: 3449022 last level cache
	CPU3: 3137727 last level cache

	CPU0: 347951654 data TLB
	CPU1: 277561777 data TLB
	CPU2: 267471129 data TLB
	CPU3: 251638092 data TLB

	CPU0: 1201526 instruct TLB
	CPU1: 992809 instruct TLB
	CPU2: 990256 instruct TLB
	CPU3: 928559 instruct TLB
HW Instruction Count:
	CPU0: Used 1395145478 instructions
	CPU1: Used 1406684625 instructions
	CPU2: Used 1208105430 instructions
	CPU3: Used 1208105430 instructions

Hardware misses:
	CPU0: 19306636 cache misses
	CPU1: 21076260 cache misses
	CPU2: 22754124 cache misses
	CPU3: 22754124 cache misses

	CPU0: 19306636 branch misses
	CPU1: 21076250 branch misses
	CPU2: 22753962 branch misses
	CPU3: 23269407 branch misses

Cache Read/Write:
	CPU0: 298388540 cache reads
	CPU1: 365360712 cache reads
	CPU2: 243648858 cache reads
	CPU3: 250105663 cache reads

	CPU0: 19306636 cache writes
	CPU1: 21076250 cache writes
	CPU2: 22753962 cache writes
	CPU3: 23269407 cache writes

Level 1 cache & TLB:
	CPU0: 271341768 level 1 data cache
	CPU1: 319167445 level 1 data cache
	CPU2: 326701572 level 1 data cache
	CPU3: 226754783 level 1 data cache

	CPU0: 140734612869696 level 1 instruct cache
	CPU1: 94450732040400 level 1 instruct cache
	CPU2: 140734612869440 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2989564 last level cache
	CPU1: 3228771 last level cache
	CPU2: 3521816 last level cache
	CPU3: 3438849 last level cache

	CPU0: 271341768 data TLB
	CPU1: 319146707 data TLB
	CPU2: 326701572 data TLB
	CPU3: 226754743 data TLB

	CPU0: 964882 instruct TLB
	CPU1: 1121690 instruct TLB
	CPU2: 1161391 instruct TLB
	CPU3: 817589 instruct TLB
HW Instruction Count:
	CPU0: Used 896525599 instructions
	CPU1: Used 1044878085 instructions
	CPU2: Used 1946308003 instructions
	CPU3: Used 1946308003 instructions

Hardware misses:
	CPU0: 21894618 cache misses
	CPU1: 21285523 cache misses
	CPU2: 24172109 cache misses
	CPU3: 24172109 cache misses

	CPU0: 21894605 branch misses
	CPU1: 21285524 branch misses
	CPU2: 24172109 branch misses
	CPU3: 18102430 branch misses

Cache Read/Write:
	CPU0: 234367808 cache reads
	CPU1: 275293682 cache reads
	CPU2: 305287773 cache reads
	CPU3: 346174359 cache reads

	CPU0: 21894605 cache writes
	CPU1: 21285524 cache writes
	CPU2: 24172109 cache writes
	CPU3: 18102430 cache writes

Level 1 cache & TLB:
	CPU0: 202659156 level 1 data cache
	CPU1: 339033102 level 1 data cache
	CPU2: 334811718 level 1 data cache
	CPU3: 266356370 level 1 data cache

	CPU0: 140724319036752 level 1 instruct cache
	CPU1: 94330147160272 level 1 instruct cache
	CPU2: 140724319036496 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2836966 last level cache
	CPU1: 3620933 last level cache
	CPU2: 3150385 last level cache
	CPU3: 3390096 last level cache

	CPU0: 202659569 data TLB
	CPU1: 339033058 data TLB
	CPU2: 334811718 data TLB
	CPU3: 266356370 data TLB

	CPU0: 720672 instruct TLB
	CPU1: 1201674 instruct TLB
	CPU2: 1133751 instruct TLB
	CPU3: 964759 instruct TLB
HW Instruction Count:
	CPU0: Used 1469556451 instructions
	CPU1: Used 1647644062 instructions
	CPU2: Used 1096110525 instructions
	CPU3: Used 1096110525 instructions

Hardware misses:
	CPU0: 24287941 cache misses
	CPU1: 19728476 cache misses
	CPU2: 20636734 cache misses
	CPU3: 20636734 cache misses

	CPU0: 24287941 branch misses
	CPU1: 19728476 branch misses
	CPU2: 20636734 branch misses
	CPU3: 20741376 branch misses

Cache Read/Write:
	CPU0: 309614872 cache reads
	CPU1: 295537462 cache reads
	CPU2: 282771799 cache reads
	CPU3: 269657010 cache reads

	CPU0: 24287941 cache writes
	CPU1: 19728476 cache writes
	CPU2: 20636734 cache writes
	CPU3: 20741376 cache writes

Level 1 cache & TLB:
	CPU0: 269297086 level 1 data cache
	CPU1: 255922368 level 1 data cache
	CPU2: 367173385 level 1 data cache
	CPU3: 250384648 level 1 data cache

	CPU0: 140733964207824 level 1 instruct cache
	CPU1: 94906689077456 level 1 instruct cache
	CPU2: 140733964207568 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3366697 last level cache
	CPU1: 3229089 last level cache
	CPU2: 3333948 last level cache
	CPU3: 3042699 last level cache

	CPU0: 269297086 data TLB
	CPU1: 255943283 data TLB
	CPU2: 367173385 data TLB
	CPU3: 250312789 data TLB

	CPU0: 931437 instruct TLB
	CPU1: 919265 instruct TLB
	CPU2: 1256361 instruct TLB
	CPU3: 891871 instruct TLB
HW Instruction Count:
	CPU0: Used 1167186975 instructions
	CPU1: Used 1522287985 instructions
	CPU2: Used 828684687 instructions
	CPU3: Used 828684687 instructions

Hardware misses:
	CPU0: 24475287 cache misses
	CPU1: 17712647 cache misses
	CPU2: 20980750 cache misses
	CPU3: 20980750 cache misses

	CPU0: 24475287 branch misses
	CPU1: 17712647 branch misses
	CPU2: 20980752 branch misses
	CPU3: 23988636 branch misses

Cache Read/Write:
	CPU0: 391614076 cache reads
	CPU1: 271454549 cache reads
	CPU2: 230095048 cache reads
	CPU3: 265617541 cache reads

	CPU0: 24475287 cache writes
	CPU1: 17712647 cache writes
	CPU2: 20980752 cache writes
	CPU3: 23988636 cache writes

Level 1 cache & TLB:
	CPU0: 222302569 level 1 data cache
	CPU1: 351606487 level 1 data cache
	CPU2: 367873386 level 1 data cache
	CPU3: 202131715 level 1 data cache

	CPU0: 140735796761984 level 1 instruct cache
	CPU1: 94003543765200 level 1 instruct cache
	CPU2: 140735796761728 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2978575 last level cache
	CPU1: 3505290 last level cache
	CPU2: 3209530 last level cache
	CPU3: 3536273 last level cache

	CPU0: 222302670 data TLB
	CPU1: 351606487 data TLB
	CPU2: 367873345 data TLB
	CPU3: 202131837 data TLB

	CPU0: 807837 instruct TLB
	CPU1: 1217090 instruct TLB
	CPU2: 1271274 instruct TLB
	CPU3: 823236 instruct TLB
HW Instruction Count:
	CPU0: Used 1527497114 instructions
	CPU1: Used 1462892180 instructions
	CPU2: Used 1148552711 instructions
	CPU3: Used 1148552711 instructions

Hardware misses:
	CPU0: 22097825 cache misses
	CPU1: 20122652 cache misses
	CPU2: 23852785 cache misses
	CPU3: 23852785 cache misses

	CPU0: 22097825 branch misses
	CPU1: 20122652 branch misses
	CPU2: 23852785 branch misses
	CPU3: 21463589 branch misses

Cache Read/Write:
	CPU0: 335677650 cache reads
	CPU1: 312930809 cache reads
	CPU2: 272858334 cache reads
	CPU3: 302181558 cache reads

	CPU0: 22097825 cache writes
	CPU1: 20122652 cache writes
	CPU2: 23852785 cache writes
	CPU3: 21463589 cache writes

Level 1 cache & TLB:
	CPU0: 271036647 level 1 data cache
	CPU1: 402870620 level 1 data cache
	CPU2: 256790318 level 1 data cache
	CPU3: 213196683 level 1 data cache

	CPU0: 140720623238416 level 1 instruct cache
	CPU1: 94494247203024 level 1 instruct cache
	CPU2: 140720623238160 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3214294 last level cache
	CPU1: 3648523 last level cache
	CPU2: 3422031 last level cache
	CPU3: 3009838 last level cache

	CPU0: 271036647 data TLB
	CPU1: 402870620 data TLB
	CPU2: 256790318 data TLB
	CPU3: 213196643 data TLB

	CPU0: 974304 instruct TLB
	CPU1: 1395877 instruct TLB
	CPU2: 955783 instruct TLB
	CPU3: 794994 instruct TLB
HW Instruction Count:
	CPU0: Used 1181378948 instructions
	CPU1: Used 1392040072 instructions
	CPU2: Used 1109324618 instructions
	CPU3: Used 1109324618 instructions

Hardware misses:
	CPU0: 24481268 cache misses
	CPU1: 20333829 cache misses
	CPU2: 20745045 cache misses
	CPU3: 20745045 cache misses

	CPU0: 24481270 branch misses
	CPU1: 20334634 branch misses
	CPU2: 20745206 branch misses
	CPU3: 21297372 branch misses

Cache Read/Write:
	CPU0: 306525441 cache reads
	CPU1: 319463305 cache reads
	CPU2: 274585616 cache reads
	CPU3: 257915866 cache reads

	CPU0: 24481270 cache writes
	CPU1: 20334634 cache writes
	CPU2: 20745206 cache writes
	CPU3: 21297372 cache writes

Level 1 cache & TLB:
	CPU0: 240371293 level 1 data cache
	CPU1: 295816320 level 1 data cache
	CPU2: 241998536 level 1 data cache
	CPU3: 365432082 level 1 data cache

	CPU0: 140725116012240 level 1 instruct cache
	CPU1: 94720461017296 level 1 instruct cache
	CPU2: 140725116011984 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3500976 last level cache
	CPU1: 3013800 last level cache
	CPU2: 3308621 last level cache
	CPU3: 3428622 last level cache

	CPU0: 240357085 data TLB
	CPU1: 295798643 data TLB
	CPU2: 241999582 data TLB
	CPU3: 365434037 data TLB

	CPU0: 869683 instruct TLB
	CPU1: 1038809 instruct TLB
	CPU2: 908021 instruct TLB
	CPU3: 1271904 instruct TLB
HW Instruction Count:
	CPU0: Used 855181315 instructions
	CPU1: Used 1139023542 instructions
	CPU2: Used 1492930752 instructions
	CPU3: Used 1492930752 instructions

Hardware misses:
	CPU0: 24709454 cache misses
	CPU1: 22663463 cache misses
	CPU2: 19536541 cache misses
	CPU3: 19536541 cache misses

	CPU0: 24709452 branch misses
	CPU1: 22663159 branch misses
	CPU2: 19536541 branch misses
	CPU3: 19205194 branch misses

Cache Read/Write:
	CPU0: 269034102 cache reads
	CPU1: 270583754 cache reads
	CPU2: 329134232 cache reads
	CPU3: 290185145 cache reads

	CPU0: 24709452 cache writes
	CPU1: 22663159 cache writes
	CPU2: 19536541 cache writes
	CPU3: 19205194 cache writes

Level 1 cache & TLB:
	CPU0: 356349589 level 1 data cache
	CPU1: 240477640 level 1 data cache
	CPU2: 227263514 level 1 data cache
	CPU3: 318951764 level 1 data cache

	CPU0: 140724830012432 level 1 instruct cache
	CPU1: 94424357003472 level 1 instruct cache
	CPU2: 140724830012176 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3715769 last level cache
	CPU1: 2738390 last level cache
	CPU2: 3386227 last level cache
	CPU3: 3258761 last level cache

	CPU0: 356317045 data TLB
	CPU1: 240477714 data TLB
	CPU2: 227263514 data TLB
	CPU3: 319144916 data TLB

	CPU0: 1212000 instruct TLB
	CPU1: 860444 instruct TLB
	CPU2: 840204 instruct TLB
	CPU3: 1071084 instruct TLB
HW Instruction Count:
	CPU0: Used 1345760009 instructions
	CPU1: Used 1250854381 instructions
	CPU2: Used 1419980398 instructions
	CPU3: Used 1419980398 instructions

Hardware misses:
	CPU0: 21373620 cache misses
	CPU1: 20716692 cache misses
	CPU2: 20860795 cache misses
	CPU3: 20860795 cache misses

	CPU0: 21373621 branch misses
	CPU1: 20716692 branch misses
	CPU2: 20860795 branch misses
	CPU3: 22387111 branch misses

Cache Read/Write:
	CPU0: 258119608 cache reads
	CPU1: 257479613 cache reads
	CPU2: 355975618 cache reads
	CPU3: 287167105 cache reads

	CPU0: 21373621 cache writes
	CPU1: 20716692 cache writes
	CPU2: 20860795 cache writes
	CPU3: 22387111 cache writes

Level 1 cache & TLB:
	CPU0: 331177196 level 1 data cache
	CPU1: 291384304 level 1 data cache
	CPU2: 249770404 level 1 data cache
	CPU3: 271853043 level 1 data cache

	CPU0: 140723881016960 level 1 instruct cache
	CPU1: 93845520068816 level 1 instruct cache
	CPU2: 140723881016704 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3570817 last level cache
	CPU1: 3039173 last level cache
	CPU2: 3339184 last level cache
	CPU3: 3162489 last level cache

	CPU0: 331173438 data TLB
	CPU1: 291394643 data TLB
	CPU2: 249770404 data TLB
	CPU3: 271788954 data TLB

	CPU0: 1161329 instruct TLB
	CPU1: 1043691 instruct TLB
	CPU2: 941837 instruct TLB
	CPU3: 979368 instruct TLB
HW Instruction Count:
	CPU0: Used 843968085 instructions
	CPU1: Used 1646647527 instructions
	CPU2: Used 1359058969 instructions
	CPU3: Used 1359058969 instructions

Hardware misses:
	CPU0: 23016309 cache misses
	CPU1: 21456269 cache misses
	CPU2: 21681518 cache misses
	CPU3: 21681518 cache misses

	CPU0: 23016306 branch misses
	CPU1: 21456256 branch misses
	CPU2: 21681518 branch misses
	CPU3: 20058929 branch misses

Cache Read/Write:
	CPU0: 440814938 cache reads
	CPU1: 225059669 cache reads
	CPU2: 202764907 cache reads
	CPU3: 292081722 cache reads

	CPU0: 23016306 cache writes
	CPU1: 21456256 cache writes
	CPU2: 21681518 cache writes
	CPU3: 20058929 cache writes

Level 1 cache & TLB:
	CPU0: 331467842 level 1 data cache
	CPU1: 236790075 level 1 data cache
	CPU2: 252167648 level 1 data cache
	CPU3: 328846437 level 1 data cache

	CPU0: 140736425712320 level 1 instruct cache
	CPU1: 94253146370256 level 1 instruct cache
	CPU2: 140736425712064 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3339621 last level cache
	CPU1: 3436068 last level cache
	CPU2: 3179303 last level cache
	CPU3: 3168826 last level cache

	CPU0: 331406315 data TLB
	CPU1: 236790075 data TLB
	CPU2: 252167609 data TLB
	CPU3: 328846437 data TLB

	CPU0: 1169624 instruct TLB
	CPU1: 867376 instruct TLB
	CPU2: 921490 instruct TLB
	CPU3: 1133534 instruct TLB
HW Instruction Count:
	CPU0: Used 977255630 instructions
	CPU1: Used 1936480002 instructions
	CPU2: Used 1276824940 instructions
	CPU3: Used 1276824940 instructions

Hardware misses:
	CPU0: 26624775 cache misses
	CPU1: 20379580 cache misses
	CPU2: 18809056 cache misses
	CPU3: 18809056 cache misses

	CPU0: 26624779 branch misses
	CPU1: 20379580 branch misses
	CPU2: 18809056 branch misses
	CPU3: 19547342 branch misses

Cache Read/Write:
	CPU0: 393411428 cache reads
	CPU1: 270221779 cache reads
	CPU2: 332589476 cache reads
	CPU3: 370380776 cache reads

	CPU0: 26624779 cache writes
	CPU1: 20379580 cache writes
	CPU2: 18809056 cache writes
	CPU3: 19547342 cache writes

Level 1 cache & TLB:
	CPU0: 324511239 level 1 data cache
	CPU1: 174305933 level 1 data cache
	CPU2: 282155414 level 1 data cache
	CPU3: 297286737 level 1 data cache

	CPU0: 140732716145648 level 1 instruct cache
	CPU1: 94236962836688 level 1 instruct cache
	CPU2: 140732716145392 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2985089 last level cache
	CPU1: 2738841 last level cache
	CPU2: 2918715 last level cache
	CPU3: 2792034 last level cache

	CPU0: 324511199 data TLB
	CPU1: 174305933 data TLB
	CPU2: 282155414 data TLB
	CPU3: 297286737 data TLB

	CPU0: 1053468 instruct TLB
	CPU1: 603563 instruct TLB
	CPU2: 945352 instruct TLB
	CPU3: 981788 instruct TLB
HW Instruction Count:
	CPU0: Used 1187707608 instructions
	CPU1: Used 1479554563 instructions
	CPU2: Used 1298881750 instructions
	CPU3: Used 1298881750 instructions

Hardware misses:
	CPU0: 18009398 cache misses
	CPU1: 19523845 cache misses
	CPU2: 15547728 cache misses
	CPU3: 15547728 cache misses

	CPU0: 18009027 branch misses
	CPU1: 19525423 branch misses
	CPU2: 15547728 branch misses
	CPU3: 17025720 branch misses

Cache Read/Write:
	CPU0: 243698936 cache reads
	CPU1: 381481693 cache reads
	CPU2: 299117009 cache reads
	CPU3: 169007629 cache reads

	CPU0: 18009027 cache writes
	CPU1: 19525423 cache writes
	CPU2: 15547728 cache writes
	CPU3: 17025720 cache writes

Level 1 cache & TLB:
	CPU0: 328163415 level 1 data cache
	CPU1: 305933889 level 1 data cache
	CPU2: 191295708 level 1 data cache
	CPU3: 251846523 level 1 data cache

	CPU0: 140721724461696 level 1 instruct cache
	CPU1: 94209961398480 level 1 instruct cache
	CPU2: 140721724461440 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2792913 last level cache
	CPU1: 3004996 last level cache
	CPU2: 2733767 last level cache
	CPU3: 2836486 last level cache

	CPU0: 328184277 data TLB
	CPU1: 305919390 data TLB
	CPU2: 191295708 data TLB
	CPU3: 251846483 data TLB

	CPU0: 1070097 instruct TLB
	CPU1: 1004229 instruct TLB
	CPU2: 667125 instruct TLB
	CPU3: 818468 instruct TLB
HW Instruction Count:
	CPU0: Used 1383698710 instructions
	CPU1: Used 1514667641 instructions
	CPU2: Used 1126684934 instructions
	CPU3: Used 1126684934 instructions

Hardware misses:
	CPU0: 17998987 cache misses
	CPU1: 16322306 cache misses
	CPU2: 16086211 cache misses
	CPU3: 16086211 cache misses

	CPU0: 17998988 branch misses
	CPU1: 16322385 branch misses
	CPU2: 16086211 branch misses
	CPU3: 19894630 branch misses

Cache Read/Write:
	CPU0: 250757087 cache reads
	CPU1: 304282659 cache reads
	CPU2: 263200696 cache reads
	CPU3: 272522283 cache reads

	CPU0: 17998988 cache writes
	CPU1: 16322385 cache writes
	CPU2: 16086211 cache writes
	CPU3: 19894630 cache writes

Level 1 cache & TLB:
	CPU0: 203133113 level 1 data cache
	CPU1: 305803372 level 1 data cache
	CPU2: 240028901 level 1 data cache
	CPU3: 328163547 level 1 data cache

	CPU0: 140720705690272 level 1 instruct cache
	CPU1: 94482565443792 level 1 instruct cache
	CPU2: 140720705690016 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2876530 last level cache
	CPU1: 2507533 last level cache
	CPU2: 2806948 last level cache
	CPU3: 3090278 last level cache

	CPU0: 203133071 data TLB
	CPU1: 305803372 data TLB
	CPU2: 239969515 data TLB
	CPU3: 328181128 data TLB

	CPU0: 676243 instruct TLB
	CPU1: 993770 instruct TLB
	CPU2: 802873 instruct TLB
	CPU3: 1047962 instruct TLB
HW Instruction Count:
	CPU0: Used 1509606556 instructions
	CPU1: Used 1368843479 instructions
	CPU2: Used 811534451 instructions
	CPU3: Used 811534451 instructions

Hardware misses:
	CPU0: 20210729 cache misses
	CPU1: 19450282 cache misses
	CPU2: 12676430 cache misses
	CPU3: 12676430 cache misses

	CPU0: 20210729 branch misses
	CPU1: 19450284 branch misses
	CPU2: 12676493 branch misses
	CPU3: 17590106 branch misses

Cache Read/Write:
	CPU0: 249518618 cache reads
	CPU1: 290068751 cache reads
	CPU2: 297188497 cache reads
	CPU3: 253294327 cache reads

	CPU0: 20210729 cache writes
	CPU1: 19450284 cache writes
	CPU2: 12676493 cache writes
	CPU3: 17590106 cache writes

Level 1 cache & TLB:
	CPU0: 273595823 level 1 data cache
	CPU1: 188668116 level 1 data cache
	CPU2: 286827990 level 1 data cache
	CPU3: 329834590 level 1 data cache

	CPU0: 140729590912512 level 1 instruct cache
	CPU1: 94085526225104 level 1 instruct cache
	CPU2: 140729590912256 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2965386 last level cache
	CPU1: 2657286 last level cache
	CPU2: 3095818 last level cache
	CPU3: 2623513 last level cache

	CPU0: 273595823 data TLB
	CPU1: 188668077 data TLB
	CPU2: 286809437 data TLB
	CPU3: 329863665 data TLB

	CPU0: 883844 instruct TLB
	CPU1: 632583 instruct TLB
	CPU2: 965520 instruct TLB
	CPU3: 1063991 instruct TLB
HW Instruction Count:
	CPU0: Used 913152932 instructions
	CPU1: Used 1703476541 instructions
	CPU2: Used 1007196695 instructions
	CPU3: Used 1007196695 instructions

Hardware misses:
	CPU0: 16410076 cache misses
	CPU1: 19152348 cache misses
	CPU2: 17001420 cache misses
	CPU3: 17001420 cache misses

	CPU0: 16410076 branch misses
	CPU1: 19152292 branch misses
	CPU2: 17001423 branch misses
	CPU3: 17460019 branch misses

Cache Read/Write:
	CPU0: 250554144 cache reads
	CPU1: 334821984 cache reads
	CPU2: 205832564 cache reads
	CPU3: 302338909 cache reads

	CPU0: 16410076 cache writes
	CPU1: 19152292 cache writes
	CPU2: 17001423 cache writes
	CPU3: 17460019 cache writes

Level 1 cache & TLB:
	CPU0: 264660308 level 1 data cache
	CPU1: 263948685 level 1 data cache
	CPU2: 258925591 level 1 data cache
	CPU3: 290427503 level 1 data cache

	CPU0: 140735624671984 level 1 instruct cache
	CPU1: 94754730037456 level 1 instruct cache
	CPU2: 140735624671728 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2687626 last level cache
	CPU1: 3087902 last level cache
	CPU2: 2769065 last level cache
	CPU3: 2713426 last level cache

	CPU0: 264656549 data TLB
	CPU1: 263948685 data TLB
	CPU2: 258925591 data TLB
	CPU3: 290438449 data TLB

	CPU0: 870178 instruct TLB
	CPU1: 867935 instruct TLB
	CPU2: 850047 instruct TLB
	CPU3: 948214 instruct TLB
HW Instruction Count:
	CPU0: Used 986349000 instructions
	CPU1: Used 1215972186 instructions
	CPU2: Used 1388674851 instructions
	CPU3: Used 1388674851 instructions

Hardware misses:
	CPU0: 15067536 cache misses
	CPU1: 18291558 cache misses
	CPU2: 18387470 cache misses
	CPU3: 18387470 cache misses

	CPU0: 15067536 branch misses
	CPU1: 18291558 branch misses
	CPU2: 18387468 branch misses
	CPU3: 18272305 branch misses

Cache Read/Write:
	CPU0: 314326289 cache reads
	CPU1: 232904910 cache reads
	CPU2: 250812839 cache reads
	CPU3: 293839741 cache reads

	CPU0: 15067536 cache writes
	CPU1: 18291558 cache writes
	CPU2: 18387468 cache writes
	CPU3: 18272305 cache writes

Level 1 cache & TLB:
	CPU0: 317066571 level 1 data cache
	CPU1: 279967254 level 1 data cache
	CPU2: 243105343 level 1 data cache
	CPU3: 236662014 level 1 data cache

	CPU0: 140735553900752 level 1 instruct cache
	CPU1: 94499492077776 level 1 instruct cache
	CPU2: 140735553900496 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2997883 last level cache
	CPU1: 2833387 last level cache
	CPU2: 2492180 last level cache
	CPU3: 2978062 last level cache

	CPU0: 317098680 data TLB
	CPU1: 279967185 data TLB
	CPU2: 243105306 data TLB
	CPU3: 236660858 data TLB

	CPU0: 1028902 instruct TLB
	CPU1: 917472 instruct TLB
	CPU2: 821490 instruct TLB
	CPU3: 784028 instruct TLB
HW Instruction Count:
	CPU0: Used 1580195144 instructions
	CPU1: Used 1351350617 instructions
	CPU2: Used 828126101 instructions
	CPU3: Used 828126101 instructions

Hardware misses:
	CPU0: 18494210 cache misses
	CPU1: 16631451 cache misses
	CPU2: 19045582 cache misses
	CPU3: 19045582 cache misses

	CPU0: 18494210 branch misses
	CPU1: 16631451 branch misses
	CPU2: 19045582 branch misses
	CPU3: 15638370 branch misses

Cache Read/Write:
	CPU0: 224664024 cache reads
	CPU1: 292222424 cache reads
	CPU2: 297824677 cache reads
	CPU3: 278062668 cache reads

	CPU0: 18494210 cache writes
	CPU1: 16631451 cache writes
	CPU2: 19045582 cache writes
	CPU3: 15638370 cache writes

Level 1 cache & TLB:
	CPU0: 403333052 level 1 data cache
	CPU1: 189673752 level 1 data cache
	CPU2: 197507200 level 1 data cache
	CPU3: 286953921 level 1 data cache

	CPU0: 140729411219056 level 1 instruct cache
	CPU1: 94321078673616 level 1 instruct cache
	CPU2: 140729411218800 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3262428 last level cache
	CPU1: 2300250 last level cache
	CPU2: 2908451 last level cache
	CPU3: 2848647 last level cache

	CPU0: 403333052 data TLB
	CPU1: 189673752 data TLB
	CPU2: 197507200 data TLB
	CPU3: 286953882 data TLB

	CPU0: 1286814 instruct TLB
	CPU1: 642286 instruct TLB
	CPU2: 670815 instruct TLB
	CPU3: 945505 instruct TLB
HW Instruction Count:
	CPU0: Used 1013342361 instructions
	CPU1: Used 1652000027 instructions
	CPU2: Used 1250656560 instructions
	CPU3: Used 1250656560 instructions

Hardware misses:
	CPU0: 18802804 cache misses
	CPU1: 16721030 cache misses
	CPU2: 17783405 cache misses
	CPU3: 17783405 cache misses

	CPU0: 18802804 branch misses
	CPU1: 16721030 branch misses
	CPU2: 17783405 branch misses
	CPU3: 16584524 branch misses

Cache Read/Write:
	CPU0: 351086354 cache reads
	CPU1: 345350429 cache reads
	CPU2: 204707446 cache reads
	CPU3: 271642957 cache reads

	CPU0: 18802804 cache writes
	CPU1: 16721030 cache writes
	CPU2: 17783405 cache writes
	CPU3: 16584524 cache writes

Level 1 cache & TLB:
	CPU0: 318730117 level 1 data cache
	CPU1: 213022881 level 1 data cache
	CPU2: 186725820 level 1 data cache
	CPU3: 358135869 level 1 data cache

	CPU0: 140737428118048 level 1 instruct cache
	CPU1: 94914611769552 level 1 instruct cache
	CPU2: 140737428117792 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3033509 last level cache
	CPU1: 2691287 last level cache
	CPU2: 2661797 last level cache
	CPU3: 2967454 last level cache

	CPU0: 318730117 data TLB
	CPU1: 213022881 data TLB
	CPU2: 186725780 data TLB
	CPU3: 358136625 data TLB

	CPU0: 1032595 instruct TLB
	CPU1: 715685 instruct TLB
	CPU2: 629322 instruct TLB
	CPU3: 1168148 instruct TLB
HW Instruction Count:
	CPU0: Used 1332153139 instructions
	CPU1: Used 1292996556 instructions
	CPU2: Used 1280518369 instructions
	CPU3: Used 1280518369 instructions

Hardware misses:
	CPU0: 17011976 cache misses
	CPU1: 16723747 cache misses
	CPU2: 18204299 cache misses
	CPU3: 18204299 cache misses

	CPU0: 17011978 branch misses
	CPU1: 16723747 branch misses
	CPU2: 18204299 branch misses
	CPU3: 18455582 branch misses

Cache Read/Write:
	CPU0: 252437341 cache reads
	CPU1: 289577927 cache reads
	CPU2: 300156288 cache reads
	CPU3: 249651145 cache reads

	CPU0: 17011978 cache writes
	CPU1: 16723747 cache writes
	CPU2: 18204299 cache writes
	CPU3: 18455582 cache writes

Level 1 cache & TLB:
	CPU0: 256828428 level 1 data cache
	CPU1: 349343532 level 1 data cache
	CPU2: 252610223 level 1 data cache
	CPU3: 218633711 level 1 data cache

	CPU0: 140732933269712 level 1 instruct cache
	CPU1: 94548451487952 level 1 instruct cache
	CPU2: 140732933269456 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3153235 last level cache
	CPU1: 2840459 last level cache
	CPU2: 2745344 last level cache
	CPU3: 2579417 last level cache

	CPU0: 256828388 data TLB
	CPU1: 349343532 data TLB
	CPU2: 252610223 data TLB
	CPU3: 218633711 data TLB

	CPU0: 832310 instruct TLB
	CPU1: 1141435 instruct TLB
	CPU2: 838567 instruct TLB
	CPU3: 734620 instruct TLB
HW Instruction Count:
	CPU0: Used 1149902066 instructions
	CPU1: Used 1439767230 instructions
	CPU2: Used 1121995152 instructions
	CPU3: Used 1121995152 instructions

Hardware misses:
	CPU0: 20847851 cache misses
	CPU1: 15783222 cache misses
	CPU2: 17078763 cache misses
	CPU3: 17078763 cache misses

	CPU0: 20851336 branch misses
	CPU1: 15781527 branch misses
	CPU2: 17076196 branch misses
	CPU3: 16575304 branch misses

Cache Read/Write:
	CPU0: 261444085 cache reads
	CPU1: 233183741 cache reads
	CPU2: 320358695 cache reads
	CPU3: 277977348 cache reads

	CPU0: 20851336 cache writes
	CPU1: 15781527 cache writes
	CPU2: 17076196 cache writes
	CPU3: 16575304 cache writes

Level 1 cache & TLB:
	CPU0: 234698393 level 1 data cache
	CPU1: 212692529 level 1 data cache
	CPU2: 260432649 level 1 data cache
	CPU3: 370649202 level 1 data cache

	CPU0: 140728840573424 level 1 instruct cache
	CPU1: 93916075213008 level 1 instruct cache
	CPU2: 140728840573168 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2387917 last level cache
	CPU1: 2907992 last level cache
	CPU2: 2929419 last level cache
	CPU3: 3161378 last level cache

	CPU0: 234698393 data TLB
	CPU1: 212703432 data TLB
	CPU2: 260394945 data TLB
	CPU3: 370649162 data TLB

	CPU0: 778357 instruct TLB
	CPU1: 726519 instruct TLB
	CPU2: 854170 instruct TLB
	CPU3: 1220257 instruct TLB
HW Instruction Count:
	CPU0: Used 1706425599 instructions
	CPU1: Used 1661444890 instructions
	CPU2: Used 869749690 instructions
	CPU3: Used 869749690 instructions

Hardware misses:
	CPU0: 20965708 cache misses
	CPU1: 16968240 cache misses
	CPU2: 17573540 cache misses
	CPU3: 17573540 cache misses

	CPU0: 20965397 branch misses
	CPU1: 16968250 branch misses
	CPU2: 17573540 branch misses
	CPU3: 14587774 branch misses

Cache Read/Write:
	CPU0: 339264232 cache reads
	CPU1: 323229994 cache reads
	CPU2: 225654670 cache reads
	CPU3: 265683709 cache reads

	CPU0: 20965397 cache writes
	CPU1: 16968250 cache writes
	CPU2: 17573540 cache writes
	CPU3: 14587774 cache writes

Level 1 cache & TLB:
	CPU0: 256095453 level 1 data cache
	CPU1: 269330668 level 1 data cache
	CPU2: 247228495 level 1 data cache
	CPU3: 360140503 level 1 data cache

	CPU0: 140725148051072 level 1 instruct cache
	CPU1: 94401564213456 level 1 instruct cache
	CPU2: 140725148050816 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2922384 last level cache
	CPU1: 3117407 last level cache
	CPU2: 2848044 last level cache
	CPU3: 2924480 last level cache

	CPU0: 256095412 data TLB
	CPU1: 269330668 data TLB
	CPU2: 247192893 data TLB
	CPU3: 360140503 data TLB

	CPU0: 861593 instruct TLB
	CPU1: 811549 instruct TLB
	CPU2: 842036 instruct TLB
	CPU3: 1083342 instruct TLB
HW Instruction Count:
	CPU0: Used 1521350634 instructions
	CPU1: Used 1413625233 instructions
	CPU2: Used 1096259460 instructions
	CPU3: Used 1096259460 instructions

Hardware misses:
	CPU0: 18228300 cache misses
	CPU1: 16392640 cache misses
	CPU2: 17779216 cache misses
	CPU3: 17779216 cache misses

	CPU0: 18228106 branch misses
	CPU1: 16392640 branch misses
	CPU2: 17779216 branch misses
	CPU3: 18058752 branch misses

Cache Read/Write:
	CPU0: 199364524 cache reads
	CPU1: 331385994 cache reads
	CPU2: 286025856 cache reads
	CPU3: 276458795 cache reads

	CPU0: 18228106 cache writes
	CPU1: 16392640 cache writes
	CPU2: 17779216 cache writes
	CPU3: 18058752 cache writes

Level 1 cache & TLB:
	CPU0: 237872321 level 1 data cache
	CPU1: 321374013 level 1 data cache
	CPU2: 278784743 level 1 data cache
	CPU3: 237722045 level 1 data cache

	CPU0: 140732576915312 level 1 instruct cache
	CPU1: 94278940524752 level 1 instruct cache
	CPU2: 140732576915056 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2805633 last level cache
	CPU1: 3151476 last level cache
	CPU2: 2328412 last level cache
	CPU3: 2969175 last level cache

	CPU0: 237896032 data TLB
	CPU1: 321373968 data TLB
	CPU2: 278784743 data TLB
	CPU3: 237696903 data TLB

	CPU0: 775974 instruct TLB
	CPU1: 1032931 instruct TLB
	CPU2: 933347 instruct TLB
	CPU3: 792257 instruct TLB
HW Instruction Count:
	CPU0: Used 1513647220 instructions
	CPU1: Used 1225714415 instructions
	CPU2: Used 1030794541 instructions
	CPU3: Used 1030794541 instructions

Hardware misses:
	CPU0: 17973609 cache misses
	CPU1: 16631032 cache misses
	CPU2: 19036163 cache misses
	CPU3: 19036163 cache misses

	CPU0: 17973609 branch misses
	CPU1: 16631032 branch misses
	CPU2: 19036164 branch misses
	CPU3: 16385426 branch misses

Cache Read/Write:
	CPU0: 200788370 cache reads
	CPU1: 202185877 cache reads
	CPU2: 327932333 cache reads
	CPU3: 360103902 cache reads

	CPU0: 17973609 cache writes
	CPU1: 16631032 cache writes
	CPU2: 19036164 cache writes
	CPU3: 16385426 cache writes

Level 1 cache & TLB:
	CPU0: 132356054 level 1 data cache
	CPU1: 259613692 level 1 data cache
	CPU2: 294376637 level 1 data cache
	CPU3: 389676436 level 1 data cache

	CPU0: 140737241727952 level 1 instruct cache
	CPU1: 94056277979344 level 1 instruct cache
	CPU2: 140737241727696 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2673046 last level cache
	CPU1: 2866306 last level cache
	CPU2: 2642006 last level cache
	CPU3: 3086595 last level cache

	CPU0: 132356054 data TLB
	CPU1: 259632546 data TLB
	CPU2: 294354511 data TLB
	CPU3: 389676396 data TLB

	CPU0: 462741 instruct TLB
	CPU1: 849776 instruct TLB
	CPU2: 962575 instruct TLB
	CPU3: 1250872 instruct TLB
HW Instruction Count:
	CPU0: Used 1492677328 instructions
	CPU1: Used 1369373849 instructions
	CPU2: Used 978728585 instructions
	CPU3: Used 978728585 instructions

Hardware misses:
	CPU0: 22935570 cache misses
	CPU1: 18315366 cache misses
	CPU2: 14110831 cache misses
	CPU3: 14110831 cache misses

	CPU0: 22937497 branch misses
	CPU1: 18315367 branch misses
	CPU2: 14110699 branch misses
	CPU3: 14838398 branch misses

Cache Read/Write:
	CPU0: 200127988 cache reads
	CPU1: 258833652 cache reads
	CPU2: 317233348 cache reads
	CPU3: 315180050 cache reads

	CPU0: 22937497 cache writes
	CPU1: 18315367 cache writes
	CPU2: 14110699 cache writes
	CPU3: 14838398 cache writes

Level 1 cache & TLB:
	CPU0: 398557377 level 1 data cache
	CPU1: 225969741 level 1 data cache
	CPU2: 208562917 level 1 data cache
	CPU3: 275081954 level 1 data cache

	CPU0: 140731759214448 level 1 instruct cache
	CPU1: 94652753780944 level 1 instruct cache
	CPU2: 140731759214192 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3673175 last level cache
	CPU1: 2655866 last level cache
	CPU2: 2594292 last level cache
	CPU3: 3004059 last level cache

	CPU0: 398572776 data TLB
	CPU1: 225969701 data TLB
	CPU2: 208537874 data TLB
	CPU3: 275081954 data TLB

	CPU0: 1205789 instruct TLB
	CPU1: 755233 instruct TLB
	CPU2: 716098 instruct TLB
	CPU3: 908722 instruct TLB
HW Instruction Count:
	CPU0: Used 1206547656 instructions
	CPU1: Used 1344232169 instructions
	CPU2: Used 1382815971 instructions
	CPU3: Used 1382815971 instructions

Hardware misses:
	CPU0: 17980169 cache misses
	CPU1: 20010309 cache misses
	CPU2: 11994086 cache misses
	CPU3: 11994086 cache misses

	CPU0: 17980169 branch misses
	CPU1: 20010309 branch misses
	CPU2: 11994086 branch misses
	CPU3: 20220439 branch misses

Cache Read/Write:
	CPU0: 286233898 cache reads
	CPU1: 309685653 cache reads
	CPU2: 223443654 cache reads
	CPU3: 272928106 cache reads

	CPU0: 17980169 cache writes
	CPU1: 20010309 cache writes
	CPU2: 11994086 cache writes
	CPU3: 20220439 cache writes

Level 1 cache & TLB:
	CPU0: 162030642 level 1 data cache
	CPU1: 306683907 level 1 data cache
	CPU2: 213291927 level 1 data cache
	CPU3: 395060204 level 1 data cache

	CPU0: 140729480997184 level 1 instruct cache
	CPU1: 94548763685072 level 1 instruct cache
	CPU2: 140729480996928 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2650897 last level cache
	CPU1: 2983840 last level cache
	CPU2: 2662462 last level cache
	CPU3: 2942286 last level cache

	CPU0: 162030642 data TLB
	CPU1: 306683907 data TLB
	CPU2: 213291927 data TLB
	CPU3: 395060165 data TLB

	CPU0: 549910 instruct TLB
	CPU1: 1007766 instruct TLB
	CPU2: 717375 instruct TLB
	CPU3: 1263640 instruct TLB
HW Instruction Count:
	CPU0: Used 1131383406 instructions
	CPU1: Used 1370265250 instructions
	CPU2: Used 1335480124 instructions
	CPU3: Used 1335480124 instructions

Hardware misses:
	CPU0: 16989635 cache misses
	CPU1: 16915809 cache misses
	CPU2: 17342472 cache misses
	CPU3: 17342472 cache misses

	CPU0: 16989635 branch misses
	CPU1: 16915811 branch misses
	CPU2: 17342472 branch misses
	CPU3: 19232845 branch misses

Cache Read/Write:
	CPU0: 249887039 cache reads
	CPU1: 253097794 cache reads
	CPU2: 276332353 cache reads
	CPU3: 312518872 cache reads

	CPU0: 16989635 cache writes
	CPU1: 16915811 cache writes
	CPU2: 17342472 cache writes
	CPU3: 19232845 cache writes

Level 1 cache & TLB:
	CPU0: 278360969 level 1 data cache
	CPU1: 273676621 level 1 data cache
	CPU2: 204618614 level 1 data cache
	CPU3: 321176502 level 1 data cache

	CPU0: 140721448999056 level 1 instruct cache
	CPU1: 94455503884496 level 1 instruct cache
	CPU2: 140721448998800 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2900003 last level cache
	CPU1: 2798484 last level cache
	CPU2: 2904400 last level cache
	CPU3: 2704539 last level cache

	CPU0: 278360969 data TLB
	CPU1: 273676581 data TLB
	CPU2: 204618614 data TLB
	CPU3: 321176502 data TLB

	CPU0: 899777 instruct TLB
	CPU1: 903368 instruct TLB
	CPU2: 691595 instruct TLB
	CPU3: 1049446 instruct TLB
HW Instruction Count:
	CPU0: Used 1413854407 instructions
	CPU1: Used 1222249863 instructions
	CPU2: Used 1304618088 instructions
	CPU3: Used 1304618088 instructions

Hardware misses:
	CPU0: 18889060 cache misses
	CPU1: 18317447 cache misses
	CPU2: 14116411 cache misses
	CPU3: 14116411 cache misses

	CPU0: 18889060 branch misses
	CPU1: 18317447 branch misses
	CPU2: 14116415 branch misses
	CPU3: 18618393 branch misses

Cache Read/Write:
	CPU0: 310608704 cache reads
	CPU1: 269688934 cache reads
	CPU2: 211698804 cache reads
	CPU3: 301109039 cache reads

	CPU0: 18889060 cache writes
	CPU1: 18317447 cache writes
	CPU2: 14116415 cache writes
	CPU3: 18618393 cache writes

Level 1 cache & TLB:
	CPU0: 341703520 level 1 data cache
	CPU1: 144921740 level 1 data cache
	CPU2: 219794022 level 1 data cache
	CPU3: 370757360 level 1 data cache

	CPU0: 140729846249520 level 1 instruct cache
	CPU1: 94680939155664 level 1 instruct cache
	CPU2: 140729846249264 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2884778 last level cache
	CPU1: 2697555 last level cache
	CPU2: 2688836 last level cache
	CPU3: 2976805 last level cache

	CPU0: 341703520 data TLB
	CPU1: 144921740 data TLB
	CPU2: 219793981 data TLB
	CPU3: 370757360 data TLB

	CPU0: 1101776 instruct TLB
	CPU1: 493033 instruct TLB
	CPU2: 727069 instruct TLB
	CPU3: 1192611 instruct TLB
HW Instruction Count:
	CPU0: Used 1432098252 instructions
	CPU1: Used 1160912550 instructions
	CPU2: Used 1287405389 instructions
	CPU3: Used 1287405389 instructions

Hardware misses:
	CPU0: 19303316 cache misses
	CPU1: 15360987 cache misses
	CPU2: 17653332 cache misses
	CPU3: 17653332 cache misses

	CPU0: 19303314 branch misses
	CPU1: 15359962 branch misses
	CPU2: 17653130 branch misses
	CPU3: 17250778 branch misses

Cache Read/Write:
	CPU0: 314100782 cache reads
	CPU1: 207446417 cache reads
	CPU2: 270659748 cache reads
	CPU3: 299798534 cache reads

	CPU0: 19303314 cache writes
	CPU1: 15359962 cache writes
	CPU2: 17653130 cache writes
	CPU3: 17250778 cache writes

Level 1 cache & TLB:
	CPU0: 267395939 level 1 data cache
	CPU1: 238327387 level 1 data cache
	CPU2: 255490055 level 1 data cache
	CPU3: 316541691 level 1 data cache

	CPU0: 140726799939248 level 1 instruct cache
	CPU1: 94350255997136 level 1 instruct cache
	CPU2: 140726799938992 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3068458 last level cache
	CPU1: 2600729 last level cache
	CPU2: 2907711 last level cache
	CPU3: 2758527 last level cache

	CPU0: 267387129 data TLB
	CPU1: 238327344 data TLB
	CPU2: 255505142 data TLB
	CPU3: 316534841 data TLB

	CPU0: 868236 instruct TLB
	CPU1: 786736 instruct TLB
	CPU2: 871745 instruct TLB
	CPU3: 1029872 instruct TLB
HW Instruction Count:
	CPU0: Used 1059526762 instructions
	CPU1: Used 1317665091 instructions
	CPU2: Used 1514954160 instructions
	CPU3: Used 1514954160 instructions

Hardware misses:
	CPU0: 30202229 cache misses
	CPU1: 24304325 cache misses
	CPU2: 15978317 cache misses
	CPU3: 15978317 cache misses

	CPU0: 30202135 branch misses
	CPU1: 24304334 branch misses
	CPU2: 15978325 branch misses
	CPU3: 18004251 branch misses

Cache Read/Write:
	CPU0: 209425438 cache reads
	CPU1: 358491404 cache reads
	CPU2: 412049822 cache reads
	CPU3: 456336856 cache reads

	CPU0: 30202135 cache writes
	CPU1: 24304334 cache writes
	CPU2: 15978325 cache writes
	CPU3: 18004251 cache writes

Level 1 cache & TLB:
	CPU0: 282354922 level 1 data cache
	CPU1: 300353939 level 1 data cache
	CPU2: 331693025 level 1 data cache
	CPU3: 238070876 level 1 data cache

	CPU0: 140728183869392 level 1 instruct cache
	CPU1: 94032517955792 level 1 instruct cache
	CPU2: 140728183869136 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3350447 last level cache
	CPU1: 3221938 last level cache
	CPU2: 3739398 last level cache
	CPU3: 3120059 last level cache

	CPU0: 282354922 data TLB
	CPU1: 300353895 data TLB
	CPU2: 331660337 data TLB
	CPU3: 238070328 data TLB

	CPU0: 1008497 instruct TLB
	CPU1: 1074961 instruct TLB
	CPU2: 1219631 instruct TLB
	CPU3: 883527 instruct TLB
HW Instruction Count:
	CPU0: Used 1700946755 instructions
	CPU1: Used 944181398 instructions
	CPU2: Used 1565909661 instructions
	CPU3: Used 1565909661 instructions

Hardware misses:
	CPU0: 23046509 cache misses
	CPU1: 21910863 cache misses
	CPU2: 18804615 cache misses
	CPU3: 18804615 cache misses

	CPU0: 23046371 branch misses
	CPU1: 21910788 branch misses
	CPU2: 18804427 branch misses
	CPU3: 23259490 branch misses

Cache Read/Write:
	CPU0: 245812476 cache reads
	CPU1: 384333838 cache reads
	CPU2: 255626116 cache reads
	CPU3: 273912625 cache reads

	CPU0: 23046371 cache writes
	CPU1: 21910788 cache writes
	CPU2: 18804427 cache writes
	CPU3: 23259490 cache writes

Level 1 cache & TLB:
	CPU0: 282661321 level 1 data cache
	CPU1: 339334396 level 1 data cache
	CPU2: 301703989 level 1 data cache
	CPU3: 224203368 level 1 data cache

	CPU0: 140725236421584 level 1 instruct cache
	CPU1: 94876325286096 level 1 instruct cache
	CPU2: 140725236421328 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3266300 last level cache
	CPU1: 3260657 last level cache
	CPU2: 3866095 last level cache
	CPU3: 2957022 last level cache

	CPU0: 282661321 data TLB
	CPU1: 339334472 data TLB
	CPU2: 301686380 data TLB
	CPU3: 224221121 data TLB

	CPU0: 990158 instruct TLB
	CPU1: 1190520 instruct TLB
	CPU2: 1127065 instruct TLB
	CPU3: 812891 instruct TLB
HW Instruction Count:
	CPU0: Used 1363971411 instructions
	CPU1: Used 1662849118 instructions
	CPU2: Used 1045669283 instructions
	CPU3: Used 1045669283 instructions

Hardware misses:
	CPU0: 22345737 cache misses
	CPU1: 22933402 cache misses
	CPU2: 23263109 cache misses
	CPU3: 23263109 cache misses

	CPU0: 22345745 branch misses
	CPU1: 22933329 branch misses
	CPU2: 23263188 branch misses
	CPU3: 17894849 branch misses

Cache Read/Write:
	CPU0: 332333635 cache reads
	CPU1: 252715154 cache reads
	CPU2: 247933769 cache reads
	CPU3: 324399935 cache reads

	CPU0: 22345745 cache writes
	CPU1: 22933329 cache writes
	CPU2: 23263188 cache writes
	CPU3: 17894849 cache writes

Level 1 cache & TLB:
	CPU0: 229250297 level 1 data cache
	CPU1: 382385663 level 1 data cache
	CPU2: 297007626 level 1 data cache
	CPU3: 237949745 level 1 data cache

	CPU0: 140734200975104 level 1 instruct cache
	CPU1: 93989950996688 level 1 instruct cache
	CPU2: 140734200974848 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3115521 last level cache
	CPU1: 3374165 last level cache
	CPU2: 3502600 last level cache
	CPU3: 3177887 last level cache

	CPU0: 229233921 data TLB
	CPU1: 382358467 data TLB
	CPU2: 297007586 data TLB
	CPU3: 237949745 data TLB

	CPU0: 800527 instruct TLB
	CPU1: 1305110 instruct TLB
	CPU2: 1079938 instruct TLB
	CPU3: 839959 instruct TLB
HW Instruction Count:
	CPU0: Used 1526372105 instructions
	CPU1: Used 1065800172 instructions
	CPU2: Used 1384756286 instructions
	CPU3: Used 1384756286 instructions

Hardware misses:
	CPU0: 22841952 cache misses
	CPU1: 21436854 cache misses
	CPU2: 20072947 cache misses
	CPU3: 20072947 cache misses

	CPU0: 22841099 branch misses
	CPU1: 21436854 branch misses
	CPU2: 20072947 branch misses
	CPU3: 21131420 branch misses

Cache Read/Write:
	CPU0: 288470599 cache reads
	CPU1: 255678350 cache reads
	CPU2: 386741881 cache reads
	CPU3: 230225716 cache reads

	CPU0: 22841099 cache writes
	CPU1: 21436854 cache writes
	CPU2: 20072947 cache writes
	CPU3: 21131420 cache writes

Level 1 cache & TLB:
	CPU0: 348309393 level 1 data cache
	CPU1: 250317568 level 1 data cache
	CPU2: 244784569 level 1 data cache
	CPU3: 299818628 level 1 data cache

	CPU0: 140723100531520 level 1 instruct cache
	CPU1: 94755020964048 level 1 instruct cache
	CPU2: 140723100531264 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3442443 last level cache
	CPU1: 2970005 last level cache
	CPU2: 3462723 last level cache
	CPU3: 3230907 last level cache

	CPU0: 348309393 data TLB
	CPU1: 250327328 data TLB
	CPU2: 244784529 data TLB
	CPU3: 299807111 data TLB

	CPU0: 1198733 instruct TLB
	CPU1: 876811 instruct TLB
	CPU2: 915506 instruct TLB
	CPU3: 1050099 instruct TLB
HW Instruction Count:
	CPU0: Used 1149154455 instructions
	CPU1: Used 1752563474 instructions
	CPU2: Used 1314130610 instructions
	CPU3: Used 1314130610 instructions

Hardware misses:
	CPU0: 24193309 cache misses
	CPU1: 18928023 cache misses
	CPU2: 22328416 cache misses
	CPU3: 22328416 cache misses

	CPU0: 24193532 branch misses
	CPU1: 18928331 branch misses
	CPU2: 22328417 branch misses
	CPU3: 20033510 branch misses

Cache Read/Write:
	CPU0: 310921372 cache reads
	CPU1: 189028464 cache reads
	CPU2: 294484758 cache reads
	CPU3: 368381942 cache reads

	CPU0: 24193532 cache writes
	CPU1: 18928331 cache writes
	CPU2: 22328417 cache writes
	CPU3: 20033510 cache writes

Level 1 cache & TLB:
	CPU0: 240156701 level 1 data cache
	CPU1: 428274991 level 1 data cache
	CPU2: 303864374 level 1 data cache
	CPU3: 171283063 level 1 data cache

	CPU0: 140720640622544 level 1 instruct cache
	CPU1: 94851928842448 level 1 instruct cache
	CPU2: 140720640622288 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2927318 last level cache
	CPU1: 3490911 last level cache
	CPU2: 3397781 last level cache
	CPU3: 3182281 last level cache

	CPU0: 240197502 data TLB
	CPU1: 428270617 data TLB
	CPU2: 303864336 data TLB
	CPU3: 171273102 data TLB

	CPU0: 865535 instruct TLB
	CPU1: 1424425 instruct TLB
	CPU2: 1067230 instruct TLB
	CPU3: 664965 instruct TLB
HW Instruction Count:
	CPU0: Used 1280792481 instructions
	CPU1: Used 1066476999 instructions
	CPU2: Used 1772159114 instructions
	CPU3: Used 1772159114 instructions

Hardware misses:
	CPU0: 19898944 cache misses
	CPU1: 21052448 cache misses
	CPU2: 24555522 cache misses
	CPU3: 24555522 cache misses

	CPU0: 19898944 branch misses
	CPU1: 21052448 branch misses
	CPU2: 24555611 branch misses
	CPU3: 21315187 branch misses

Cache Read/Write:
	CPU0: 252169033 cache reads
	CPU1: 331700568 cache reads
	CPU2: 300435512 cache reads
	CPU3: 275198397 cache reads

	CPU0: 19898944 cache writes
	CPU1: 21052448 cache writes
	CPU2: 24555611 cache writes
	CPU3: 21315187 cache writes

Level 1 cache & TLB:
	CPU0: 258365725 level 1 data cache
	CPU1: 290586328 level 1 data cache
	CPU2: 289034982 level 1 data cache
	CPU3: 305243573 level 1 data cache

	CPU0: 140734328271104 level 1 instruct cache
	CPU1: 94898260615376 level 1 instruct cache
	CPU2: 140734328270848 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3068267 last level cache
	CPU1: 3352955 last level cache
	CPU2: 3472039 last level cache
	CPU3: 3148529 last level cache

	CPU0: 258365725 data TLB
	CPU1: 290586289 data TLB
	CPU2: 289034982 data TLB
	CPU3: 305243573 data TLB

	CPU0: 957665 instruct TLB
	CPU1: 1026175 instruct TLB
	CPU2: 1019406 instruct TLB
	CPU3: 1070329 instruct TLB
HW Instruction Count:
	CPU0: Used 835937776 instructions
	CPU1: Used 1338696400 instructions
	CPU2: Used 1482879389 instructions
	CPU3: Used 1482879389 instructions

Hardware misses:
	CPU0: 23588449 cache misses
	CPU1: 21408480 cache misses
	CPU2: 20783708 cache misses
	CPU3: 20783708 cache misses

	CPU0: 23588449 branch misses
	CPU1: 21408480 branch misses
	CPU2: 20783706 branch misses
	CPU3: 21011174 branch misses

Cache Read/Write:
	CPU0: 301004920 cache reads
	CPU1: 209175362 cache reads
	CPU2: 298362196 cache reads
	CPU3: 353457592 cache reads

	CPU0: 23588449 cache writes
	CPU1: 21408480 cache writes
	CPU2: 20783706 cache writes
	CPU3: 21011174 cache writes

Level 1 cache & TLB:
	CPU0: 339073267 level 1 data cache
	CPU1: 292557408 level 1 data cache
	CPU2: 168004273 level 1 data cache
	CPU3: 345956748 level 1 data cache

	CPU0: 140731078944192 level 1 instruct cache
	CPU1: 94610038808784 level 1 instruct cache
	CPU2: 140731078943936 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3526379 last level cache
	CPU1: 3230791 last level cache
	CPU2: 3139052 last level cache
	CPU3: 3386011 last level cache

	CPU0: 339073267 data TLB
	CPU1: 292557408 data TLB
	CPU2: 168004234 data TLB
	CPU3: 345956748 data TLB

	CPU0: 1168705 instruct TLB
	CPU1: 1042222 instruct TLB
	CPU2: 674357 instruct TLB
	CPU3: 1193972 instruct TLB
HW Instruction Count:
	CPU0: Used 1554895449 instructions
	CPU1: Used 1187761829 instructions
	CPU2: Used 1410220776 instructions
	CPU3: Used 1410220776 instructions

Hardware misses:
	CPU0: 20611141 cache misses
	CPU1: 18179515 cache misses
	CPU2: 24734666 cache misses
	CPU3: 24734666 cache misses

	CPU0: 20611141 branch misses
	CPU1: 18179515 branch misses
	CPU2: 24734666 branch misses
	CPU3: 23192812 branch misses

Cache Read/Write:
	CPU0: 253663886 cache reads
	CPU1: 358296061 cache reads
	CPU2: 278648657 cache reads
	CPU3: 331937952 cache reads

	CPU0: 20611141 cache writes
	CPU1: 18179515 cache writes
	CPU2: 24734666 cache writes
	CPU3: 23192812 cache writes

Level 1 cache & TLB:
	CPU0: 267831956 level 1 data cache
	CPU1: 313680460 level 1 data cache
	CPU2: 295481930 level 1 data cache
	CPU3: 268587739 level 1 data cache

	CPU0: 140736133877072 level 1 instruct cache
	CPU1: 94117704782032 level 1 instruct cache
	CPU2: 140736133876816 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3353532 last level cache
	CPU1: 3453980 last level cache
	CPU2: 3253322 last level cache
	CPU3: 3271978 last level cache

	CPU0: 267831956 data TLB
	CPU1: 313680460 data TLB
	CPU2: 295481930 data TLB
	CPU3: 268587698 data TLB

	CPU0: 997901 instruct TLB
	CPU1: 1108987 instruct TLB
	CPU2: 1073583 instruct TLB
	CPU3: 979830 instruct TLB
HW Instruction Count:
	CPU0: Used 1517418145 instructions
	CPU1: Used 1290107323 instructions
	CPU2: Used 1262836164 instructions
	CPU3: Used 1262836164 instructions

Hardware misses:
	CPU0: 20979645 cache misses
	CPU1: 20908832 cache misses
	CPU2: 22585802 cache misses
	CPU3: 22585802 cache misses

	CPU0: 20979641 branch misses
	CPU1: 20908832 branch misses
	CPU2: 22585802 branch misses
	CPU3: 21900856 branch misses

Cache Read/Write:
	CPU0: 257379849 cache reads
	CPU1: 382357403 cache reads
	CPU2: 311977441 cache reads
	CPU3: 207831703 cache reads

	CPU0: 20979641 cache writes
	CPU1: 20908832 cache writes
	CPU2: 22585802 cache writes
	CPU3: 21900856 cache writes

Level 1 cache & TLB:
	CPU0: 257584396 level 1 data cache
	CPU1: 268928412 level 1 data cache
	CPU2: 338198147 level 1 data cache
	CPU3: 280797293 level 1 data cache

	CPU0: 140731047380112 level 1 instruct cache
	CPU1: 93982686236880 level 1 instruct cache
	CPU2: 140731047379856 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3694495 last level cache
	CPU1: 2883353 last level cache
	CPU2: 3676025 last level cache
	CPU3: 3028332 last level cache

	CPU0: 257584356 data TLB
	CPU1: 268928412 data TLB
	CPU2: 338198147 data TLB
	CPU3: 280797293 data TLB

	CPU0: 934802 instruct TLB
	CPU1: 960217 instruct TLB
	CPU2: 1213986 instruct TLB
	CPU3: 1007878 instruct TLB
HW Instruction Count:
	CPU0: Used 1435309287 instructions
	CPU1: Used 1785181558 instructions
	CPU2: Used 1380093555 instructions
	CPU3: Used 1380093555 instructions

Hardware misses:
	CPU0: 24590969 cache misses
	CPU1: 19219798 cache misses
	CPU2: 20966541 cache misses
	CPU3: 20966541 cache misses

	CPU0: 24594873 branch misses
	CPU1: 19219798 branch misses
	CPU2: 20965327 branch misses
	CPU3: 21018296 branch misses

Cache Read/Write:
	CPU0: 376153412 cache reads
	CPU1: 298176003 cache reads
	CPU2: 208976308 cache reads
	CPU3: 278596227 cache reads

	CPU0: 24594873 cache writes
	CPU1: 19219798 cache writes
	CPU2: 20965327 cache writes
	CPU3: 21018296 cache writes

Level 1 cache & TLB:
	CPU0: 321882167 level 1 data cache
	CPU1: 313942550 level 1 data cache
	CPU2: 309049083 level 1 data cache
	CPU3: 200315935 level 1 data cache

	CPU0: 140727817094224 level 1 instruct cache
	CPU1: 94148694114512 level 1 instruct cache
	CPU2: 140727817093968 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3367209 last level cache
	CPU1: 3533403 last level cache
	CPU2: 3217833 last level cache
	CPU3: 2998725 last level cache

	CPU0: 321875102 data TLB
	CPU1: 313942510 data TLB
	CPU2: 309049083 data TLB
	CPU3: 200336313 data TLB

	CPU0: 1104030 instruct TLB
	CPU1: 1076866 instruct TLB
	CPU2: 1105329 instruct TLB
	CPU3: 719874 instruct TLB
HW Instruction Count:
	CPU0: Used 1365041574 instructions
	CPU1: Used 1285323766 instructions
	CPU2: Used 1294383847 instructions
	CPU3: Used 1294383847 instructions

Hardware misses:
	CPU0: 23885466 cache misses
	CPU1: 21017463 cache misses
	CPU2: 24440088 cache misses
	CPU3: 24440088 cache misses

	CPU0: 23885466 branch misses
	CPU1: 21017464 branch misses
	CPU2: 24439944 branch misses
	CPU3: 16605373 branch misses

Cache Read/Write:
	CPU0: 236997862 cache reads
	CPU1: 288263712 cache reads
	CPU2: 358574816 cache reads
	CPU3: 276061696 cache reads

	CPU0: 23885466 cache writes
	CPU1: 21017464 cache writes
	CPU2: 24439944 cache writes
	CPU3: 16605373 cache writes

Level 1 cache & TLB:
	CPU0: 286229566 level 1 data cache
	CPU1: 174577401 level 1 data cache
	CPU2: 294145972 level 1 data cache
	CPU3: 392368706 level 1 data cache

	CPU0: 140723645135792 level 1 instruct cache
	CPU1: 94655008800976 level 1 instruct cache
	CPU2: 140723645135536 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3492249 last level cache
	CPU1: 2794332 last level cache
	CPU2: 3157339 last level cache
	CPU3: 3712022 last level cache

	CPU0: 286229566 data TLB
	CPU1: 174577359 data TLB
	CPU2: 294166214 data TLB
	CPU3: 392319160 data TLB

	CPU0: 998720 instruct TLB
	CPU1: 698633 instruct TLB
	CPU2: 1033635 instruct TLB
	CPU3: 1377932 instruct TLB
HW Instruction Count:
	CPU0: Used 1201627226 instructions
	CPU1: Used 1217932245 instructions
	CPU2: Used 1804150613 instructions
	CPU3: Used 1804150613 instructions

Hardware misses:
	CPU0: 23875953 cache misses
	CPU1: 21203561 cache misses
	CPU2: 21717204 cache misses
	CPU3: 21717204 cache misses

	CPU0: 23876219 branch misses
	CPU1: 21203553 branch misses
	CPU2: 21717204 branch misses
	CPU3: 20928100 branch misses

Cache Read/Write:
	CPU0: 324352893 cache reads
	CPU1: 235819668 cache reads
	CPU2: 268690675 cache reads
	CPU3: 332480350 cache reads

	CPU0: 23876219 cache writes
	CPU1: 21203553 cache writes
	CPU2: 21717204 cache writes
	CPU3: 20928100 cache writes

Level 1 cache & TLB:
	CPU0: 238141402 level 1 data cache
	CPU1: 280603826 level 1 data cache
	CPU2: 354007962 level 1 data cache
	CPU3: 271924399 level 1 data cache

	CPU0: 140735741292560 level 1 instruct cache
	CPU1: 94656601247952 level 1 instruct cache
	CPU2: 140735741292304 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3205286 last level cache
	CPU1: 3016261 last level cache
	CPU2: 3598605 last level cache
	CPU3: 3436866 last level cache

	CPU0: 238154882 data TLB
	CPU1: 280541358 data TLB
	CPU2: 354007962 data TLB
	CPU3: 271924358 data TLB

	CPU0: 844594 instruct TLB
	CPU1: 1002527 instruct TLB
	CPU2: 1234013 instruct TLB
	CPU3: 1046406 instruct TLB
HW Instruction Count:
	CPU0: Used 1384425623 instructions
	CPU1: Used 1360874606 instructions
	CPU2: Used 1165948937 instructions
	CPU3: Used 1165948937 instructions

Hardware misses:
	CPU0: 21625077 cache misses
	CPU1: 21909008 cache misses
	CPU2: 22118849 cache misses
	CPU3: 22118849 cache misses

	CPU0: 21625077 branch misses
	CPU1: 21909008 branch misses
	CPU2: 22118646 branch misses
	CPU3: 20836996 branch misses

Cache Read/Write:
	CPU0: 275320163 cache reads
	CPU1: 266392340 cache reads
	CPU2: 313672244 cache reads
	CPU3: 305498861 cache reads

	CPU0: 21625077 cache writes
	CPU1: 21909008 cache writes
	CPU2: 22118646 cache writes
	CPU3: 20836996 cache writes

Level 1 cache & TLB:
	CPU0: 231202396 level 1 data cache
	CPU1: 283354531 level 1 data cache
	CPU2: 301714618 level 1 data cache
	CPU3: 328813758 level 1 data cache

	CPU0: 140724045792016 level 1 instruct cache
	CPU1: 93933446787280 level 1 instruct cache
	CPU2: 140724045791760 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3143133 last level cache
	CPU1: 3279841 last level cache
	CPU2: 3626944 last level cache
	CPU3: 3244561 last level cache

	CPU0: 231202396 data TLB
	CPU1: 283277976 data TLB
	CPU2: 301714618 data TLB
	CPU3: 328859319 data TLB

	CPU0: 861309 instruct TLB
	CPU1: 991528 instruct TLB
	CPU2: 1115182 instruct TLB
	CPU3: 1124661 instruct TLB
HW Instruction Count:
	CPU0: Used 944792486 instructions
	CPU1: Used 1820458303 instructions
	CPU2: Used 1361697289 instructions
	CPU3: Used 1361697289 instructions

Hardware misses:
	CPU0: 18780076 cache misses
	CPU1: 24438813 cache misses
	CPU2: 23867474 cache misses
	CPU3: 23867474 cache misses

	CPU0: 18780289 branch misses
	CPU1: 24439848 branch misses
	CPU2: 23867467 branch misses
	CPU3: 18990485 branch misses

Cache Read/Write:
	CPU0: 338306606 cache reads
	CPU1: 204728023 cache reads
	CPU2: 305900223 cache reads
	CPU3: 311256165 cache reads

	CPU0: 18780289 cache writes
	CPU1: 24439848 cache writes
	CPU2: 23867467 cache writes
	CPU3: 18990485 cache writes

Level 1 cache & TLB:
	CPU0: 287677691 level 1 data cache
	CPU1: 270604281 level 1 data cache
	CPU2: 275398571 level 1 data cache
	CPU3: 310274924 level 1 data cache

	CPU0: 140736878154560 level 1 instruct cache
	CPU1: 94226098786512 level 1 instruct cache
	CPU2: 140736878154304 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3607227 last level cache
	CPU1: 2879103 last level cache
	CPU2: 3505878 last level cache
	CPU3: 3238609 last level cache

	CPU0: 287677691 data TLB
	CPU1: 270593179 data TLB
	CPU2: 275398530 data TLB
	CPU3: 310274924 data TLB

	CPU0: 1017955 instruct TLB
	CPU1: 949965 instruct TLB
	CPU2: 1005075 instruct TLB
	CPU3: 1094887 instruct TLB
HW Instruction Count:
	CPU0: Used 991492162 instructions
	CPU1: Used 1313354059 instructions
	CPU2: Used 1784221738 instructions
	CPU3: Used 1784221738 instructions

Hardware misses:
	CPU0: 24577480 cache misses
	CPU1: 23307168 cache misses
	CPU2: 20057269 cache misses
	CPU3: 20057269 cache misses

	CPU0: 24577480 branch misses
	CPU1: 23307168 branch misses
	CPU2: 20056967 branch misses
	CPU3: 18545535 branch misses

Cache Read/Write:
	CPU0: 309946458 cache reads
	CPU1: 227021734 cache reads
	CPU2: 370803540 cache reads
	CPU3: 251888724 cache reads

	CPU0: 24577480 cache writes
	CPU1: 23307168 cache writes
	CPU2: 20056967 cache writes
	CPU3: 18545535 cache writes

Level 1 cache & TLB:
	CPU0: 271774103 level 1 data cache
	CPU1: 299287319 level 1 data cache
	CPU2: 237385618 level 1 data cache
	CPU3: 337093316 level 1 data cache

	CPU0: 140729389337744 level 1 instruct cache
	CPU1: 94380801638608 level 1 instruct cache
	CPU2: 140729389337488 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3303289 last level cache
	CPU1: 3151395 last level cache
	CPU2: 3361465 last level cache
	CPU3: 3371174 last level cache

	CPU0: 271748695 data TLB
	CPU1: 299305052 data TLB
	CPU2: 237385618 data TLB
	CPU3: 337093276 data TLB

	CPU0: 965376 instruct TLB
	CPU1: 1036224 instruct TLB
	CPU2: 879848 instruct TLB
	CPU3: 1154657 instruct TLB
HW Instruction Count:
	CPU0: Used 1664977239 instructions
	CPU1: Used 1241278564 instructions
	CPU2: Used 1181761866 instructions
	CPU3: Used 1181761866 instructions

Hardware misses:
	CPU0: 22136408 cache misses
	CPU1: 22007078 cache misses
	CPU2: 22414321 cache misses
	CPU3: 22414321 cache misses

	CPU0: 22136408 branch misses
	CPU1: 22007078 branch misses
	CPU2: 22414315 branch misses
	CPU3: 20927890 branch misses

Cache Read/Write:
	CPU0: 333313168 cache reads
	CPU1: 537748697 cache reads
	CPU2: 227056547 cache reads
	CPU3: 130597325 cache reads

	CPU0: 22136408 cache writes
	CPU1: 22007078 cache writes
	CPU2: 22414315 cache writes
	CPU3: 20927890 cache writes

Level 1 cache & TLB:
	CPU0: 322101565 level 1 data cache
	CPU1: 385099897 level 1 data cache
	CPU2: 279414857 level 1 data cache
	CPU3: 284806149 level 1 data cache

	CPU0: 140720505935648 level 1 instruct cache
	CPU1: 94226115780816 level 1 instruct cache
	CPU2: 140720505935392 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 5270228 last level cache
	CPU1: 4139407 last level cache
	CPU2: 3505040 last level cache
	CPU3: 3560065 last level cache

	CPU0: 322101640 data TLB
	CPU1: 385096460 data TLB
	CPU2: 279429005 data TLB
	CPU3: 284806149 data TLB

	CPU0: 1441096 instruct TLB
	CPU1: 1496853 instruct TLB
	CPU2: 996931 instruct TLB
	CPU3: 1013968 instruct TLB
HW Instruction Count:
	CPU0: Used 1110192240 instructions
	CPU1: Used 1619789559 instructions
	CPU2: Used 1356078161 instructions
	CPU3: Used 1356078161 instructions

Hardware misses:
	CPU0: 20287887 cache misses
	CPU1: 18810176 cache misses
	CPU2: 17018478 cache misses
	CPU3: 17018478 cache misses

	CPU0: 20288096 branch misses
	CPU1: 18810176 branch misses
	CPU2: 17018478 branch misses
	CPU3: 13948801 branch misses

Cache Read/Write:
	CPU0: 239945062 cache reads
	CPU1: 299437130 cache reads
	CPU2: 302611771 cache reads
	CPU3: 250946134 cache reads

	CPU0: 20288096 cache writes
	CPU1: 18810176 cache writes
	CPU2: 17018478 cache writes
	CPU3: 13948801 cache writes

Level 1 cache & TLB:
	CPU0: 190588022 level 1 data cache
	CPU1: 237081825 level 1 data cache
	CPU2: 252338555 level 1 data cache
	CPU3: 398216272 level 1 data cache

	CPU0: 140722497831840 level 1 instruct cache
	CPU1: 94563480883408 level 1 instruct cache
	CPU2: 140722497831584 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2410802 last level cache
	CPU1: 2931628 last level cache
	CPU2: 2758372 last level cache
	CPU3: 3246605 last level cache

	CPU0: 190588022 data TLB
	CPU1: 237081782 data TLB
	CPU2: 252338555 data TLB
	CPU3: 398216272 data TLB

	CPU0: 645888 instruct TLB
	CPU1: 797293 instruct TLB
	CPU2: 843124 instruct TLB
	CPU3: 1290859 instruct TLB
HW Instruction Count:
	CPU0: Used 1229548594 instructions
	CPU1: Used 838325754 instructions
	CPU2: Used 1358785699 instructions
	CPU3: Used 1358785699 instructions

Hardware misses:
	CPU0: 21135875 cache misses
	CPU1: 16823165 cache misses
	CPU2: 18496551 cache misses
	CPU3: 18496551 cache misses

	CPU0: 21135875 branch misses
	CPU1: 16823165 branch misses
	CPU2: 18496551 branch misses
	CPU3: 13883509 branch misses

Cache Read/Write:
	CPU0: 207155227 cache reads
	CPU1: 321865545 cache reads
	CPU2: 295142087 cache reads
	CPU3: 267038708 cache reads

	CPU0: 21135875 cache writes
	CPU1: 16823165 cache writes
	CPU2: 18496551 cache writes
	CPU3: 13883509 cache writes

Level 1 cache & TLB:
	CPU0: 232442010 level 1 data cache
	CPU1: 237062207 level 1 data cache
	CPU2: 370902153 level 1 data cache
	CPU3: 237275197 level 1 data cache

	CPU0: 140735654294080 level 1 instruct cache
	CPU1: 94096629166288 level 1 instruct cache
	CPU2: 140735654293824 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2702121 last level cache
	CPU1: 2906551 last level cache
	CPU2: 3053433 last level cache
	CPU3: 2624558 last level cache

	CPU0: 232442010 data TLB
	CPU1: 237062207 data TLB
	CPU2: 370902153 data TLB
	CPU3: 237275156 data TLB

	CPU0: 771719 instruct TLB
	CPU1: 800413 instruct TLB
	CPU2: 1198776 instruct TLB
	CPU3: 790449 instruct TLB
HW Instruction Count:
	CPU0: Used 1158763580 instructions
	CPU1: Used 1313619481 instructions
	CPU2: Used 1302178981 instructions
	CPU3: Used 1302178981 instructions

Hardware misses:
	CPU0: 18918829 cache misses
	CPU1: 16788313 cache misses
	CPU2: 16801330 cache misses
	CPU3: 16801330 cache misses

	CPU0: 18918893 branch misses
	CPU1: 16786694 branch misses
	CPU2: 16801256 branch misses
	CPU3: 16671659 branch misses

Cache Read/Write:
	CPU0: 349844172 cache reads
	CPU1: 303208298 cache reads
	CPU2: 199060290 cache reads
	CPU3: 241031652 cache reads

	CPU0: 18918893 cache writes
	CPU1: 16786694 cache writes
	CPU2: 16801256 cache writes
	CPU3: 16671659 cache writes

Level 1 cache & TLB:
	CPU0: 282479693 level 1 data cache
	CPU1: 180018862 level 1 data cache
	CPU2: 323984270 level 1 data cache
	CPU3: 291654755 level 1 data cache

	CPU0: 140733570067392 level 1 instruct cache
	CPU1: 94196791541968 level 1 instruct cache
	CPU2: 140733570067136 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3040946 last level cache
	CPU1: 2655060 last level cache
	CPU2: 2848628 last level cache
	CPU3: 2724068 last level cache

	CPU0: 282446654 data TLB
	CPU1: 180015198 data TLB
	CPU2: 323984230 data TLB
	CPU3: 291671849 data TLB

	CPU0: 927164 instruct TLB
	CPU1: 591637 instruct TLB
	CPU2: 1065082 instruct TLB
	CPU3: 948544 instruct TLB
HW Instruction Count:
	CPU0: Used 1093773168 instructions
	CPU1: Used 1467245582 instructions
	CPU2: Used 1195332041 instructions
	CPU3: Used 1195332041 instructions

Hardware misses:
	CPU0: 16449300 cache misses
	CPU1: 17788590 cache misses
	CPU2: 18210394 cache misses
	CPU3: 18210394 cache misses

	CPU0: 16449300 branch misses
	CPU1: 17788590 branch misses
	CPU2: 18210371 branch misses
	CPU3: 16840390 branch misses

Cache Read/Write:
	CPU0: 302671251 cache reads
	CPU1: 344788824 cache reads
	CPU2: 259086659 cache reads
	CPU3: 267234456 cache reads

	CPU0: 16449300 cache writes
	CPU1: 17788590 cache writes
	CPU2: 18210371 cache writes
	CPU3: 16840390 cache writes

Level 1 cache & TLB:
	CPU0: 301329642 level 1 data cache
	CPU1: 315137035 level 1 data cache
	CPU2: 273140565 level 1 data cache
	CPU3: 189194441 level 1 data cache

	CPU0: 140732969306544 level 1 instruct cache
	CPU1: 94002094469328 level 1 instruct cache
	CPU2: 140732969306288 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3057740 last level cache
	CPU1: 2919049 last level cache
	CPU2: 2640319 last level cache
	CPU3: 2753224 last level cache

	CPU0: 301329602 data TLB
	CPU1: 315101805 data TLB
	CPU2: 273172740 data TLB
	CPU3: 189194441 data TLB

	CPU0: 976656 instruct TLB
	CPU1: 1030840 instruct TLB
	CPU2: 898412 instruct TLB
	CPU3: 645658 instruct TLB
HW Instruction Count:
	CPU0: Used 939275867 instructions
	CPU1: Used 1316625076 instructions
	CPU2: Used 1490836202 instructions
	CPU3: Used 1490836202 instructions

Hardware misses:
	CPU0: 18357728 cache misses
	CPU1: 15630157 cache misses
	CPU2: 17618324 cache misses
	CPU3: 17618324 cache misses

	CPU0: 18357728 branch misses
	CPU1: 15630353 branch misses
	CPU2: 17618324 branch misses
	CPU3: 18630838 branch misses

Cache Read/Write:
	CPU0: 270825753 cache reads
	CPU1: 370406410 cache reads
	CPU2: 276202039 cache reads
	CPU3: 172921971 cache reads

	CPU0: 18357728 cache writes
	CPU1: 15630353 cache writes
	CPU2: 17618324 cache writes
	CPU3: 18630838 cache writes

Level 1 cache & TLB:
	CPU0: 210776138 level 1 data cache
	CPU1: 257238743 level 1 data cache
	CPU2: 301281447 level 1 data cache
	CPU3: 309761089 level 1 data cache

	CPU0: 140735010974768 level 1 instruct cache
	CPU1: 93979171147984 level 1 instruct cache
	CPU2: 140735010974512 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2858135 last level cache
	CPU1: 2886368 last level cache
	CPU2: 2769298 last level cache
	CPU3: 2644656 last level cache

	CPU0: 210776138 data TLB
	CPU1: 257270540 data TLB
	CPU2: 301244562 data TLB
	CPU3: 309761049 data TLB

	CPU0: 731487 instruct TLB
	CPU1: 833621 instruct TLB
	CPU2: 1011829 instruct TLB
	CPU3: 1009005 instruct TLB
HW Instruction Count:
	CPU0: Used 1548323944 instructions
	CPU1: Used 1354832756 instructions
	CPU2: Used 1056262136 instructions
	CPU3: Used 1056262136 instructions

Hardware misses:
	CPU0: 17258610 cache misses
	CPU1: 15971102 cache misses
	CPU2: 17336355 cache misses
	CPU3: 17336355 cache misses

	CPU0: 17245586 branch misses
	CPU1: 15971102 branch misses
	CPU2: 17336355 branch misses
	CPU3: 19786442 branch misses

Cache Read/Write:
	CPU0: 230811452 cache reads
	CPU1: 302884566 cache reads
	CPU2: 281245613 cache reads
	CPU3: 277141205 cache reads

	CPU0: 17245586 cache writes
	CPU1: 15971102 cache writes
	CPU2: 17336355 cache writes
	CPU3: 19786442 cache writes

Level 1 cache & TLB:
	CPU0: 245776714 level 1 data cache
	CPU1: 338249020 level 1 data cache
	CPU2: 207031866 level 1 data cache
	CPU3: 287073268 level 1 data cache

	CPU0: 140721641052848 level 1 instruct cache
	CPU1: 93972424937680 level 1 instruct cache
	CPU2: 140721641052592 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2740134 last level cache
	CPU1: 3012487 last level cache
	CPU2: 2655995 last level cache
	CPU3: 2866893 last level cache

	CPU0: 245776674 data TLB
	CPU1: 338249020 data TLB
	CPU2: 206982498 data TLB
	CPU3: 287073268 data TLB

	CPU0: 811285 instruct TLB
	CPU1: 1095272 instruct TLB
	CPU2: 698005 instruct TLB
	CPU3: 943071 instruct TLB
HW Instruction Count:
	CPU0: Used 1669416520 instructions
	CPU1: Used 1107294912 instructions
	CPU2: Used 1083215366 instructions
	CPU3: Used 1083215366 instructions

Hardware misses:
	CPU0: 18349767 cache misses
	CPU1: 16651163 cache misses
	CPU2: 17977494 cache misses
	CPU3: 17977494 cache misses

	CPU0: 18349767 branch misses
	CPU1: 16651242 branch misses
	CPU2: 17977494 branch misses
	CPU3: 16027404 branch misses

Cache Read/Write:
	CPU0: 266378765 cache reads
	CPU1: 302612931 cache reads
	CPU2: 244312620 cache reads
	CPU3: 340562175 cache reads

	CPU0: 18349767 cache writes
	CPU1: 16651242 cache writes
	CPU2: 17977494 cache writes
	CPU3: 16027404 cache writes

Level 1 cache & TLB:
	CPU0: 266146629 level 1 data cache
	CPU1: 269025999 level 1 data cache
	CPU2: 254727077 level 1 data cache
	CPU3: 288308308 level 1 data cache

	CPU0: 140729004580608 level 1 instruct cache
	CPU1: 94726858133712 level 1 instruct cache
	CPU2: 140729004580352 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2821372 last level cache
	CPU1: 2978837 last level cache
	CPU2: 2506976 last level cache
	CPU3: 2990078 last level cache

	CPU0: 266146588 data TLB
	CPU1: 269025999 data TLB
	CPU2: 254727077 data TLB
	CPU3: 288291267 data TLB

	CPU0: 871971 instruct TLB
	CPU1: 889256 instruct TLB
	CPU2: 839750 instruct TLB
	CPU3: 964703 instruct TLB
HW Instruction Count:
	CPU0: Used 939529587 instructions
	CPU1: Used 1400337786 instructions
	CPU2: Used 1481872944 instructions
	CPU3: Used 1481872944 instructions

Hardware misses:
	CPU0: 19928387 cache misses
	CPU1: 16413923 cache misses
	CPU2: 14939116 cache misses
	CPU3: 14939116 cache misses

	CPU0: 19930037 branch misses
	CPU1: 16413923 branch misses
	CPU2: 14939117 branch misses
	CPU3: 18897615 branch misses

Cache Read/Write:
	CPU0: 235048050 cache reads
	CPU1: 292546713 cache reads
	CPU2: 221244847 cache reads
	CPU3: 343744312 cache reads

	CPU0: 19930037 cache writes
	CPU1: 16413923 cache writes
	CPU2: 14939117 cache writes
	CPU3: 18897615 cache writes

Level 1 cache & TLB:
	CPU0: 280307933 level 1 data cache
	CPU1: 210225692 level 1 data cache
	CPU2: 254809437 level 1 data cache
	CPU3: 332724816 level 1 data cache

	CPU0: 140725143945648 level 1 instruct cache
	CPU1: 94613170913488 level 1 instruct cache
	CPU2: 140725143945392 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2936346 last level cache
	CPU1: 2362403 last level cache
	CPU2: 2981901 last level cache
	CPU3: 3033132 last level cache

	CPU0: 280307933 data TLB
	CPU1: 210215712 data TLB
	CPU2: 254809170 data TLB
	CPU3: 332724777 data TLB

	CPU0: 920809 instruct TLB
	CPU1: 706951 instruct TLB
	CPU2: 843656 instruct TLB
	CPU3: 1076554 instruct TLB
HW Instruction Count:
	CPU0: Used 966518366 instructions
	CPU1: Used 1536448480 instructions
	CPU2: Used 1073150162 instructions
	CPU3: Used 1073150162 instructions

Hardware misses:
	CPU0: 17605373 cache misses
	CPU1: 17263580 cache misses
	CPU2: 17891070 cache misses
	CPU3: 17891070 cache misses

	CPU0: 17605367 branch misses
	CPU1: 17263580 branch misses
	CPU2: 17891070 branch misses
	CPU3: 17822446 branch misses

Cache Read/Write:
	CPU0: 283351234 cache reads
	CPU1: 266295739 cache reads
	CPU2: 334770398 cache reads
	CPU3: 208617439 cache reads

	CPU0: 17605367 cache writes
	CPU1: 17263580 cache writes
	CPU2: 17891070 cache writes
	CPU3: 17822446 cache writes

Level 1 cache & TLB:
	CPU0: 298290904 level 1 data cache
	CPU1: 226966618 level 1 data cache
	CPU2: 251773040 level 1 data cache
	CPU3: 301768689 level 1 data cache

	CPU0: 140723841662800 level 1 instruct cache
	CPU1: 94763159437520 level 1 instruct cache
	CPU2: 140723841662544 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2812117 last level cache
	CPU1: 2666454 last level cache
	CPU2: 3093018 last level cache
	CPU3: 2812221 last level cache

	CPU0: 298290863 data TLB
	CPU1: 226966618 data TLB
	CPU2: 251773040 data TLB
	CPU3: 301768689 data TLB

	CPU0: 980600 instruct TLB
	CPU1: 749350 instruct TLB
	CPU2: 850841 instruct TLB
	CPU3: 969187 instruct TLB
HW Instruction Count:
	CPU0: Used 1481567584 instructions
	CPU1: Used 1178980041 instructions
	CPU2: Used 1001310718 instructions
	CPU3: Used 1001310718 instructions

Hardware misses:
	CPU0: 18874961 cache misses
	CPU1: 17915823 cache misses
	CPU2: 15740430 cache misses
	CPU3: 15740430 cache misses

	CPU0: 18874961 branch misses
	CPU1: 17915823 branch misses
	CPU2: 15740427 branch misses
	CPU3: 17418482 branch misses

Cache Read/Write:
	CPU0: 273838301 cache reads
	CPU1: 292157684 cache reads
	CPU2: 243320854 cache reads
	CPU3: 283040485 cache reads

	CPU0: 18874961 cache writes
	CPU1: 17915823 cache writes
	CPU2: 15740427 cache writes
	CPU3: 17418482 cache writes

Level 1 cache & TLB:
	CPU0: 250994434 level 1 data cache
	CPU1: 269654243 level 1 data cache
	CPU2: 312013362 level 1 data cache
	CPU3: 246484637 level 1 data cache

	CPU0: 140724090168176 level 1 instruct cache
	CPU1: 94681097666768 level 1 instruct cache
	CPU2: 140724090167920 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2687551 last level cache
	CPU1: 3001654 last level cache
	CPU2: 2938538 last level cache
	CPU3: 2801319 last level cache

	CPU0: 250994434 data TLB
	CPU1: 269654243 data TLB
	CPU2: 312013322 data TLB
	CPU3: 246484637 data TLB

	CPU0: 834146 instruct TLB
	CPU1: 915338 instruct TLB
	CPU2: 1021179 instruct TLB
	CPU3: 824116 instruct TLB
HW Instruction Count:
	CPU0: Used 1208981137 instructions
	CPU1: Used 1563813694 instructions
	CPU2: Used 6485526693 instructions
	CPU3: Used 6485526693 instructions

Hardware misses:
	CPU0: 19039575 cache misses
	CPU1: 17469046 cache misses
	CPU2: 18180964 cache misses
	CPU3: 18180964 cache misses

	CPU0: 19040902 branch misses
	CPU1: 17469046 branch misses
	CPU2: 18180964 branch misses
	CPU3: 14934878 branch misses

Cache Read/Write:
	CPU0: 269004518 cache reads
	CPU1: 311078160 cache reads
	CPU2: 327115110 cache reads
	CPU3: 185000044 cache reads

	CPU0: 19040902 cache writes
	CPU1: 17469046 cache writes
	CPU2: 18180964 cache writes
	CPU3: 14934878 cache writes

Level 1 cache & TLB:
	CPU0: 249216416 level 1 data cache
	CPU1: 317494803 level 1 data cache
	CPU2: 212269308 level 1 data cache
	CPU3: 298144364 level 1 data cache

	CPU0: 140735575915888 level 1 instruct cache
	CPU1: 93924253204688 level 1 instruct cache
	CPU2: 140735575915632 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2961136 last level cache
	CPU1: 2949639 last level cache
	CPU2: 2687005 last level cache
	CPU3: 2732227 last level cache

	CPU0: 249216700 data TLB
	CPU1: 317499187 data TLB
	CPU2: 212269500 data TLB
	CPU3: 298135775 data TLB

	CPU0: 822532 instruct TLB
	CPU1: 1023919 instruct TLB
	CPU2: 707188 instruct TLB
	CPU3: 976197 instruct TLB
HW Instruction Count:
	CPU0: Used 794277827 instructions
	CPU1: Used 1331647069 instructions
	CPU2: Used 1645927432 instructions
	CPU3: Used 1645927432 instructions

Hardware misses:
	CPU0: 20338948 cache misses
	CPU1: 16033941 cache misses
	CPU2: 19442101 cache misses
	CPU3: 19442101 cache misses

	CPU0: 20338948 branch misses
	CPU1: 16033941 branch misses
	CPU2: 19442217 branch misses
	CPU3: 14846438 branch misses

Cache Read/Write:
	CPU0: 243463733 cache reads
	CPU1: 257558034 cache reads
	CPU2: 267297918 cache reads
	CPU3: 324272860 cache reads

	CPU0: 20338948 cache writes
	CPU1: 16033941 cache writes
	CPU2: 19442217 cache writes
	CPU3: 14846438 cache writes

Level 1 cache & TLB:
	CPU0: 355764459 level 1 data cache
	CPU1: 223889136 level 1 data cache
	CPU2: 226747272 level 1 data cache
	CPU3: 271097696 level 1 data cache

	CPU0: 140732780726176 level 1 instruct cache
	CPU1: 94875366809808 level 1 instruct cache
	CPU2: 140732780725920 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2966277 last level cache
	CPU1: 2493731 last level cache
	CPU2: 3123373 last level cache
	CPU3: 2751120 last level cache

	CPU0: 355764418 data TLB
	CPU1: 223889136 data TLB
	CPU2: 226747272 data TLB
	CPU3: 271082171 data TLB

	CPU0: 1132910 instruct TLB
	CPU1: 742107 instruct TLB
	CPU2: 760477 instruct TLB
	CPU3: 891877 instruct TLB
HW Instruction Count:
	CPU0: Used 1045977803 instructions
	CPU1: Used 1246839803 instructions
	CPU2: Used 1464581072 instructions
	CPU3: Used 1464581072 instructions

Hardware misses:
	CPU0: 20356541 cache misses
	CPU1: 15623367 cache misses
	CPU2: 17259011 cache misses
	CPU3: 17259011 cache misses

	CPU0: 20356545 branch misses
	CPU1: 15623367 branch misses
	CPU2: 17259009 branch misses
	CPU3: 16852389 branch misses

Cache Read/Write:
	CPU0: 225252510 cache reads
	CPU1: 307398114 cache reads
	CPU2: 303472870 cache reads
	CPU3: 258029842 cache reads

	CPU0: 20356545 cache writes
	CPU1: 15623367 cache writes
	CPU2: 17259009 cache writes
	CPU3: 16852389 cache writes

Level 1 cache & TLB:
	CPU0: 224974990 level 1 data cache
	CPU1: 300698595 level 1 data cache
	CPU2: 273447668 level 1 data cache
	CPU3: 278527036 level 1 data cache

	CPU0: 140727760412528 level 1 instruct cache
	CPU1: 94181507789008 level 1 instruct cache
	CPU2: 140727760412272 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2455709 last level cache
	CPU1: 3008023 last level cache
	CPU2: 2919369 last level cache
	CPU3: 2949510 last level cache

	CPU0: 224987923 data TLB
	CPU1: 300698595 data TLB
	CPU2: 273447742 data TLB
	CPU3: 278508515 data TLB

	CPU0: 742803 instruct TLB
	CPU1: 989887 instruct TLB
	CPU2: 901702 instruct TLB
	CPU3: 926164 instruct TLB
HW Instruction Count:
	CPU0: Used 1590708265 instructions
	CPU1: Used 1038136077 instructions
	CPU2: Used 1286822011 instructions
	CPU3: Used 1286822011 instructions

Hardware misses:
	CPU0: 19613725 cache misses
	CPU1: 17541305 cache misses
	CPU2: 16986963 cache misses
	CPU3: 16986963 cache misses

	CPU0: 19613755 branch misses
	CPU1: 17541306 branch misses
	CPU2: 16986963 branch misses
	CPU3: 16213636 branch misses

Cache Read/Write:
	CPU0: 236549812 cache reads
	CPU1: 315930707 cache reads
	CPU2: 283399292 cache reads
	CPU3: 257096041 cache reads

	CPU0: 19613755 cache writes
	CPU1: 17541306 cache writes
	CPU2: 16986963 cache writes
	CPU3: 16213636 cache writes

Level 1 cache & TLB:
	CPU0: 241496838 level 1 data cache
	CPU1: 269752656 level 1 data cache
	CPU2: 239554370 level 1 data cache
	CPU3: 325306530 level 1 data cache

	CPU0: 140736993723792 level 1 instruct cache
	CPU1: 94328060842192 level 1 instruct cache
	CPU2: 140736993723536 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2974241 last level cache
	CPU1: 2590005 last level cache
	CPU2: 2775843 last level cache
	CPU3: 2971260 last level cache

	CPU0: 241512128 data TLB
	CPU1: 269752614 data TLB
	CPU2: 239554370 data TLB
	CPU3: 325210572 data TLB

	CPU0: 786836 instruct TLB
	CPU1: 890417 instruct TLB
	CPU2: 802382 instruct TLB
	CPU3: 1065385 instruct TLB
HW Instruction Count:
	CPU0: Used 1538069491 instructions
	CPU1: Used 1124782110 instructions
	CPU2: Used 1079700349 instructions
	CPU3: Used 1079700349 instructions

Hardware misses:
	CPU0: 18711304 cache misses
	CPU1: 13725559 cache misses
	CPU2: 19926272 cache misses
	CPU3: 19926272 cache misses

	CPU0: 18711304 branch misses
	CPU1: 13725559 branch misses
	CPU2: 19926272 branch misses
	CPU3: 17776129 branch misses

Cache Read/Write:
	CPU0: 190351539 cache reads
	CPU1: 308788306 cache reads
	CPU2: 265313993 cache reads
	CPU3: 327229383 cache reads

	CPU0: 18711304 cache writes
	CPU1: 13725559 cache writes
	CPU2: 19926272 cache writes
	CPU3: 17776129 cache writes

Level 1 cache & TLB:
	CPU0: 233243013 level 1 data cache
	CPU1: 287671242 level 1 data cache
	CPU2: 345273109 level 1 data cache
	CPU3: 212046965 level 1 data cache

	CPU0: 140724225810608 level 1 instruct cache
	CPU1: 94189437608144 level 1 instruct cache
	CPU2: 140724225810352 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2675168 last level cache
	CPU1: 2996931 last level cache
	CPU2: 3118467 last level cache
	CPU3: 2557447 last level cache

	CPU0: 233222373 data TLB
	CPU1: 287684198 data TLB
	CPU2: 345273109 data TLB
	CPU3: 212046925 data TLB

	CPU0: 781224 instruct TLB
	CPU1: 948593 instruct TLB
	CPU2: 1119241 instruct TLB
	CPU3: 723312 instruct TLB
HW Instruction Count:
	CPU0: Used 1259151191 instructions
	CPU1: Used 1179550693 instructions
	CPU2: Used 1370663042 instructions
	CPU3: Used 1370663042 instructions

Hardware misses:
	CPU0: 19021474 cache misses
	CPU1: 17580745 cache misses
	CPU2: 18173771 cache misses
	CPU3: 18173771 cache misses

	CPU0: 19020468 branch misses
	CPU1: 17580745 branch misses
	CPU2: 18173302 branch misses
	CPU3: 15335964 branch misses

Cache Read/Write:
	CPU0: 336030273 cache reads
	CPU1: 210740998 cache reads
	CPU2: 290395100 cache reads
	CPU3: 255085434 cache reads

	CPU0: 19020468 cache writes
	CPU1: 17580745 cache writes
	CPU2: 18173302 cache writes
	CPU3: 15335964 cache writes

Level 1 cache & TLB:
	CPU0: 257894740 level 1 data cache
	CPU1: 361135848 level 1 data cache
	CPU2: 189588973 level 1 data cache
	CPU3: 269545446 level 1 data cache

	CPU0: 140724510802416 level 1 instruct cache
	CPU1: 94108460896464 level 1 instruct cache
	CPU2: 140724510802160 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2729581 last level cache
	CPU1: 3304827 last level cache
	CPU2: 2400327 last level cache
	CPU3: 2948799 last level cache

	CPU0: 257894701 data TLB
	CPU1: 361135848 data TLB
	CPU2: 189588973 data TLB
	CPU3: 269545446 data TLB

	CPU0: 852533 instruct TLB
	CPU1: 1162089 instruct TLB
	CPU2: 643392 instruct TLB
	CPU3: 896349 instruct TLB
HW Instruction Count:
	CPU0: Used 1152814045 instructions
	CPU1: Used 1471113507 instructions
	CPU2: Used 1453819291 instructions
	CPU3: Used 1453819291 instructions

Hardware misses:
	CPU0: 18442182 cache misses
	CPU1: 18783538 cache misses
	CPU2: 16049882 cache misses
	CPU3: 16049882 cache misses

	CPU0: 18442182 branch misses
	CPU1: 18783544 branch misses
	CPU2: 16049882 branch misses
	CPU3: 17295130 branch misses

Cache Read/Write:
	CPU0: 251027421 cache reads
	CPU1: 367790104 cache reads
	CPU2: 240387953 cache reads
	CPU3: 232618087 cache reads

	CPU0: 18442182 cache writes
	CPU1: 18783544 cache writes
	CPU2: 16049882 cache writes
	CPU3: 17295130 cache writes

Level 1 cache & TLB:
	CPU0: 224000807 level 1 data cache
	CPU1: 161075440 level 1 data cache
	CPU2: 354207688 level 1 data cache
	CPU3: 338863809 level 1 data cache

	CPU0: 140736467194016 level 1 instruct cache
	CPU1: 94338507296976 level 1 instruct cache
	CPU2: 140736467193760 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2890263 last level cache
	CPU1: 2748736 last level cache
	CPU2: 2825252 last level cache
	CPU3: 2901364 last level cache

	CPU0: 224000807 data TLB
	CPU1: 161075400 data TLB
	CPU2: 354207688 data TLB
	CPU3: 338863809 data TLB

	CPU0: 741958 instruct TLB
	CPU1: 543992 instruct TLB
	CPU2: 1157150 instruct TLB
	CPU3: 1117413 instruct TLB
HW Instruction Count:
	CPU0: Used 1118331307 instructions
	CPU1: Used 1457989499 instructions
	CPU2: Used 1267841770 instructions
	CPU3: Used 1267841770 instructions

Hardware misses:
	CPU0: 19424554 cache misses
	CPU1: 15206061 cache misses
	CPU2: 16888841 cache misses
	CPU3: 16888841 cache misses

	CPU0: 19425374 branch misses
	CPU1: 15206061 branch misses
	CPU2: 16888841 branch misses
	CPU3: 17836888 branch misses

Cache Read/Write:
	CPU0: 286821011 cache reads
	CPU1: 266195845 cache reads
	CPU2: 235734697 cache reads
	CPU3: 305187985 cache reads

	CPU0: 19425374 cache writes
	CPU1: 15206061 cache writes
	CPU2: 16888841 cache writes
	CPU3: 17836888 cache writes

Level 1 cache & TLB:
	CPU0: 237765563 level 1 data cache
	CPU1: 183457634 level 1 data cache
	CPU2: 337858225 level 1 data cache
	CPU3: 318912739 level 1 data cache

	CPU0: 140723531592464 level 1 instruct cache
	CPU1: 94393233273040 level 1 instruct cache
	CPU2: 140723531592208 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2701116 last level cache
	CPU1: 2674189 last level cache
	CPU2: 3120641 last level cache
	CPU3: 2891377 last level cache

	CPU0: 237765563 data TLB
	CPU1: 183457634 data TLB
	CPU2: 337858225 data TLB
	CPU3: 318912702 data TLB

	CPU0: 782994 instruct TLB
	CPU1: 624184 instruct TLB
	CPU2: 1099671 instruct TLB
	CPU3: 1063100 instruct TLB
HW Instruction Count:
	CPU0: Used 1241893459 instructions
	CPU1: Used 1229685685 instructions
	CPU2: Used 1403134398 instructions
	CPU3: Used 1403134398 instructions

Hardware misses:
	CPU0: 18971067 cache misses
	CPU1: 14791626 cache misses
	CPU2: 18940579 cache misses
	CPU3: 18940579 cache misses

	CPU0: 18970029 branch misses
	CPU1: 14791589 branch misses
	CPU2: 18940380 branch misses
	CPU3: 16568513 branch misses

Cache Read/Write:
	CPU0: 347548499 cache reads
	CPU1: 211208770 cache reads
	CPU2: 249859818 cache reads
	CPU3: 284545889 cache reads

	CPU0: 18970029 cache writes
	CPU1: 14791589 cache writes
	CPU2: 18940380 cache writes
	CPU3: 16568513 cache writes

Level 1 cache & TLB:
	CPU0: 216658370 level 1 data cache
	CPU1: 338339818 level 1 data cache
	CPU2: 289744283 level 1 data cache
	CPU3: 233424925 level 1 data cache

	CPU0: 140736525255488 level 1 instruct cache
	CPU1: 94338602123472 level 1 instruct cache
	CPU2: 140736525255232 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2898441 last level cache
	CPU1: 3144147 last level cache
	CPU2: 2745959 last level cache
	CPU3: 2599897 last level cache

	CPU0: 216658331 data TLB
	CPU1: 338324776 data TLB
	CPU2: 289744283 data TLB
	CPU3: 233419516 data TLB

	CPU0: 722901 instruct TLB
	CPU1: 1090825 instruct TLB
	CPU2: 959363 instruct TLB
	CPU3: 790789 instruct TLB
HW Instruction Count:
	CPU0: Used 1140377979 instructions
	CPU1: Used 1173674062 instructions
	CPU2: Used 1064756900 instructions
	CPU3: Used 1064756900 instructions

Hardware misses:
	CPU0: 18729385 cache misses
	CPU1: 17072447 cache misses
	CPU2: 17631229 cache misses
	CPU3: 17631229 cache misses

	CPU0: 18729382 branch misses
	CPU1: 17072447 branch misses
	CPU2: 17631336 branch misses
	CPU3: 16369545 branch misses

Cache Read/Write:
	CPU0: 269412109 cache reads
	CPU1: 282182791 cache reads
	CPU2: 306185800 cache reads
	CPU3: 234742182 cache reads

	CPU0: 18729382 cache writes
	CPU1: 17072447 cache writes
	CPU2: 17631336 cache writes
	CPU3: 16369545 cache writes

Level 1 cache & TLB:
	CPU0: 324844656 level 1 data cache
	CPU1: 298070177 level 1 data cache
	CPU2: 198380060 level 1 data cache
	CPU3: 265819012 level 1 data cache

	CPU0: 140724261583040 level 1 instruct cache
	CPU1: 94160321421520 level 1 instruct cache
	CPU2: 140724261582784 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2954457 last level cache
	CPU1: 3167062 last level cache
	CPU2: 2628120 last level cache
	CPU3: 2717386 last level cache

	CPU0: 324844616 data TLB
	CPU1: 298090621 data TLB
	CPU2: 198313286 data TLB
	CPU3: 265819012 data TLB

	CPU0: 1056688 instruct TLB
	CPU1: 981642 instruct TLB
	CPU2: 685939 instruct TLB
	CPU3: 872370 instruct TLB
HW Instruction Count:
	CPU0: Used 1805672599 instructions
	CPU1: Used 1084692304 instructions
	CPU2: Used 803306830 instructions
	CPU3: Used 803306830 instructions

Hardware misses:
	CPU0: 19514140 cache misses
	CPU1: 16549867 cache misses
	CPU2: 18616364 cache misses
	CPU3: 18616364 cache misses

	CPU0: 19514140 branch misses
	CPU1: 16549868 branch misses
	CPU2: 18616336 branch misses
	CPU3: 15739380 branch misses

Cache Read/Write:
	CPU0: 271926122 cache reads
	CPU1: 266428330 cache reads
	CPU2: 240145304 cache reads
	CPU3: 316173124 cache reads

	CPU0: 19514140 cache writes
	CPU1: 16549868 cache writes
	CPU2: 18616336 cache writes
	CPU3: 15739380 cache writes

Level 1 cache & TLB:
	CPU0: 219806270 level 1 data cache
	CPU1: 368908184 level 1 data cache
	CPU2: 289595889 level 1 data cache
	CPU3: 199973400 level 1 data cache

	CPU0: 140734499847024 level 1 instruct cache
	CPU1: 94534357180624 level 1 instruct cache
	CPU2: 140734499846768 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2623136 last level cache
	CPU1: 3202999 last level cache
	CPU2: 2850926 last level cache
	CPU3: 2663876 last level cache

	CPU0: 219806230 data TLB
	CPU1: 368872429 data TLB
	CPU2: 289614235 data TLB
	CPU3: 199973400 data TLB

	CPU0: 734048 instruct TLB
	CPU1: 1196203 instruct TLB
	CPU2: 955593 instruct TLB
	CPU3: 665299 instruct TLB
HW Instruction Count:
	CPU0: Used 1483748400 instructions
	CPU1: Used 1434596271 instructions
	CPU2: Used 1387374698 instructions
	CPU3: Used 1387374698 instructions

Hardware misses:
	CPU0: 20624492 cache misses
	CPU1: 15348205 cache misses
	CPU2: 19506901 cache misses
	CPU3: 19506901 cache misses

	CPU0: 20624492 branch misses
	CPU1: 15348205 branch misses
	CPU2: 19505735 branch misses
	CPU3: 14732634 branch misses

Cache Read/Write:
	CPU0: 311550758 cache reads
	CPU1: 325277541 cache reads
	CPU2: 276058232 cache reads
	CPU3: 248550263 cache reads

	CPU0: 20624492 cache writes
	CPU1: 15348205 cache writes
	CPU2: 19505735 cache writes
	CPU3: 14732634 cache writes

Level 1 cache & TLB:
	CPU0: 279689195 level 1 data cache
	CPU1: 265630232 level 1 data cache
	CPU2: 220258506 level 1 data cache
	CPU3: 315180504 level 1 data cache

	CPU0: 140734138904640 level 1 instruct cache
	CPU1: 94738188628176 level 1 instruct cache
	CPU2: 140734138904384 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2894911 last level cache
	CPU1: 2758520 last level cache
	CPU2: 2628831 last level cache
	CPU3: 3138623 last level cache

	CPU0: 279689195 data TLB
	CPU1: 265609348 data TLB
	CPU2: 220258506 data TLB
	CPU3: 315180464 data TLB

	CPU0: 931346 instruct TLB
	CPU1: 877997 instruct TLB
	CPU2: 743928 instruct TLB
	CPU3: 1023158 instruct TLB
HW Instruction Count:
	CPU0: Used 1044429334 instructions
	CPU1: Used 1253940954 instructions
	CPU2: Used 1502387022 instructions
	CPU3: Used 1502387022 instructions

Hardware misses:
	CPU0: 17871267 cache misses
	CPU1: 16301734 cache misses
	CPU2: 16406334 cache misses
	CPU3: 16406334 cache misses

	CPU0: 17871253 branch misses
	CPU1: 16301029 branch misses
	CPU2: 16406334 branch misses
	CPU3: 18822315 branch misses

Cache Read/Write:
	CPU0: 211374609 cache reads
	CPU1: 308828778 cache reads
	CPU2: 267499238 cache reads
	CPU3: 304755865 cache reads

	CPU0: 17871253 cache writes
	CPU1: 16301029 cache writes
	CPU2: 16406334 cache writes
	CPU3: 18822315 cache writes

Level 1 cache & TLB:
	CPU0: 209647477 level 1 data cache
	CPU1: 277336549 level 1 data cache
	CPU2: 304632959 level 1 data cache
	CPU3: 287269605 level 1 data cache

	CPU0: 140728279806048 level 1 instruct cache
	CPU1: 94056125485264 level 1 instruct cache
	CPU2: 140728279805792 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2584481 last level cache
	CPU1: 3045700 last level cache
	CPU2: 2805320 last level cache
	CPU3: 2973461 last level cache

	CPU0: 209640360 data TLB
	CPU1: 277342942 data TLB
	CPU2: 304633049 data TLB
	CPU3: 287269681 data TLB

	CPU0: 698052 instruct TLB
	CPU1: 920995 instruct TLB
	CPU2: 1007046 instruct TLB
	CPU3: 955914 instruct TLB
HW Instruction Count:
	CPU0: Used 1373340118 instructions
	CPU1: Used 1382390477 instructions
	CPU2: Used 1138779380 instructions
	CPU3: Used 1138779380 instructions

Hardware misses:
	CPU0: 18605116 cache misses
	CPU1: 17238034 cache misses
	CPU2: 18705421 cache misses
	CPU3: 18705421 cache misses

	CPU0: 18605116 branch misses
	CPU1: 17238034 branch misses
	CPU2: 18705423 branch misses
	CPU3: 15803816 branch misses

Cache Read/Write:
	CPU0: 260385481 cache reads
	CPU1: 246724300 cache reads
	CPU2: 280584539 cache reads
	CPU3: 304779472 cache reads

	CPU0: 18605116 cache writes
	CPU1: 17238034 cache writes
	CPU2: 18705423 cache writes
	CPU3: 15803816 cache writes

Level 1 cache & TLB:
	CPU0: 301466161 level 1 data cache
	CPU1: 268879869 level 1 data cache
	CPU2: 242111755 level 1 data cache
	CPU3: 264630297 level 1 data cache

	CPU0: 140736525590800 level 1 instruct cache
	CPU1: 94501265690832 level 1 instruct cache
	CPU2: 140736525590544 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2681287 last level cache
	CPU1: 2986730 last level cache
	CPU2: 2923214 last level cache
	CPU3: 2734423 last level cache

	CPU0: 301481432 data TLB
	CPU1: 268879869 data TLB
	CPU2: 242111717 data TLB
	CPU3: 264630297 data TLB

	CPU0: 988149 instruct TLB
	CPU1: 883338 instruct TLB
	CPU2: 802667 instruct TLB
	CPU3: 872304 instruct TLB
HW Instruction Count:
	CPU0: Used 1206395783 instructions
	CPU1: Used 1182100895 instructions
	CPU2: Used 1155216075 instructions
	CPU3: Used 1155216075 instructions

Hardware misses:
	CPU0: 18974790 cache misses
	CPU1: 16515297 cache misses
	CPU2: 16784425 cache misses
	CPU3: 16784425 cache misses

	CPU0: 18974771 branch misses
	CPU1: 16515297 branch misses
	CPU2: 16784425 branch misses
	CPU3: 17786915 branch misses

Cache Read/Write:
	CPU0: 261086014 cache reads
	CPU1: 312315059 cache reads
	CPU2: 213807536 cache reads
	CPU3: 306432329 cache reads

	CPU0: 18974771 cache writes
	CPU1: 16515297 cache writes
	CPU2: 16784425 cache writes
	CPU3: 17786915 cache writes

Level 1 cache & TLB:
	CPU0: 246733291 level 1 data cache
	CPU1: 262305507 level 1 data cache
	CPU2: 278374991 level 1 data cache
	CPU3: 290699844 level 1 data cache

	CPU0: 140727840494976 level 1 instruct cache
	CPU1: 94361488290000 level 1 instruct cache
	CPU2: 140727840494720 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2872957 last level cache
	CPU1: 2924103 last level cache
	CPU2: 2781046 last level cache
	CPU3: 2697390 last level cache

	CPU0: 246733250 data TLB
	CPU1: 262305507 data TLB
	CPU2: 278374991 data TLB
	CPU3: 290699844 data TLB

	CPU0: 807851 instruct TLB
	CPU1: 862637 instruct TLB
	CPU2: 924116 instruct TLB
	CPU3: 955560 instruct TLB
HW Instruction Count:
	CPU0: Used 1383094060 instructions
	CPU1: Used 1267496437 instructions
	CPU2: Used 782963137 instructions
	CPU3: Used 782963137 instructions

Hardware misses:
	CPU0: 19517533 cache misses
	CPU1: 18242295 cache misses
	CPU2: 15469482 cache misses
	CPU3: 15469482 cache misses

	CPU0: 19517533 branch misses
	CPU1: 18242305 branch misses
	CPU2: 15469482 branch misses
	CPU3: 16535984 branch misses

Cache Read/Write:
	CPU0: 308158482 cache reads
	CPU1: 347221885 cache reads
	CPU2: 216291564 cache reads
	CPU3: 219928130 cache reads

	CPU0: 19517533 cache writes
	CPU1: 18242305 cache writes
	CPU2: 15469482 cache writes
	CPU3: 16535984 cache writes

Level 1 cache & TLB:
	CPU0: 236886180 level 1 data cache
	CPU1: 271219979 level 1 data cache
	CPU2: 331055839 level 1 data cache
	CPU3: 238234515 level 1 data cache

	CPU0: 140734248000736 level 1 instruct cache
	CPU1: 94462662951120 level 1 instruct cache
	CPU2: 140734248000480 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2530636 last level cache
	CPU1: 2645949 last level cache
	CPU2: 3367284 last level cache
	CPU3: 2794487 last level cache

	CPU0: 236884154 data TLB
	CPU1: 271219937 data TLB
	CPU2: 331055839 data TLB
	CPU3: 238234515 data TLB

	CPU0: 790583 instruct TLB
	CPU1: 894106 instruct TLB
	CPU2: 1098334 instruct TLB
	CPU3: 780855 instruct TLB
HW Instruction Count:
	CPU0: Used 1351951819 instructions
	CPU1: Used 1260406544 instructions
	CPU2: Used 972107889 instructions
	CPU3: Used 972107889 instructions

Hardware misses:
	CPU0: 19276528 cache misses
	CPU1: 17753080 cache misses
	CPU2: 16093022 cache misses
	CPU3: 16093022 cache misses

	CPU0: 19275431 branch misses
	CPU1: 17752655 branch misses
	CPU2: 16093492 branch misses
	CPU3: 16483133 branch misses

Cache Read/Write:
	CPU0: 255051131 cache reads
	CPU1: 336765662 cache reads
	CPU2: 273075936 cache reads
	CPU3: 227998761 cache reads

	CPU0: 19275431 cache writes
	CPU1: 17752655 cache writes
	CPU2: 16093492 cache writes
	CPU3: 16483133 cache writes

Level 1 cache & TLB:
	CPU0: 273645015 level 1 data cache
	CPU1: 280112787 level 1 data cache
	CPU2: 231242853 level 1 data cache
	CPU3: 293350096 level 1 data cache

	CPU0: 140736100329072 level 1 instruct cache
	CPU1: 94201309405392 level 1 instruct cache
	CPU2: 140736100328816 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2634846 last level cache
	CPU1: 2884335 last level cache
	CPU2: 2990902 last level cache
	CPU3: 2867337 last level cache

	CPU0: 273633720 data TLB
	CPU1: 280112787 data TLB
	CPU2: 231244231 data TLB
	CPU3: 293353667 data TLB

	CPU0: 880580 instruct TLB
	CPU1: 919648 instruct TLB
	CPU2: 778105 instruct TLB
	CPU3: 969315 instruct TLB
HW Instruction Count:
	CPU0: Used 1277901065 instructions
	CPU1: Used 1073873405 instructions
	CPU2: Used 1396169138 instructions
	CPU3: Used 1396169138 instructions

Hardware misses:
	CPU0: 18768946 cache misses
	CPU1: 19147289 cache misses
	CPU2: 17555105 cache misses
	CPU3: 17555105 cache misses

	CPU0: 18768946 branch misses
	CPU1: 19147171 branch misses
	CPU2: 17555111 branch misses
	CPU3: 14423741 branch misses

Cache Read/Write:
	CPU0: 346975867 cache reads
	CPU1: 186140818 cache reads
	CPU2: 228670311 cache reads
	CPU3: 330136202 cache reads

	CPU0: 18768946 cache writes
	CPU1: 19147171 cache writes
	CPU2: 17555111 cache writes
	CPU3: 14423741 cache writes

Level 1 cache & TLB:
	CPU0: 317910708 level 1 data cache
	CPU1: 227259136 level 1 data cache
	CPU2: 301255416 level 1 data cache
	CPU3: 230736093 level 1 data cache

	CPU0: 140726139137792 level 1 instruct cache
	CPU1: 94664348238032 level 1 instruct cache
	CPU2: 140726139137536 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2903999 last level cache
	CPU1: 2834333 last level cache
	CPU2: 2749066 last level cache
	CPU3: 2833399 last level cache

	CPU0: 317910708 data TLB
	CPU1: 227259096 data TLB
	CPU2: 301221887 data TLB
	CPU3: 230752149 data TLB

	CPU0: 1023350 instruct TLB
	CPU1: 754313 instruct TLB
	CPU2: 982157 instruct TLB
	CPU3: 769121 instruct TLB
HW Instruction Count:
	CPU0: Used 1134633421 instructions
	CPU1: Used 1459207674 instructions
	CPU2: Used 1119811358 instructions
	CPU3: Used 1119811358 instructions

Hardware misses:
	CPU0: 20547093 cache misses
	CPU1: 17481408 cache misses
	CPU2: 15188337 cache misses
	CPU3: 15188337 cache misses

	CPU0: 20547093 branch misses
	CPU1: 17481408 branch misses
	CPU2: 15188337 branch misses
	CPU3: 16691412 branch misses

Cache Read/Write:
	CPU0: 271906920 cache reads
	CPU1: 272487805 cache reads
	CPU2: 294913199 cache reads
	CPU3: 251631948 cache reads

	CPU0: 20547093 cache writes
	CPU1: 17481408 cache writes
	CPU2: 15188337 cache writes
	CPU3: 16691412 cache writes

Level 1 cache & TLB:
	CPU0: 253888122 level 1 data cache
	CPU1: 247085094 level 1 data cache
	CPU2: 306783199 level 1 data cache
	CPU3: 269218105 level 1 data cache

	CPU0: 140734153975648 level 1 instruct cache
	CPU1: 94905159454928 level 1 instruct cache
	CPU2: 140734153975392 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2875058 last level cache
	CPU1: 2546675 last level cache
	CPU2: 3231095 last level cache
	CPU3: 2691658 last level cache

	CPU0: 253888082 data TLB
	CPU1: 247095909 data TLB
	CPU2: 306746758 data TLB
	CPU3: 269218105 data TLB

	CPU0: 836426 instruct TLB
	CPU1: 813068 instruct TLB
	CPU2: 1015913 instruct TLB
	CPU3: 872174 instruct TLB
HW Instruction Count:
	CPU0: Used 976472279 instructions
	CPU1: Used 1399352143 instructions
	CPU2: Used 1380079585 instructions
	CPU3: Used 1380079585 instructions

Hardware misses:
	CPU0: 18718512 cache misses
	CPU1: 16748372 cache misses
	CPU2: 17714773 cache misses
	CPU3: 17714773 cache misses

	CPU0: 18718472 branch misses
	CPU1: 16748369 branch misses
	CPU2: 17714773 branch misses
	CPU3: 16054144 branch misses

Cache Read/Write:
	CPU0: 349254502 cache reads
	CPU1: 266692162 cache reads
	CPU2: 201618227 cache reads
	CPU3: 272297902 cache reads

	CPU0: 18718472 cache writes
	CPU1: 16748369 cache writes
	CPU2: 17714773 cache writes
	CPU3: 16054144 cache writes

Level 1 cache & TLB:
	CPU0: 245424788 level 1 data cache
	CPU1: 377861435 level 1 data cache
	CPU2: 242014125 level 1 data cache
	CPU3: 212334266 level 1 data cache

	CPU0: 140726190950416 level 1 instruct cache
	CPU1: 94851236028624 level 1 instruct cache
	CPU2: 140726190950160 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2868391 last level cache
	CPU1: 2977479 last level cache
	CPU2: 2897360 last level cache
	CPU3: 2551221 last level cache

	CPU0: 245424748 data TLB
	CPU1: 377839868 data TLB
	CPU2: 242014125 data TLB
	CPU3: 212334266 data TLB

	CPU0: 797983 instruct TLB
	CPU1: 1228618 instruct TLB
	CPU2: 800572 instruct TLB
	CPU3: 721697 instruct TLB
HW Instruction Count:
	CPU0: Used 1431089094 instructions
	CPU1: Used 1128364039 instructions
	CPU2: Used 1202822301 instructions
	CPU3: Used 1202822301 instructions

Hardware misses:
	CPU0: 18171432 cache misses
	CPU1: 17912837 cache misses
	CPU2: 17513800 cache misses
	CPU3: 17513800 cache misses

	CPU0: 18171432 branch misses
	CPU1: 17912837 branch misses
	CPU2: 17513800 branch misses
	CPU3: 15874384 branch misses

Cache Read/Write:
	CPU0: 271160674 cache reads
	CPU1: 330051938 cache reads
	CPU2: 215829503 cache reads
	CPU3: 278245314 cache reads

	CPU0: 18171432 cache writes
	CPU1: 17912837 cache writes
	CPU2: 17513800 cache writes
	CPU3: 15874384 cache writes

Level 1 cache & TLB:
	CPU0: 338416919 level 1 data cache
	CPU1: 267177799 level 1 data cache
	CPU2: 249324228 level 1 data cache
	CPU3: 220350457 level 1 data cache

	CPU0: 140723048186752 level 1 instruct cache
	CPU1: 93868059250896 level 1 instruct cache
	CPU2: 140723048186496 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2733202 last level cache
	CPU1: 2951875 last level cache
	CPU2: 2892905 last level cache
	CPU3: 2692366 last level cache

	CPU0: 338432672 data TLB
	CPU1: 267177874 data TLB
	CPU2: 249324228 data TLB
	CPU3: 220350457 data TLB

	CPU0: 1076158 instruct TLB
	CPU1: 877107 instruct TLB
	CPU2: 845577 instruct TLB
	CPU3: 732265 instruct TLB
HW Instruction Count:
	CPU0: Used 1002990642 instructions
	CPU1: Used 1308697166 instructions
	CPU2: Used 1297481421 instructions
	CPU3: Used 1297481421 instructions

Hardware misses:
	CPU0: 15749717 cache misses
	CPU1: 18261246 cache misses
	CPU2: 17279825 cache misses
	CPU3: 17279825 cache misses

	CPU0: 15749080 branch misses
	CPU1: 18261249 branch misses
	CPU2: 17279825 branch misses
	CPU3: 18780172 branch misses

Cache Read/Write:
	CPU0: 209503923 cache reads
	CPU1: 211385071 cache reads
	CPU2: 321645084 cache reads
	CPU3: 349881141 cache reads

	CPU0: 15749080 cache writes
	CPU1: 18261249 cache writes
	CPU2: 17279825 cache writes
	CPU3: 18780172 cache writes

Level 1 cache & TLB:
	CPU0: 239368319 level 1 data cache
	CPU1: 274710347 level 1 data cache
	CPU2: 283325524 level 1 data cache
	CPU3: 279766815 level 1 data cache

	CPU0: 140734998412688 level 1 instruct cache
	CPU1: 93967656947920 level 1 instruct cache
	CPU2: 140734998412432 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2862198 last level cache
	CPU1: 2848126 last level cache
	CPU2: 2732228 last level cache
	CPU3: 2817319 last level cache

	CPU0: 239368319 data TLB
	CPU1: 274710303 data TLB
	CPU2: 283325524 data TLB
	CPU3: 279766815 data TLB

	CPU0: 774989 instruct TLB
	CPU1: 900554 instruct TLB
	CPU2: 934209 instruct TLB
	CPU3: 911679 instruct TLB
HW Instruction Count:
	CPU0: Used 1251565602 instructions
	CPU1: Used 1506243808 instructions
	CPU2: Used 1375660297 instructions
	CPU3: Used 1375660297 instructions

Hardware misses:
	CPU0: 17523339 cache misses
	CPU1: 17768271 cache misses
	CPU2: 16038368 cache misses
	CPU3: 16038368 cache misses

	CPU0: 17523339 branch misses
	CPU1: 17768271 branch misses
	CPU2: 16038368 branch misses
	CPU3: 18251954 branch misses

Cache Read/Write:
	CPU0: 268323738 cache reads
	CPU1: 250202677 cache reads
	CPU2: 267285498 cache reads
	CPU3: 307270838 cache reads

	CPU0: 17523339 cache writes
	CPU1: 17768271 cache writes
	CPU2: 16038368 cache writes
	CPU3: 18251954 cache writes

Level 1 cache & TLB:
	CPU0: 216263150 level 1 data cache
	CPU1: 243252972 level 1 data cache
	CPU2: 267810261 level 1 data cache
	CPU3: 350392432 level 1 data cache

	CPU0: 140736558296240 level 1 instruct cache
	CPU1: 94172585672912 level 1 instruct cache
	CPU2: 140736558295984 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2970852 last level cache
	CPU1: 2453228 last level cache
	CPU2: 3000435 last level cache
	CPU3: 2858531 last level cache

	CPU0: 216263150 data TLB
	CPU1: 243252972 data TLB
	CPU2: 267810261 data TLB
	CPU3: 350392392 data TLB

	CPU0: 708589 instruct TLB
	CPU1: 809355 instruct TLB
	CPU2: 882799 instruct TLB
	CPU3: 1136132 instruct TLB
HW Instruction Count:
	CPU0: Used 1143884314 instructions
	CPU1: Used 1383551554 instructions
	CPU2: Used 1379446883 instructions
	CPU3: Used 1379446883 instructions

Hardware misses:
	CPU0: 16115588 cache misses
	CPU1: 16986084 cache misses
	CPU2: 17489887 cache misses
	CPU3: 17489887 cache misses

	CPU0: 16115588 branch misses
	CPU1: 16986084 branch misses
	CPU2: 17489887 branch misses
	CPU3: 19391800 branch misses

Cache Read/Write:
	CPU0: 371841904 cache reads
	CPU1: 252802776 cache reads
	CPU2: 255500237 cache reads
	CPU3: 292437105 cache reads

	CPU0: 16115588 cache writes
	CPU1: 16986084 cache writes
	CPU2: 17489887 cache writes
	CPU3: 19391800 cache writes

Level 1 cache & TLB:
	CPU0: 298638047 level 1 data cache
	CPU1: 312577925 level 1 data cache
	CPU2: 228971368 level 1 data cache
	CPU3: 238088003 level 1 data cache

	CPU0: 140723565507056 level 1 instruct cache
	CPU1: 94779686543568 level 1 instruct cache
	CPU2: 140723565506800 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2880925 last level cache
	CPU1: 3038663 last level cache
	CPU2: 2821455 last level cache
	CPU3: 2649791 last level cache

	CPU0: 298638047 data TLB
	CPU1: 312577925 data TLB
	CPU2: 228971368 data TLB
	CPU3: 238087963 data TLB

	CPU0: 962618 instruct TLB
	CPU1: 1033482 instruct TLB
	CPU2: 772927 instruct TLB
	CPU3: 794281 instruct TLB
HW Instruction Count:
	CPU0: Used 1218839799 instructions
	CPU1: Used 1337685630 instructions
	CPU2: Used 1435504886 instructions
	CPU3: Used 1435504886 instructions

Hardware misses:
	CPU0: 18763138 cache misses
	CPU1: 15713241 cache misses
	CPU2: 16587974 cache misses
	CPU3: 16587974 cache misses

	CPU0: 18763138 branch misses
	CPU1: 15713241 branch misses
	CPU2: 16587972 branch misses
	CPU3: 18503628 branch misses

Cache Read/Write:
	CPU0: 232655707 cache reads
	CPU1: 222472509 cache reads
	CPU2: 290617799 cache reads
	CPU3: 345848299 cache reads

	CPU0: 18763138 cache writes
	CPU1: 15713241 cache writes
	CPU2: 16587972 cache writes
	CPU3: 18503628 cache writes

Level 1 cache & TLB:
	CPU0: 249624945 level 1 data cache
	CPU1: 218820538 level 1 data cache
	CPU2: 289448205 level 1 data cache
	CPU3: 319236875 level 1 data cache

	CPU0: 140725688124112 level 1 instruct cache
	CPU1: 94758448226512 level 1 instruct cache
	CPU2: 140725688123856 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3044651 last level cache
	CPU1: 2648885 last level cache
	CPU2: 2578019 last level cache
	CPU3: 2961846 last level cache

	CPU0: 249624945 data TLB
	CPU1: 218820740 data TLB
	CPU2: 289448168 data TLB
	CPU3: 319236875 data TLB

	CPU0: 817385 instruct TLB
	CPU1: 715659 instruct TLB
	CPU2: 950977 instruct TLB
	CPU3: 1033887 instruct TLB
HW Instruction Count:
	CPU0: Used 986436952 instructions
	CPU1: Used 1841536534 instructions
	CPU2: Used 1211635754 instructions
	CPU3: Used 1211635754 instructions

Hardware misses:
	CPU0: 17097422 cache misses
	CPU1: 20064000 cache misses
	CPU2: 18686882 cache misses
	CPU3: 18686882 cache misses

	CPU0: 17097429 branch misses
	CPU1: 20062700 branch misses
	CPU2: 18687748 branch misses
	CPU3: 14144981 branch misses

Cache Read/Write:
	CPU0: 233025694 cache reads
	CPU1: 263072721 cache reads
	CPU2: 305374228 cache reads
	CPU3: 290751314 cache reads

	CPU0: 17097429 cache writes
	CPU1: 20062700 cache writes
	CPU2: 18687748 cache writes
	CPU3: 14144981 cache writes

Level 1 cache & TLB:
	CPU0: 331357250 level 1 data cache
	CPU1: 189264091 level 1 data cache
	CPU2: 238790284 level 1 data cache
	CPU3: 319570326 level 1 data cache

	CPU0: 140734681138256 level 1 instruct cache
	CPU1: 94371390394576 level 1 instruct cache
	CPU2: 140734681138000 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3160868 last level cache
	CPU1: 2656007 last level cache
	CPU2: 2544657 last level cache
	CPU3: 2975121 last level cache

	CPU0: 331357209 data TLB
	CPU1: 189254446 data TLB
	CPU2: 238786227 data TLB
	CPU3: 319568572 data TLB

	CPU0: 1072033 instruct TLB
	CPU1: 650790 instruct TLB
	CPU2: 795933 instruct TLB
	CPU3: 1047191 instruct TLB
HW Instruction Count:
	CPU0: Used 1360037591 instructions
	CPU1: Used 1321724768 instructions
	CPU2: Used 1419422721 instructions
	CPU3: Used 1419422721 instructions

Hardware misses:
	CPU0: 16434284 cache misses
	CPU1: 18102183 cache misses
	CPU2: 17953574 cache misses
	CPU3: 17953574 cache misses

	CPU0: 16434284 branch misses
	CPU1: 18101908 branch misses
	CPU2: 17953574 branch misses
	CPU3: 17515894 branch misses

Cache Read/Write:
	CPU0: 186385243 cache reads
	CPU1: 307647841 cache reads
	CPU2: 331822536 cache reads
	CPU3: 327801582 cache reads

	CPU0: 16434284 cache writes
	CPU1: 18101908 cache writes
	CPU2: 17953574 cache writes
	CPU3: 17515894 cache writes

Level 1 cache & TLB:
	CPU0: 232467668 level 1 data cache
	CPU1: 288197622 level 1 data cache
	CPU2: 231901298 level 1 data cache
	CPU3: 325691845 level 1 data cache

	CPU0: 140730836908432 level 1 instruct cache
	CPU1: 94622507110608 level 1 instruct cache
	CPU2: 140730836908176 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2495692 last level cache
	CPU1: 2988980 last level cache
	CPU2: 2804704 last level cache
	CPU3: 2998622 last level cache

	CPU0: 232467668 data TLB
	CPU1: 288197580 data TLB
	CPU2: 231922380 data TLB
	CPU3: 325633990 data TLB

	CPU0: 753069 instruct TLB
	CPU1: 950291 instruct TLB
	CPU2: 770075 instruct TLB
	CPU3: 1077976 instruct TLB
HW Instruction Count:
	CPU0: Used 1193246141 instructions
	CPU1: Used 1368178347 instructions
	CPU2: Used 1397976694 instructions
	CPU3: Used 1397976694 instructions

Hardware misses:
	CPU0: 19517485 cache misses
	CPU1: 16906329 cache misses
	CPU2: 15781145 cache misses
	CPU3: 15781145 cache misses

	CPU0: 19517286 branch misses
	CPU1: 16906389 branch misses
	CPU2: 15781146 branch misses
	CPU3: 17643000 branch misses

Cache Read/Write:
	CPU0: 272230700 cache reads
	CPU1: 233969106 cache reads
	CPU2: 319487767 cache reads
	CPU3: 264055530 cache reads

	CPU0: 19517286 cache writes
	CPU1: 16906389 cache writes
	CPU2: 15781146 cache writes
	CPU3: 17643000 cache writes

Level 1 cache & TLB:
	CPU0: 371542588 level 1 data cache
	CPU1: 256941191 level 1 data cache
	CPU2: 215945526 level 1 data cache
	CPU3: 232495745 level 1 data cache

	CPU0: 140732739247216 level 1 instruct cache
	CPU1: 94743406350544 level 1 instruct cache
	CPU2: 140732739246960 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3056362 last level cache
	CPU1: 2840968 last level cache
	CPU2: 2589833 last level cache
	CPU3: 2798875 last level cache

	CPU0: 371542591 data TLB
	CPU1: 256962900 data TLB
	CPU2: 215927600 data TLB
	CPU3: 232495745 data TLB

	CPU0: 1195778 instruct TLB
	CPU1: 830176 instruct TLB
	CPU2: 736694 instruct TLB
	CPU3: 763142 instruct TLB
HW Instruction Count:
	CPU0: Used 1467529769 instructions
	CPU1: Used 1513805266 instructions
	CPU2: Used 1266398284 instructions
	CPU3: Used 1266398284 instructions

Hardware misses:
	CPU0: 17578824 cache misses
	CPU1: 18516729 cache misses
	CPU2: 16775693 cache misses
	CPU3: 16775693 cache misses

	CPU0: 17578822 branch misses
	CPU1: 18516729 branch misses
	CPU2: 16775693 branch misses
	CPU3: 17010465 branch misses

Cache Read/Write:
	CPU0: 282315307 cache reads
	CPU1: 351460594 cache reads
	CPU2: 269263131 cache reads
	CPU3: 190628796 cache reads

	CPU0: 17578822 cache writes
	CPU1: 18516729 cache writes
	CPU2: 16775693 cache writes
	CPU3: 17010465 cache writes

Level 1 cache & TLB:
	CPU0: 289770613 level 1 data cache
	CPU1: 308468239 level 1 data cache
	CPU2: 212828719 level 1 data cache
	CPU3: 265491143 level 1 data cache

	CPU0: 140726374297424 level 1 instruct cache
	CPU1: 94184964714704 level 1 instruct cache
	CPU2: 140726374297168 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2855566 last level cache
	CPU1: 3160178 last level cache
	CPU2: 2643713 last level cache
	CPU3: 2684131 last level cache

	CPU0: 289770573 data TLB
	CPU1: 308460882 data TLB
	CPU2: 212828719 data TLB
	CPU3: 265491143 data TLB

	CPU0: 932722 instruct TLB
	CPU1: 1001501 instruct TLB
	CPU2: 715629 instruct TLB
	CPU3: 889864 instruct TLB
HW Instruction Count:
	CPU0: Used 1404418964 instructions
	CPU1: Used 1238051768 instructions
	CPU2: Used 1251248728 instructions
	CPU3: Used 1251248728 instructions

Hardware misses:
	CPU0: 19803782 cache misses
	CPU1: 17366428 cache misses
	CPU2: 14956516 cache misses
	CPU3: 14956516 cache misses

	CPU0: 19803782 branch misses
	CPU1: 17366318 branch misses
	CPU2: 14956575 branch misses
	CPU3: 17596197 branch misses

Cache Read/Write:
	CPU0: 263519379 cache reads
	CPU1: 287016109 cache reads
	CPU2: 275710804 cache reads
	CPU3: 268190500 cache reads

	CPU0: 19803782 cache writes
	CPU1: 17366318 cache writes
	CPU2: 14956575 cache writes
	CPU3: 17596197 cache writes

Level 1 cache & TLB:
	CPU0: 177898928 level 1 data cache
	CPU1: 304802508 level 1 data cache
	CPU2: 332320976 level 1 data cache
	CPU3: 264042424 level 1 data cache

	CPU0: 140731184968672 level 1 instruct cache
	CPU1: 94226049134800 level 1 instruct cache
	CPU2: 140731184968416 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2870532 last level cache
	CPU1: 2935350 last level cache
	CPU2: 3016473 last level cache
	CPU3: 2604202 last level cache

	CPU0: 177898255 data TLB
	CPU1: 304802579 data TLB
	CPU2: 332327069 data TLB
	CPU3: 264043279 data TLB

	CPU0: 611995 instruct TLB
	CPU1: 992903 instruct TLB
	CPU2: 1110088 instruct TLB
	CPU3: 881971 instruct TLB
HW Instruction Count:
	CPU0: Used 1246140137 instructions
	CPU1: Used 1320842839 instructions
	CPU2: Used 1441446109 instructions
	CPU3: Used 1441446109 instructions

Hardware misses:
	CPU0: 18995108 cache misses
	CPU1: 17245058 cache misses
	CPU2: 17774430 cache misses
	CPU3: 17774430 cache misses

	CPU0: 18996475 branch misses
	CPU1: 17245058 branch misses
	CPU2: 17774430 branch misses
	CPU3: 16223144 branch misses

Cache Read/Write:
	CPU0: 239276712 cache reads
	CPU1: 314750209 cache reads
	CPU2: 244669893 cache reads
	CPU3: 294470823 cache reads

	CPU0: 18996475 cache writes
	CPU1: 17245058 cache writes
	CPU2: 17774430 cache writes
	CPU3: 16223144 cache writes

Level 1 cache & TLB:
	CPU0: 196957815 level 1 data cache
	CPU1: 343400145 level 1 data cache
	CPU2: 318009310 level 1 data cache
	CPU3: 220026791 level 1 data cache

	CPU0: 140736364169488 level 1 instruct cache
	CPU1: 94298535657680 level 1 instruct cache
	CPU2: 140736364169232 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2552230 last level cache
	CPU1: 2982964 last level cache
	CPU2: 3260598 last level cache
	CPU3: 2628266 last level cache

	CPU0: 196957815 data TLB
	CPU1: 343400145 data TLB
	CPU2: 318009310 data TLB
	CPU3: 220026751 data TLB

	CPU0: 665047 instruct TLB
	CPU1: 1113022 instruct TLB
	CPU2: 1063399 instruct TLB
	CPU3: 738411 instruct TLB
HW Instruction Count:
	CPU0: Used 1124199218 instructions
	CPU1: Used 1249933713 instructions
	CPU2: Used 1414657061 instructions
	CPU3: Used 1414657061 instructions

Hardware misses:
	CPU0: 17727973 cache misses
	CPU1: 18694807 cache misses
	CPU2: 17221338 cache misses
	CPU3: 17221338 cache misses

	CPU0: 17727973 branch misses
	CPU1: 18694811 branch misses
	CPU2: 17221338 branch misses
	CPU3: 16313269 branch misses

Cache Read/Write:
	CPU0: 216965765 cache reads
	CPU1: 224581864 cache reads
	CPU2: 177988418 cache reads
	CPU3: 474151716 cache reads

	CPU0: 17727973 cache writes
	CPU1: 18694811 cache writes
	CPU2: 17221338 cache writes
	CPU3: 16313269 cache writes

Level 1 cache & TLB:
	CPU0: 245856454 level 1 data cache
	CPU1: 231117799 level 1 data cache
	CPU2: 274575270 level 1 data cache
	CPU3: 325174786 level 1 data cache

	CPU0: 140732205034144 level 1 instruct cache
	CPU1: 93997999591632 level 1 instruct cache
	CPU2: 140732205033888 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2729458 last level cache
	CPU1: 2599269 last level cache
	CPU2: 2973531 last level cache
	CPU3: 2949430 last level cache

	CPU0: 245853849 data TLB
	CPU1: 231117760 data TLB
	CPU2: 274575270 data TLB
	CPU3: 325174786 data TLB

	CPU0: 810787 instruct TLB
	CPU1: 759780 instruct TLB
	CPU2: 899093 instruct TLB
	CPU3: 1065132 instruct TLB
HW Instruction Count:
	CPU0: Used 1245903359 instructions
	CPU1: Used 1366585017 instructions
	CPU2: Used 1157966110 instructions
	CPU3: Used 1157966110 instructions

Hardware misses:
	CPU0: 17885449 cache misses
	CPU1: 19104272 cache misses
	CPU2: 17361357 cache misses
	CPU3: 17361357 cache misses

	CPU0: 17886089 branch misses
	CPU1: 19104272 branch misses
	CPU2: 17361357 branch misses
	CPU3: 15857531 branch misses

Cache Read/Write:
	CPU0: 261317410 cache reads
	CPU1: 303319432 cache reads
	CPU2: 276620229 cache reads
	CPU3: 251957884 cache reads

	CPU0: 17886089 cache writes
	CPU1: 19104272 cache writes
	CPU2: 17361357 cache writes
	CPU3: 15857531 cache writes

Level 1 cache & TLB:
	CPU0: 244827364 level 1 data cache
	CPU1: 299575806 level 1 data cache
	CPU2: 271398837 level 1 data cache
	CPU3: 262407140 level 1 data cache

	CPU0: 140721408904976 level 1 instruct cache
	CPU1: 94844573094096 level 1 instruct cache
	CPU2: 140721408904720 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2629995 last level cache
	CPU1: 2969435 last level cache
	CPU2: 2804255 last level cache
	CPU3: 2960665 last level cache

	CPU0: 244827364 data TLB
	CPU1: 299575806 data TLB
	CPU2: 271398837 data TLB
	CPU3: 262407100 data TLB

	CPU0: 817992 instruct TLB
	CPU1: 980955 instruct TLB
	CPU2: 907770 instruct TLB
	CPU3: 877932 instruct TLB
HW Instruction Count:
	CPU0: Used 1301792119 instructions
	CPU1: Used 909512154 instructions
	CPU2: Used 1102558430 instructions
	CPU3: Used 1102558430 instructions

Hardware misses:
	CPU0: 18340500 cache misses
	CPU1: 16734674 cache misses
	CPU2: 18651408 cache misses
	CPU3: 18651408 cache misses

	CPU0: 18345366 branch misses
	CPU1: 16735107 branch misses
	CPU2: 18651375 branch misses
	CPU3: 15678437 branch misses

Cache Read/Write:
	CPU0: 219414829 cache reads
	CPU1: 277228514 cache reads
	CPU2: 383425757 cache reads
	CPU3: 212275801 cache reads

	CPU0: 18345366 cache writes
	CPU1: 16735107 cache writes
	CPU2: 18651375 cache writes
	CPU3: 15678437 cache writes

Level 1 cache & TLB:
	CPU0: 265280418 level 1 data cache
	CPU1: 268896252 level 1 data cache
	CPU2: 278055863 level 1 data cache
	CPU3: 266538081 level 1 data cache

	CPU0: 140733906759616 level 1 instruct cache
	CPU1: 94130760810704 level 1 instruct cache
	CPU2: 140733906759360 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2868303 last level cache
	CPU1: 3001991 last level cache
	CPU2: 2714956 last level cache
	CPU3: 2805279 last level cache

	CPU0: 265280418 data TLB
	CPU1: 268880651 data TLB
	CPU2: 278065460 data TLB
	CPU3: 266538041 data TLB

	CPU0: 866250 instruct TLB
	CPU1: 896348 instruct TLB
	CPU2: 916096 instruct TLB
	CPU3: 895263 instruct TLB
HW Instruction Count:
	CPU0: Used 1054714760 instructions
	CPU1: Used 1397636405 instructions
	CPU2: Used 1375889361 instructions
	CPU3: Used 1375889361 instructions

Hardware misses:
	CPU0: 19057366 cache misses
	CPU1: 20390285 cache misses
	CPU2: 14525592 cache misses
	CPU3: 14525592 cache misses

	CPU0: 19057366 branch misses
	CPU1: 20390285 branch misses
	CPU2: 14525603 branch misses
	CPU3: 16504473 branch misses

Cache Read/Write:
	CPU0: 339244210 cache reads
	CPU1: 229425436 cache reads
	CPU2: 229794761 cache reads
	CPU3: 294669594 cache reads

	CPU0: 19057366 cache writes
	CPU1: 20390285 cache writes
	CPU2: 14525603 cache writes
	CPU3: 16504473 cache writes

Level 1 cache & TLB:
	CPU0: 291795885 level 1 data cache
	CPU1: 288101299 level 1 data cache
	CPU2: 252707375 level 1 data cache
	CPU3: 245666105 level 1 data cache

	CPU0: 140729888207504 level 1 instruct cache
	CPU1: 94226257526992 level 1 instruct cache
	CPU2: 140729888207248 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2810516 last level cache
	CPU1: 2705162 last level cache
	CPU2: 2691045 last level cache
	CPU3: 3129363 last level cache

	CPU0: 291817360 data TLB
	CPU1: 288058558 data TLB
	CPU2: 252707375 data TLB
	CPU3: 245666065 data TLB

	CPU0: 943281 instruct TLB
	CPU1: 932351 instruct TLB
	CPU2: 843073 instruct TLB
	CPU3: 822155 instruct TLB
HW Instruction Count:
	CPU0: Used 1092505682 instructions
	CPU1: Used 1340490493 instructions
	CPU2: Used 1073925550 instructions
	CPU3: Used 1073925550 instructions

Hardware misses:
	CPU0: 18715443 cache misses
	CPU1: 17316694 cache misses
	CPU2: 18322688 cache misses
	CPU3: 18322688 cache misses

	CPU0: 18715498 branch misses
	CPU1: 17316694 branch misses
	CPU2: 18322688 branch misses
	CPU3: 16157694 branch misses

Cache Read/Write:
	CPU0: 263957884 cache reads
	CPU1: 282693927 cache reads
	CPU2: 260112571 cache reads
	CPU3: 283831483 cache reads

	CPU0: 18715498 cache writes
	CPU1: 17316694 cache writes
	CPU2: 18322688 cache writes
	CPU3: 16157694 cache writes

Level 1 cache & TLB:
	CPU0: 288827885 level 1 data cache
	CPU1: 246960243 level 1 data cache
	CPU2: 256895583 level 1 data cache
	CPU3: 286596258 level 1 data cache

	CPU0: 140721385506480 level 1 instruct cache
	CPU1: 94618734878928 level 1 instruct cache
	CPU2: 140721385506224 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2663436 last level cache
	CPU1: 2825738 last level cache
	CPU2: 3014016 last level cache
	CPU3: 2883565 last level cache

	CPU0: 288827885 data TLB
	CPU1: 246960203 data TLB
	CPU2: 256895583 data TLB
	CPU3: 286597464 data TLB

	CPU0: 945609 instruct TLB
	CPU1: 821579 instruct TLB
	CPU2: 853554 instruct TLB
	CPU3: 932294 instruct TLB
HW Instruction Count:
	CPU0: Used 1620644200 instructions
	CPU1: Used 1222402196 instructions
	CPU2: Used 1325249010 instructions
	CPU3: Used 1325249010 instructions

Hardware misses:
	CPU0: 16946214 cache misses
	CPU1: 18126609 cache misses
	CPU2: 16522171 cache misses
	CPU3: 16522171 cache misses

	CPU0: 16945897 branch misses
	CPU1: 18126609 branch misses
	CPU2: 16522170 branch misses
	CPU3: 17844778 branch misses

Cache Read/Write:
	CPU0: 237774572 cache reads
	CPU1: 262764525 cache reads
	CPU2: 227446591 cache reads
	CPU3: 364835653 cache reads

	CPU0: 16945897 cache writes
	CPU1: 18126609 cache writes
	CPU2: 16522170 cache writes
	CPU3: 17844778 cache writes

Level 1 cache & TLB:
	CPU0: 265717578 level 1 data cache
	CPU1: 313686947 level 1 data cache
	CPU2: 201707692 level 1 data cache
	CPU3: 295768610 level 1 data cache

	CPU0: 140733710353664 level 1 instruct cache
	CPU1: 94705003458768 level 1 instruct cache
	CPU2: 140733710353408 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3217837 last level cache
	CPU1: 2651470 last level cache
	CPU2: 2763494 last level cache
	CPU3: 2673090 last level cache

	CPU0: 265717538 data TLB
	CPU1: 313686947 data TLB
	CPU2: 201661047 data TLB
	CPU3: 295768610 data TLB

	CPU0: 877585 instruct TLB
	CPU1: 1012071 instruct TLB
	CPU2: 676200 instruct TLB
	CPU3: 956673 instruct TLB
HW Instruction Count:
	CPU0: Used 1827393761 instructions
	CPU1: Used 1177576084 instructions
	CPU2: Used 1320123881 instructions
	CPU3: Used 1320123881 instructions

Hardware misses:
	CPU0: 18351873 cache misses
	CPU1: 16874304 cache misses
	CPU2: 17063355 cache misses
	CPU3: 17063355 cache misses

	CPU0: 18351719 branch misses
	CPU1: 16874318 branch misses
	CPU2: 17063355 branch misses
	CPU3: 17415571 branch misses

Cache Read/Write:
	CPU0: 250520950 cache reads
	CPU1: 228693552 cache reads
	CPU2: 192770494 cache reads
	CPU3: 422206734 cache reads

	CPU0: 18351719 cache writes
	CPU1: 16874318 cache writes
	CPU2: 17063355 cache writes
	CPU3: 17415571 cache writes

Level 1 cache & TLB:
	CPU0: 269339413 level 1 data cache
	CPU1: 274340109 level 1 data cache
	CPU2: 231619009 level 1 data cache
	CPU3: 302617340 level 1 data cache

	CPU0: 140728448541408 level 1 instruct cache
	CPU1: 93989792665808 level 1 instruct cache
	CPU2: 140728448541152 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2952445 last level cache
	CPU1: 3007959 last level cache
	CPU2: 2647885 last level cache
	CPU3: 2751507 last level cache

	CPU0: 269340270 data TLB
	CPU1: 274340065 data TLB
	CPU2: 231620117 data TLB
	CPU3: 302617938 data TLB

	CPU0: 895756 instruct TLB
	CPU1: 895044 instruct TLB
	CPU2: 775084 instruct TLB
	CPU3: 995104 instruct TLB
HW Instruction Count:
	CPU0: Used 1091974524 instructions
	CPU1: Used 1413288890 instructions
	CPU2: Used 1094193116 instructions
	CPU3: Used 1094193116 instructions

Hardware misses:
	CPU0: 17739637 cache misses
	CPU1: 19596608 cache misses
	CPU2: 17757232 cache misses
	CPU3: 17757232 cache misses

	CPU0: 17738745 branch misses
	CPU1: 19596327 branch misses
	CPU2: 17757232 branch misses
	CPU3: 15286349 branch misses

Cache Read/Write:
	CPU0: 267004416 cache reads
	CPU1: 272082934 cache reads
	CPU2: 279688275 cache reads
	CPU3: 274892543 cache reads

	CPU0: 17738745 cache writes
	CPU1: 19596327 cache writes
	CPU2: 17757232 cache writes
	CPU3: 15286349 cache writes

Level 1 cache & TLB:
	CPU0: 298622553 level 1 data cache
	CPU1: 276091848 level 1 data cache
	CPU2: 239193363 level 1 data cache
	CPU3: 263269505 level 1 data cache

	CPU0: 140720313677568 level 1 instruct cache
	CPU1: 94681187700944 level 1 instruct cache
	CPU2: 140720313677312 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2892159 last level cache
	CPU1: 3001414 last level cache
	CPU2: 2737821 last level cache
	CPU3: 2690111 last level cache

	CPU0: 298622553 data TLB
	CPU1: 276091848 data TLB
	CPU2: 239193363 data TLB
	CPU3: 263269465 data TLB

	CPU0: 975270 instruct TLB
	CPU1: 906129 instruct TLB
	CPU2: 792528 instruct TLB
	CPU3: 869999 instruct TLB
HW Instruction Count:
	CPU0: Used 964776394 instructions
	CPU1: Used 1646513187 instructions
	CPU2: Used 1339282025 instructions
	CPU3: Used 1339282025 instructions

Hardware misses:
	CPU0: 17264088 cache misses
	CPU1: 17212423 cache misses
	CPU2: 16529483 cache misses
	CPU3: 16529483 cache misses

	CPU0: 17264088 branch misses
	CPU1: 17212423 branch misses
	CPU2: 16529483 branch misses
	CPU3: 19287666 branch misses

Cache Read/Write:
	CPU0: 301520295 cache reads
	CPU1: 243517851 cache reads
	CPU2: 280823755 cache reads
	CPU3: 265784649 cache reads

	CPU0: 17264088 cache writes
	CPU1: 17212423 cache writes
	CPU2: 16529483 cache writes
	CPU3: 19287666 cache writes

Level 1 cache & TLB:
	CPU0: 224576930 level 1 data cache
	CPU1: 277016246 level 1 data cache
	CPU2: 313001136 level 1 data cache
	CPU3: 263500082 level 1 data cache

	CPU0: 140721125387440 level 1 instruct cache
	CPU1: 94143432003792 level 1 instruct cache
	CPU2: 140721125387184 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3032452 last level cache
	CPU1: 2618799 last level cache
	CPU2: 3042000 last level cache
	CPU3: 2604921 last level cache

	CPU0: 224576930 data TLB
	CPU1: 277016246 data TLB
	CPU2: 313001136 data TLB
	CPU3: 263500042 data TLB

	CPU0: 744595 instruct TLB
	CPU1: 905021 instruct TLB
	CPU2: 1034906 instruct TLB
	CPU3: 864301 instruct TLB
HW Instruction Count:
	CPU0: Used 1554497359 instructions
	CPU1: Used 1445163508 instructions
	CPU2: Used 896786482 instructions
	CPU3: Used 896786482 instructions

Hardware misses:
	CPU0: 17181931 cache misses
	CPU1: 19004254 cache misses
	CPU2: 17675015 cache misses
	CPU3: 17675015 cache misses

	CPU0: 17181931 branch misses
	CPU1: 19004254 branch misses
	CPU2: 17675013 branch misses
	CPU3: 16153240 branch misses

Cache Read/Write:
	CPU0: 183252342 cache reads
	CPU1: 274114921 cache reads
	CPU2: 278188569 cache reads
	CPU3: 357003190 cache reads

	CPU0: 17181931 cache writes
	CPU1: 19004254 cache writes
	CPU2: 17675013 cache writes
	CPU3: 16153240 cache writes

Level 1 cache & TLB:
	CPU0: 313448419 level 1 data cache
	CPU1: 208451277 level 1 data cache
	CPU2: 268135225 level 1 data cache
	CPU3: 287842832 level 1 data cache

	CPU0: 140731098598864 level 1 instruct cache
	CPU1: 93996236218576 level 1 instruct cache
	CPU2: 140731098598608 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3134901 last level cache
	CPU1: 2428917 last level cache
	CPU2: 2859051 last level cache
	CPU3: 2908327 last level cache

	CPU0: 313448419 data TLB
	CPU1: 208451277 data TLB
	CPU2: 268135185 data TLB
	CPU3: 287842832 data TLB

	CPU0: 1016071 instruct TLB
	CPU1: 700241 instruct TLB
	CPU2: 896638 instruct TLB
	CPU3: 945261 instruct TLB
HW Instruction Count:
	CPU0: Used 1263243047 instructions
	CPU1: Used 1271424773 instructions
	CPU2: Used 1288649856 instructions
	CPU3: Used 1288649856 instructions

Hardware misses:
	CPU0: 19936628 cache misses
	CPU1: 17953692 cache misses
	CPU2: 15282603 cache misses
	CPU3: 15282603 cache misses

	CPU0: 19936636 branch misses
	CPU1: 17954369 branch misses
	CPU2: 15282150 branch misses
	CPU3: 16496028 branch misses

Cache Read/Write:
	CPU0: 344813418 cache reads
	CPU1: 302639931 cache reads
	CPU2: 325525036 cache reads
	CPU3: 181959663 cache reads

	CPU0: 19936636 cache writes
	CPU1: 17954369 cache writes
	CPU2: 15282150 cache writes
	CPU3: 16496028 cache writes

Level 1 cache & TLB:
	CPU0: 177733495 level 1 data cache
	CPU1: 276003692 level 1 data cache
	CPU2: 330437275 level 1 data cache
	CPU3: 293109122 level 1 data cache

	CPU0: 140725861655296 level 1 instruct cache
	CPU1: 94183783665872 level 1 instruct cache
	CPU2: 140725861655040 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2735938 last level cache
	CPU1: 2675780 last level cache
	CPU2: 2965550 last level cache
	CPU3: 2968586 last level cache

	CPU0: 177734064 data TLB
	CPU1: 276008301 data TLB
	CPU2: 330420484 data TLB
	CPU3: 293109198 data TLB

	CPU0: 615579 instruct TLB
	CPU1: 900086 instruct TLB
	CPU2: 1071426 instruct TLB
	CPU3: 971522 instruct TLB
HW Instruction Count:
	CPU0: Used 1250105526 instructions
	CPU1: Used 1294341237 instructions
	CPU2: Used 1132884335 instructions
	CPU3: Used 1132884335 instructions

Hardware misses:
	CPU0: 15427032 cache misses
	CPU1: 18385006 cache misses
	CPU2: 19387563 cache misses
	CPU3: 19387563 cache misses

	CPU0: 15427032 branch misses
	CPU1: 18384999 branch misses
	CPU2: 19387565 branch misses
	CPU3: 16830763 branch misses

Cache Read/Write:
	CPU0: 291295942 cache reads
	CPU1: 261532199 cache reads
	CPU2: 263878992 cache reads
	CPU3: 275119488 cache reads

	CPU0: 15427032 cache writes
	CPU1: 18384999 cache writes
	CPU2: 19387565 cache writes
	CPU3: 16830763 cache writes

Level 1 cache & TLB:
	CPU0: 200175378 level 1 data cache
	CPU1: 261993257 level 1 data cache
	CPU2: 227354957 level 1 data cache
	CPU3: 396368936 level 1 data cache

	CPU0: 140728186618528 level 1 instruct cache
	CPU1: 94682701861072 level 1 instruct cache
	CPU2: 140728186618272 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2642898 last level cache
	CPU1: 3191037 last level cache
	CPU2: 2628624 last level cache
	CPU3: 3077495 last level cache

	CPU0: 200175378 data TLB
	CPU1: 261991451 data TLB
	CPU2: 227354957 data TLB
	CPU3: 396368896 data TLB

	CPU0: 685722 instruct TLB
	CPU1: 946395 instruct TLB
	CPU2: 769504 instruct TLB
	CPU3: 1281961 instruct TLB
HW Instruction Count:
	CPU0: Used 1203185527 instructions
	CPU1: Used 1161553819 instructions
	CPU2: Used 1539954682 instructions
	CPU3: Used 1539954682 instructions

Hardware misses:
	CPU0: 19603521 cache misses
	CPU1: 16176168 cache misses
	CPU2: 18895037 cache misses
	CPU3: 18895037 cache misses

	CPU0: 19603523 branch misses
	CPU1: 16176211 branch misses
	CPU2: 18894966 branch misses
	CPU3: 15325863 branch misses

Cache Read/Write:
	CPU0: 271861621 cache reads
	CPU1: 279769534 cache reads
	CPU2: 258203236 cache reads
	CPU3: 282803880 cache reads

	CPU0: 19603523 cache writes
	CPU1: 16176211 cache writes
	CPU2: 18894966 cache writes
	CPU3: 15325863 cache writes

Level 1 cache & TLB:
	CPU0: 184673085 level 1 data cache
	CPU1: 304127088 level 1 data cache
	CPU2: 303567103 level 1 data cache
	CPU3: 281437853 level 1 data cache

	CPU0: 140733839886288 level 1 instruct cache
	CPU1: 93859646669008 level 1 instruct cache
	CPU2: 140733839886032 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2638018 last level cache
	CPU1: 2575394 last level cache
	CPU2: 2903641 last level cache
	CPU3: 3033098 last level cache

	CPU0: 184697749 data TLB
	CPU1: 304106221 data TLB
	CPU2: 303567103 data TLB
	CPU3: 281437853 data TLB

	CPU0: 617902 instruct TLB
	CPU1: 999731 instruct TLB
	CPU2: 1004980 instruct TLB
	CPU3: 936446 instruct TLB
HW Instruction Count:
	CPU0: Used 1249060758 instructions
	CPU1: Used 1391384460 instructions
	CPU2: Used 1312065214 instructions
	CPU3: Used 1312065214 instructions

Hardware misses:
	CPU0: 17916258 cache misses
	CPU1: 17575332 cache misses
	CPU2: 19756577 cache misses
	CPU3: 19756577 cache misses

	CPU0: 17916170 branch misses
	CPU1: 17575332 branch misses
	CPU2: 19756577 branch misses
	CPU3: 14350346 branch misses

Cache Read/Write:
	CPU0: 240749197 cache reads
	CPU1: 249858956 cache reads
	CPU2: 333914723 cache reads
	CPU3: 266873071 cache reads

	CPU0: 17916170 cache writes
	CPU1: 17575332 cache writes
	CPU2: 19756577 cache writes
	CPU3: 14350346 cache writes

Level 1 cache & TLB:
	CPU0: 248794411 level 1 data cache
	CPU1: 328469157 level 1 data cache
	CPU2: 173712997 level 1 data cache
	CPU3: 328866396 level 1 data cache

	CPU0: 140735482742736 level 1 instruct cache
	CPU1: 94517556834512 level 1 instruct cache
	CPU2: 140735482742480 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2907842 last level cache
	CPU1: 3076285 last level cache
	CPU2: 2560242 last level cache
	CPU3: 2794292 last level cache

	CPU0: 248794411 data TLB
	CPU1: 328423189 data TLB
	CPU2: 173712997 data TLB
	CPU3: 328866356 data TLB

	CPU0: 815052 instruct TLB
	CPU1: 1079302 instruct TLB
	CPU2: 600864 instruct TLB
	CPU3: 1075610 instruct TLB
HW Instruction Count:
	CPU0: Used 813394649 instructions
	CPU1: Used 1522638279 instructions
	CPU2: Used 1661119822 instructions
	CPU3: Used 1661119822 instructions

Hardware misses:
	CPU0: 18615307 cache misses
	CPU1: 15712105 cache misses
	CPU2: 20766280 cache misses
	CPU3: 20766280 cache misses

	CPU0: 18614046 branch misses
	CPU1: 15712099 branch misses
	CPU2: 20766876 branch misses
	CPU3: 14606748 branch misses

Cache Read/Write:
	CPU0: 314260726 cache reads
	CPU1: 242029818 cache reads
	CPU2: 304630480 cache reads
	CPU3: 230236534 cache reads

	CPU0: 18614046 cache writes
	CPU1: 15712099 cache writes
	CPU2: 20766876 cache writes
	CPU3: 14606748 cache writes

Level 1 cache & TLB:
	CPU0: 317139330 level 1 data cache
	CPU1: 216038575 level 1 data cache
	CPU2: 216360728 level 1 data cache
	CPU3: 328513954 level 1 data cache

	CPU0: 140735994174976 level 1 instruct cache
	CPU1: 94454213497040 level 1 instruct cache
	CPU2: 140735994174720 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2950357 last level cache
	CPU1: 2477137 last level cache
	CPU2: 2722639 last level cache
	CPU3: 3144281 last level cache

	CPU0: 317139330 data TLB
	CPU1: 216038534 data TLB
	CPU2: 216347608 data TLB
	CPU3: 328513954 data TLB

	CPU0: 1018161 instruct TLB
	CPU1: 706640 instruct TLB
	CPU2: 730604 instruct TLB
	CPU3: 1065042 instruct TLB
HW Instruction Count:
	CPU0: Used 950504726 instructions
	CPU1: Used 1220235317 instructions
	CPU2: Used 1412781308 instructions
	CPU3: Used 1412781308 instructions

Hardware misses:
	CPU0: 19901978 cache misses
	CPU1: 15652161 cache misses
	CPU2: 18447662 cache misses
	CPU3: 18447662 cache misses

	CPU0: 19901978 branch misses
	CPU1: 15652169 branch misses
	CPU2: 18447662 branch misses
	CPU3: 16082860 branch misses

Cache Read/Write:
	CPU0: 281344928 cache reads
	CPU1: 285982443 cache reads
	CPU2: 284984482 cache reads
	CPU3: 241063610 cache reads

	CPU0: 19901978 cache writes
	CPU1: 15652169 cache writes
	CPU2: 18447662 cache writes
	CPU3: 16082860 cache writes

Level 1 cache & TLB:
	CPU0: 319615998 level 1 data cache
	CPU1: 328666214 level 1 data cache
	CPU2: 170658664 level 1 data cache
	CPU3: 259171254 level 1 data cache

	CPU0: 140727121613152 level 1 instruct cache
	CPU1: 94915691417808 level 1 instruct cache
	CPU2: 140727121612896 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3091461 last level cache
	CPU1: 3133779 last level cache
	CPU2: 2312798 last level cache
	CPU3: 2781359 last level cache

	CPU0: 319620728 data TLB
	CPU1: 328666171 data TLB
	CPU2: 170659021 data TLB
	CPU3: 259171254 data TLB

	CPU0: 1037250 instruct TLB
	CPU1: 1062316 instruct TLB
	CPU2: 588021 instruct TLB
	CPU3: 842816 instruct TLB
HW Instruction Count:
	CPU0: Used 1227286719 instructions
	CPU1: Used 1556481903 instructions
	CPU2: Used 1136651304 instructions
	CPU3: Used 1136651304 instructions

Hardware misses:
	CPU0: 18383370 cache misses
	CPU1: 17661604 cache misses
	CPU2: 17224075 cache misses
	CPU3: 17224075 cache misses

	CPU0: 18383370 branch misses
	CPU1: 17661604 branch misses
	CPU2: 17224071 branch misses
	CPU3: 16397552 branch misses

Cache Read/Write:
	CPU0: 340726796 cache reads
	CPU1: 258321650 cache reads
	CPU2: 225665390 cache reads
	CPU3: 268338788 cache reads

	CPU0: 18383370 cache writes
	CPU1: 17661604 cache writes
	CPU2: 17224071 cache writes
	CPU3: 16397552 cache writes

Level 1 cache & TLB:
	CPU0: 232800371 level 1 data cache
	CPU1: 289802601 level 1 data cache
	CPU2: 222195419 level 1 data cache
	CPU3: 333405347 level 1 data cache

	CPU0: 140727326538064 level 1 instruct cache
	CPU1: 94707949732048 level 1 instruct cache
	CPU2: 140727326537808 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2757370 last level cache
	CPU1: 2711999 last level cache
	CPU2: 2765744 last level cache
	CPU3: 3125449 last level cache

	CPU0: 232800371 data TLB
	CPU1: 289802601 data TLB
	CPU2: 222195381 data TLB
	CPU3: 333405347 data TLB

	CPU0: 785096 instruct TLB
	CPU1: 952766 instruct TLB
	CPU2: 743228 instruct TLB
	CPU3: 1073972 instruct TLB
HW Instruction Count:
	CPU0: Used 1761430304 instructions
	CPU1: Used 983735183 instructions
	CPU2: Used 1121150356 instructions
	CPU3: Used 1121150356 instructions

Hardware misses:
	CPU0: 17897114 cache misses
	CPU1: 19082717 cache misses
	CPU2: 15665171 cache misses
	CPU3: 15665171 cache misses

	CPU0: 17900619 branch misses
	CPU1: 19082717 branch misses
	CPU2: 15665177 branch misses
	CPU3: 17316879 branch misses

Cache Read/Write:
	CPU0: 303589664 cache reads
	CPU1: 180040321 cache reads
	CPU2: 247664856 cache reads
	CPU3: 360515395 cache reads

	CPU0: 17900619 cache writes
	CPU1: 19082717 cache writes
	CPU2: 15665177 cache writes
	CPU3: 17316879 cache writes

Level 1 cache & TLB:
	CPU0: 286170641 level 1 data cache
	CPU1: 337211733 level 1 data cache
	CPU2: 226151861 level 1 data cache
	CPU3: 227595226 level 1 data cache

	CPU0: 140721207698352 level 1 instruct cache
	CPU1: 93959308452048 level 1 instruct cache
	CPU2: 140721207698096 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2968831 last level cache
	CPU1: 2932065 last level cache
	CPU2: 2643552 last level cache
	CPU3: 2763174 last level cache

	CPU0: 286170641 data TLB
	CPU1: 337211733 data TLB
	CPU2: 226151821 data TLB
	CPU3: 227595226 data TLB

	CPU0: 925099 instruct TLB
	CPU1: 1093353 instruct TLB
	CPU2: 749610 instruct TLB
	CPU3: 744333 instruct TLB
HW Instruction Count:
	CPU0: Used 1396140437 instructions
	CPU1: Used 1546679161 instructions
	CPU2: Used 797696819 instructions
	CPU3: Used 797696819 instructions

Hardware misses:
	CPU0: 18197241 cache misses
	CPU1: 13513590 cache misses
	CPU2: 17557828 cache misses
	CPU3: 17557828 cache misses

	CPU0: 18199958 branch misses
	CPU1: 13513590 branch misses
	CPU2: 17557537 branch misses
	CPU3: 20746962 branch misses

Cache Read/Write:
	CPU0: 229686382 cache reads
	CPU1: 194052798 cache reads
	CPU2: 293685118 cache reads
	CPU3: 375229685 cache reads

	CPU0: 18199958 cache writes
	CPU1: 13513590 cache writes
	CPU2: 17557537 cache writes
	CPU3: 20746962 cache writes

Level 1 cache & TLB:
	CPU0: 261480400 level 1 data cache
	CPU1: 283943168 level 1 data cache
	CPU2: 344835068 level 1 data cache
	CPU3: 188334913 level 1 data cache

	CPU0: 140734337686496 level 1 instruct cache
	CPU1: 94081737715920 level 1 instruct cache
	CPU2: 140734337686240 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2975055 last level cache
	CPU1: 2776858 last level cache
	CPU2: 2893544 last level cache
	CPU3: 2741335 last level cache

	CPU0: 261480360 data TLB
	CPU1: 283949926 data TLB
	CPU2: 344835068 data TLB
	CPU3: 188344574 data TLB

	CPU0: 859679 instruct TLB
	CPU1: 926491 instruct TLB
	CPU2: 1131991 instruct TLB
	CPU3: 632253 instruct TLB
HW Instruction Count:
	CPU0: Used 1121665511 instructions
	CPU1: Used 1149267672 instructions
	CPU2: Used 1499668186 instructions
	CPU3: Used 1499668186 instructions

Hardware misses:
	CPU0: 18773173 cache misses
	CPU1: 15337152 cache misses
	CPU2: 18119429 cache misses
	CPU3: 18119429 cache misses

	CPU0: 18773329 branch misses
	CPU1: 15337152 branch misses
	CPU2: 18119426 branch misses
	CPU3: 17638365 branch misses

Cache Read/Write:
	CPU0: 260527631 cache reads
	CPU1: 314900618 cache reads
	CPU2: 237744019 cache reads
	CPU3: 279295770 cache reads

	CPU0: 18773329 cache writes
	CPU1: 15337152 cache writes
	CPU2: 18119426 cache writes
	CPU3: 17638365 cache writes

Level 1 cache & TLB:
	CPU0: 231342288 level 1 data cache
	CPU1: 208077022 level 1 data cache
	CPU2: 348449632 level 1 data cache
	CPU3: 290706914 level 1 data cache

	CPU0: 140722176425568 level 1 instruct cache
	CPU1: 94541378990288 level 1 instruct cache
	CPU2: 140722176425312 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2728123 last level cache
	CPU1: 2684089 last level cache
	CPU2: 2898365 last level cache
	CPU3: 2957042 last level cache

	CPU0: 231342247 data TLB
	CPU1: 208077022 data TLB
	CPU2: 348384166 data TLB
	CPU3: 290726448 data TLB

	CPU0: 757846 instruct TLB
	CPU1: 700429 instruct TLB
	CPU2: 1147218 instruct TLB
	CPU3: 946666 instruct TLB
HW Instruction Count:
	CPU0: Used 1542343996 instructions
	CPU1: Used 1044773062 instructions
	CPU2: Used 1105681015 instructions
	CPU3: Used 1105681015 instructions

Hardware misses:
	CPU0: 17900277 cache misses
	CPU1: 17289295 cache misses
	CPU2: 18835792 cache misses
	CPU3: 18835792 cache misses

	CPU0: 17900262 branch misses
	CPU1: 17289295 branch misses
	CPU2: 18835905 branch misses
	CPU3: 15580305 branch misses

Cache Read/Write:
	CPU0: 301726931 cache reads
	CPU1: 226061095 cache reads
	CPU2: 337317054 cache reads
	CPU3: 227642611 cache reads

	CPU0: 17900262 cache writes
	CPU1: 17289295 cache writes
	CPU2: 18835905 cache writes
	CPU3: 15580305 cache writes

Level 1 cache & TLB:
	CPU0: 383935879 level 1 data cache
	CPU1: 220094365 level 1 data cache
	CPU2: 225498972 level 1 data cache
	CPU3: 251472823 level 1 data cache

	CPU0: 140730419661264 level 1 instruct cache
	CPU1: 93969980551376 level 1 instruct cache
	CPU2: 140730419661008 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 3234338 last level cache
	CPU1: 2668024 last level cache
	CPU2: 2639099 last level cache
	CPU3: 2799837 last level cache

	CPU0: 383982713 data TLB
	CPU1: 220094365 data TLB
	CPU2: 225499048 data TLB
	CPU3: 251454411 data TLB

	CPU0: 1222747 instruct TLB
	CPU1: 737632 instruct TLB
	CPU2: 764386 instruct TLB
	CPU3: 846870 instruct TLB
HW Instruction Count:
	CPU0: Used 1511248420 instructions
	CPU1: Used 1232827920 instructions
	CPU2: Used 1142300726 instructions
	CPU3: Used 1142300726 instructions

Hardware misses:
	CPU0: 17081091 cache misses
	CPU1: 15564462 cache misses
	CPU2: 18544510 cache misses
	CPU3: 18544510 cache misses

	CPU0: 17081059 branch misses
	CPU1: 15564447 branch misses
	CPU2: 18544510 branch misses
	CPU3: 17995426 branch misses

Cache Read/Write:
	CPU0: 323153708 cache reads
	CPU1: 208377126 cache reads
	CPU2: 283731919 cache reads
	CPU3: 278217401 cache reads

	CPU0: 17081059 cache writes
	CPU1: 15564447 cache writes
	CPU2: 18544510 cache writes
	CPU3: 17995426 cache writes

Level 1 cache & TLB:
	CPU0: 270021739 level 1 data cache
	CPU1: 316374145 level 1 data cache
	CPU2: 243435602 level 1 data cache
	CPU3: 247090982 level 1 data cache

	CPU0: 140736417645104 level 1 instruct cache
	CPU1: 94612122783952 level 1 instruct cache
	CPU2: 140736417644848 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2773687 last level cache
	CPU1: 2815444 last level cache
	CPU2: 2745126 last level cache
	CPU3: 2986314 last level cache

	CPU0: 270021739 data TLB
	CPU1: 316374104 data TLB
	CPU2: 243456469 data TLB
	CPU3: 247021325 data TLB

	CPU0: 871286 instruct TLB
	CPU1: 1042738 instruct TLB
	CPU2: 786662 instruct TLB
	CPU3: 850856 instruct TLB
HW Instruction Count:
	CPU0: Used 1130113859 instructions
	CPU1: Used 1348978294 instructions
	CPU2: Used 1251264833 instructions
	CPU3: Used 1251264833 instructions

Hardware misses:
	CPU0: 21244588 cache misses
	CPU1: 15204252 cache misses
	CPU2: 16179251 cache misses
	CPU3: 16179251 cache misses

	CPU0: 21244588 branch misses
	CPU1: 15204252 branch misses
	CPU2: 16179170 branch misses
	CPU3: 17554220 branch misses

Cache Read/Write:
	CPU0: 353150266 cache reads
	CPU1: 310200963 cache reads
	CPU2: 302644625 cache reads
	CPU3: 207977330 cache reads

	CPU0: 21244588 cache writes
	CPU1: 15204252 cache writes
	CPU2: 16179170 cache writes
	CPU3: 17554220 cache writes

Level 1 cache & TLB:
	CPU0: 215687176 level 1 data cache
	CPU1: 289160897 level 1 data cache
	CPU2: 308633271 level 1 data cache
	CPU3: 265520179 level 1 data cache

	CPU0: 140734492998720 level 1 instruct cache
	CPU1: 94254719578320 level 1 instruct cache
	CPU2: 140734492998464 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2725967 last level cache
	CPU1: 3153252 last level cache
	CPU2: 2756008 last level cache
	CPU3: 2766226 last level cache

	CPU0: 215676819 data TLB
	CPU1: 289160897 data TLB
	CPU2: 308633271 data TLB
	CPU3: 265520138 data TLB

	CPU0: 728497 instruct TLB
	CPU1: 951415 instruct TLB
	CPU2: 1011945 instruct TLB
	CPU3: 879644 instruct TLB
HW Instruction Count:
	CPU0: Used 1250121456 instructions
	CPU1: Used 1043300460 instructions
	CPU2: Used 1351053785 instructions
	CPU3: Used 1351053785 instructions

Hardware misses:
	CPU0: 16773448 cache misses
	CPU1: 17324902 cache misses
	CPU2: 18988100 cache misses
	CPU3: 18988100 cache misses

	CPU0: 16773448 branch misses
	CPU1: 17324910 branch misses
	CPU2: 18988100 branch misses
	CPU3: 17028766 branch misses

Cache Read/Write:
	CPU0: 230335174 cache reads
	CPU1: 262713277 cache reads
	CPU2: 319371974 cache reads
	CPU3: 279706377 cache reads

	CPU0: 16773448 cache writes
	CPU1: 17324910 cache writes
	CPU2: 18988100 cache writes
	CPU3: 17028766 cache writes

Level 1 cache & TLB:
	CPU0: 140737488355327 level 1 data cache
	CPU1: 214717207 level 1 data cache
	CPU2: 233577443 level 1 data cache
	CPU3: 341695915 level 1 data cache

	CPU0: 140720709510928 level 1 instruct cache
	CPU1: 93897794711760 level 1 instruct cache
	CPU2: 140720709510672 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 140737488355327 last level cache
	CPU1: 2634543 last level cache
	CPU2: 2777233 last level cache
	CPU3: 2984157 last level cache

	CPU0: 140737488355327 data TLB
	CPU1: 214717091 data TLB
	CPU2: 233577443 data TLB
	CPU3: 341695915 data TLB

	CPU0: 140737488355327 instruct TLB
	CPU1: 713083 instruct TLB
	CPU2: 832960 instruct TLB
	CPU3: 1133740 instruct TLB
HW Instruction Count:
	CPU0: Used 1844356608 instructions
	CPU1: Used 9239738488 instructions
	CPU2: Used 1961589428 instructions
	CPU3: Used 1961589428 instructions

Hardware misses:
	CPU0: 16886783 cache misses
	CPU1: 18815726 cache misses
	CPU2: 17111166 cache misses
	CPU3: 17111166 cache misses

	CPU0: 16886774 branch misses
	CPU1: 18813406 branch misses
	CPU2: 17110275 branch misses
	CPU3: 19324498 branch misses

Cache Read/Write:
	CPU0: 395312317 cache reads
	CPU1: 176581632 cache reads
	CPU2: 308454246 cache reads
	CPU3: 334538852 cache reads

	CPU0: 16886774 cache writes
	CPU1: 18813406 cache writes
	CPU2: 17110275 cache writes
	CPU3: 19324498 cache writes

Level 1 cache & TLB:
	CPU0: 223665049 level 1 data cache
	CPU1: 191252328 level 1 data cache
	CPU2: 358290060 level 1 data cache
	CPU3: 309153645 level 1 data cache

	CPU0: 140722647802400 level 1 instruct cache
	CPU1: 94200202608848 level 1 instruct cache
	CPU2: 140722647802144 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2875128 last level cache
	CPU1: 2716790 last level cache
	CPU2: 3017394 last level cache
	CPU3: 2812308 last level cache

	CPU0: 223599458 data TLB
	CPU1: 191252328 data TLB
	CPU2: 358313270 data TLB
	CPU3: 309153645 data TLB

	CPU0: 743048 instruct TLB
	CPU1: 645472 instruct TLB
	CPU2: 1160397 instruct TLB
	CPU3: 1000399 instruct TLB
HW Instruction Count:
	CPU0: Used 1082124228 instructions
	CPU1: Used 1266322209 instructions
	CPU2: Used 1580462665 instructions
	CPU3: Used 1580462665 instructions

Hardware misses:
	CPU0: 20093108 cache misses
	CPU1: 15657288 cache misses
	CPU2: 15570870 cache misses
	CPU3: 15570870 cache misses

	CPU0: 20093108 branch misses
	CPU1: 15657288 branch misses
	CPU2: 15570695 branch misses
	CPU3: 19232298 branch misses

Cache Read/Write:
	CPU0: 314214194 cache reads
	CPU1: 330956911 cache reads
	CPU2: 234233143 cache reads
	CPU3: 273745457 cache reads

	CPU0: 20093108 cache writes
	CPU1: 15657288 cache writes
	CPU2: 15570695 cache writes
	CPU3: 19232298 cache writes

Level 1 cache & TLB:
	CPU0: 201036770 level 1 data cache
	CPU1: 156104019 level 1 data cache
	CPU2: 352095951 level 1 data cache
	CPU3: 368083649 level 1 data cache

	CPU0: 140736023212096 level 1 instruct cache
	CPU1: 94221697638608 level 1 instruct cache
	CPU2: 140736023211840 level 1 instruct cache
	CPU3: 0 level 1 instruct cache

	CPU0: 2771762 last level cache
	CPU1: 2551660 last level cache
	CPU2: 3067892 last level cache
	CPU3: 2904817 last level cache

	CPU0: 201036770 data TLB
	CPU1: 156104019 data TLB
	CPU2: 352081751 data TLB
	CPU3: 368083609 data TLB

	CPU0: 668147 instruct TLB
	CPU1: 537788 instruct TLB
	CPU2: 1142551 instruct TLB
	CPU3: 1192232 instruct TLB

