<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: SPIC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPIC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___p_l_a_t_f_o_r_m.html">Platform</a> &raquo; <a class="el" href="group___p_l_a_t_f_o_r_m__87x3d.html">rtl87x3d</a> &raquo; <a class="el" href="group__x3d___r_t_l876_x.html">Rtl876x</a> &raquo; <a class="el" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html">RTL876X Register Structure</a><a class="el" href="group___a_p_i___reference.html">API Reference</a> &raquo; <a class="el" href="group___p_l_a_t_f_o_r_m.html">Platform</a> &raquo; <a class="el" href="group___p_l_a_t_f_o_r_m__87x3e.html">rtl87x3e</a> &raquo; <a class="el" href="group__x3e___r_t_l876_x.html">Rtl876x</a> &raquo;  &#124; <a class="el" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html">RTL876X Register Structure</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="rtl87x3d_2platform_2rtl876x_8h_source.html">rtl876x.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a33d8df4720b6e9909eee766ac1dd47b2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a33d8df4720b6e9909eee766ac1dd47b2">CTRLR0</a></td></tr>
<tr class="separator:a33d8df4720b6e9909eee766ac1dd47b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb3bfd001409a0902c38113040fd3a7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a2cb3bfd001409a0902c38113040fd3a7">RX_NDF</a></td></tr>
<tr class="separator:a2cb3bfd001409a0902c38113040fd3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14a8692c85c31cb4d5203c35a420a58b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a14a8692c85c31cb4d5203c35a420a58b">SSIENR</a></td></tr>
<tr class="separator:a14a8692c85c31cb4d5203c35a420a58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82da15a24833bd092183a4f47dca0c88"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a82da15a24833bd092183a4f47dca0c88">MWCR</a></td></tr>
<tr class="separator:a82da15a24833bd092183a4f47dca0c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4542ea05a0b470ea36390d18618664"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#adf4542ea05a0b470ea36390d18618664">SER</a></td></tr>
<tr class="separator:adf4542ea05a0b470ea36390d18618664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61cca814e7ffac031c0579b6b5d80db9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a61cca814e7ffac031c0579b6b5d80db9">BAUDR</a></td></tr>
<tr class="separator:a61cca814e7ffac031c0579b6b5d80db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5895366695d9b04a9e9bad36a609040"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#ab5895366695d9b04a9e9bad36a609040">TXFTLR</a></td></tr>
<tr class="separator:ab5895366695d9b04a9e9bad36a609040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e0a880b08b40567894bf3c10493951b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a8e0a880b08b40567894bf3c10493951b">RXFTLR</a></td></tr>
<tr class="separator:a8e0a880b08b40567894bf3c10493951b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a5d3e064bef5963e67ab0fcff41db4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#ab8a5d3e064bef5963e67ab0fcff41db4">TXFLR</a></td></tr>
<tr class="separator:ab8a5d3e064bef5963e67ab0fcff41db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7093645a321f3ac5fc24bc1e7c120f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#afb7093645a321f3ac5fc24bc1e7c120f">RXFLR</a></td></tr>
<tr class="separator:afb7093645a321f3ac5fc24bc1e7c120f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae845b86e973b4bf8a33c447c261633f6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a></td></tr>
<tr class="separator:ae845b86e973b4bf8a33c447c261633f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:ab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa196fddf0ba7d6e3ce29bdb04eb38b94"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#aa196fddf0ba7d6e3ce29bdb04eb38b94">RISR</a></td></tr>
<tr class="separator:aa196fddf0ba7d6e3ce29bdb04eb38b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38be8b227e9b637ffda5e3beed13d2bb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a38be8b227e9b637ffda5e3beed13d2bb">TXOICR</a></td></tr>
<tr class="separator:a38be8b227e9b637ffda5e3beed13d2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a7fd303abed73d838fbf4d71265fc9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#ac4a7fd303abed73d838fbf4d71265fc9">RXOICR</a></td></tr>
<tr class="separator:ac4a7fd303abed73d838fbf4d71265fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d9ff939271de8ce797024dfa50c5c2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a86d9ff939271de8ce797024dfa50c5c2">RXUICR</a></td></tr>
<tr class="separator:a86d9ff939271de8ce797024dfa50c5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ade0092da2a2d6256f0494fea51a6c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a88ade0092da2a2d6256f0494fea51a6c">MSTICR</a></td></tr>
<tr class="separator:a88ade0092da2a2d6256f0494fea51a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082219a924d748e9c6092582aec06226"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a082219a924d748e9c6092582aec06226">DMACR</a></td></tr>
<tr class="separator:a082219a924d748e9c6092582aec06226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4899370382897b0d2128ca5791eb78a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#ae4899370382897b0d2128ca5791eb78a">DMATDLR</a></td></tr>
<tr class="separator:ae4899370382897b0d2128ca5791eb78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8276fbf90c537c2b8bdb6d72ba26b62"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#aa8276fbf90c537c2b8bdb6d72ba26b62">DMARDLR</a></td></tr>
<tr class="separator:aa8276fbf90c537c2b8bdb6d72ba26b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328d2fe9ef1d513c3a97d30f98f0047c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a></td></tr>
<tr class="separator:a328d2fe9ef1d513c3a97d30f98f0047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3742e23d7361c5eb037f8c62ce375f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a6c3742e23d7361c5eb037f8c62ce375f">SPIC_VERSION</a></td></tr>
<tr class="separator:a6c3742e23d7361c5eb037f8c62ce375f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3e16dcdd7950b7e0a50a62eca71d4c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a492915e66562740b5f61d9ef78680d57"><td class="memItemLeft" >&#160;&#160;&#160;__IO uint8_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i_c___type_def.html#a492915e66562740b5f61d9ef78680d57">BYTE</a></td></tr>
<tr class="separator:a492915e66562740b5f61d9ef78680d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46cc8d1cea3fd967ef36e39d51c32102"><td class="memItemLeft" >&#160;&#160;&#160;__IO uint16_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i_c___type_def.html#a46cc8d1cea3fd967ef36e39d51c32102">HALF</a></td></tr>
<tr class="separator:a46cc8d1cea3fd967ef36e39d51c32102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e81995c65ec4d4d9408de6c7c90028"><td class="memItemLeft" >&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i_c___type_def.html#a24e81995c65ec4d4d9408de6c7c90028">WORD</a></td></tr>
<tr class="separator:a24e81995c65ec4d4d9408de6c7c90028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3e16dcdd7950b7e0a50a62eca71d4c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#aac3e16dcdd7950b7e0a50a62eca71d4c">DR</a> [16]</td></tr>
<tr class="separator:aac3e16dcdd7950b7e0a50a62eca71d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68a59f14e848277f1f2855e1aa33a2b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#ad68a59f14e848277f1f2855e1aa33a2b">DM_DR</a> [16]</td></tr>
<tr class="separator:ad68a59f14e848277f1f2855e1aa33a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d26434ae698f6e50e1f96367bf3d94"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#ac2d26434ae698f6e50e1f96367bf3d94">READ_FAST_SINGLE</a></td></tr>
<tr class="separator:ac2d26434ae698f6e50e1f96367bf3d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ec93c8b3b3784f96d89f19ddce0ed3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a91ec93c8b3b3784f96d89f19ddce0ed3">READ_DUAL_DATA</a></td></tr>
<tr class="separator:a91ec93c8b3b3784f96d89f19ddce0ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f4b0a238844cbce95802ec6a502a56"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a08f4b0a238844cbce95802ec6a502a56">READ_DUAL_ADDR_DATA</a></td></tr>
<tr class="separator:a08f4b0a238844cbce95802ec6a502a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adafa59b738d3a40ed6f2ae72aed1f2dd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#adafa59b738d3a40ed6f2ae72aed1f2dd">READ_QUAD_DATA</a></td></tr>
<tr class="separator:adafa59b738d3a40ed6f2ae72aed1f2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62520a4b8d4f8baf1170daa9118d796c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a62520a4b8d4f8baf1170daa9118d796c">READ_QUAD_ADDR_DATA</a></td></tr>
<tr class="separator:a62520a4b8d4f8baf1170daa9118d796c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae63d53c99e588cba74d7467cdaa0d70c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#ae63d53c99e588cba74d7467cdaa0d70c">WRITE_SINGLE</a></td></tr>
<tr class="separator:ae63d53c99e588cba74d7467cdaa0d70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d667afc15716e0aa6a9304606f6585"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a24d667afc15716e0aa6a9304606f6585">WRITE_DUAL_DATA</a></td></tr>
<tr class="separator:a24d667afc15716e0aa6a9304606f6585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee3129d8748d0616ed1124007a9bb13"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a3ee3129d8748d0616ed1124007a9bb13">WRITE_DUAL_ADDR_DATA</a></td></tr>
<tr class="separator:a3ee3129d8748d0616ed1124007a9bb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1719def94cf8a69028e0355f368cdab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#ae1719def94cf8a69028e0355f368cdab">WRITE_QUAD_DATA</a></td></tr>
<tr class="separator:ae1719def94cf8a69028e0355f368cdab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62715dc72c55b831e6847d0e4cd64782"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a62715dc72c55b831e6847d0e4cd64782">WRITE_QUAD_ADDR_DATA</a></td></tr>
<tr class="separator:a62715dc72c55b831e6847d0e4cd64782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602d83351ea59c147d776c58d5407fde"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a602d83351ea59c147d776c58d5407fde">WRITE_ENABLE</a></td></tr>
<tr class="separator:a602d83351ea59c147d776c58d5407fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2caa1ee99f2adac2992948b348b2c3e1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a2caa1ee99f2adac2992948b348b2c3e1">READ_STATUS</a></td></tr>
<tr class="separator:a2caa1ee99f2adac2992948b348b2c3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99917efbeff65449975b024d830eacf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#ae99917efbeff65449975b024d830eacf">CTRLR2</a></td></tr>
<tr class="separator:ae99917efbeff65449975b024d830eacf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1346a79b0a820b0af78ff41fae3127"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#aec1346a79b0a820b0af78ff41fae3127">FBAUDR</a></td></tr>
<tr class="separator:aec1346a79b0a820b0af78ff41fae3127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ec75263eef7049a324aaaebdd7408f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a00ec75263eef7049a324aaaebdd7408f">USER_LENGTH</a></td></tr>
<tr class="separator:a00ec75263eef7049a324aaaebdd7408f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14f76d316e84ae4cea44e0848dc7856e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a14f76d316e84ae4cea44e0848dc7856e">AUTO_LENGTH</a></td></tr>
<tr class="separator:a14f76d316e84ae4cea44e0848dc7856e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85ba4d67419483a73683498cd950aa0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#af85ba4d67419483a73683498cd950aa0">VALID_CMD</a></td></tr>
<tr class="separator:af85ba4d67419483a73683498cd950aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae99997469b38920b33fe14d841c5d0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a8ae99997469b38920b33fe14d841c5d0">FLASH_SIZE_R</a></td></tr>
<tr class="separator:a8ae99997469b38920b33fe14d841c5d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10d2a8627713ab50cf27a44e94b791a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#ab10d2a8627713ab50cf27a44e94b791a">FLUSH_FIFO</a></td></tr>
<tr class="separator:ab10d2a8627713ab50cf27a44e94b791a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314e7cf0a3ca8ac7535c1d525090bfa6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a314e7cf0a3ca8ac7535c1d525090bfa6">DUM_BYTE</a></td></tr>
<tr class="separator:a314e7cf0a3ca8ac7535c1d525090bfa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69a8fd51cb969e4cc8a67add94f98ec2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a69a8fd51cb969e4cc8a67add94f98ec2">TX_NDF</a></td></tr>
<tr class="separator:a69a8fd51cb969e4cc8a67add94f98ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d3cdd8946a50edfd60009723306c98"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a55d3cdd8946a50edfd60009723306c98">DEVICE_INFO</a></td></tr>
<tr class="separator:a55d3cdd8946a50edfd60009723306c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede4799502a6ef893fe2c2352d42df72"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#aede4799502a6ef893fe2c2352d42df72">TPR0</a></td></tr>
<tr class="separator:aede4799502a6ef893fe2c2352d42df72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255c0d4fe19f774e87e91d8a6998b24b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a255c0d4fe19f774e87e91d8a6998b24b">AUTO_LENGTH2</a></td></tr>
<tr class="separator:a255c0d4fe19f774e87e91d8a6998b24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512dabafef2ca49938eb70cd0dfcccb1"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a492915e66562740b5f61d9ef78680d57"><td class="memItemLeft" >&#160;&#160;&#160;__IO uint8_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i_c___type_def.html#a492915e66562740b5f61d9ef78680d57">BYTE</a></td></tr>
<tr class="separator:a492915e66562740b5f61d9ef78680d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46cc8d1cea3fd967ef36e39d51c32102"><td class="memItemLeft" >&#160;&#160;&#160;__IO uint16_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i_c___type_def.html#a46cc8d1cea3fd967ef36e39d51c32102">HALF</a></td></tr>
<tr class="separator:a46cc8d1cea3fd967ef36e39d51c32102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e81995c65ec4d4d9408de6c7c90028"><td class="memItemLeft" >&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="struct_s_p_i_c___type_def.html#a24e81995c65ec4d4d9408de6c7c90028">WORD</a></td></tr>
<tr class="separator:a24e81995c65ec4d4d9408de6c7c90028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512dabafef2ca49938eb70cd0dfcccb1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i_c___type_def.html#a512dabafef2ca49938eb70cd0dfcccb1">DR</a> [16]</td></tr>
<tr class="separator:a512dabafef2ca49938eb70cd0dfcccb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a33d8df4720b6e9909eee766ac1dd47b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33d8df4720b6e9909eee766ac1dd47b2">&#9670;&nbsp;</a></span>CTRLR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CTRLR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control reg 0, offset: 0x000 </p>

</div>
</div>
<a id="a2cb3bfd001409a0902c38113040fd3a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cb3bfd001409a0902c38113040fd3a7">&#9670;&nbsp;</a></span>RX_NDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RX_NDF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>User mode rx data data frame counter, offset: 0x004 </p>

</div>
</div>
<a id="a14a8692c85c31cb4d5203c35a420a58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14a8692c85c31cb4d5203c35a420a58b">&#9670;&nbsp;</a></span>SSIENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SSIENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable reg, offset: 0x008 </p>

</div>
</div>
<a id="a82da15a24833bd092183a4f47dca0c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82da15a24833bd092183a4f47dca0c88">&#9670;&nbsp;</a></span>MWCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MWCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>N/A, offset: 0x00C </p>

</div>
</div>
<a id="adf4542ea05a0b470ea36390d18618664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4542ea05a0b470ea36390d18618664">&#9670;&nbsp;</a></span>SER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Slave enable reg, offset: 0x010 </p>

</div>
</div>
<a id="a61cca814e7ffac031c0579b6b5d80db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61cca814e7ffac031c0579b6b5d80db9">&#9670;&nbsp;</a></span>BAUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t BAUDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baudrate select reg, offset: 0x014 </p>

</div>
</div>
<a id="ab5895366695d9b04a9e9bad36a609040"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5895366695d9b04a9e9bad36a609040">&#9670;&nbsp;</a></span>TXFTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TXFTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO threshold level, offset: 0x018 </p>

</div>
</div>
<a id="a8e0a880b08b40567894bf3c10493951b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e0a880b08b40567894bf3c10493951b">&#9670;&nbsp;</a></span>RXFTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RXFTLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO threshold level, offset: 0x01C </p>

</div>
</div>
<a id="ab8a5d3e064bef5963e67ab0fcff41db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8a5d3e064bef5963e67ab0fcff41db4">&#9670;&nbsp;</a></span>TXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO level reg, offset: 0x020 </p>

</div>
</div>
<a id="afb7093645a321f3ac5fc24bc1e7c120f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7093645a321f3ac5fc24bc1e7c120f">&#9670;&nbsp;</a></span>RXFLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RXFLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO level reg, offset: 0x024 </p>

</div>
</div>
<a id="af6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Status reg, offset: 0x028 </p>

</div>
</div>
<a id="ae845b86e973b4bf8a33c447c261633f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae845b86e973b4bf8a33c447c261633f6">&#9670;&nbsp;</a></span>IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt mask reg, offset: 0x02C </p>

</div>
</div>
<a id="ab3c49a96815fcbee63d95e1e74f20e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c49a96815fcbee63d95e1e74f20e75">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt status reg, offset: 0x030 </p>

</div>
</div>
<a id="aa196fddf0ba7d6e3ce29bdb04eb38b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa196fddf0ba7d6e3ce29bdb04eb38b94">&#9670;&nbsp;</a></span>RISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Raw interrupt status reg, offset: 0x034 </p>

</div>
</div>
<a id="a38be8b227e9b637ffda5e3beed13d2bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38be8b227e9b637ffda5e3beed13d2bb">&#9670;&nbsp;</a></span>TXOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TXOICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO overflow interrupt clear reg, offset: 0x038 </p>

</div>
</div>
<a id="ac4a7fd303abed73d838fbf4d71265fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a7fd303abed73d838fbf4d71265fc9">&#9670;&nbsp;</a></span>RXOICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RXOICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO overflow interrupt clear reg, offset: 0x03C </p>

</div>
</div>
<a id="a86d9ff939271de8ce797024dfa50c5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d9ff939271de8ce797024dfa50c5c2">&#9670;&nbsp;</a></span>RXUICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t RXUICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO underflow interrupt clear reg, offset: 0x040 </p>

</div>
</div>
<a id="a88ade0092da2a2d6256f0494fea51a6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88ade0092da2a2d6256f0494fea51a6c">&#9670;&nbsp;</a></span>MSTICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t MSTICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master error interrupt clear reg, offset: 0x044 </p>

</div>
</div>
<a id="a0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt clear reg, offset: 0x048 </p>

</div>
</div>
<a id="a082219a924d748e9c6092582aec06226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082219a924d748e9c6092582aec06226">&#9670;&nbsp;</a></span>DMACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA control reg, offset: 0x04C </p>

</div>
</div>
<a id="ae4899370382897b0d2128ca5791eb78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4899370382897b0d2128ca5791eb78a">&#9670;&nbsp;</a></span>DMATDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMATDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA transimit data level reg, offset: 0x050 </p>

</div>
</div>
<a id="aa8276fbf90c537c2b8bdb6d72ba26b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8276fbf90c537c2b8bdb6d72ba26b62">&#9670;&nbsp;</a></span>DMARDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DMARDLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA revceive data level reg, offset: 0x054 </p>

</div>
</div>
<a id="a328d2fe9ef1d513c3a97d30f98f0047c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a328d2fe9ef1d513c3a97d30f98f0047c">&#9670;&nbsp;</a></span>IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t IDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Identiation reg, offset: 0x058 </p>

</div>
</div>
<a id="a6c3742e23d7361c5eb037f8c62ce375f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c3742e23d7361c5eb037f8c62ce375f">&#9670;&nbsp;</a></span>SPIC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SPIC_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Version ID reg, offset: 0x05C </p>

</div>
</div>
<a id="a492915e66562740b5f61d9ef78680d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492915e66562740b5f61d9ef78680d57">&#9670;&nbsp;</a></span>BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint8_t BYTE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46cc8d1cea3fd967ef36e39d51c32102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46cc8d1cea3fd967ef36e39d51c32102">&#9670;&nbsp;</a></span>HALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint16_t HALF</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24e81995c65ec4d4d9408de6c7c90028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e81995c65ec4d4d9408de6c7c90028">&#9670;&nbsp;</a></span>WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t WORD</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac3e16dcdd7950b7e0a50a62eca71d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac3e16dcdd7950b7e0a50a62eca71d4c">&#9670;&nbsp;</a></span>DR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   DR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data reg, offset: 0x060 </p>

</div>
</div>
<a id="ad68a59f14e848277f1f2855e1aa33a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68a59f14e848277f1f2855e1aa33a2b">&#9670;&nbsp;</a></span>DM_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DM_DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data mask data register, offset: 0x0A0 </p>

</div>
</div>
<a id="ac2d26434ae698f6e50e1f96367bf3d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d26434ae698f6e50e1f96367bf3d94">&#9670;&nbsp;</a></span>READ_FAST_SINGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t READ_FAST_SINGLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fast read data cmd of flash, offset: 0x0E0 </p>

</div>
</div>
<a id="a91ec93c8b3b3784f96d89f19ddce0ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ec93c8b3b3784f96d89f19ddce0ed3">&#9670;&nbsp;</a></span>READ_DUAL_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t READ_DUAL_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual output read cmd of flash, offset: 0x0E4 </p>

</div>
</div>
<a id="a08f4b0a238844cbce95802ec6a502a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f4b0a238844cbce95802ec6a502a56">&#9670;&nbsp;</a></span>READ_DUAL_ADDR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t READ_DUAL_ADDR_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual I/O read cmd of flash, offset: 0x0E8 </p>

</div>
</div>
<a id="adafa59b738d3a40ed6f2ae72aed1f2dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adafa59b738d3a40ed6f2ae72aed1f2dd">&#9670;&nbsp;</a></span>READ_QUAD_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t READ_QUAD_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Quad output read cmd of flash, offset: 0x0EC </p>

</div>
</div>
<a id="a62520a4b8d4f8baf1170daa9118d796c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62520a4b8d4f8baf1170daa9118d796c">&#9670;&nbsp;</a></span>READ_QUAD_ADDR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t READ_QUAD_ADDR_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Quad I/O read cmd of flash, offset: 0x0F0 </p>

</div>
</div>
<a id="ae63d53c99e588cba74d7467cdaa0d70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae63d53c99e588cba74d7467cdaa0d70c">&#9670;&nbsp;</a></span>WRITE_SINGLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t WRITE_SINGLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Page program cmd of flash, offset: 0x0F4 </p>

</div>
</div>
<a id="a24d667afc15716e0aa6a9304606f6585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d667afc15716e0aa6a9304606f6585">&#9670;&nbsp;</a></span>WRITE_DUAL_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t WRITE_DUAL_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual data input program cmd of flash, offset: 0x0F8 </p>

</div>
</div>
<a id="a3ee3129d8748d0616ed1124007a9bb13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee3129d8748d0616ed1124007a9bb13">&#9670;&nbsp;</a></span>WRITE_DUAL_ADDR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t WRITE_DUAL_ADDR_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dual addr &amp; data program cmd of flash, offset: 0x0FC </p>

</div>
</div>
<a id="ae1719def94cf8a69028e0355f368cdab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1719def94cf8a69028e0355f368cdab">&#9670;&nbsp;</a></span>WRITE_QUAD_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t WRITE_QUAD_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Quad data input program cmd of flash, offset: 0x100 </p>

</div>
</div>
<a id="a62715dc72c55b831e6847d0e4cd64782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62715dc72c55b831e6847d0e4cd64782">&#9670;&nbsp;</a></span>WRITE_QUAD_ADDR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t WRITE_QUAD_ADDR_DATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Quad addr &amp; data program cmd of flash, offset: 0x104 </p>

</div>
</div>
<a id="a602d83351ea59c147d776c58d5407fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602d83351ea59c147d776c58d5407fde">&#9670;&nbsp;</a></span>WRITE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t WRITE_ENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Write enabe cmd of flash, offset: 0x108 </p>

</div>
</div>
<a id="a2caa1ee99f2adac2992948b348b2c3e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2caa1ee99f2adac2992948b348b2c3e1">&#9670;&nbsp;</a></span>READ_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t READ_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Read status cmd of flash, offset: 0x10C </p>

</div>
</div>
<a id="ae99917efbeff65449975b024d830eacf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae99917efbeff65449975b024d830eacf">&#9670;&nbsp;</a></span>CTRLR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t CTRLR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Control reg 2, offset: 0x110 </p>

</div>
</div>
<a id="aec1346a79b0a820b0af78ff41fae3127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec1346a79b0a820b0af78ff41fae3127">&#9670;&nbsp;</a></span>FBAUDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t FBAUDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fast baudrate select, offset: 0x114 </p>

</div>
</div>
<a id="a00ec75263eef7049a324aaaebdd7408f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00ec75263eef7049a324aaaebdd7408f">&#9670;&nbsp;</a></span>USER_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t USER_LENGTH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Addr length reg, offset: 0x118 </p>

</div>
</div>
<a id="a14f76d316e84ae4cea44e0848dc7856e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14f76d316e84ae4cea44e0848dc7856e">&#9670;&nbsp;</a></span>AUTO_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t AUTO_LENGTH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto addr length reg, offset: 0x11C </p>

</div>
</div>
<a id="af85ba4d67419483a73683498cd950aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85ba4d67419483a73683498cd950aa0">&#9670;&nbsp;</a></span>VALID_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t VALID_CMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Valid cmd reg, offset: 0x120 </p>

</div>
</div>
<a id="a8ae99997469b38920b33fe14d841c5d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ae99997469b38920b33fe14d841c5d0">&#9670;&nbsp;</a></span>FLASH_SIZE_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t FLASH_SIZE_R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flash size reg, offset: 0x124 </p>

</div>
</div>
<a id="ab10d2a8627713ab50cf27a44e94b791a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab10d2a8627713ab50cf27a44e94b791a">&#9670;&nbsp;</a></span>FLUSH_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t FLUSH_FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flush FIFO reg, offset: 0x128 </p>

</div>
</div>
<a id="a314e7cf0a3ca8ac7535c1d525090bfa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314e7cf0a3ca8ac7535c1d525090bfa6">&#9670;&nbsp;</a></span>DUM_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t DUM_BYTE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Dummy byte value, offset: 0x12C </p>

</div>
</div>
<a id="a69a8fd51cb969e4cc8a67add94f98ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69a8fd51cb969e4cc8a67add94f98ec2">&#9670;&nbsp;</a></span>TX_NDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TX_NDF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx NDF, offset: 0x130 </p>

</div>
</div>
<a id="a55d3cdd8946a50edfd60009723306c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55d3cdd8946a50edfd60009723306c98">&#9670;&nbsp;</a></span>DEVICE_INFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t <a class="el" href="union_d_e_v_i_c_e___i_n_f_o.html">DEVICE_INFO</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Device info, offset: 0x134 </p>

</div>
</div>
<a id="aede4799502a6ef893fe2c2352d42df72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede4799502a6ef893fe2c2352d42df72">&#9670;&nbsp;</a></span>TPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t TPR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timing parameters, offset: 0x138 </p>

</div>
</div>
<a id="a255c0d4fe19f774e87e91d8a6998b24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255c0d4fe19f774e87e91d8a6998b24b">&#9670;&nbsp;</a></span>AUTO_LENGTH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t AUTO_LENGTH2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Auto addr length reg 2, offset: 0x13C </p>

</div>
</div>
<a id="a512dabafef2ca49938eb70cd0dfcccb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512dabafef2ca49938eb70cd0dfcccb1">&#9670;&nbsp;</a></span>DR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   DR[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data reg, offset: 0x060 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/inc/rtl87x3d/platform/<a class="el" href="rtl87x3d_2platform_2rtl876x_8h_source.html">rtl876x.h</a></li>
</ul>
</div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
