// Seed: 466456913
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output uwire id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    output wire id_6
);
  logic id_8, id_9;
  wire [-1 : -1] id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wand id_4,
    input wor id_5,
    input tri1 id_6,
    input wand id_7,
    input wand id_8,
    input uwire id_9
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4,
      id_9,
      id_7,
      id_1,
      id_4
  );
  assign modCall_1.id_6 = 0;
endmodule
