Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Thu Jan 29 14:05:56 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             132 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           12 |
| Yes          | No                    | No                     |             204 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             118 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                     Enable Signal                                                    |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/tmp_we0_local                                                                                   | bd_0_i/hls_inst/inst/j_2_reg_230                                  |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm1                                                                                      | bd_0_i/hls_inst/inst/ap_NS_fsm110_out                             |                3 |              7 |         2.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state4                                                                                | bd_0_i/hls_inst/inst/j_1_reg_207                                  |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_NS_fsm18_out                                                                                 | bd_0_i/hls_inst/inst/ap_NS_fsm111_out                             |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_we0                                                                                           | bd_0_i/hls_inst/inst/i_2_reg_264                                  |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state51                                                                               |                                                                   |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state52                                                                               | bd_0_i/hls_inst/inst/i_1_reg_241                                  |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state50                                                                               |                                                                   |                7 |             14 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                |                                                                   |                3 |             17 |         5.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state5                                                                                |                                                                   |                5 |             21 |         4.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/mul_40s_42ns_81_1_1_U2/ap_CS_fsm_reg[49]                                                        | bd_0_i/hls_inst/inst/tmp_U/ap_CS_fsm_reg[51]_22                   |                4 |             23 |         5.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/empty_reg_218[22]_i_2_n_3                                                                       | bd_0_i/hls_inst/inst/empty_reg_218[22]_i_1_n_3                    |                4 |             23 |         5.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state54                                                                               |                                                                   |                7 |             23 |         3.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state55                                                                               | bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319 |                5 |             24 |         4.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state3                                                                                |                                                                   |                7 |             31 |         4.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/top_kernel_sdiv_40ns_24s_40_44_seq_1_divseq_u/r_stage_reg[40]_0[0] |                                                                   |                5 |             40 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_40ns_24s_40_44_seq_1_U3/start0                                                             |                                                                   |               11 |             49 |         4.45 |
|  ap_clk      |                                                                                                                      | ap_rst                                                            |               12 |             58 |         4.83 |
|  ap_clk      |                                                                                                                      |                                                                   |               32 |            136 |         4.25 |
+--------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


