# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../12_sign_test_system.srcs/sources_1/new/CompB.vhd" \
"../../../../12_sign_test_system.srcs/sources_1/new/Demux1_2.vhd" \
"../../../../12_sign_test_system.srcs/sources_1/new/FullAdder.vhd" \
"../../../../12_sign_test_system.srcs/sources_1/new/ROM_in.vhd" \
"../../../../12_sign_test_system.srcs/sources_1/new/Reg.vhd" \
"../../../../12_sign_test_system.srcs/sources_1/new/RippleCarryAdder.vhd" \
"../../../../12_sign_test_system.srcs/sources_1/new/System.vhd" \
"../../../../12_sign_test_system.srcs/sources_1/new/Unita_Controllo_A.vhd" \
"../../../../12_sign_test_system.srcs/sources_1/new/Unita_Controllo_B.vhd" \
"../../../../12_sign_test_system.srcs/sources_1/new/Unita_Operativa_A.vhd" \
"../../../../12_sign_test_system.srcs/sources_1/new/Unita_Operativa_B.vhd" \
"../../../../12_sign_test_system.srcs/sources_1/new/contatore.vhd" \
"../../../../12_sign_test_system.srcs/sources_1/new/memory.vhd" \
"../../../../12_sign_test_system.srcs/sim_1/new/test_bench.vhd" \

# Do not sort compile order
nosort
