ARM GAS  /tmp/ccNIKydE.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_cryp_des.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.CRYP_DES_ECB,"ax",%progbits
  18              		.align	1
  19              		.global	CRYP_DES_ECB
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	CRYP_DES_ECB:
  26              	.LFB112:
  27              		.file 1 "./FWLIB/src/stm32f4xx_cryp_des.c"
   1:./FWLIB/src/stm32f4xx_cryp_des.c **** /**
   2:./FWLIB/src/stm32f4xx_cryp_des.c ****   ******************************************************************************
   3:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @file    stm32f4xx_cryp_des.c
   4:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @author  MCD Application Team
   5:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @version V1.4.0
   6:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @date    04-August-2014
   7:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @brief   This file provides high level functions to encrypt and decrypt an 
   8:./FWLIB/src/stm32f4xx_cryp_des.c ****   *          input message using DES in ECB/CBC modes.
   9:./FWLIB/src/stm32f4xx_cryp_des.c ****   *          It uses the stm32f4xx_cryp.c/.h drivers to access the STM32F4xx CRYP
  10:./FWLIB/src/stm32f4xx_cryp_des.c ****   *          peripheral.
  11:./FWLIB/src/stm32f4xx_cryp_des.c ****   *
  12:./FWLIB/src/stm32f4xx_cryp_des.c **** @verbatim
  13:./FWLIB/src/stm32f4xx_cryp_des.c ****   
  14:./FWLIB/src/stm32f4xx_cryp_des.c ****  ===================================================================
  15:./FWLIB/src/stm32f4xx_cryp_des.c ****                   ##### How to use this driver #####
  16:./FWLIB/src/stm32f4xx_cryp_des.c ****  ===================================================================
  17:./FWLIB/src/stm32f4xx_cryp_des.c ****  [..] 
  18:./FWLIB/src/stm32f4xx_cryp_des.c ****    (#) Enable The CRYP controller clock using 
  19:./FWLIB/src/stm32f4xx_cryp_des.c ****        RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_CRYP, ENABLE); function.
  20:./FWLIB/src/stm32f4xx_cryp_des.c ****   
  21:./FWLIB/src/stm32f4xx_cryp_des.c ****    (#) Encrypt and decrypt using DES in ECB Mode using CRYP_DES_ECB() function.
  22:./FWLIB/src/stm32f4xx_cryp_des.c ****   
  23:./FWLIB/src/stm32f4xx_cryp_des.c ****    (#) Encrypt and decrypt using DES in CBC Mode using CRYP_DES_CBC() function.
  24:./FWLIB/src/stm32f4xx_cryp_des.c ****   
  25:./FWLIB/src/stm32f4xx_cryp_des.c **** @endverbatim
  26:./FWLIB/src/stm32f4xx_cryp_des.c ****   *
  27:./FWLIB/src/stm32f4xx_cryp_des.c ****   ******************************************************************************
  28:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @attention
  29:./FWLIB/src/stm32f4xx_cryp_des.c ****   *
  30:./FWLIB/src/stm32f4xx_cryp_des.c ****   * <h2><center>&copy; COPYRIGHT 2014 STMicroelectronics</center></h2>
  31:./FWLIB/src/stm32f4xx_cryp_des.c ****   *
ARM GAS  /tmp/ccNIKydE.s 			page 2


  32:./FWLIB/src/stm32f4xx_cryp_des.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  33:./FWLIB/src/stm32f4xx_cryp_des.c ****   * You may not use this file except in compliance with the License.
  34:./FWLIB/src/stm32f4xx_cryp_des.c ****   * You may obtain a copy of the License at:
  35:./FWLIB/src/stm32f4xx_cryp_des.c ****   *
  36:./FWLIB/src/stm32f4xx_cryp_des.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  37:./FWLIB/src/stm32f4xx_cryp_des.c ****   *
  38:./FWLIB/src/stm32f4xx_cryp_des.c ****   * Unless required by applicable law or agreed to in writing, software 
  39:./FWLIB/src/stm32f4xx_cryp_des.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  40:./FWLIB/src/stm32f4xx_cryp_des.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  41:./FWLIB/src/stm32f4xx_cryp_des.c ****   * See the License for the specific language governing permissions and
  42:./FWLIB/src/stm32f4xx_cryp_des.c ****   * limitations under the License.
  43:./FWLIB/src/stm32f4xx_cryp_des.c ****   *
  44:./FWLIB/src/stm32f4xx_cryp_des.c ****   ******************************************************************************
  45:./FWLIB/src/stm32f4xx_cryp_des.c ****   */
  46:./FWLIB/src/stm32f4xx_cryp_des.c **** 
  47:./FWLIB/src/stm32f4xx_cryp_des.c **** /* Includes ------------------------------------------------------------------*/
  48:./FWLIB/src/stm32f4xx_cryp_des.c **** #include "stm32f4xx_cryp.h"
  49:./FWLIB/src/stm32f4xx_cryp_des.c **** 
  50:./FWLIB/src/stm32f4xx_cryp_des.c **** 
  51:./FWLIB/src/stm32f4xx_cryp_des.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  52:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @{
  53:./FWLIB/src/stm32f4xx_cryp_des.c ****   */
  54:./FWLIB/src/stm32f4xx_cryp_des.c **** 
  55:./FWLIB/src/stm32f4xx_cryp_des.c **** /** @defgroup CRYP 
  56:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @brief CRYP driver modules
  57:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @{
  58:./FWLIB/src/stm32f4xx_cryp_des.c ****   */
  59:./FWLIB/src/stm32f4xx_cryp_des.c **** 
  60:./FWLIB/src/stm32f4xx_cryp_des.c **** /* Private typedef -----------------------------------------------------------*/
  61:./FWLIB/src/stm32f4xx_cryp_des.c **** /* Private define ------------------------------------------------------------*/
  62:./FWLIB/src/stm32f4xx_cryp_des.c **** #define DESBUSY_TIMEOUT    ((uint32_t) 0x00010000)
  63:./FWLIB/src/stm32f4xx_cryp_des.c **** 
  64:./FWLIB/src/stm32f4xx_cryp_des.c **** /* Private macro -------------------------------------------------------------*/
  65:./FWLIB/src/stm32f4xx_cryp_des.c **** /* Private variables ---------------------------------------------------------*/
  66:./FWLIB/src/stm32f4xx_cryp_des.c **** /* Private function prototypes -----------------------------------------------*/
  67:./FWLIB/src/stm32f4xx_cryp_des.c **** /* Private functions ---------------------------------------------------------*/
  68:./FWLIB/src/stm32f4xx_cryp_des.c **** 
  69:./FWLIB/src/stm32f4xx_cryp_des.c **** 
  70:./FWLIB/src/stm32f4xx_cryp_des.c **** /** @defgroup CRYP_Private_Functions
  71:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @{
  72:./FWLIB/src/stm32f4xx_cryp_des.c ****   */ 
  73:./FWLIB/src/stm32f4xx_cryp_des.c **** 
  74:./FWLIB/src/stm32f4xx_cryp_des.c **** /** @defgroup CRYP_Group8 High Level DES functions
  75:./FWLIB/src/stm32f4xx_cryp_des.c ****  *  @brief   High Level DES functions 
  76:./FWLIB/src/stm32f4xx_cryp_des.c ****  *
  77:./FWLIB/src/stm32f4xx_cryp_des.c **** @verbatim   
  78:./FWLIB/src/stm32f4xx_cryp_des.c ****  ===============================================================================
  79:./FWLIB/src/stm32f4xx_cryp_des.c ****                        ##### High Level DES functions #####
  80:./FWLIB/src/stm32f4xx_cryp_des.c ****  ===============================================================================
  81:./FWLIB/src/stm32f4xx_cryp_des.c **** @endverbatim
  82:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @{
  83:./FWLIB/src/stm32f4xx_cryp_des.c ****   */
  84:./FWLIB/src/stm32f4xx_cryp_des.c **** 
  85:./FWLIB/src/stm32f4xx_cryp_des.c **** /**
  86:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @brief  Encrypt and decrypt using DES in ECB Mode
  87:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @param  Mode: encryption or decryption Mode.
  88:./FWLIB/src/stm32f4xx_cryp_des.c ****   *           This parameter can be one of the following values:
ARM GAS  /tmp/ccNIKydE.s 			page 3


  89:./FWLIB/src/stm32f4xx_cryp_des.c ****   *            @arg MODE_ENCRYPT: Encryption
  90:./FWLIB/src/stm32f4xx_cryp_des.c ****   *            @arg MODE_DECRYPT: Decryption
  91:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @param  Key: Key used for DES algorithm.
  92:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 8.
  93:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @param  Input: pointer to the Input buffer.
  94:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @param  Output: pointer to the returned buffer.
  95:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @retval An ErrorStatus enumeration value:
  96:./FWLIB/src/stm32f4xx_cryp_des.c ****   *          - SUCCESS: Operation done
  97:./FWLIB/src/stm32f4xx_cryp_des.c ****   *          - ERROR: Operation failed
  98:./FWLIB/src/stm32f4xx_cryp_des.c ****   */
  99:./FWLIB/src/stm32f4xx_cryp_des.c **** ErrorStatus CRYP_DES_ECB(uint8_t Mode, uint8_t Key[8], uint8_t *Input, 
 100:./FWLIB/src/stm32f4xx_cryp_des.c ****                          uint32_t Ilength, uint8_t *Output)
 101:./FWLIB/src/stm32f4xx_cryp_des.c **** {
  28              		.loc 1 101 0
  29              		.cfi_startproc
  30              		@ args = 4, pretend = 0, frame = 56
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
  33 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 24
  36              		.cfi_offset 4, -24
  37              		.cfi_offset 5, -20
  38              		.cfi_offset 6, -16
  39              		.cfi_offset 7, -12
  40              		.cfi_offset 8, -8
  41              		.cfi_offset 14, -4
  42 0004 8EB0     		sub	sp, sp, #56
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 80
  45 0006 0646     		mov	r6, r0
  46 0008 0D46     		mov	r5, r1
  47 000a 9846     		mov	r8, r3
 102:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_InitTypeDef DES_CRYP_InitStructure;
 103:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
 104:./FWLIB/src/stm32f4xx_cryp_des.c ****   __IO uint32_t counter = 0;
  48              		.loc 1 104 0
  49 000c 0023     		movs	r3, #0
  50              	.LVL1:
  51 000e 0193     		str	r3, [sp, #4]
  52              	.LVL2:
 105:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t busystatus = 0;
 106:./FWLIB/src/stm32f4xx_cryp_des.c ****   ErrorStatus status = SUCCESS;
 107:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t keyaddr    = (uint32_t)Key;
 108:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t inputaddr  = (uint32_t)Input;
  53              		.loc 1 108 0
  54 0010 1446     		mov	r4, r2
  55              	.LVL3:
 109:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t outputaddr = (uint32_t)Output;
  56              		.loc 1 109 0
  57 0012 149F     		ldr	r7, [sp, #80]
  58              	.LVL4:
 110:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t i = 0;
 111:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 112:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Crypto structures initialisation*/
 113:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
  59              		.loc 1 113 0
ARM GAS  /tmp/ccNIKydE.s 			page 4


  60 0014 02A8     		add	r0, sp, #8
  61              	.LVL5:
  62 0016 FFF7FEFF 		bl	CRYP_KeyStructInit
  63              	.LVL6:
 114:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 115:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Crypto Init for Encryption process */
 116:./FWLIB/src/stm32f4xx_cryp_des.c ****   if( Mode == MODE_ENCRYPT ) /* DES encryption */
  64              		.loc 1 116 0
  65 001a 012E     		cmp	r6, #1
  66 001c 1CD0     		beq	.L14
 117:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 118:./FWLIB/src/stm32f4xx_cryp_des.c ****      DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 119:./FWLIB/src/stm32f4xx_cryp_des.c ****   }
 120:./FWLIB/src/stm32f4xx_cryp_des.c ****   else/* if( Mode == MODE_DECRYPT )*/ /* DES decryption */
 121:./FWLIB/src/stm32f4xx_cryp_des.c ****   {      
 122:./FWLIB/src/stm32f4xx_cryp_des.c ****      DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
  67              		.loc 1 122 0
  68 001e 0423     		movs	r3, #4
  69 0020 0A93     		str	r3, [sp, #40]
  70              	.L3:
 123:./FWLIB/src/stm32f4xx_cryp_des.c ****   }
 124:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 125:./FWLIB/src/stm32f4xx_cryp_des.c ****   DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_ECB;
  71              		.loc 1 125 0
  72 0022 1023     		movs	r3, #16
  73 0024 0B93     		str	r3, [sp, #44]
 126:./FWLIB/src/stm32f4xx_cryp_des.c ****   DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  74              		.loc 1 126 0
  75 0026 8023     		movs	r3, #128
  76 0028 0C93     		str	r3, [sp, #48]
 127:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_Init(&DES_CRYP_InitStructure);
  77              		.loc 1 127 0
  78 002a 0AA8     		add	r0, sp, #40
  79 002c FFF7FEFF 		bl	CRYP_Init
  80              	.LVL7:
 128:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 129:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Key Initialisation */
 130:./FWLIB/src/stm32f4xx_cryp_des.c ****   DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
  81              		.loc 1 130 0
  82 0030 2B68     		ldr	r3, [r5]
  83              	.LVL8:
  84              	.LBB14:
  85              	.LBB15:
  86              		.file 2 "build/lnInclude/core_cmInstr.h"
   1:build/lnInclude/core_cmInstr.h **** /**************************************************************************//**
   2:build/lnInclude/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:build/lnInclude/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:build/lnInclude/core_cmInstr.h ****  * @version  V3.20
   5:build/lnInclude/core_cmInstr.h ****  * @date     05. March 2013
   6:build/lnInclude/core_cmInstr.h ****  *
   7:build/lnInclude/core_cmInstr.h ****  * @note
   8:build/lnInclude/core_cmInstr.h ****  *
   9:build/lnInclude/core_cmInstr.h ****  ******************************************************************************/
  10:build/lnInclude/core_cmInstr.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:build/lnInclude/core_cmInstr.h **** 
  12:build/lnInclude/core_cmInstr.h ****    All rights reserved.
  13:build/lnInclude/core_cmInstr.h ****    Redistribution and use in source and binary forms, with or without
ARM GAS  /tmp/ccNIKydE.s 			page 5


  14:build/lnInclude/core_cmInstr.h ****    modification, are permitted provided that the following conditions are met:
  15:build/lnInclude/core_cmInstr.h ****    - Redistributions of source code must retain the above copyright
  16:build/lnInclude/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer.
  17:build/lnInclude/core_cmInstr.h ****    - Redistributions in binary form must reproduce the above copyright
  18:build/lnInclude/core_cmInstr.h ****      notice, this list of conditions and the following disclaimer in the
  19:build/lnInclude/core_cmInstr.h ****      documentation and/or other materials provided with the distribution.
  20:build/lnInclude/core_cmInstr.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:build/lnInclude/core_cmInstr.h ****      to endorse or promote products derived from this software without
  22:build/lnInclude/core_cmInstr.h ****      specific prior written permission.
  23:build/lnInclude/core_cmInstr.h ****    *
  24:build/lnInclude/core_cmInstr.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:build/lnInclude/core_cmInstr.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:build/lnInclude/core_cmInstr.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:build/lnInclude/core_cmInstr.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:build/lnInclude/core_cmInstr.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:build/lnInclude/core_cmInstr.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:build/lnInclude/core_cmInstr.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:build/lnInclude/core_cmInstr.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:build/lnInclude/core_cmInstr.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:build/lnInclude/core_cmInstr.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:build/lnInclude/core_cmInstr.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:build/lnInclude/core_cmInstr.h ****    ---------------------------------------------------------------------------*/
  36:build/lnInclude/core_cmInstr.h **** 
  37:build/lnInclude/core_cmInstr.h **** 
  38:build/lnInclude/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  39:build/lnInclude/core_cmInstr.h **** #define __CORE_CMINSTR_H
  40:build/lnInclude/core_cmInstr.h **** 
  41:build/lnInclude/core_cmInstr.h **** 
  42:build/lnInclude/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  43:build/lnInclude/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  44:build/lnInclude/core_cmInstr.h ****   Access to dedicated instructions
  45:build/lnInclude/core_cmInstr.h ****   @{
  46:build/lnInclude/core_cmInstr.h **** */
  47:build/lnInclude/core_cmInstr.h **** 
  48:build/lnInclude/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:build/lnInclude/core_cmInstr.h **** /* ARM armcc specific functions */
  50:build/lnInclude/core_cmInstr.h **** 
  51:build/lnInclude/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  52:build/lnInclude/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:build/lnInclude/core_cmInstr.h **** #endif
  54:build/lnInclude/core_cmInstr.h **** 
  55:build/lnInclude/core_cmInstr.h **** 
  56:build/lnInclude/core_cmInstr.h **** /** \brief  No Operation
  57:build/lnInclude/core_cmInstr.h **** 
  58:build/lnInclude/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  59:build/lnInclude/core_cmInstr.h ****  */
  60:build/lnInclude/core_cmInstr.h **** #define __NOP                             __nop
  61:build/lnInclude/core_cmInstr.h **** 
  62:build/lnInclude/core_cmInstr.h **** 
  63:build/lnInclude/core_cmInstr.h **** /** \brief  Wait For Interrupt
  64:build/lnInclude/core_cmInstr.h **** 
  65:build/lnInclude/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  66:build/lnInclude/core_cmInstr.h ****     until one of a number of events occurs.
  67:build/lnInclude/core_cmInstr.h ****  */
  68:build/lnInclude/core_cmInstr.h **** #define __WFI                             __wfi
  69:build/lnInclude/core_cmInstr.h **** 
  70:build/lnInclude/core_cmInstr.h **** 
ARM GAS  /tmp/ccNIKydE.s 			page 6


  71:build/lnInclude/core_cmInstr.h **** /** \brief  Wait For Event
  72:build/lnInclude/core_cmInstr.h **** 
  73:build/lnInclude/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  74:build/lnInclude/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  75:build/lnInclude/core_cmInstr.h ****  */
  76:build/lnInclude/core_cmInstr.h **** #define __WFE                             __wfe
  77:build/lnInclude/core_cmInstr.h **** 
  78:build/lnInclude/core_cmInstr.h **** 
  79:build/lnInclude/core_cmInstr.h **** /** \brief  Send Event
  80:build/lnInclude/core_cmInstr.h **** 
  81:build/lnInclude/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  82:build/lnInclude/core_cmInstr.h ****  */
  83:build/lnInclude/core_cmInstr.h **** #define __SEV                             __sev
  84:build/lnInclude/core_cmInstr.h **** 
  85:build/lnInclude/core_cmInstr.h **** 
  86:build/lnInclude/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  87:build/lnInclude/core_cmInstr.h **** 
  88:build/lnInclude/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
  89:build/lnInclude/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
  90:build/lnInclude/core_cmInstr.h ****     memory, after the instruction has been completed.
  91:build/lnInclude/core_cmInstr.h ****  */
  92:build/lnInclude/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  93:build/lnInclude/core_cmInstr.h **** 
  94:build/lnInclude/core_cmInstr.h **** 
  95:build/lnInclude/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  96:build/lnInclude/core_cmInstr.h **** 
  97:build/lnInclude/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
  98:build/lnInclude/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  99:build/lnInclude/core_cmInstr.h ****  */
 100:build/lnInclude/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
 101:build/lnInclude/core_cmInstr.h **** 
 102:build/lnInclude/core_cmInstr.h **** 
 103:build/lnInclude/core_cmInstr.h **** /** \brief  Data Memory Barrier
 104:build/lnInclude/core_cmInstr.h **** 
 105:build/lnInclude/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 106:build/lnInclude/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 107:build/lnInclude/core_cmInstr.h ****  */
 108:build/lnInclude/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
 109:build/lnInclude/core_cmInstr.h **** 
 110:build/lnInclude/core_cmInstr.h **** 
 111:build/lnInclude/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 112:build/lnInclude/core_cmInstr.h **** 
 113:build/lnInclude/core_cmInstr.h ****     This function reverses the byte order in integer value.
 114:build/lnInclude/core_cmInstr.h **** 
 115:build/lnInclude/core_cmInstr.h ****     \param [in]    value  Value to reverse
 116:build/lnInclude/core_cmInstr.h ****     \return               Reversed value
 117:build/lnInclude/core_cmInstr.h ****  */
 118:build/lnInclude/core_cmInstr.h **** #define __REV                             __rev
 119:build/lnInclude/core_cmInstr.h **** 
 120:build/lnInclude/core_cmInstr.h **** 
 121:build/lnInclude/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 122:build/lnInclude/core_cmInstr.h **** 
 123:build/lnInclude/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 124:build/lnInclude/core_cmInstr.h **** 
 125:build/lnInclude/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:build/lnInclude/core_cmInstr.h ****     \return               Reversed value
 127:build/lnInclude/core_cmInstr.h ****  */
ARM GAS  /tmp/ccNIKydE.s 			page 7


 128:build/lnInclude/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 129:build/lnInclude/core_cmInstr.h **** __attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
 130:build/lnInclude/core_cmInstr.h **** {
 131:build/lnInclude/core_cmInstr.h ****   rev16 r0, r0
 132:build/lnInclude/core_cmInstr.h ****   bx lr
 133:build/lnInclude/core_cmInstr.h **** }
 134:build/lnInclude/core_cmInstr.h **** #endif
 135:build/lnInclude/core_cmInstr.h **** 
 136:build/lnInclude/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 137:build/lnInclude/core_cmInstr.h **** 
 138:build/lnInclude/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 139:build/lnInclude/core_cmInstr.h **** 
 140:build/lnInclude/core_cmInstr.h ****     \param [in]    value  Value to reverse
 141:build/lnInclude/core_cmInstr.h ****     \return               Reversed value
 142:build/lnInclude/core_cmInstr.h ****  */
 143:build/lnInclude/core_cmInstr.h **** #ifndef __NO_EMBEDDED_ASM
 144:build/lnInclude/core_cmInstr.h **** __attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
 145:build/lnInclude/core_cmInstr.h **** {
 146:build/lnInclude/core_cmInstr.h ****   revsh r0, r0
 147:build/lnInclude/core_cmInstr.h ****   bx lr
 148:build/lnInclude/core_cmInstr.h **** }
 149:build/lnInclude/core_cmInstr.h **** #endif
 150:build/lnInclude/core_cmInstr.h **** 
 151:build/lnInclude/core_cmInstr.h **** 
 152:build/lnInclude/core_cmInstr.h **** /** \brief  Rotate Right in unsigned value (32 bit)
 153:build/lnInclude/core_cmInstr.h **** 
 154:build/lnInclude/core_cmInstr.h ****     This function Rotate Right (immediate) provides the value of the contents of a register rotated
 155:build/lnInclude/core_cmInstr.h **** 
 156:build/lnInclude/core_cmInstr.h ****     \param [in]    value  Value to rotate
 157:build/lnInclude/core_cmInstr.h ****     \param [in]    value  Number of Bits to rotate
 158:build/lnInclude/core_cmInstr.h ****     \return               Rotated value
 159:build/lnInclude/core_cmInstr.h ****  */
 160:build/lnInclude/core_cmInstr.h **** #define __ROR                             __ror
 161:build/lnInclude/core_cmInstr.h **** 
 162:build/lnInclude/core_cmInstr.h **** 
 163:build/lnInclude/core_cmInstr.h **** /** \brief  Breakpoint
 164:build/lnInclude/core_cmInstr.h **** 
 165:build/lnInclude/core_cmInstr.h ****     This function causes the processor to enter Debug state.
 166:build/lnInclude/core_cmInstr.h ****     Debug tools can use this to investigate system state when the instruction at a particular addre
 167:build/lnInclude/core_cmInstr.h **** 
 168:build/lnInclude/core_cmInstr.h ****     \param [in]    value  is ignored by the processor.
 169:build/lnInclude/core_cmInstr.h ****                    If required, a debugger can use it to store additional information about the bre
 170:build/lnInclude/core_cmInstr.h ****  */
 171:build/lnInclude/core_cmInstr.h **** #define __BKPT(value)                       __breakpoint(value)
 172:build/lnInclude/core_cmInstr.h **** 
 173:build/lnInclude/core_cmInstr.h **** 
 174:build/lnInclude/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 175:build/lnInclude/core_cmInstr.h **** 
 176:build/lnInclude/core_cmInstr.h **** /** \brief  Reverse bit order of value
 177:build/lnInclude/core_cmInstr.h **** 
 178:build/lnInclude/core_cmInstr.h ****     This function reverses the bit order of the given value.
 179:build/lnInclude/core_cmInstr.h **** 
 180:build/lnInclude/core_cmInstr.h ****     \param [in]    value  Value to reverse
 181:build/lnInclude/core_cmInstr.h ****     \return               Reversed value
 182:build/lnInclude/core_cmInstr.h ****  */
 183:build/lnInclude/core_cmInstr.h **** #define __RBIT                            __rbit
 184:build/lnInclude/core_cmInstr.h **** 
ARM GAS  /tmp/ccNIKydE.s 			page 8


 185:build/lnInclude/core_cmInstr.h **** 
 186:build/lnInclude/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 187:build/lnInclude/core_cmInstr.h **** 
 188:build/lnInclude/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 189:build/lnInclude/core_cmInstr.h **** 
 190:build/lnInclude/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 191:build/lnInclude/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 192:build/lnInclude/core_cmInstr.h ****  */
 193:build/lnInclude/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 194:build/lnInclude/core_cmInstr.h **** 
 195:build/lnInclude/core_cmInstr.h **** 
 196:build/lnInclude/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 197:build/lnInclude/core_cmInstr.h **** 
 198:build/lnInclude/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 199:build/lnInclude/core_cmInstr.h **** 
 200:build/lnInclude/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 201:build/lnInclude/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 202:build/lnInclude/core_cmInstr.h ****  */
 203:build/lnInclude/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 204:build/lnInclude/core_cmInstr.h **** 
 205:build/lnInclude/core_cmInstr.h **** 
 206:build/lnInclude/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 207:build/lnInclude/core_cmInstr.h **** 
 208:build/lnInclude/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 209:build/lnInclude/core_cmInstr.h **** 
 210:build/lnInclude/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 211:build/lnInclude/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 212:build/lnInclude/core_cmInstr.h ****  */
 213:build/lnInclude/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 214:build/lnInclude/core_cmInstr.h **** 
 215:build/lnInclude/core_cmInstr.h **** 
 216:build/lnInclude/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 217:build/lnInclude/core_cmInstr.h **** 
 218:build/lnInclude/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 219:build/lnInclude/core_cmInstr.h **** 
 220:build/lnInclude/core_cmInstr.h ****     \param [in]  value  Value to store
 221:build/lnInclude/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 222:build/lnInclude/core_cmInstr.h ****     \return          0  Function succeeded
 223:build/lnInclude/core_cmInstr.h ****     \return          1  Function failed
 224:build/lnInclude/core_cmInstr.h ****  */
 225:build/lnInclude/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 226:build/lnInclude/core_cmInstr.h **** 
 227:build/lnInclude/core_cmInstr.h **** 
 228:build/lnInclude/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 229:build/lnInclude/core_cmInstr.h **** 
 230:build/lnInclude/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 231:build/lnInclude/core_cmInstr.h **** 
 232:build/lnInclude/core_cmInstr.h ****     \param [in]  value  Value to store
 233:build/lnInclude/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 234:build/lnInclude/core_cmInstr.h ****     \return          0  Function succeeded
 235:build/lnInclude/core_cmInstr.h ****     \return          1  Function failed
 236:build/lnInclude/core_cmInstr.h ****  */
 237:build/lnInclude/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 238:build/lnInclude/core_cmInstr.h **** 
 239:build/lnInclude/core_cmInstr.h **** 
 240:build/lnInclude/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
 241:build/lnInclude/core_cmInstr.h **** 
ARM GAS  /tmp/ccNIKydE.s 			page 9


 242:build/lnInclude/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 243:build/lnInclude/core_cmInstr.h **** 
 244:build/lnInclude/core_cmInstr.h ****     \param [in]  value  Value to store
 245:build/lnInclude/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 246:build/lnInclude/core_cmInstr.h ****     \return          0  Function succeeded
 247:build/lnInclude/core_cmInstr.h ****     \return          1  Function failed
 248:build/lnInclude/core_cmInstr.h ****  */
 249:build/lnInclude/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 250:build/lnInclude/core_cmInstr.h **** 
 251:build/lnInclude/core_cmInstr.h **** 
 252:build/lnInclude/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 253:build/lnInclude/core_cmInstr.h **** 
 254:build/lnInclude/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 255:build/lnInclude/core_cmInstr.h **** 
 256:build/lnInclude/core_cmInstr.h ****  */
 257:build/lnInclude/core_cmInstr.h **** #define __CLREX                           __clrex
 258:build/lnInclude/core_cmInstr.h **** 
 259:build/lnInclude/core_cmInstr.h **** 
 260:build/lnInclude/core_cmInstr.h **** /** \brief  Signed Saturate
 261:build/lnInclude/core_cmInstr.h **** 
 262:build/lnInclude/core_cmInstr.h ****     This function saturates a signed value.
 263:build/lnInclude/core_cmInstr.h **** 
 264:build/lnInclude/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 265:build/lnInclude/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 266:build/lnInclude/core_cmInstr.h ****     \return             Saturated value
 267:build/lnInclude/core_cmInstr.h ****  */
 268:build/lnInclude/core_cmInstr.h **** #define __SSAT                            __ssat
 269:build/lnInclude/core_cmInstr.h **** 
 270:build/lnInclude/core_cmInstr.h **** 
 271:build/lnInclude/core_cmInstr.h **** /** \brief  Unsigned Saturate
 272:build/lnInclude/core_cmInstr.h **** 
 273:build/lnInclude/core_cmInstr.h ****     This function saturates an unsigned value.
 274:build/lnInclude/core_cmInstr.h **** 
 275:build/lnInclude/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 276:build/lnInclude/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 277:build/lnInclude/core_cmInstr.h ****     \return             Saturated value
 278:build/lnInclude/core_cmInstr.h ****  */
 279:build/lnInclude/core_cmInstr.h **** #define __USAT                            __usat
 280:build/lnInclude/core_cmInstr.h **** 
 281:build/lnInclude/core_cmInstr.h **** 
 282:build/lnInclude/core_cmInstr.h **** /** \brief  Count leading zeros
 283:build/lnInclude/core_cmInstr.h **** 
 284:build/lnInclude/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 285:build/lnInclude/core_cmInstr.h **** 
 286:build/lnInclude/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 287:build/lnInclude/core_cmInstr.h ****     \return             number of leading zeros in value
 288:build/lnInclude/core_cmInstr.h ****  */
 289:build/lnInclude/core_cmInstr.h **** #define __CLZ                             __clz
 290:build/lnInclude/core_cmInstr.h **** 
 291:build/lnInclude/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 292:build/lnInclude/core_cmInstr.h **** 
 293:build/lnInclude/core_cmInstr.h **** 
 294:build/lnInclude/core_cmInstr.h **** 
 295:build/lnInclude/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 296:build/lnInclude/core_cmInstr.h **** /* IAR iccarm specific functions */
 297:build/lnInclude/core_cmInstr.h **** 
 298:build/lnInclude/core_cmInstr.h **** #include <cmsis_iar.h>
ARM GAS  /tmp/ccNIKydE.s 			page 10


 299:build/lnInclude/core_cmInstr.h **** 
 300:build/lnInclude/core_cmInstr.h **** 
 301:build/lnInclude/core_cmInstr.h **** #elif defined ( __TMS470__ ) /*---------------- TI CCS Compiler ------------------*/
 302:build/lnInclude/core_cmInstr.h **** /* TI CCS specific functions */
 303:build/lnInclude/core_cmInstr.h **** 
 304:build/lnInclude/core_cmInstr.h **** #include <cmsis_ccs.h>
 305:build/lnInclude/core_cmInstr.h **** 
 306:build/lnInclude/core_cmInstr.h **** 
 307:build/lnInclude/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 308:build/lnInclude/core_cmInstr.h **** /* GNU gcc specific functions */
 309:build/lnInclude/core_cmInstr.h **** 
 310:build/lnInclude/core_cmInstr.h **** /* Define macros for porting to both thumb1 and thumb2.
 311:build/lnInclude/core_cmInstr.h ****  * For thumb1, use low register (r0-r7), specified by constrant "l"
 312:build/lnInclude/core_cmInstr.h ****  * Otherwise, use general registers, specified by constrant "r" */
 313:build/lnInclude/core_cmInstr.h **** #if defined (__thumb__) && !defined (__thumb2__)
 314:build/lnInclude/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 315:build/lnInclude/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 316:build/lnInclude/core_cmInstr.h **** #else
 317:build/lnInclude/core_cmInstr.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 318:build/lnInclude/core_cmInstr.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 319:build/lnInclude/core_cmInstr.h **** #endif
 320:build/lnInclude/core_cmInstr.h **** 
 321:build/lnInclude/core_cmInstr.h **** /** \brief  No Operation
 322:build/lnInclude/core_cmInstr.h **** 
 323:build/lnInclude/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 324:build/lnInclude/core_cmInstr.h ****  */
 325:build/lnInclude/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
 326:build/lnInclude/core_cmInstr.h **** {
 327:build/lnInclude/core_cmInstr.h ****   __ASM volatile ("nop");
 328:build/lnInclude/core_cmInstr.h **** }
 329:build/lnInclude/core_cmInstr.h **** 
 330:build/lnInclude/core_cmInstr.h **** 
 331:build/lnInclude/core_cmInstr.h **** /** \brief  Wait For Interrupt
 332:build/lnInclude/core_cmInstr.h **** 
 333:build/lnInclude/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 334:build/lnInclude/core_cmInstr.h ****     until one of a number of events occurs.
 335:build/lnInclude/core_cmInstr.h ****  */
 336:build/lnInclude/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
 337:build/lnInclude/core_cmInstr.h **** {
 338:build/lnInclude/core_cmInstr.h ****   __ASM volatile ("wfi");
 339:build/lnInclude/core_cmInstr.h **** }
 340:build/lnInclude/core_cmInstr.h **** 
 341:build/lnInclude/core_cmInstr.h **** 
 342:build/lnInclude/core_cmInstr.h **** /** \brief  Wait For Event
 343:build/lnInclude/core_cmInstr.h **** 
 344:build/lnInclude/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 345:build/lnInclude/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 346:build/lnInclude/core_cmInstr.h ****  */
 347:build/lnInclude/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
 348:build/lnInclude/core_cmInstr.h **** {
 349:build/lnInclude/core_cmInstr.h ****   __ASM volatile ("wfe");
 350:build/lnInclude/core_cmInstr.h **** }
 351:build/lnInclude/core_cmInstr.h **** 
 352:build/lnInclude/core_cmInstr.h **** 
 353:build/lnInclude/core_cmInstr.h **** /** \brief  Send Event
 354:build/lnInclude/core_cmInstr.h **** 
 355:build/lnInclude/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
ARM GAS  /tmp/ccNIKydE.s 			page 11


 356:build/lnInclude/core_cmInstr.h ****  */
 357:build/lnInclude/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)
 358:build/lnInclude/core_cmInstr.h **** {
 359:build/lnInclude/core_cmInstr.h ****   __ASM volatile ("sev");
 360:build/lnInclude/core_cmInstr.h **** }
 361:build/lnInclude/core_cmInstr.h **** 
 362:build/lnInclude/core_cmInstr.h **** 
 363:build/lnInclude/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 364:build/lnInclude/core_cmInstr.h **** 
 365:build/lnInclude/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor,
 366:build/lnInclude/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or
 367:build/lnInclude/core_cmInstr.h ****     memory, after the instruction has been completed.
 368:build/lnInclude/core_cmInstr.h ****  */
 369:build/lnInclude/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
 370:build/lnInclude/core_cmInstr.h **** {
 371:build/lnInclude/core_cmInstr.h ****   __ASM volatile ("isb");
 372:build/lnInclude/core_cmInstr.h **** }
 373:build/lnInclude/core_cmInstr.h **** 
 374:build/lnInclude/core_cmInstr.h **** 
 375:build/lnInclude/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 376:build/lnInclude/core_cmInstr.h **** 
 377:build/lnInclude/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier.
 378:build/lnInclude/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 379:build/lnInclude/core_cmInstr.h ****  */
 380:build/lnInclude/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
 381:build/lnInclude/core_cmInstr.h **** {
 382:build/lnInclude/core_cmInstr.h ****   __ASM volatile ("dsb");
 383:build/lnInclude/core_cmInstr.h **** }
 384:build/lnInclude/core_cmInstr.h **** 
 385:build/lnInclude/core_cmInstr.h **** 
 386:build/lnInclude/core_cmInstr.h **** /** \brief  Data Memory Barrier
 387:build/lnInclude/core_cmInstr.h **** 
 388:build/lnInclude/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before
 389:build/lnInclude/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 390:build/lnInclude/core_cmInstr.h ****  */
 391:build/lnInclude/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
 392:build/lnInclude/core_cmInstr.h **** {
 393:build/lnInclude/core_cmInstr.h ****   __ASM volatile ("dmb");
 394:build/lnInclude/core_cmInstr.h **** }
 395:build/lnInclude/core_cmInstr.h **** 
 396:build/lnInclude/core_cmInstr.h **** 
 397:build/lnInclude/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 398:build/lnInclude/core_cmInstr.h **** 
 399:build/lnInclude/core_cmInstr.h ****     This function reverses the byte order in integer value.
 400:build/lnInclude/core_cmInstr.h **** 
 401:build/lnInclude/core_cmInstr.h ****     \param [in]    value  Value to reverse
 402:build/lnInclude/core_cmInstr.h ****     \return               Reversed value
 403:build/lnInclude/core_cmInstr.h ****  */
 404:build/lnInclude/core_cmInstr.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value)
 405:build/lnInclude/core_cmInstr.h **** {
 406:build/lnInclude/core_cmInstr.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 407:build/lnInclude/core_cmInstr.h ****   return __builtin_bswap32(value);
  87              		.loc 2 407 0
  88 0032 1BBA     		rev	r3, r3
  89              	.LVL9:
  90              	.LBE15:
  91              	.LBE14:
ARM GAS  /tmp/ccNIKydE.s 			page 12


  92              		.loc 1 130 0
  93 0034 0493     		str	r3, [sp, #16]
  94              	.LVL10:
 131:./FWLIB/src/stm32f4xx_cryp_des.c ****   keyaddr+=4;
 132:./FWLIB/src/stm32f4xx_cryp_des.c ****   DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
  95              		.loc 1 132 0
  96 0036 6B68     		ldr	r3, [r5, #4]
  97              	.LVL11:
  98              	.LBB16:
  99              	.LBB17:
 100              		.loc 2 407 0
 101 0038 1BBA     		rev	r3, r3
 102              	.LVL12:
 103              	.LBE17:
 104              	.LBE16:
 105              		.loc 1 132 0
 106 003a 0593     		str	r3, [sp, #20]
 133:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 107              		.loc 1 133 0
 108 003c 02A8     		add	r0, sp, #8
 109 003e FFF7FEFF 		bl	CRYP_KeyInit
 110              	.LVL13:
 134:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 135:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Flush IN/OUT FIFO */
 136:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_FIFOFlush();
 111              		.loc 1 136 0
 112 0042 FFF7FEFF 		bl	CRYP_FIFOFlush
 113              	.LVL14:
 137:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 138:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Enable Crypto processor */
 139:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_Cmd(ENABLE);
 114              		.loc 1 139 0
 115 0046 0120     		movs	r0, #1
 116 0048 FFF7FEFF 		bl	CRYP_Cmd
 117              	.LVL15:
 140:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 141:./FWLIB/src/stm32f4xx_cryp_des.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 118              		.loc 1 141 0
 119 004c FFF7FEFF 		bl	CRYP_GetCmdStatus
 120              	.LVL16:
 121 0050 88B3     		cbz	r0, .L11
 142:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 143:./FWLIB/src/stm32f4xx_cryp_des.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
 144:./FWLIB/src/stm32f4xx_cryp_des.c ****        the CRYP peripheral (please check the device sales type. */
 145:./FWLIB/src/stm32f4xx_cryp_des.c ****     return(ERROR);
 146:./FWLIB/src/stm32f4xx_cryp_des.c ****   }
 147:./FWLIB/src/stm32f4xx_cryp_des.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 122              		.loc 1 147 0
 123 0052 0025     		movs	r5, #0
 124              	.LVL17:
 106:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t keyaddr    = (uint32_t)Key;
 125              		.loc 1 106 0
 126 0054 0126     		movs	r6, #1
 127 0056 05E0     		b	.L5
 128              	.LVL18:
 129              	.L14:
 118:./FWLIB/src/stm32f4xx_cryp_des.c ****   }
ARM GAS  /tmp/ccNIKydE.s 			page 13


 130              		.loc 1 118 0
 131 0058 0023     		movs	r3, #0
 132 005a 0A93     		str	r3, [sp, #40]
 133 005c E1E7     		b	.L3
 134              	.LVL19:
 135              	.L6:
 148:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 149:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 150:./FWLIB/src/stm32f4xx_cryp_des.c ****     /* Write the Input block in the Input FIFO */
 151:./FWLIB/src/stm32f4xx_cryp_des.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 152:./FWLIB/src/stm32f4xx_cryp_des.c ****     inputaddr+=4;
 153:./FWLIB/src/stm32f4xx_cryp_des.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 154:./FWLIB/src/stm32f4xx_cryp_des.c ****     inputaddr+=4;
 155:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 156:./FWLIB/src/stm32f4xx_cryp_des.c **** /* Wait until the complete message has been processed */
 157:./FWLIB/src/stm32f4xx_cryp_des.c ****     counter = 0;
 158:./FWLIB/src/stm32f4xx_cryp_des.c ****     do
 159:./FWLIB/src/stm32f4xx_cryp_des.c ****     {
 160:./FWLIB/src/stm32f4xx_cryp_des.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 161:./FWLIB/src/stm32f4xx_cryp_des.c ****       counter++;
 162:./FWLIB/src/stm32f4xx_cryp_des.c ****     }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));
 163:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 164:./FWLIB/src/stm32f4xx_cryp_des.c ****     if (busystatus != RESET)
 136              		.loc 1 164 0
 137 005e DAB1     		cbz	r2, .L15
 165:./FWLIB/src/stm32f4xx_cryp_des.c ****    {
 166:./FWLIB/src/stm32f4xx_cryp_des.c ****        status = ERROR;
 138              		.loc 1 166 0
 139 0060 0026     		movs	r6, #0
 140              	.LVL20:
 141              	.L8:
 147:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 142              		.loc 1 147 0 discriminator 2
 143 0062 0835     		adds	r5, r5, #8
 144              	.LVL21:
 145              	.L5:
 147:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 146              		.loc 1 147 0 is_stmt 0 discriminator 1
 147 0064 4545     		cmp	r5, r8
 148 0066 1FD2     		bcs	.L9
 147:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 149              		.loc 1 147 0 discriminator 3
 150 0068 F6B1     		cbz	r6, .L9
 151:./FWLIB/src/stm32f4xx_cryp_des.c ****     inputaddr+=4;
 151              		.loc 1 151 0 is_stmt 1
 152 006a 2068     		ldr	r0, [r4]
 153 006c FFF7FEFF 		bl	CRYP_DataIn
 154              	.LVL22:
 153:./FWLIB/src/stm32f4xx_cryp_des.c ****     inputaddr+=4;
 155              		.loc 1 153 0
 156 0070 6068     		ldr	r0, [r4, #4]
 157 0072 FFF7FEFF 		bl	CRYP_DataIn
 158              	.LVL23:
 154:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 159              		.loc 1 154 0
 160 0076 0834     		adds	r4, r4, #8
 161              	.LVL24:
ARM GAS  /tmp/ccNIKydE.s 			page 14


 157:./FWLIB/src/stm32f4xx_cryp_des.c ****     do
 162              		.loc 1 157 0
 163 0078 0023     		movs	r3, #0
 164 007a 0193     		str	r3, [sp, #4]
 165              	.L7:
 160:./FWLIB/src/stm32f4xx_cryp_des.c ****       counter++;
 166              		.loc 1 160 0 discriminator 2
 167 007c 1020     		movs	r0, #16
 168 007e FFF7FEFF 		bl	CRYP_GetFlagStatus
 169              	.LVL25:
 170 0082 0246     		mov	r2, r0
 171              	.LVL26:
 161:./FWLIB/src/stm32f4xx_cryp_des.c ****     }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));
 172              		.loc 1 161 0 discriminator 2
 173 0084 019B     		ldr	r3, [sp, #4]
 174 0086 0133     		adds	r3, r3, #1
 175 0088 0193     		str	r3, [sp, #4]
 162:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 176              		.loc 1 162 0 discriminator 2
 177 008a 019B     		ldr	r3, [sp, #4]
 178 008c B3F5803F 		cmp	r3, #65536
 179 0090 E5D0     		beq	.L6
 162:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 180              		.loc 1 162 0 is_stmt 0 discriminator 1
 181 0092 0028     		cmp	r0, #0
 182 0094 F2D1     		bne	.L7
 183 0096 E2E7     		b	.L6
 184              	.L15:
 167:./FWLIB/src/stm32f4xx_cryp_des.c ****     }
 168:./FWLIB/src/stm32f4xx_cryp_des.c ****     else
 169:./FWLIB/src/stm32f4xx_cryp_des.c ****     {
 170:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 171:./FWLIB/src/stm32f4xx_cryp_des.c ****       /* Read the Output block from the Output FIFO */
 172:./FWLIB/src/stm32f4xx_cryp_des.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 185              		.loc 1 172 0 is_stmt 1
 186 0098 FFF7FEFF 		bl	CRYP_DataOut
 187              	.LVL27:
 188 009c 3860     		str	r0, [r7]
 189              	.LVL28:
 173:./FWLIB/src/stm32f4xx_cryp_des.c ****       outputaddr+=4;
 174:./FWLIB/src/stm32f4xx_cryp_des.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 190              		.loc 1 174 0
 191 009e FFF7FEFF 		bl	CRYP_DataOut
 192              	.LVL29:
 193 00a2 7860     		str	r0, [r7, #4]
 175:./FWLIB/src/stm32f4xx_cryp_des.c ****       outputaddr+=4;
 194              		.loc 1 175 0
 195 00a4 0837     		adds	r7, r7, #8
 196              	.LVL30:
 197 00a6 DCE7     		b	.L8
 198              	.L9:
 176:./FWLIB/src/stm32f4xx_cryp_des.c ****     }
 177:./FWLIB/src/stm32f4xx_cryp_des.c ****   }
 178:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 179:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Disable Crypto */
 180:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_Cmd(DISABLE);
 199              		.loc 1 180 0
ARM GAS  /tmp/ccNIKydE.s 			page 15


 200 00a8 0020     		movs	r0, #0
 201 00aa FFF7FEFF 		bl	CRYP_Cmd
 202              	.LVL31:
 203              	.L4:
 181:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 182:./FWLIB/src/stm32f4xx_cryp_des.c ****   return status; 
 183:./FWLIB/src/stm32f4xx_cryp_des.c **** }
 204              		.loc 1 183 0
 205 00ae 3046     		mov	r0, r6
 206 00b0 0EB0     		add	sp, sp, #56
 207              	.LCFI2:
 208              		.cfi_remember_state
 209              		.cfi_def_cfa_offset 24
 210              		@ sp needed
 211 00b2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 212              	.LVL32:
 213              	.L11:
 214              	.LCFI3:
 215              		.cfi_restore_state
 145:./FWLIB/src/stm32f4xx_cryp_des.c ****   }
 216              		.loc 1 145 0
 217 00b6 0026     		movs	r6, #0
 218 00b8 F9E7     		b	.L4
 219              		.cfi_endproc
 220              	.LFE112:
 222              		.section	.text.CRYP_DES_CBC,"ax",%progbits
 223              		.align	1
 224              		.global	CRYP_DES_CBC
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 228              		.fpu fpv4-sp-d16
 230              	CRYP_DES_CBC:
 231              	.LFB113:
 184:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 185:./FWLIB/src/stm32f4xx_cryp_des.c **** /**
 186:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @brief  Encrypt and decrypt using DES in CBC Mode
 187:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @param  Mode: encryption or decryption Mode.
 188:./FWLIB/src/stm32f4xx_cryp_des.c ****   *          This parameter can be one of the following values:
 189:./FWLIB/src/stm32f4xx_cryp_des.c ****   *            @arg MODE_ENCRYPT: Encryption
 190:./FWLIB/src/stm32f4xx_cryp_des.c ****   *            @arg MODE_DECRYPT: Decryption
 191:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @param  Key: Key used for DES algorithm.
 192:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @param  InitVectors: Initialisation Vectors used for DES algorithm.
 193:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @param  Ilength: length of the Input buffer, must be a multiple of 8.
 194:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @param  Input: pointer to the Input buffer.
 195:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @param  Output: pointer to the returned buffer.
 196:./FWLIB/src/stm32f4xx_cryp_des.c ****   * @retval An ErrorStatus enumeration value:
 197:./FWLIB/src/stm32f4xx_cryp_des.c ****   *          - SUCCESS: Operation done
 198:./FWLIB/src/stm32f4xx_cryp_des.c ****   *          - ERROR: Operation failed
 199:./FWLIB/src/stm32f4xx_cryp_des.c ****   */
 200:./FWLIB/src/stm32f4xx_cryp_des.c **** ErrorStatus CRYP_DES_CBC(uint8_t Mode, uint8_t Key[8], uint8_t InitVectors[8],
 201:./FWLIB/src/stm32f4xx_cryp_des.c ****                          uint8_t *Input, uint32_t Ilength, uint8_t *Output)
 202:./FWLIB/src/stm32f4xx_cryp_des.c **** {
 232              		.loc 1 202 0
 233              		.cfi_startproc
 234              		@ args = 8, pretend = 0, frame = 72
 235              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccNIKydE.s 			page 16


 236              	.LVL33:
 237 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 238              	.LCFI4:
 239              		.cfi_def_cfa_offset 28
 240              		.cfi_offset 4, -28
 241              		.cfi_offset 5, -24
 242              		.cfi_offset 6, -20
 243              		.cfi_offset 7, -16
 244              		.cfi_offset 8, -12
 245              		.cfi_offset 9, -8
 246              		.cfi_offset 14, -4
 247 0004 93B0     		sub	sp, sp, #76
 248              	.LCFI5:
 249              		.cfi_def_cfa_offset 104
 250 0006 8146     		mov	r9, r0
 251 0008 0E46     		mov	r6, r1
 252 000a 1546     		mov	r5, r2
 253 000c DDF86880 		ldr	r8, [sp, #104]
 203:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_InitTypeDef DES_CRYP_InitStructure;
 204:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
 205:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_IVInitTypeDef DES_CRYP_IVInitStructure;
 206:./FWLIB/src/stm32f4xx_cryp_des.c ****   __IO uint32_t counter = 0;
 254              		.loc 1 206 0
 255 0010 0022     		movs	r2, #0
 256              	.LVL34:
 257 0012 0192     		str	r2, [sp, #4]
 258              	.LVL35:
 207:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t busystatus = 0;
 208:./FWLIB/src/stm32f4xx_cryp_des.c ****   ErrorStatus status = SUCCESS;
 209:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t keyaddr    = (uint32_t)Key;
 210:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t inputaddr  = (uint32_t)Input;
 259              		.loc 1 210 0
 260 0014 1C46     		mov	r4, r3
 261              	.LVL36:
 211:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t outputaddr = (uint32_t)Output;
 262              		.loc 1 211 0
 263 0016 1B9F     		ldr	r7, [sp, #108]
 264              	.LVL37:
 212:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t ivaddr     = (uint32_t)InitVectors;
 213:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t i = 0;
 214:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 215:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Crypto structures initialisation*/
 216:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 265              		.loc 1 216 0
 266 0018 06A8     		add	r0, sp, #24
 267              	.LVL38:
 268 001a FFF7FEFF 		bl	CRYP_KeyStructInit
 269              	.LVL39:
 217:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 218:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Crypto Init for Encryption process */
 219:./FWLIB/src/stm32f4xx_cryp_des.c ****   if(Mode == MODE_ENCRYPT) /* DES encryption */
 270              		.loc 1 219 0
 271 001e B9F1010F 		cmp	r9, #1
 272 0022 25D0     		beq	.L29
 220:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 221:./FWLIB/src/stm32f4xx_cryp_des.c ****      DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 222:./FWLIB/src/stm32f4xx_cryp_des.c ****   }
ARM GAS  /tmp/ccNIKydE.s 			page 17


 223:./FWLIB/src/stm32f4xx_cryp_des.c ****   else /*if(Mode == MODE_DECRYPT)*/ /* DES decryption */
 224:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 225:./FWLIB/src/stm32f4xx_cryp_des.c ****      DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
 273              		.loc 1 225 0
 274 0024 0423     		movs	r3, #4
 275 0026 0E93     		str	r3, [sp, #56]
 276              	.L18:
 226:./FWLIB/src/stm32f4xx_cryp_des.c ****   }
 227:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 228:./FWLIB/src/stm32f4xx_cryp_des.c ****   DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_CBC;
 277              		.loc 1 228 0
 278 0028 1823     		movs	r3, #24
 279 002a 0F93     		str	r3, [sp, #60]
 229:./FWLIB/src/stm32f4xx_cryp_des.c ****   DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 280              		.loc 1 229 0
 281 002c 8023     		movs	r3, #128
 282 002e 1093     		str	r3, [sp, #64]
 230:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_Init(&DES_CRYP_InitStructure);
 283              		.loc 1 230 0
 284 0030 0EA8     		add	r0, sp, #56
 285 0032 FFF7FEFF 		bl	CRYP_Init
 286              	.LVL40:
 231:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 232:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Key Initialisation */
 233:./FWLIB/src/stm32f4xx_cryp_des.c ****   DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 287              		.loc 1 233 0
 288 0036 3368     		ldr	r3, [r6]
 289              	.LVL41:
 290              	.LBB18:
 291              	.LBB19:
 292              		.loc 2 407 0
 293 0038 1BBA     		rev	r3, r3
 294              	.LVL42:
 295              	.LBE19:
 296              	.LBE18:
 297              		.loc 1 233 0
 298 003a 0893     		str	r3, [sp, #32]
 299              	.LVL43:
 234:./FWLIB/src/stm32f4xx_cryp_des.c ****   keyaddr+=4;
 235:./FWLIB/src/stm32f4xx_cryp_des.c ****   DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 300              		.loc 1 235 0
 301 003c 7368     		ldr	r3, [r6, #4]
 302              	.LVL44:
 303              	.LBB20:
 304              	.LBB21:
 305              		.loc 2 407 0
 306 003e 1BBA     		rev	r3, r3
 307              	.LVL45:
 308              	.LBE21:
 309              	.LBE20:
 310              		.loc 1 235 0
 311 0040 0993     		str	r3, [sp, #36]
 236:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 312              		.loc 1 236 0
 313 0042 06A8     		add	r0, sp, #24
 314 0044 FFF7FEFF 		bl	CRYP_KeyInit
 315              	.LVL46:
ARM GAS  /tmp/ccNIKydE.s 			page 18


 237:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 238:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Initialization Vectors */
 239:./FWLIB/src/stm32f4xx_cryp_des.c ****   DES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 316              		.loc 1 239 0
 317 0048 2B68     		ldr	r3, [r5]
 318              	.LVL47:
 319              	.LBB22:
 320              	.LBB23:
 321              		.loc 2 407 0
 322 004a 1BBA     		rev	r3, r3
 323              	.LVL48:
 324              	.LBE23:
 325              	.LBE22:
 326              		.loc 1 239 0
 327 004c 0293     		str	r3, [sp, #8]
 328              	.LVL49:
 240:./FWLIB/src/stm32f4xx_cryp_des.c ****   ivaddr+=4;
 241:./FWLIB/src/stm32f4xx_cryp_des.c ****   DES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 329              		.loc 1 241 0
 330 004e 6B68     		ldr	r3, [r5, #4]
 331              	.LVL50:
 332              	.LBB24:
 333              	.LBB25:
 334              		.loc 2 407 0
 335 0050 1BBA     		rev	r3, r3
 336              	.LVL51:
 337              	.LBE25:
 338              	.LBE24:
 339              		.loc 1 241 0
 340 0052 0393     		str	r3, [sp, #12]
 242:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_IVInit(&DES_CRYP_IVInitStructure);
 341              		.loc 1 242 0
 342 0054 02A8     		add	r0, sp, #8
 343 0056 FFF7FEFF 		bl	CRYP_IVInit
 344              	.LVL52:
 243:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 244:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Flush IN/OUT FIFO */
 245:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_FIFOFlush();
 345              		.loc 1 245 0
 346 005a FFF7FEFF 		bl	CRYP_FIFOFlush
 347              	.LVL53:
 246:./FWLIB/src/stm32f4xx_cryp_des.c ****   
 247:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Enable Crypto processor */
 248:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_Cmd(ENABLE);
 348              		.loc 1 248 0
 349 005e 0120     		movs	r0, #1
 350 0060 FFF7FEFF 		bl	CRYP_Cmd
 351              	.LVL54:
 249:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 250:./FWLIB/src/stm32f4xx_cryp_des.c ****   if(CRYP_GetCmdStatus() == DISABLE)
 352              		.loc 1 250 0
 353 0064 FFF7FEFF 		bl	CRYP_GetCmdStatus
 354              	.LVL55:
 355 0068 88B3     		cbz	r0, .L26
 251:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 252:./FWLIB/src/stm32f4xx_cryp_des.c ****     /* The CRYP peripheral clock is not enabled or the device doesn't embedd 
 253:./FWLIB/src/stm32f4xx_cryp_des.c ****        the CRYP peripheral (please check the device sales type. */
ARM GAS  /tmp/ccNIKydE.s 			page 19


 254:./FWLIB/src/stm32f4xx_cryp_des.c ****     return(ERROR);
 255:./FWLIB/src/stm32f4xx_cryp_des.c ****   }
 256:./FWLIB/src/stm32f4xx_cryp_des.c ****   for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 356              		.loc 1 256 0
 357 006a 0025     		movs	r5, #0
 358              	.LVL56:
 208:./FWLIB/src/stm32f4xx_cryp_des.c ****   uint32_t keyaddr    = (uint32_t)Key;
 359              		.loc 1 208 0
 360 006c 0126     		movs	r6, #1
 361              	.LVL57:
 362 006e 05E0     		b	.L20
 363              	.LVL58:
 364              	.L29:
 221:./FWLIB/src/stm32f4xx_cryp_des.c ****   }
 365              		.loc 1 221 0
 366 0070 0023     		movs	r3, #0
 367 0072 0E93     		str	r3, [sp, #56]
 368 0074 D8E7     		b	.L18
 369              	.LVL59:
 370              	.L21:
 257:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 258:./FWLIB/src/stm32f4xx_cryp_des.c ****     /* Write the Input block in the Input FIFO */
 259:./FWLIB/src/stm32f4xx_cryp_des.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 260:./FWLIB/src/stm32f4xx_cryp_des.c ****     inputaddr+=4;
 261:./FWLIB/src/stm32f4xx_cryp_des.c ****     CRYP_DataIn(*(uint32_t*)(inputaddr));
 262:./FWLIB/src/stm32f4xx_cryp_des.c ****     inputaddr+=4;
 263:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 264:./FWLIB/src/stm32f4xx_cryp_des.c ****     /* Wait until the complete message has been processed */
 265:./FWLIB/src/stm32f4xx_cryp_des.c ****     counter = 0;
 266:./FWLIB/src/stm32f4xx_cryp_des.c ****     do
 267:./FWLIB/src/stm32f4xx_cryp_des.c ****     {
 268:./FWLIB/src/stm32f4xx_cryp_des.c ****       busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 269:./FWLIB/src/stm32f4xx_cryp_des.c ****       counter++;
 270:./FWLIB/src/stm32f4xx_cryp_des.c ****     }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));
 271:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 272:./FWLIB/src/stm32f4xx_cryp_des.c ****     if (busystatus != RESET)
 371              		.loc 1 272 0
 372 0076 DAB1     		cbz	r2, .L30
 273:./FWLIB/src/stm32f4xx_cryp_des.c ****    {
 274:./FWLIB/src/stm32f4xx_cryp_des.c ****        status = ERROR;
 373              		.loc 1 274 0
 374 0078 0026     		movs	r6, #0
 375              	.LVL60:
 376              	.L23:
 256:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 377              		.loc 1 256 0 discriminator 2
 378 007a 0835     		adds	r5, r5, #8
 379              	.LVL61:
 380              	.L20:
 256:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 381              		.loc 1 256 0 is_stmt 0 discriminator 1
 382 007c 4545     		cmp	r5, r8
 383 007e 1FD2     		bcs	.L24
 256:./FWLIB/src/stm32f4xx_cryp_des.c ****   {
 384              		.loc 1 256 0 discriminator 3
 385 0080 F6B1     		cbz	r6, .L24
 259:./FWLIB/src/stm32f4xx_cryp_des.c ****     inputaddr+=4;
ARM GAS  /tmp/ccNIKydE.s 			page 20


 386              		.loc 1 259 0 is_stmt 1
 387 0082 2068     		ldr	r0, [r4]
 388 0084 FFF7FEFF 		bl	CRYP_DataIn
 389              	.LVL62:
 261:./FWLIB/src/stm32f4xx_cryp_des.c ****     inputaddr+=4;
 390              		.loc 1 261 0
 391 0088 6068     		ldr	r0, [r4, #4]
 392 008a FFF7FEFF 		bl	CRYP_DataIn
 393              	.LVL63:
 262:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 394              		.loc 1 262 0
 395 008e 0834     		adds	r4, r4, #8
 396              	.LVL64:
 265:./FWLIB/src/stm32f4xx_cryp_des.c ****     do
 397              		.loc 1 265 0
 398 0090 0023     		movs	r3, #0
 399 0092 0193     		str	r3, [sp, #4]
 400              	.L22:
 268:./FWLIB/src/stm32f4xx_cryp_des.c ****       counter++;
 401              		.loc 1 268 0 discriminator 2
 402 0094 1020     		movs	r0, #16
 403 0096 FFF7FEFF 		bl	CRYP_GetFlagStatus
 404              	.LVL65:
 405 009a 0246     		mov	r2, r0
 406              	.LVL66:
 269:./FWLIB/src/stm32f4xx_cryp_des.c ****     }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));
 407              		.loc 1 269 0 discriminator 2
 408 009c 019B     		ldr	r3, [sp, #4]
 409 009e 0133     		adds	r3, r3, #1
 410 00a0 0193     		str	r3, [sp, #4]
 270:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 411              		.loc 1 270 0 discriminator 2
 412 00a2 019B     		ldr	r3, [sp, #4]
 413 00a4 B3F5803F 		cmp	r3, #65536
 414 00a8 E5D0     		beq	.L21
 270:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 415              		.loc 1 270 0 is_stmt 0 discriminator 1
 416 00aa 0028     		cmp	r0, #0
 417 00ac F2D1     		bne	.L22
 418 00ae E2E7     		b	.L21
 419              	.L30:
 275:./FWLIB/src/stm32f4xx_cryp_des.c ****     }
 276:./FWLIB/src/stm32f4xx_cryp_des.c ****     else
 277:./FWLIB/src/stm32f4xx_cryp_des.c ****     {
 278:./FWLIB/src/stm32f4xx_cryp_des.c ****       /* Read the Output block from the Output FIFO */
 279:./FWLIB/src/stm32f4xx_cryp_des.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 420              		.loc 1 279 0 is_stmt 1
 421 00b0 FFF7FEFF 		bl	CRYP_DataOut
 422              	.LVL67:
 423 00b4 3860     		str	r0, [r7]
 424              	.LVL68:
 280:./FWLIB/src/stm32f4xx_cryp_des.c ****       outputaddr+=4;
 281:./FWLIB/src/stm32f4xx_cryp_des.c ****       *(uint32_t*)(outputaddr) = CRYP_DataOut();
 425              		.loc 1 281 0
 426 00b6 FFF7FEFF 		bl	CRYP_DataOut
 427              	.LVL69:
 428 00ba 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccNIKydE.s 			page 21


 282:./FWLIB/src/stm32f4xx_cryp_des.c ****       outputaddr+=4;
 429              		.loc 1 282 0
 430 00bc 0837     		adds	r7, r7, #8
 431              	.LVL70:
 432 00be DCE7     		b	.L23
 433              	.L24:
 283:./FWLIB/src/stm32f4xx_cryp_des.c ****     }
 284:./FWLIB/src/stm32f4xx_cryp_des.c ****   }
 285:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 286:./FWLIB/src/stm32f4xx_cryp_des.c ****   /* Disable Crypto */
 287:./FWLIB/src/stm32f4xx_cryp_des.c ****   CRYP_Cmd(DISABLE);
 434              		.loc 1 287 0
 435 00c0 0020     		movs	r0, #0
 436 00c2 FFF7FEFF 		bl	CRYP_Cmd
 437              	.LVL71:
 438              	.L19:
 288:./FWLIB/src/stm32f4xx_cryp_des.c **** 
 289:./FWLIB/src/stm32f4xx_cryp_des.c ****   return status; 
 290:./FWLIB/src/stm32f4xx_cryp_des.c **** }
 439              		.loc 1 290 0
 440 00c6 3046     		mov	r0, r6
 441 00c8 13B0     		add	sp, sp, #76
 442              	.LCFI6:
 443              		.cfi_remember_state
 444              		.cfi_def_cfa_offset 28
 445              		@ sp needed
 446 00ca BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 447              	.LVL72:
 448              	.L26:
 449              	.LCFI7:
 450              		.cfi_restore_state
 254:./FWLIB/src/stm32f4xx_cryp_des.c ****   }
 451              		.loc 1 254 0
 452 00ce 0026     		movs	r6, #0
 453              	.LVL73:
 454 00d0 F9E7     		b	.L19
 455              		.cfi_endproc
 456              	.LFE113:
 458              		.text
 459              	.Letext0:
 460              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 461              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 462              		.file 5 "build/lnInclude/core_cm4.h"
 463              		.file 6 "build/lnInclude/system_stm32f4xx.h"
 464              		.file 7 "build/lnInclude/stm32f4xx.h"
 465              		.file 8 "build/lnInclude/stm32f4xx_cryp.h"
ARM GAS  /tmp/ccNIKydE.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_cryp_des.c
     /tmp/ccNIKydE.s:18     .text.CRYP_DES_ECB:0000000000000000 $t
     /tmp/ccNIKydE.s:25     .text.CRYP_DES_ECB:0000000000000000 CRYP_DES_ECB
     /tmp/ccNIKydE.s:223    .text.CRYP_DES_CBC:0000000000000000 $t
     /tmp/ccNIKydE.s:230    .text.CRYP_DES_CBC:0000000000000000 CRYP_DES_CBC

UNDEFINED SYMBOLS
CRYP_KeyStructInit
CRYP_Init
CRYP_KeyInit
CRYP_FIFOFlush
CRYP_Cmd
CRYP_GetCmdStatus
CRYP_DataIn
CRYP_GetFlagStatus
CRYP_DataOut
CRYP_IVInit
