// Seed: 1375505580
module module_0;
  assign id_1 = 1;
  logic [7:0] id_2 = id_2[1];
  wire id_3;
endmodule
module module_1 (
    input wire id_0,
    input wand void id_1,
    input tri0 id_2,
    output logic id_3
);
  assign id_3 = 1;
  id_5(
      .id_0(1), .id_1(1), .id_2(id_1)
  );
  always id_3 <= 1;
  module_0();
  wire id_6;
  wire id_7;
endmodule
module module_2 (
    input  tri   id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    output tri0  id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  tri   id_6,
    input  uwire id_7
);
  tri1 id_9 = id_1;
  wire id_10, id_11;
  wire id_12;
endmodule
module module_3 (
    output uwire id_0,
    input wor id_1,
    output supply1 id_2,
    input tri1 id_3
);
  always_comb begin
    $display(id_1 - id_3);
  end
  module_2(
      id_3, id_3, id_3, id_2, id_3, id_3, id_1, id_1
  );
endmodule
