Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Oct 16 13:13:49 2017
| Host         : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xcku040
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    39 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1122 |          241 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------+-------------------------------------------+------------------+----------------+
|             Clock Signal            |                      Enable Signal                     |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/mode[2]_i_2_n_0       | design_1_i/top_wrapper_0/inst/t1/l1/SR[0] |                0 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/mode[3]_i_1_n_0       | design_1_i/top_wrapper_0/inst/t1/e1/SR[0] |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                        |                                           |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/f1/regaddr_reg[4][0]  | design_1_i/top_wrapper_0/inst/t1/f1/SS[0] |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[13][31][0] |                                           |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[25][31][0] |                                           |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[21][31][0] |                                           |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[20][31][0] |                                           |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[1][31][0]  |                                           |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[19][31][0] |                                           |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[18][31][0] |                                           |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[22][31][0] |                                           |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[17][31][0] |                                           |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[16][31][0] |                                           |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[14][31][0] |                                           |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[0][31][0]  |                                           |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[2][31][0]  |                                           |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[12][31][0] |                                           |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[11][31][0] |                                           |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[10][31][0] |                                           |               29 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[15][31][0] |                                           |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[23][31][0] |                                           |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/mode[1]               |                                           |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/f1/E[0]               |                                           |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[9][31][0]  |                                           |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[7][31][0]  |                                           |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[6][31][0]  |                                           |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[5][31][0]  |                                           |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[4][31][0]  |                                           |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[3][31][0]  |                                           |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[8][31][0]  |                                           |                1 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[31][31][0] |                                           |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[30][31][0] |                                           |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[29][31][0] |                                           |                0 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[28][31][0] |                                           |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[27][31][0] |                                           |                2 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[26][31][0] |                                           |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/e1/gpr_reg[24][31][0] |                                           |               22 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/top_wrapper_0/inst/t1/mode[0]               |                                           |                7 |             34 |
+-------------------------------------+--------------------------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 4      |                     1 |
| 5      |                     1 |
| 16+    |                    35 |
+--------+-----------------------+


