{
  "Top": "CnnKernel",
  "RtlTop": "CnnKernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "CnnKernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flgb2104",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_uint<512> const *",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "input_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weight": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_uint<512> const *",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weight_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "weight_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "bias": {
      "index": "2",
      "direction": "inout",
      "srcType": "ap_uint<512> const *",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "bias_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_uint<512>*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -m_axi_auto_max_ports=0",
      "config_rtl -register_reset_num=3",
      "config_dataflow -strict_mode=warning",
      "config_export -disable_deadlock_detection=1",
      "config_export -format=ip_catalog",
      "config_export -ipname=CnnKernel"
    ],
    "DirectiveTcl": ["set_directive_top CnnKernel -name CnnKernel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "CnnKernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "3338516586 ~ 3379972202",
    "Latency": "3338516585"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "CnnKernel",
    "Version": "1.0",
    "DisplayName": "Cnnkernel",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_CnnKernel_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/centos\/CS133-lab4\/lab4\/cnn-krnl.cpp"],
    "Vhdl": [
      "impl\/vhdl\/CnnKernel_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_C_V.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_input_V_0_0.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_input_V_0_1.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_input_V_1_1.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_output_V.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3.vhd",
      "impl\/vhdl\/CnnKernel_CnnKernel_YourCode_weight_V_0_0.vhd",
      "impl\/vhdl\/CnnKernel_control_s_axi.vhd",
      "impl\/vhdl\/CnnKernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/CnnKernel_gmem_m_axi.vhd",
      "impl\/vhdl\/CnnKernel_mac_muladd_8ns_8s_23s_23_4_1.vhd",
      "impl\/vhdl\/CnnKernel_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/CnnKernel_mul_9ns_6ns_14_1_1.vhd",
      "impl\/vhdl\/CnnKernel_mul_21ns_23ns_43_1_1.vhd",
      "impl\/vhdl\/CnnKernel_mul_32ns_34ns_65_2_1.vhd",
      "impl\/vhdl\/CnnKernel_mul_mul_9ns_14ns_22_4_1.vhd",
      "impl\/vhdl\/CnnKernel_mul_mul_9ns_16ns_24_4_1.vhd",
      "impl\/vhdl\/CnnKernel_mul_mul_14ns_5ns_18_4_1.vhd",
      "impl\/vhdl\/CnnKernel_mul_mul_16s_5ns_18_4_1.vhd",
      "impl\/vhdl\/CnnKernel_mul_mul_18s_5ns_18_4_1.vhd",
      "impl\/vhdl\/CnnKernel_urem_7ns_4ns_3_11_1.vhd",
      "impl\/vhdl\/CnnKernel_urem_7ns_4ns_3_11_seq_1.vhd",
      "impl\/vhdl\/CnnKernel_urem_19ns_4ns_3_23_1.vhd",
      "impl\/vhdl\/CnnKernel_urem_21ns_4ns_3_25_1.vhd",
      "impl\/vhdl\/CnnKernel_urem_32ns_8ns_7_36_1.vhd",
      "impl\/vhdl\/CnnKernel_urem_32ns_9ns_8_36_1.vhd",
      "impl\/vhdl\/CnnKernel_urem_32s_4ns_3_36_1.vhd",
      "impl\/vhdl\/CnnKernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/CnnKernel_ama_addmuladd_7ns_8ns_8ns_8ns_16_4_1.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_C_V.dat",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_C_V.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_input_V_0_0.dat",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_input_V_0_0.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_input_V_0_1.dat",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_input_V_0_1.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_input_V_1_1.dat",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_input_V_1_1.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_output_V.dat",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_output_V.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3.v",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_weight_V_0_0.dat",
      "impl\/verilog\/CnnKernel_CnnKernel_YourCode_weight_V_0_0.v",
      "impl\/verilog\/CnnKernel_control_s_axi.v",
      "impl\/verilog\/CnnKernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/CnnKernel_gmem_m_axi.v",
      "impl\/verilog\/CnnKernel_mac_muladd_8ns_8s_23s_23_4_1.v",
      "impl\/verilog\/CnnKernel_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/CnnKernel_mul_9ns_6ns_14_1_1.v",
      "impl\/verilog\/CnnKernel_mul_21ns_23ns_43_1_1.v",
      "impl\/verilog\/CnnKernel_mul_32ns_34ns_65_2_1.v",
      "impl\/verilog\/CnnKernel_mul_mul_9ns_14ns_22_4_1.v",
      "impl\/verilog\/CnnKernel_mul_mul_9ns_16ns_24_4_1.v",
      "impl\/verilog\/CnnKernel_mul_mul_14ns_5ns_18_4_1.v",
      "impl\/verilog\/CnnKernel_mul_mul_16s_5ns_18_4_1.v",
      "impl\/verilog\/CnnKernel_mul_mul_18s_5ns_18_4_1.v",
      "impl\/verilog\/CnnKernel_urem_7ns_4ns_3_11_1.v",
      "impl\/verilog\/CnnKernel_urem_7ns_4ns_3_11_seq_1.v",
      "impl\/verilog\/CnnKernel_urem_19ns_4ns_3_23_1.v",
      "impl\/verilog\/CnnKernel_urem_21ns_4ns_3_25_1.v",
      "impl\/verilog\/CnnKernel_urem_32ns_8ns_7_36_1.v",
      "impl\/verilog\/CnnKernel_urem_32ns_9ns_8_36_1.v",
      "impl\/verilog\/CnnKernel_urem_32s_4ns_3_36_1.v",
      "impl\/verilog\/CnnKernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/CnnKernel_v1_0\/data\/CnnKernel.mdd",
      "impl\/misc\/drivers\/CnnKernel_v1_0\/data\/CnnKernel.tcl",
      "impl\/misc\/drivers\/CnnKernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/CnnKernel_v1_0\/src\/xcnnkernel.c",
      "impl\/misc\/drivers\/CnnKernel_v1_0\/src\/xcnnkernel.h",
      "impl\/misc\/drivers\/CnnKernel_v1_0\/src\/xcnnkernel_hw.h",
      "impl\/misc\/drivers\/CnnKernel_v1_0\/src\/xcnnkernel_linux.c",
      "impl\/misc\/drivers\/CnnKernel_v1_0\/src\/xcnnkernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/CnnKernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_r_1",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_r_2",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 63 to 32 of input_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "weight_1",
          "access": "W",
          "description": "Data signal of weight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight",
              "access": "W",
              "description": "Bit 31 to 0 of weight"
            }]
        },
        {
          "offset": "0x20",
          "name": "weight_2",
          "access": "W",
          "description": "Data signal of weight",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight",
              "access": "W",
              "description": "Bit 63 to 32 of weight"
            }]
        },
        {
          "offset": "0x28",
          "name": "bias_1",
          "access": "W",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "description": "Bit 31 to 0 of bias"
            }]
        },
        {
          "offset": "0x2c",
          "name": "bias_2",
          "access": "W",
          "description": "Data signal of bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "bias",
              "access": "W",
              "description": "Bit 63 to 32 of bias"
            }]
        },
        {
          "offset": "0x34",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x38",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "weight"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "weight"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "weight"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "CnnKernel",
      "Instances": [{
          "ModuleName": "CnnKernel_YourCode",
          "InstanceName": "grp_CnnKernel_YourCode_fu_176",
          "Instances": [
            {
              "ModuleName": "CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1",
              "InstanceName": "grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1_fu_599"
            },
            {
              "ModuleName": "CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3",
              "InstanceName": "grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3_fu_655"
            },
            {
              "ModuleName": "CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1",
              "InstanceName": "grp_CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1_fu_720"
            },
            {
              "ModuleName": "CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3",
              "InstanceName": "grp_CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3_fu_726"
            },
            {
              "ModuleName": "CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6",
              "InstanceName": "grp_CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6_fu_833"
            },
            {
              "ModuleName": "CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7",
              "InstanceName": "grp_CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7_fu_839"
            },
            {
              "ModuleName": "CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3",
              "InstanceName": "grp_CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3_fu_848"
            }
          ]
        }]
    },
    "Info": {
      "CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CnnKernel_YourCode": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CnnKernel": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "CnnKernel_YourCode_Pipeline_VITIS_LOOP_125_1": {
        "Latency": {
          "LatencyBest": "89",
          "LatencyAvg": "89",
          "LatencyWorst": "89",
          "PipelineII": "89",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.560"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_125_1",
            "TripCount": "64",
            "Latency": "87",
            "PipelineII": "1",
            "PipelineDepth": "25"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "2343",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "3944",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "CnnKernel_YourCode_Pipeline_VITIS_LOOP_183_3": {
        "Latency": {
          "LatencyBest": "136",
          "LatencyAvg": "136",
          "LatencyWorst": "136",
          "PipelineII": "136",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.413"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_183_3",
            "TripCount": "64",
            "Latency": "134",
            "PipelineII": "1",
            "PipelineDepth": "72"
          }],
        "Area": {
          "FF": "4951",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "6006",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "CnnKernel_YourCode_Pipeline_set_bias_VITIS_LOOP_52_1": {
        "Latency": {
          "LatencyBest": "12546",
          "LatencyAvg": "12546",
          "LatencyWorst": "12546",
          "PipelineII": "12546",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.001"
        },
        "Loops": [{
            "Name": "set_bias_VITIS_LOOP_52_1",
            "TripCount": "12544",
            "Latency": "12544",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "45",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "191",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "CnnKernel_YourCode_Pipeline_conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3": {
        "Latency": {
          "LatencyBest": "3211304",
          "LatencyAvg": "3211304",
          "LatencyWorst": "3211304",
          "PipelineII": "3211304",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.880"
        },
        "Loops": [{
            "Name": "conv_VITIS_LOOP_59_2_VITIS_LOOP_60_3",
            "TripCount": "3211264",
            "Latency": "3211302",
            "PipelineII": "1",
            "PipelineDepth": "40"
          }],
        "Area": {
          "DSP": "35",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "8270",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "13544",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "CnnKernel_YourCode_Pipeline_relu_VITIS_LOOP_76_6": {
        "Latency": {
          "LatencyBest": "12547",
          "LatencyAvg": "12547",
          "LatencyWorst": "12547",
          "PipelineII": "12547",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.496"
        },
        "Loops": [{
            "Name": "relu_VITIS_LOOP_76_6",
            "TripCount": "12544",
            "Latency": "12545",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "61",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "191",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "CnnKernel_YourCode_Pipeline_maxpool_VITIS_LOOP_84_7": {
        "Latency": {
          "LatencyBest": "6276",
          "LatencyAvg": "6276",
          "LatencyWorst": "6276",
          "PipelineII": "6276",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.891"
        },
        "Loops": [{
            "Name": "maxpool_VITIS_LOOP_84_7",
            "TripCount": "3136",
            "Latency": "6274",
            "PipelineII": "2",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "133",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "477",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "CnnKernel_YourCode_Pipeline_VITIS_LOOP_220_3": {
        "Latency": {
          "LatencyBest": "103",
          "LatencyAvg": "103",
          "LatencyWorst": "103",
          "PipelineII": "103",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.763"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_220_3",
            "TripCount": "64",
            "Latency": "101",
            "PipelineII": "1",
            "PipelineDepth": "39"
          }],
        "Area": {
          "FF": "3100",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "11598",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "CnnKernel_YourCode": {
        "Latency": {
          "LatencyBest": "3338516583",
          "LatencyAvg": "3359303783",
          "LatencyWorst": "3379972199",
          "PipelineIIMin": "3338516583",
          "PipelineIIMax": "3379972199",
          "PipelineII": "3338516583 ~ 3379972199",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [
          {
            "Name": "read_weight",
            "TripCount": "25600",
            "Latency": "2380800",
            "PipelineII": "",
            "PipelineDepth": "93"
          },
          {
            "Name": "main_loop_tile_h",
            "TripCount": "2",
            "LatencyMin": "3336135712",
            "LatencyMax": "3377591328",
            "Latency": "3336135712 ~ 3377591328",
            "PipelineII": "",
            "PipelineDepthMin": "1668067856",
            "PipelineDepthMax": "1688795664",
            "PipelineDepth": "1668067856 ~ 1688795664",
            "Loops": [{
                "Name": "main_loop_tile_w",
                "TripCount": "2",
                "LatencyMin": "1668067854",
                "LatencyMax": "1688795662",
                "Latency": "1668067854 ~ 1688795662",
                "PipelineII": "",
                "PipelineDepthMin": "834033927",
                "PipelineDepthMax": "844397831",
                "PipelineDepth": "834033927 ~ 844397831",
                "Loops": [
                  {
                    "Name": "read_input_VITIS_LOOP_164_1",
                    "TripCount": "29696",
                    "LatencyMin": "237568",
                    "LatencyMax": "10601472",
                    "Latency": "237568 ~ 10601472",
                    "PipelineII": "",
                    "PipelineDepthMin": "8",
                    "PipelineDepthMax": "357",
                    "PipelineDepth": "8 ~ 357",
                    "Loops": [{
                        "Name": "VITIS_LOOP_171_2",
                        "TripCount": "2",
                        "Latency": "280",
                        "PipelineII": "",
                        "PipelineDepth": "140"
                      }]
                  },
                  {
                    "Name": "main_loop_i",
                    "TripCount": "256",
                    "Latency": "830126336",
                    "PipelineII": "",
                    "PipelineDepth": "3242681"
                  },
                  {
                    "Name": "write_output_VITIS_LOOP_204_1",
                    "TripCount": "14336",
                    "Latency": "3670019",
                    "PipelineII": "",
                    "PipelineDepth": "256",
                    "Loops": [{
                        "Name": "VITIS_LOOP_211_2",
                        "TripCount": "1",
                        "Latency": "246",
                        "PipelineII": "",
                        "PipelineDepth": "246"
                      }]
                  }
                ]
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "220",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "5",
          "DSP": "48",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "22523",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "41882",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "CnnKernel": {
        "Latency": {
          "LatencyBest": "3338516585",
          "LatencyAvg": "3359303785",
          "LatencyWorst": "3379972201",
          "PipelineIIMin": "3338516586",
          "PipelineIIMax": "3379972202",
          "PipelineII": "3338516586 ~ 3379972202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "BRAM_18K": "250",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "5",
          "DSP": "48",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "24454",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "44095",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-27 19:41:10 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
