<!doctype html><html><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><title>rezvan | Part 6 - Reconfigurable Hardware</title><link rel=icon type=image/png href=https://rezvan.xyz/images/icon.png><meta name=viewport content="width=device-width,initial-scale=1">
<meta name=description content="As we discussed in the first part of this series, there two main paradigms.
ASIC and reconfigurable Hardware
ASIC Advantages Very high performance and efficient. Disadvantages Not flexible (can&rsquo;t be altered after fabrication). High cost. Reconfigurable computing Advantages Much higher performance than software, lower than ASIC. Higher level of flexibility than ASIC, more difficult to program than software. Software-programmed processors Advantages Very flexible to change. Disadvantages Performance can suffer if the clock speed isn&rsquo;t fast enough."><meta property="og:image" content="https://raw.githubusercontent.com/rezaarezvan/rezvan.xyz/main/images/icon.png"><meta property="og:url" content="https://rezvan.xyz/school/eda322/eda322_6/"><meta property="og:site_name" content="rezvan"><meta property="og:title" content="Part 6 - Reconfigurable Hardware"><meta property="og:description" content="As we discussed in the first part of this series, there two main paradigms.
ASIC and reconfigurable Hardware
ASIC Advantages Very high performance and efficient. Disadvantages Not flexible (can’t be altered after fabrication). High cost. Reconfigurable computing Advantages Much higher performance than software, lower than ASIC. Higher level of flexibility than ASIC, more difficult to program than software. Software-programmed processors Advantages Very flexible to change. Disadvantages Performance can suffer if the clock speed isn’t fast enough."><meta property="og:locale" content="en_us"><meta property="og:type" content="article"><meta property="article:section" content="school"><meta property="article:published_time" content="2023-02-05T15:28:10+01:00"><meta property="article:modified_time" content="2024-05-26T11:09:10+02:00"><meta name=twitter:card content="summary"><meta name=twitter:title content="Part 6 - Reconfigurable Hardware"><meta name=twitter:description content="As we discussed in the first part of this series, there two main paradigms.
ASIC and reconfigurable Hardware
ASIC Advantages Very high performance and efficient. Disadvantages Not flexible (can’t be altered after fabrication). High cost. Reconfigurable computing Advantages Much higher performance than software, lower than ASIC. Higher level of flexibility than ASIC, more difficult to program than software. Software-programmed processors Advantages Very flexible to change. Disadvantages Performance can suffer if the clock speed isn’t fast enough."><link rel=stylesheet href=https://rezvan.xyz/css/combined.min.285bd67a05674fdcb27bb67f867c7ac6b2e0c0b5535c536ba4bb37cd80e377e9.css integrity="sha256-KFvWegVnT9yye7Z/hnx6xrLgwLVTXFNrpLs3zYDjd+k="><link id=lightSyntaxStyle rel=stylesheet href=https://rezvan.xyz/css/light_syntax.min.d9e0828a4ff7f2d7317942062fc751fa487b2ac2c47b934ad082abd7d3ca6690.css integrity="sha256-2eCCik/38tcxeUIGL8dR+kh7KsLEe5NK0IKr19PKZpA="><link id=darkModeStyle rel=stylesheet href=https://rezvan.xyz/css/dark.min.113ab1177b874ffa2011e31f94df77b25b4c0aee6c35e5db0e6c54ebe2071597.css integrity="sha256-ETqxF3uHT/ogEeMflN93sltMCu5sNeXbDmxU6+IHFZc=" disabled><link id=darkSyntaxStyle rel=stylesheet href=https://rezvan.xyz/css/dark_syntax.min.1a878f3d8fb43359bd3b44bc70c4074f682f11066c6537bf6248b696cbe56586.css integrity="sha256-GoePPY+0M1m9O0S8cMQHT2gvEQZsZTe/Yki2lsvlZYY=" disabled><script type=text/javascript src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script><script type=text/x-mathjax-config>
		MathJax.Hub.Config({
			tex2jax: {
				inlineMath: [['$','$'], ['\\(','\\)']],
				displayMath: [['$$','$$'], ['\[','\]']],
				processEscapes: true,
				processEnvironments: true,
				skipTags: ['script', 'noscript', 'style', 'textarea', 'pre'],
				TeX: { equationNumbers: { autoNumber: "AMS" },
						 extensions: ["AMSmath.js", "AMSsymbols.js"] }
			}
		});
		</script><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/katex.min.css><script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/katex.min.js></script><script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.2/dist/contrib/auto-render.min.js onload=renderMathInElement(document.body)></script><script>document.addEventListener("DOMContentLoaded",function(){renderMathInElement(document.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1}]})})</script></head><body><header><nav id=site-navbar><div class=navbar-content><a href=https://rezvan.xyz/ class=logo>rezvan.xyz</a><div class=navbar-links><a href=/principles class=nav-link><span class=bracket>[</span>principles<span class=bracket>]</span></a>
<a href=/cv class=nav-link><span class=bracket>[</span>cv<span class=bracket>]</span></a>
<a href=/posts class=nav-link><span class=bracket>[</span>posts<span class=bracket>]</span></a>
<a href=/school class=nav-link><span class=bracket>[</span>school<span class=bracket>]</span></a></div><div class=theme-toggle><span id=dark-mode-toggle onclick=toggleTheme() aria-label="Toggle theme">○
</span><script src=https://rezvan.xyz/js/themetoggle.js></script></div></div></nav></header><div class=content><main><article><div class=title><h1>Part 6 - Reconfigurable Hardware</h1><div class=meta>Posted on Feb 5, 2023</div><div class=meta>(Last updated: May 26, 2024)</div></div><section class=body><p>As we discussed in the first part of this series, there two main paradigms.</p><p>ASIC and reconfigurable Hardware</p><ul><li>ASIC<ul><li>Advantages<ul><li>Very high performance and efficient.</li></ul></li><li>Disadvantages<ul><li>Not flexible (can&rsquo;t be altered after fabrication).</li><li>High cost.</li></ul></li></ul></li><li>Reconfigurable computing<ul><li>Advantages<ul><li>Much higher performance than software, lower than ASIC.</li><li>Higher level of flexibility than ASIC, more difficult to program than software.</li></ul></li></ul></li><li>Software-programmed processors<ul><li>Advantages<ul><li>Very flexible to change.</li></ul></li><li>Disadvantages<ul><li>Performance can suffer if the clock speed isn&rsquo;t fast enough.</li><li>Fixed instruction set, set by the hardware.</li></ul></li></ul></li></ul><h3 id=reconfigurable-devices>Reconfigurable devices</h3><p><strong>Field-Programmable Gate Arrays</strong>, or FPGAs are on example on reconfigurable hardware.</p><p>An FPGA consists of an array of <em>configurable logic blocks</em>.
These logic blocks are connected by a set of <em>routing resources</em> (usually wires) that also are programmable.</p><p>Arbitrary custom logic circuits/functions can be mapped onto these.</p><h3 id=reconfigurable-gates>Reconfigurable gates</h3><p>So, how do we configure these gates to what we want? The answer is look up tables or LUTs.</p><p>A lookup table is just memory cells that are connected into a K-mux,
with an optional output flip-flop.</p><p>There is a hierarchy to these logic cells. In each logic cell (LC), there is a K-LUT.
A logic cluster consists of N LCs. The LCs in each cluster is fully or nearly fully connected with each other.</p><h3 id=lut-size>LUT size</h3><p>The size of our LUT and how we implement have their pros and cons:</p><ul><li>Bigger LUTs:<ul><li>Fit more logic in each one of them</li><li>Fewer wires to interconnect</li><li>But slower to access each one of them</li></ul></li><li>Smaller LUTs<ul><li>Fit less logic in each one</li><li>More wires to interconnect them</li><li>Faster to access one of them</li></ul></li></ul><h3 id=heterogeneous-reconfigurable-environments>Heterogeneous reconfigurable environments</h3><p>Reconfigurable fabric can contain non-reconfigurable elements,
these interface the logic blocks through the reconfigurable interconnect fabric.</p><p>Embedded memory, multipliers, adders, etc. are some examples.</p><p>Since it&rsquo;s costly to implement memory with LUTs, hard chunks of RAM blocks are usually added.</p><p>Same, goes for multipliers, they are inherently slow if implemented with logic cells,
therefore it&rsquo;s better to add hard-wired multiplier blocks.</p><h3 id=reconfiguration-memory>Reconfiguration memory</h3><p>There are 3 types of these:</p><ul><li>Anti-fuse<ul><li>by default is OFF; when programmed it is ON.
(creating a short-circuit between the endpoints).</li><li>Advantages<ul><li>Negligible delay</li><li>Small area overhead</li><li>No soft-errors and bit flips</li></ul></li><li>Disadvantages<ul><li>Not really reconfigurable; One time programmable.</li></ul></li></ul></li><li>Flash<ul><li>Advantages<ul><li>Programming not lost when device is turned off.</li><li>Fewer transistors than SRAM.</li><li>Lower power than SRAM.</li></ul></li><li>Disadvantages<ul><li>Limited writes (~millions)</li><li>Slower writes than SRAM.</li><li>Higher voltage than circuits.</li></ul></li></ul></li><li>SRAM<ul><li>SRAM bit cell stores the programmability of the device</li><li>Advantages<ul><li>Can be reconfigured quickly and as repeatedly as required.</li><li>No special fabrication steps.</li></ul></li><li>Disadvantages<ul><li>Takes more area and power.</li><li>Loses charge when turned off.</li></ul></li></ul></li></ul><h3 id=summary>Summary</h3><p>I think a good way of summarizing is reading these two quotes:</p><blockquote><p>Reconfigurable Computing is Computing via post-fabrication,
spatially programmed connection of processing elements.
– Andre DeHon</p></blockquote><blockquote><p>The difference between reconfigurable and reprogrammable is that the first can
implement an arbitrary number of functions directly in hardware, while the
second supports only a predefined –during fabrication- finite number of
functions.
– Stamatis Vassiliadis</p></blockquote></section></article><nav class=navigation><div class="nav-item previous"><a href=/school/eda322/eda322_5/ title="Previous: Part 5 - Arithmetic Units">&larr; Previous</a></div><div class="nav-item next"><a href=/school/eda322/eda322_7/ title="Next: Part 7 - Timing, delay & power">Next &rarr;</a></div></nav></main></div><footer id=site-footer><div class=social-links><a href=https://github.com/rezaarezvan title class=social-link><span class=bracket>[</span>github<span class=bracket>]</span></a>
<a href=https://x.com/rzvan__/ title class=social-link><span class=bracket>[</span>x<span class=bracket>]</span></a></div><div class=footer-marquee><div class=footer-marquee__content><span class=footer-marquee__item>memento mori • amor fati • sic parvis magna • per aspera ad astra</span>
<span class=footer-marquee__item>memento mori • amor fati • sic parvis magna • per aspera ad astra</span></div></div></footer></body></html>