ARM GAS  /tmp/ccj7aHjv.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB152:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <string.h>
  25:Core/Src/main.c **** #include "messages.h"
  26:Core/Src/main.c **** #include "platform.h"
  27:Core/Src/main.c **** #include "dataFormats.h"
  28:Core/Src/main.c **** #include "uart.h"
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/ccj7aHjv.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** #ifndef UNLOCK_FLAG
  39:Core/Src/main.c **** #define UNLOCK_FLAG   "default_unlock"
  40:Core/Src/main.c **** #endif
  41:Core/Src/main.c **** #ifndef FEATURE1_FLAG
  42:Core/Src/main.c **** #define FEATURE1_FLAG "default_feature1"
  43:Core/Src/main.c **** #endif
  44:Core/Src/main.c **** #ifndef FEATURE2_FLAG
  45:Core/Src/main.c **** #define FEATURE2_FLAG "default_feature2"
  46:Core/Src/main.c **** #endif
  47:Core/Src/main.c **** #ifndef FEATURE3_FLAG
  48:Core/Src/main.c **** #define FEATURE3_FLAG "default_feature3"
  49:Core/Src/main.c **** #endif
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** #define FLASH_DATA_BYTES         \
  52:Core/Src/main.c ****   (sizeof(FLASH_DATA) % 4 == 0) \
  53:Core/Src/main.c ****       ? sizeof(FLASH_DATA)      \
  54:Core/Src/main.c ****       : sizeof(FLASH_DATA) + (4 - (sizeof(FLASH_DATA) % 4))
  55:Core/Src/main.c **** #define FLASH_DATA_WORDS (FLASH_DATA_BYTES / 4)
  56:Core/Src/main.c **** /* USER CODE END PD */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN PM */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PM */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  64:Core/Src/main.c **** UART_HandleTypeDef huart1;
  65:Core/Src/main.c **** UART_HandleTypeDef huart2;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* USER CODE BEGIN PV */
  68:Core/Src/main.c **** const char unlock_flag[UNLOCK_SIZE]    = UNLOCK_FLAG;
  69:Core/Src/main.c **** const char feature1_flag[FEATURE_SIZE] = FEATURE1_FLAG;
  70:Core/Src/main.c **** const char feature2_flag[FEATURE_SIZE] = FEATURE2_FLAG;
  71:Core/Src/main.c **** const char feature3_flag[FEATURE_SIZE] = FEATURE3_FLAG;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** __attribute__((section(".flash_data")))
  74:Core/Src/main.c **** FLASH_DATA flash_data = {0};
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** extern uint8_t __flash_data_start__;
  77:Core/Src/main.c **** extern uint8_t __flash_data_end__;
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** static UART_HandleTypeDef* const uart_base[2] = { [HOST_UART] = &huart2, [BOARD_UART] = &huart1 };
  80:Core/Src/main.c **** /* USER CODE END PV */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  83:Core/Src/main.c **** void SystemClock_Config(void);
  84:Core/Src/main.c **** static void MX_GPIO_Init(void);
  85:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  86:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  87:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccj7aHjv.s 			page 3


  89:Core/Src/main.c **** /* USER CODE END PFP */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  92:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  93:Core/Src/main.c **** static void initHardware(int argc, char ** argv)
  94:Core/Src/main.c **** {
  95:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  96:Core/Src/main.c ****   HAL_Init();
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Configure the system clock */
  99:Core/Src/main.c ****   SystemClock_Config();
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Initialize all configured peripherals */
 102:Core/Src/main.c ****   MX_GPIO_Init();
 103:Core/Src/main.c ****   
 104:Core/Src/main.c ****   //setup_board_link();
 105:Core/Src/main.c ****   uart_init(BOARD_UART);
 106:Core/Src/main.c ****   //uart_init();
 107:Core/Src/main.c ****   uart_init(HOST_UART);
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   setLED(OFF);
 110:Core/Src/main.c **** }
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** void initHardware_car(int argc, char ** argv)
 113:Core/Src/main.c **** {
 114:Core/Src/main.c ****   initHardware(argc, argv);
 115:Core/Src/main.c **** }
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** void initHardware_fob(int argc, char ** argv)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   initHardware(argc, argv);
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   char msg[] = "Initialization complete\n";
 122:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 123:Core/Src/main.c **** }
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** void readVar(uint8_t* dest, char * var)
 126:Core/Src/main.c **** {
 127:Core/Src/main.c ****   size_t dataSize = 0;
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   char msg[] = "Inside readVar\n";
 130:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   if(!strcmp(var, "unlock"))
 133:Core/Src/main.c ****   {
 134:Core/Src/main.c ****     memcpy(dest, unlock_flag, UNLOCK_SIZE);
 135:Core/Src/main.c ****     dataSize = UNLOCK_SIZE;
 136:Core/Src/main.c ****   }
 137:Core/Src/main.c ****   else if(!strcmp(var, "feature1"))
 138:Core/Src/main.c ****   {
 139:Core/Src/main.c ****     memcpy(dest, feature1_flag, FEATURE_SIZE);
 140:Core/Src/main.c ****     dataSize = FEATURE_SIZE;
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c ****   else if(!strcmp(var, "feature2"))
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****     memcpy(dest, feature2_flag, FEATURE_SIZE);
 145:Core/Src/main.c ****     dataSize = FEATURE_SIZE;
ARM GAS  /tmp/ccj7aHjv.s 			page 4


 146:Core/Src/main.c ****   }
 147:Core/Src/main.c ****   else if(!strcmp(var, "feature3"))
 148:Core/Src/main.c ****   {
 149:Core/Src/main.c ****     memcpy(dest, feature3_flag, FEATURE_SIZE);
 150:Core/Src/main.c ****     dataSize = FEATURE_SIZE;
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c ****   else if(!strcmp(var, "fob_state"))
 153:Core/Src/main.c ****   {
 154:Core/Src/main.c ****     char msg[] = "Fetching fob state\n";
 155:Core/Src/main.c ****     uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 156:Core/Src/main.c ****     memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 157:Core/Src/main.c ****     dataSize = sizeof(FLASH_DATA);
 158:Core/Src/main.c ****   }
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   char msg2[] = "Data is: ";
 161:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg2, strlen(msg2));
 162:Core/Src/main.c ****   uart_write(HOST_UART, dest, dataSize);
 163:Core/Src/main.c ****   uart_writeb(HOST_UART, '\n');
 164:Core/Src/main.c **** }
 165:Core/Src/main.c **** 
 166:Core/Src/main.c **** /* -----------------------------------------------------------
 167:Core/Src/main.c ****    Flash Sector Helper (F411 Example)
 168:Core/Src/main.c ****    ----------------------------------------------------------- */
 169:Core/Src/main.c **** static uint32_t get_flash_sector(uint32_t addr)
 170:Core/Src/main.c **** {
 171:Core/Src/main.c ****   if (addr < 0x08004000) return FLASH_SECTOR_0;
 172:Core/Src/main.c ****   if (addr < 0x08008000) return FLASH_SECTOR_1;
 173:Core/Src/main.c ****   if (addr < 0x0800C000) return FLASH_SECTOR_2;
 174:Core/Src/main.c ****   if (addr < 0x08010000) return FLASH_SECTOR_3;
 175:Core/Src/main.c ****   if (addr < 0x08020000) return FLASH_SECTOR_4;
 176:Core/Src/main.c ****   if (addr < 0x08040000) return FLASH_SECTOR_5;
 177:Core/Src/main.c ****   if (addr < 0x08060000) return FLASH_SECTOR_6;
 178:Core/Src/main.c ****   return FLASH_SECTOR_7;
 179:Core/Src/main.c **** }
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** /* -----------------------------------------------------------
 182:Core/Src/main.c ****    Config Flash Write (Overwrite Whole Sector)
 183:Core/Src/main.c ****    ----------------------------------------------------------- */
 184:Core/Src/main.c **** bool saveFobState(const FLASH_DATA *src)
 185:Core/Src/main.c **** {
 186:Core/Src/main.c ****   uint32_t base = (uint32_t)&__flash_data_start__;
 187:Core/Src/main.c ****   uint32_t end  = (uint32_t)&__flash_data_end__;
 188:Core/Src/main.c ****   uint32_t size = end - base;
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****   // Sanity check: config struct fits in sector
 191:Core/Src/main.c ****   if (FLASH_DATA_BYTES > size)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****       return false;
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   // Erase the sector that holds .config_flash
 197:Core/Src/main.c ****   uint32_t sector = get_flash_sector(base);
 198:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****       .TypeErase    = FLASH_TYPEERASE_SECTORS,
 201:Core/Src/main.c ****       .Sector       = sector,
 202:Core/Src/main.c ****       .NbSectors    = 1,
ARM GAS  /tmp/ccj7aHjv.s 			page 5


 203:Core/Src/main.c ****       .VoltageRange = FLASH_VOLTAGE_RANGE_3,
 204:Core/Src/main.c ****   };
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   uint8_t padded_data[FLASH_DATA_BYTES];
 207:Core/Src/main.c ****   memset(padded_data, 0xFF, sizeof(padded_data));
 208:Core/Src/main.c ****   memcpy((FLASH_DATA*)(&padded_data), src, sizeof(FLASH_DATA));
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   uint32_t sector_err = 0;
 211:Core/Src/main.c ****   HAL_FLASH_Unlock();
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   if (HAL_FLASHEx_Erase(&erase, &sector_err) != HAL_OK)
 214:Core/Src/main.c ****   {
 215:Core/Src/main.c ****       HAL_FLASH_Lock();
 216:Core/Src/main.c ****       return false;
 217:Core/Src/main.c ****   }
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   // Program new config data
 220:Core/Src/main.c ****   const uint32_t *words = (const uint32_t *)padded_data;
 221:Core/Src/main.c ****   uint32_t addr = base;
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   for (size_t i = 0; i < FLASH_DATA_WORDS; i++)
 224:Core/Src/main.c ****   {
 225:Core/Src/main.c ****       if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, words[i]) != HAL_OK) {
 226:Core/Src/main.c ****           HAL_FLASH_Lock();
 227:Core/Src/main.c ****           return false;
 228:Core/Src/main.c ****       }
 229:Core/Src/main.c ****       addr += 4;
 230:Core/Src/main.c ****   }
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   HAL_FLASH_Lock();
 233:Core/Src/main.c ****   return true;
 234:Core/Src/main.c **** }
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** void setLED(led_color_t color)
 237:Core/Src/main.c **** {
 238:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 239:Core/Src/main.c **** }
 240:Core/Src/main.c **** 
 241:Core/Src/main.c **** bool buttonPressed(void)
 242:Core/Src/main.c **** {
 243:Core/Src/main.c ****   static uint32_t history = 0;
 244:Core/Src/main.c ****   static bool latched = false;
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   bool buttonValue = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   history = (history << 1) |
 249:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   if (history == 0xFFFFFFFF && !latched) {
 252:Core/Src/main.c ****       latched = true;
 253:Core/Src/main.c ****       return true;        // button just pressed
 254:Core/Src/main.c ****   }
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   if (history == 0x00000000) {
 257:Core/Src/main.c ****       latched = false;    // fully released
 258:Core/Src/main.c ****   }
 259:Core/Src/main.c **** 
ARM GAS  /tmp/ccj7aHjv.s 			page 6


 260:Core/Src/main.c ****   return false;
 261:Core/Src/main.c **** }
 262:Core/Src/main.c **** 
 263:Core/Src/main.c **** /**
 264:Core/Src/main.c ****  * @brief Initialize the UART interfaces.
 265:Core/Src/main.c ****  *
 266:Core/Src/main.c ****  * UART 0 is used to communicate with the host computer.
 267:Core/Src/main.c ****  */
 268:Core/Src/main.c **** void uart_init(hw_uart_t uart)
 269:Core/Src/main.c **** {
 270:Core/Src/main.c ****   switch(uart)
 271:Core/Src/main.c ****   {
 272:Core/Src/main.c ****   case HOST_UART:
 273:Core/Src/main.c ****     MX_USART2_UART_Init();
 274:Core/Src/main.c ****     break;
 275:Core/Src/main.c ****   case BOARD_UART:
 276:Core/Src/main.c ****     MX_USART1_UART_Init();
 277:Core/Src/main.c ****     break;
 278:Core/Src/main.c ****   }
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** /**
 282:Core/Src/main.c ****  * @brief Check if there are characters available on a UART interface.
 283:Core/Src/main.c ****  *
 284:Core/Src/main.c ****  * @param uart is the base address of the UART port.
 285:Core/Src/main.c ****  * @return true if there is data available.
 286:Core/Src/main.c ****  * @return false if there is no data available.
 287:Core/Src/main.c ****  */
 288:Core/Src/main.c **** bool uart_avail(hw_uart_t uart) { return (__HAL_UART_GET_FLAG(uart_base[uart], UART_FLAG_RXNE) != R
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** /**
 291:Core/Src/main.c ****  * @brief Read a byte from a UART interface.
 292:Core/Src/main.c ****  *
 293:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 294:Core/Src/main.c ****  * @return the character read from the interface.
 295:Core/Src/main.c ****  */
 296:Core/Src/main.c **** int32_t uart_readb(hw_uart_t uart)
 297:Core/Src/main.c **** {
 298:Core/Src/main.c ****   int32_t c;
 299:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 300:Core/Src/main.c ****   return c;
 301:Core/Src/main.c **** }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c **** /**
 304:Core/Src/main.c ****  * @brief Read a sequence of bytes from a UART interface.
 305:Core/Src/main.c ****  *
 306:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 307:Core/Src/main.c ****  * @param buf is a pointer to the destination for the received data.
 308:Core/Src/main.c ****  * @param n is the number of bytes to read.
 309:Core/Src/main.c ****  * @return the number of bytes read from the UART interface.
 310:Core/Src/main.c ****  */
 311:Core/Src/main.c **** uint32_t uart_read(hw_uart_t uart, uint8_t *buf, uint32_t n)
 312:Core/Src/main.c **** {
 313:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 314:Core/Src/main.c ****   return n;
 315:Core/Src/main.c **** }
 316:Core/Src/main.c **** 
ARM GAS  /tmp/ccj7aHjv.s 			page 7


 317:Core/Src/main.c **** /**
 318:Core/Src/main.c ****  * @brief Read a line (terminated with '\n') from a UART interface.
 319:Core/Src/main.c ****  *
 320:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 321:Core/Src/main.c ****  * @param buf is a pointer to the destination for the received data.
 322:Core/Src/main.c ****  * @return the number of bytes read from the UART interface.
 323:Core/Src/main.c ****  */
 324:Core/Src/main.c **** uint32_t uart_readline(hw_uart_t uart, uint8_t *buf) {
 325:Core/Src/main.c ****   uint32_t read = 0;
 326:Core/Src/main.c ****   uint8_t c;
 327:Core/Src/main.c ****   UART_HandleTypeDef* base = uart_base[uart];
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   do
 330:Core/Src/main.c ****   {
 331:Core/Src/main.c ****     HAL_UART_Receive(base, &c, 1, HAL_MAX_DELAY);
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****     if ((c != '\r') && (c != '\n') && (c != 0xD))
 334:Core/Src/main.c ****     {
 335:Core/Src/main.c ****       buf[read] = c;
 336:Core/Src/main.c ****       read++;
 337:Core/Src/main.c ****     }
 338:Core/Src/main.c **** 
 339:Core/Src/main.c ****   } while ((c != '\n') && (c != 0xD));
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   buf[read] = '\0';
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   return read;
 344:Core/Src/main.c **** }
 345:Core/Src/main.c **** 
 346:Core/Src/main.c **** /**
 347:Core/Src/main.c ****  * @brief Write a byte to a UART interface.
 348:Core/Src/main.c ****  *
 349:Core/Src/main.c ****  * @param uart is the base address of the UART port to write to.
 350:Core/Src/main.c ****  * @param data is the byte value to write.
 351:Core/Src/main.c ****  */
 352:Core/Src/main.c **** void uart_writeb(hw_uart_t uart, uint8_t data) { HAL_UART_Transmit(uart_base[uart], &data, 1, HAL_M
 353:Core/Src/main.c **** 
 354:Core/Src/main.c **** /**
 355:Core/Src/main.c ****  * @brief Write a sequence of bytes to a UART interface.
 356:Core/Src/main.c ****  *
 357:Core/Src/main.c ****  * @param uart is the base address of the UART port to write to.
 358:Core/Src/main.c ****  * @param buf is a pointer to the data to send.
 359:Core/Src/main.c ****  * @param len is the number of bytes to send.
 360:Core/Src/main.c ****  * @return the number of bytes written.
 361:Core/Src/main.c ****  */
 362:Core/Src/main.c **** uint32_t uart_write(hw_uart_t uart, uint8_t *buf, uint32_t len)
 363:Core/Src/main.c **** {
 364:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 365:Core/Src/main.c ****   return len;
 366:Core/Src/main.c **** }
 367:Core/Src/main.c **** /* USER CODE END 0 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c **** /**
 370:Core/Src/main.c ****   * @brief  The application entry point.
 371:Core/Src/main.c ****   * @retval int
 372:Core/Src/main.c ****   */
 373:Core/Src/main.c **** 
ARM GAS  /tmp/ccj7aHjv.s 			page 8


 374:Core/Src/main.c **** /**
 375:Core/Src/main.c ****   * @brief System Clock Configuration
 376:Core/Src/main.c ****   * @retval None
 377:Core/Src/main.c ****   */
 378:Core/Src/main.c **** void SystemClock_Config(void)
 379:Core/Src/main.c **** {
 380:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 381:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 384:Core/Src/main.c ****   */
 385:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 386:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 389:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 390:Core/Src/main.c ****   */
 391:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 392:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 393:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 394:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 395:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 396:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 397:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 398:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 399:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 400:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 401:Core/Src/main.c ****   {
 402:Core/Src/main.c ****     Error_Handler();
 403:Core/Src/main.c ****   }
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 406:Core/Src/main.c ****   */
 407:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 408:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 409:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 410:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 411:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 412:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 415:Core/Src/main.c ****   {
 416:Core/Src/main.c ****     Error_Handler();
 417:Core/Src/main.c ****   }
 418:Core/Src/main.c **** }
 419:Core/Src/main.c **** 
 420:Core/Src/main.c **** /**
 421:Core/Src/main.c ****   * @brief USART1 Initialization Function
 422:Core/Src/main.c ****   * @param None
 423:Core/Src/main.c ****   * @retval None
 424:Core/Src/main.c ****   */
 425:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 426:Core/Src/main.c **** {
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
ARM GAS  /tmp/ccj7aHjv.s 			page 9


 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 435:Core/Src/main.c ****   huart1.Instance = USART1;
 436:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 437:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 438:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 439:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 440:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 441:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 442:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 443:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 444:Core/Src/main.c ****   {
 445:Core/Src/main.c ****     Error_Handler();
 446:Core/Src/main.c ****   }
 447:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 448:Core/Src/main.c **** 
 449:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 450:Core/Src/main.c **** 
 451:Core/Src/main.c **** }
 452:Core/Src/main.c **** 
 453:Core/Src/main.c **** /**
 454:Core/Src/main.c ****   * @brief USART2 Initialization Function
 455:Core/Src/main.c ****   * @param None
 456:Core/Src/main.c ****   * @retval None
 457:Core/Src/main.c ****   */
 458:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 459:Core/Src/main.c **** {
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 462:Core/Src/main.c **** 
 463:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 466:Core/Src/main.c **** 
 467:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 468:Core/Src/main.c ****   huart2.Instance = USART2;
 469:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 470:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 471:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 472:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 473:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 474:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 475:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 476:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 477:Core/Src/main.c ****   {
 478:Core/Src/main.c ****     Error_Handler();
 479:Core/Src/main.c ****   }
 480:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 483:Core/Src/main.c **** 
 484:Core/Src/main.c **** }
 485:Core/Src/main.c **** 
 486:Core/Src/main.c **** /**
 487:Core/Src/main.c ****   * @brief GPIO Initialization Function
ARM GAS  /tmp/ccj7aHjv.s 			page 10


 488:Core/Src/main.c ****   * @param None
 489:Core/Src/main.c ****   * @retval None
 490:Core/Src/main.c ****   */
 491:Core/Src/main.c **** static void MX_GPIO_Init(void)
 492:Core/Src/main.c **** {
  28              		.loc 1 492 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
 493:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 493 3 view .LVU1
  42              		.loc 1 493 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 494:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 495:Core/Src/main.c **** 
 496:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 497:Core/Src/main.c **** 
 498:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 499:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 499 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 499 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 499 3 view .LVU5
  54 0012 224B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00402 		orr	r2, r2, #4
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 499 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F00402 		and	r2, r2, #4
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 499 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 499 3 view .LVU8
 500:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  66              		.loc 1 500 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 500 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 500 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccj7aHjv.s 			page 11


  72 002a 42F08002 		orr	r2, r2, #128
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 500 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F08002 		and	r2, r2, #128
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 500 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 500 3 view .LVU14
 501:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 501 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 501 3 view .LVU16
  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 501 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00102 		orr	r2, r2, #1
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 501 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F00102 		and	r2, r2, #1
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 501 3 view .LVU19
  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 501 3 view .LVU20
 502:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 502 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 502 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 502 3 view .LVU23
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F00202 		orr	r2, r2, #2
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 502 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F00203 		and	r3, r3, #2
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 502 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 502 3 view .LVU26
 503:Core/Src/main.c **** 
 504:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 505:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 114              		.loc 1 505 3 view .LVU27
 115 0062 0F4D     		ldr	r5, .L3+4
 116 0064 2246     		mov	r2, r4
 117 0066 2021     		movs	r1, #32
 118 0068 2846     		mov	r0, r5
 119 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 508:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
ARM GAS  /tmp/ccj7aHjv.s 			page 12


 121              		.loc 1 508 3 view .LVU28
 122              		.loc 1 508 23 is_stmt 0 view .LVU29
 123 006e 4FF40053 		mov	r3, #8192
 124 0072 0593     		str	r3, [sp, #20]
 509:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 125              		.loc 1 509 3 is_stmt 1 view .LVU30
 126              		.loc 1 509 24 is_stmt 0 view .LVU31
 127 0074 4FF40413 		mov	r3, #2162688
 128 0078 0693     		str	r3, [sp, #24]
 510:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 510 3 is_stmt 1 view .LVU32
 130              		.loc 1 510 24 is_stmt 0 view .LVU33
 131 007a 0794     		str	r4, [sp, #28]
 511:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 132              		.loc 1 511 3 is_stmt 1 view .LVU34
 133 007c 05A9     		add	r1, sp, #20
 134 007e 0948     		ldr	r0, .L3+8
 135 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL1:
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 514:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 137              		.loc 1 514 3 view .LVU35
 138              		.loc 1 514 23 is_stmt 0 view .LVU36
 139 0084 2023     		movs	r3, #32
 140 0086 0593     		str	r3, [sp, #20]
 515:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 141              		.loc 1 515 3 is_stmt 1 view .LVU37
 142              		.loc 1 515 24 is_stmt 0 view .LVU38
 143 0088 0123     		movs	r3, #1
 144 008a 0693     		str	r3, [sp, #24]
 516:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 516 3 is_stmt 1 view .LVU39
 146              		.loc 1 516 24 is_stmt 0 view .LVU40
 147 008c 0794     		str	r4, [sp, #28]
 517:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 148              		.loc 1 517 3 is_stmt 1 view .LVU41
 149              		.loc 1 517 25 is_stmt 0 view .LVU42
 150 008e 0894     		str	r4, [sp, #32]
 518:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 151              		.loc 1 518 3 is_stmt 1 view .LVU43
 152 0090 05A9     		add	r1, sp, #20
 153 0092 2846     		mov	r0, r5
 154 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL2:
 519:Core/Src/main.c **** 
 520:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 521:Core/Src/main.c **** 
 522:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 523:Core/Src/main.c **** }
 156              		.loc 1 523 1 is_stmt 0 view .LVU44
 157 0098 0BB0     		add	sp, sp, #44
 158              	.LCFI2:
 159              		.cfi_def_cfa_offset 12
 160              		@ sp needed
 161 009a 30BD     		pop	{r4, r5, pc}
 162              	.L4:
ARM GAS  /tmp/ccj7aHjv.s 			page 13


 163              		.align	2
 164              	.L3:
 165 009c 00380240 		.word	1073887232
 166 00a0 00000240 		.word	1073872896
 167 00a4 00080240 		.word	1073874944
 168              		.cfi_endproc
 169              	.LFE152:
 171              		.section	.text.saveFobState,"ax",%progbits
 172              		.align	1
 173              		.global	saveFobState
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 177              		.fpu fpv4-sp-d16
 179              	saveFobState:
 180              	.LVL3:
 181              	.LFB139:
 185:Core/Src/main.c ****   uint32_t base = (uint32_t)&__flash_data_start__;
 182              		.loc 1 185 1 is_stmt 1 view -0
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186              		@ link register save eliminated.
 186:Core/Src/main.c ****   uint32_t end  = (uint32_t)&__flash_data_end__;
 187              		.loc 1 186 3 view .LVU46
 187:Core/Src/main.c ****   uint32_t size = end - base;
 188              		.loc 1 187 3 view .LVU47
 188:Core/Src/main.c **** 
 189              		.loc 1 188 3 view .LVU48
 191:Core/Src/main.c ****   {
 190              		.loc 1 191 3 view .LVU49
 193:Core/Src/main.c ****   }
 191              		.loc 1 193 7 view .LVU50
 234:Core/Src/main.c **** 
 192              		.loc 1 234 1 is_stmt 0 view .LVU51
 193 0000 0020     		movs	r0, #0
 194              	.LVL4:
 234:Core/Src/main.c **** 
 195              		.loc 1 234 1 view .LVU52
 196 0002 7047     		bx	lr
 197              		.cfi_endproc
 198              	.LFE139:
 200              		.section	.text.setLED,"ax",%progbits
 201              		.align	1
 202              		.global	setLED
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 206              		.fpu fpv4-sp-d16
 208              	setLED:
 209              	.LVL5:
 210              	.LFB140:
 237:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 211              		.loc 1 237 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccj7aHjv.s 			page 14


 237:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 215              		.loc 1 237 1 is_stmt 0 view .LVU54
 216 0000 08B5     		push	{r3, lr}
 217              	.LCFI3:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
 238:Core/Src/main.c **** }
 221              		.loc 1 238 3 is_stmt 1 view .LVU55
 222 0002 0228     		cmp	r0, #2
 223 0004 14BF     		ite	ne
 224 0006 0022     		movne	r2, #0
 225 0008 0122     		moveq	r2, #1
 226 000a 2021     		movs	r1, #32
 227 000c 0148     		ldr	r0, .L8
 228              	.LVL6:
 238:Core/Src/main.c **** }
 229              		.loc 1 238 3 is_stmt 0 view .LVU56
 230 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 231              	.LVL7:
 239:Core/Src/main.c **** 
 232              		.loc 1 239 1 view .LVU57
 233 0012 08BD     		pop	{r3, pc}
 234              	.L9:
 235              		.align	2
 236              	.L8:
 237 0014 00000240 		.word	1073872896
 238              		.cfi_endproc
 239              	.LFE140:
 241              		.section	.text.buttonPressed,"ax",%progbits
 242              		.align	1
 243              		.global	buttonPressed
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 247              		.fpu fpv4-sp-d16
 249              	buttonPressed:
 250              	.LFB141:
 242:Core/Src/main.c ****   static uint32_t history = 0;
 251              		.loc 1 242 1 is_stmt 1 view -0
 252              		.cfi_startproc
 253              		@ args = 0, pretend = 0, frame = 0
 254              		@ frame_needed = 0, uses_anonymous_args = 0
 255 0000 08B5     		push	{r3, lr}
 256              	.LCFI4:
 257              		.cfi_def_cfa_offset 8
 258              		.cfi_offset 3, -8
 259              		.cfi_offset 14, -4
 243:Core/Src/main.c ****   static bool latched = false;
 260              		.loc 1 243 3 view .LVU59
 244:Core/Src/main.c **** 
 261              		.loc 1 244 3 view .LVU60
 246:Core/Src/main.c **** 
 262              		.loc 1 246 3 view .LVU61
 246:Core/Src/main.c **** 
 263              		.loc 1 246 22 is_stmt 0 view .LVU62
 264 0002 4FF40051 		mov	r1, #8192
ARM GAS  /tmp/ccj7aHjv.s 			page 15


 265 0006 0E48     		ldr	r0, .L16
 266 0008 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 267              	.LVL8:
 248:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 268              		.loc 1 248 3 is_stmt 1 view .LVU63
 248:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 269              		.loc 1 248 22 is_stmt 0 view .LVU64
 270 000c 0D4B     		ldr	r3, .L16+4
 271 000e 1A68     		ldr	r2, [r3]
 249:Core/Src/main.c **** 
 272              		.loc 1 249 26 view .LVU65
 273 0010 B0FA80F0 		clz	r0, r0
 274              	.LVL9:
 249:Core/Src/main.c **** 
 275              		.loc 1 249 26 view .LVU66
 276 0014 4009     		lsrs	r0, r0, #5
 248:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 277              		.loc 1 248 28 view .LVU67
 278 0016 40EA4200 		orr	r0, r0, r2, lsl #1
 248:Core/Src/main.c ****             (buttonValue == GPIO_PIN_RESET);
 279              		.loc 1 248 11 view .LVU68
 280 001a 1860     		str	r0, [r3]
 251:Core/Src/main.c ****       latched = true;
 281              		.loc 1 251 3 is_stmt 1 view .LVU69
 251:Core/Src/main.c ****       latched = true;
 282              		.loc 1 251 6 is_stmt 0 view .LVU70
 283 001c B0F1FF3F 		cmp	r0, #-1
 284 0020 03D0     		beq	.L15
 285              	.L11:
 256:Core/Src/main.c ****       latched = false;    // fully released
 286              		.loc 1 256 3 is_stmt 1 view .LVU71
 256:Core/Src/main.c ****       latched = false;    // fully released
 287              		.loc 1 256 6 is_stmt 0 view .LVU72
 288 0022 50B9     		cbnz	r0, .L13
 257:Core/Src/main.c ****   }
 289              		.loc 1 257 7 is_stmt 1 view .LVU73
 257:Core/Src/main.c ****   }
 290              		.loc 1 257 15 is_stmt 0 view .LVU74
 291 0024 084B     		ldr	r3, .L16+8
 292 0026 1870     		strb	r0, [r3]
 293              	.L12:
 261:Core/Src/main.c **** 
 294              		.loc 1 261 1 view .LVU75
 295 0028 08BD     		pop	{r3, pc}
 296              	.L15:
 251:Core/Src/main.c ****       latched = true;
 297              		.loc 1 251 32 discriminator 1 view .LVU76
 298 002a 074B     		ldr	r3, .L16+8
 299 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 251:Core/Src/main.c ****       latched = true;
 300              		.loc 1 251 29 discriminator 1 view .LVU77
 301 002e 002B     		cmp	r3, #0
 302 0030 F7D1     		bne	.L11
 252:Core/Src/main.c ****       return true;        // button just pressed
 303              		.loc 1 252 7 is_stmt 1 view .LVU78
 252:Core/Src/main.c ****       return true;        // button just pressed
 304              		.loc 1 252 15 is_stmt 0 view .LVU79
ARM GAS  /tmp/ccj7aHjv.s 			page 16


 305 0032 0120     		movs	r0, #1
 306 0034 044B     		ldr	r3, .L16+8
 307 0036 1870     		strb	r0, [r3]
 253:Core/Src/main.c ****   }
 308              		.loc 1 253 7 is_stmt 1 view .LVU80
 253:Core/Src/main.c ****   }
 309              		.loc 1 253 14 is_stmt 0 view .LVU81
 310 0038 F6E7     		b	.L12
 311              	.L13:
 260:Core/Src/main.c **** }
 312              		.loc 1 260 10 view .LVU82
 313 003a 0020     		movs	r0, #0
 314 003c F4E7     		b	.L12
 315              	.L17:
 316 003e 00BF     		.align	2
 317              	.L16:
 318 0040 00080240 		.word	1073874944
 319 0044 00000000 		.word	.LANCHOR0
 320 0048 00000000 		.word	.LANCHOR1
 321              		.cfi_endproc
 322              	.LFE141:
 324              		.section	.text.uart_avail,"ax",%progbits
 325              		.align	1
 326              		.global	uart_avail
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 330              		.fpu fpv4-sp-d16
 332              	uart_avail:
 333              	.LVL10:
 334              	.LFB143:
 288:Core/Src/main.c **** 
 335              		.loc 1 288 33 is_stmt 1 view -0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 288:Core/Src/main.c **** 
 340              		.loc 1 288 35 view .LVU84
 288:Core/Src/main.c **** 
 341              		.loc 1 288 43 is_stmt 0 view .LVU85
 342 0000 034B     		ldr	r3, .L19
 343 0002 53F82030 		ldr	r3, [r3, r0, lsl #2]
 344 0006 1B68     		ldr	r3, [r3]
 345 0008 1868     		ldr	r0, [r3]
 346              	.LVL11:
 288:Core/Src/main.c **** 
 347              		.loc 1 288 107 view .LVU86
 348 000a C0F34010 		ubfx	r0, r0, #5, #1
 349 000e 7047     		bx	lr
 350              	.L20:
 351              		.align	2
 352              	.L19:
 353 0010 00000000 		.word	.LANCHOR2
 354              		.cfi_endproc
 355              	.LFE143:
 357              		.section	.text.uart_readb,"ax",%progbits
ARM GAS  /tmp/ccj7aHjv.s 			page 17


 358              		.align	1
 359              		.global	uart_readb
 360              		.syntax unified
 361              		.thumb
 362              		.thumb_func
 363              		.fpu fpv4-sp-d16
 365              	uart_readb:
 366              	.LVL12:
 367              	.LFB144:
 297:Core/Src/main.c ****   int32_t c;
 368              		.loc 1 297 1 is_stmt 1 view -0
 369              		.cfi_startproc
 370              		@ args = 0, pretend = 0, frame = 8
 371              		@ frame_needed = 0, uses_anonymous_args = 0
 297:Core/Src/main.c ****   int32_t c;
 372              		.loc 1 297 1 is_stmt 0 view .LVU88
 373 0000 10B5     		push	{r4, lr}
 374              	.LCFI5:
 375              		.cfi_def_cfa_offset 8
 376              		.cfi_offset 4, -8
 377              		.cfi_offset 14, -4
 378 0002 82B0     		sub	sp, sp, #8
 379              	.LCFI6:
 380              		.cfi_def_cfa_offset 16
 298:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 381              		.loc 1 298 3 is_stmt 1 view .LVU89
 299:Core/Src/main.c ****   return c;
 382              		.loc 1 299 3 view .LVU90
 383 0004 4FF0FF33 		mov	r3, #-1
 384 0008 0122     		movs	r2, #1
 385 000a 01A9     		add	r1, sp, #4
 386 000c 034C     		ldr	r4, .L23
 387 000e 54F82000 		ldr	r0, [r4, r0, lsl #2]
 388              	.LVL13:
 299:Core/Src/main.c ****   return c;
 389              		.loc 1 299 3 is_stmt 0 view .LVU91
 390 0012 FFF7FEFF 		bl	HAL_UART_Receive
 391              	.LVL14:
 300:Core/Src/main.c **** }
 392              		.loc 1 300 3 is_stmt 1 view .LVU92
 301:Core/Src/main.c **** 
 393              		.loc 1 301 1 is_stmt 0 view .LVU93
 394 0016 0198     		ldr	r0, [sp, #4]
 395 0018 02B0     		add	sp, sp, #8
 396              	.LCFI7:
 397              		.cfi_def_cfa_offset 8
 398              		@ sp needed
 399 001a 10BD     		pop	{r4, pc}
 400              	.L24:
 401              		.align	2
 402              	.L23:
 403 001c 00000000 		.word	.LANCHOR2
 404              		.cfi_endproc
 405              	.LFE144:
 407              		.section	.text.uart_read,"ax",%progbits
 408              		.align	1
 409              		.global	uart_read
ARM GAS  /tmp/ccj7aHjv.s 			page 18


 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 413              		.fpu fpv4-sp-d16
 415              	uart_read:
 416              	.LVL15:
 417              	.LFB145:
 312:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 418              		.loc 1 312 1 is_stmt 1 view -0
 419              		.cfi_startproc
 420              		@ args = 0, pretend = 0, frame = 0
 421              		@ frame_needed = 0, uses_anonymous_args = 0
 312:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 422              		.loc 1 312 1 is_stmt 0 view .LVU95
 423 0000 38B5     		push	{r3, r4, r5, lr}
 424              	.LCFI8:
 425              		.cfi_def_cfa_offset 16
 426              		.cfi_offset 3, -16
 427              		.cfi_offset 4, -12
 428              		.cfi_offset 5, -8
 429              		.cfi_offset 14, -4
 430 0002 1446     		mov	r4, r2
 313:Core/Src/main.c ****   return n;
 431              		.loc 1 313 3 is_stmt 1 view .LVU96
 432 0004 4FF0FF33 		mov	r3, #-1
 433 0008 92B2     		uxth	r2, r2
 434              	.LVL16:
 313:Core/Src/main.c ****   return n;
 435              		.loc 1 313 3 is_stmt 0 view .LVU97
 436 000a 034D     		ldr	r5, .L27
 437 000c 55F82000 		ldr	r0, [r5, r0, lsl #2]
 438              	.LVL17:
 313:Core/Src/main.c ****   return n;
 439              		.loc 1 313 3 view .LVU98
 440 0010 FFF7FEFF 		bl	HAL_UART_Receive
 441              	.LVL18:
 314:Core/Src/main.c **** }
 442              		.loc 1 314 3 is_stmt 1 view .LVU99
 315:Core/Src/main.c **** 
 443              		.loc 1 315 1 is_stmt 0 view .LVU100
 444 0014 2046     		mov	r0, r4
 445 0016 38BD     		pop	{r3, r4, r5, pc}
 446              	.LVL19:
 447              	.L28:
 315:Core/Src/main.c **** 
 448              		.loc 1 315 1 view .LVU101
 449              		.align	2
 450              	.L27:
 451 0018 00000000 		.word	.LANCHOR2
 452              		.cfi_endproc
 453              	.LFE145:
 455              		.section	.text.uart_readline,"ax",%progbits
 456              		.align	1
 457              		.global	uart_readline
 458              		.syntax unified
 459              		.thumb
 460              		.thumb_func
ARM GAS  /tmp/ccj7aHjv.s 			page 19


 461              		.fpu fpv4-sp-d16
 463              	uart_readline:
 464              	.LVL20:
 465              	.LFB146:
 324:Core/Src/main.c ****   uint32_t read = 0;
 466              		.loc 1 324 54 is_stmt 1 view -0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 8
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 324:Core/Src/main.c ****   uint32_t read = 0;
 470              		.loc 1 324 54 is_stmt 0 view .LVU103
 471 0000 70B5     		push	{r4, r5, r6, lr}
 472              	.LCFI9:
 473              		.cfi_def_cfa_offset 16
 474              		.cfi_offset 4, -16
 475              		.cfi_offset 5, -12
 476              		.cfi_offset 6, -8
 477              		.cfi_offset 14, -4
 478 0002 82B0     		sub	sp, sp, #8
 479              	.LCFI10:
 480              		.cfi_def_cfa_offset 24
 481 0004 0E46     		mov	r6, r1
 325:Core/Src/main.c ****   uint8_t c;
 482              		.loc 1 325 3 is_stmt 1 view .LVU104
 483              	.LVL21:
 326:Core/Src/main.c ****   UART_HandleTypeDef* base = uart_base[uart];
 484              		.loc 1 326 3 view .LVU105
 327:Core/Src/main.c **** 
 485              		.loc 1 327 3 view .LVU106
 327:Core/Src/main.c **** 
 486              		.loc 1 327 23 is_stmt 0 view .LVU107
 487 0006 104B     		ldr	r3, .L34
 488 0008 53F82050 		ldr	r5, [r3, r0, lsl #2]
 489              	.LVL22:
 325:Core/Src/main.c ****   uint8_t c;
 490              		.loc 1 325 12 view .LVU108
 491 000c 0024     		movs	r4, #0
 492 000e 05E0     		b	.L32
 493              	.LVL23:
 494              	.L30:
 339:Core/Src/main.c **** 
 495              		.loc 1 339 11 is_stmt 1 view .LVU109
 339:Core/Src/main.c **** 
 496              		.loc 1 339 15 is_stmt 0 view .LVU110
 497 0010 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 339:Core/Src/main.c **** 
 498              		.loc 1 339 3 view .LVU111
 499 0014 0A2B     		cmp	r3, #10
 500 0016 12D0     		beq	.L31
 339:Core/Src/main.c **** 
 501              		.loc 1 339 24 discriminator 1 view .LVU112
 502 0018 0D2B     		cmp	r3, #13
 503 001a 10D0     		beq	.L31
 504              	.LVL24:
 505              	.L32:
 329:Core/Src/main.c ****   {
 506              		.loc 1 329 3 is_stmt 1 view .LVU113
ARM GAS  /tmp/ccj7aHjv.s 			page 20


 331:Core/Src/main.c **** 
 507              		.loc 1 331 5 view .LVU114
 508 001c 4FF0FF33 		mov	r3, #-1
 509 0020 0122     		movs	r2, #1
 510 0022 0DF10701 		add	r1, sp, #7
 511 0026 2846     		mov	r0, r5
 512 0028 FFF7FEFF 		bl	HAL_UART_Receive
 513              	.LVL25:
 333:Core/Src/main.c ****     {
 514              		.loc 1 333 5 view .LVU115
 333:Core/Src/main.c ****     {
 515              		.loc 1 333 12 is_stmt 0 view .LVU116
 516 002c 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 333:Core/Src/main.c ****     {
 517              		.loc 1 333 8 view .LVU117
 518 0030 0D2B     		cmp	r3, #13
 519 0032 EDD0     		beq	.L30
 333:Core/Src/main.c ****     {
 520              		.loc 1 333 21 discriminator 1 view .LVU118
 521 0034 0A2B     		cmp	r3, #10
 522 0036 EBD0     		beq	.L30
 335:Core/Src/main.c ****       read++;
 523              		.loc 1 335 7 is_stmt 1 view .LVU119
 335:Core/Src/main.c ****       read++;
 524              		.loc 1 335 17 is_stmt 0 view .LVU120
 525 0038 3355     		strb	r3, [r6, r4]
 336:Core/Src/main.c ****     }
 526              		.loc 1 336 7 is_stmt 1 view .LVU121
 336:Core/Src/main.c ****     }
 527              		.loc 1 336 11 is_stmt 0 view .LVU122
 528 003a 0134     		adds	r4, r4, #1
 529              	.LVL26:
 336:Core/Src/main.c ****     }
 530              		.loc 1 336 11 view .LVU123
 531 003c E8E7     		b	.L30
 532              	.L31:
 341:Core/Src/main.c **** 
 533              		.loc 1 341 3 is_stmt 1 view .LVU124
 341:Core/Src/main.c **** 
 534              		.loc 1 341 13 is_stmt 0 view .LVU125
 535 003e 0023     		movs	r3, #0
 536 0040 3355     		strb	r3, [r6, r4]
 343:Core/Src/main.c **** }
 537              		.loc 1 343 3 is_stmt 1 view .LVU126
 344:Core/Src/main.c **** 
 538              		.loc 1 344 1 is_stmt 0 view .LVU127
 539 0042 2046     		mov	r0, r4
 540 0044 02B0     		add	sp, sp, #8
 541              	.LCFI11:
 542              		.cfi_def_cfa_offset 16
 543              		@ sp needed
 544 0046 70BD     		pop	{r4, r5, r6, pc}
 545              	.LVL27:
 546              	.L35:
 344:Core/Src/main.c **** 
 547              		.loc 1 344 1 view .LVU128
 548              		.align	2
ARM GAS  /tmp/ccj7aHjv.s 			page 21


 549              	.L34:
 550 0048 00000000 		.word	.LANCHOR2
 551              		.cfi_endproc
 552              	.LFE146:
 554              		.section	.text.uart_writeb,"ax",%progbits
 555              		.align	1
 556              		.global	uart_writeb
 557              		.syntax unified
 558              		.thumb
 559              		.thumb_func
 560              		.fpu fpv4-sp-d16
 562              	uart_writeb:
 563              	.LVL28:
 564              	.LFB147:
 352:Core/Src/main.c **** 
 565              		.loc 1 352 48 is_stmt 1 view -0
 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 8
 568              		@ frame_needed = 0, uses_anonymous_args = 0
 352:Core/Src/main.c **** 
 569              		.loc 1 352 48 is_stmt 0 view .LVU130
 570 0000 10B5     		push	{r4, lr}
 571              	.LCFI12:
 572              		.cfi_def_cfa_offset 8
 573              		.cfi_offset 4, -8
 574              		.cfi_offset 14, -4
 575 0002 82B0     		sub	sp, sp, #8
 576              	.LCFI13:
 577              		.cfi_def_cfa_offset 16
 578 0004 8DF80710 		strb	r1, [sp, #7]
 352:Core/Src/main.c **** 
 579              		.loc 1 352 50 is_stmt 1 view .LVU131
 580 0008 4FF0FF33 		mov	r3, #-1
 581 000c 0122     		movs	r2, #1
 582 000e 0DF10701 		add	r1, sp, #7
 583              	.LVL29:
 352:Core/Src/main.c **** 
 584              		.loc 1 352 50 is_stmt 0 view .LVU132
 585 0012 034C     		ldr	r4, .L38
 586 0014 54F82000 		ldr	r0, [r4, r0, lsl #2]
 587              	.LVL30:
 352:Core/Src/main.c **** 
 588              		.loc 1 352 50 view .LVU133
 589 0018 FFF7FEFF 		bl	HAL_UART_Transmit
 590              	.LVL31:
 352:Core/Src/main.c **** 
 591              		.loc 1 352 111 view .LVU134
 592 001c 02B0     		add	sp, sp, #8
 593              	.LCFI14:
 594              		.cfi_def_cfa_offset 8
 595              		@ sp needed
 596 001e 10BD     		pop	{r4, pc}
 597              	.L39:
 598              		.align	2
 599              	.L38:
 600 0020 00000000 		.word	.LANCHOR2
 601              		.cfi_endproc
ARM GAS  /tmp/ccj7aHjv.s 			page 22


 602              	.LFE147:
 604              		.section	.text.uart_write,"ax",%progbits
 605              		.align	1
 606              		.global	uart_write
 607              		.syntax unified
 608              		.thumb
 609              		.thumb_func
 610              		.fpu fpv4-sp-d16
 612              	uart_write:
 613              	.LVL32:
 614              	.LFB148:
 363:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 615              		.loc 1 363 1 is_stmt 1 view -0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 0
 618              		@ frame_needed = 0, uses_anonymous_args = 0
 363:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 619              		.loc 1 363 1 is_stmt 0 view .LVU136
 620 0000 38B5     		push	{r3, r4, r5, lr}
 621              	.LCFI15:
 622              		.cfi_def_cfa_offset 16
 623              		.cfi_offset 3, -16
 624              		.cfi_offset 4, -12
 625              		.cfi_offset 5, -8
 626              		.cfi_offset 14, -4
 627 0002 1446     		mov	r4, r2
 364:Core/Src/main.c ****   return len;
 628              		.loc 1 364 3 is_stmt 1 view .LVU137
 629 0004 4FF0FF33 		mov	r3, #-1
 630 0008 92B2     		uxth	r2, r2
 631              	.LVL33:
 364:Core/Src/main.c ****   return len;
 632              		.loc 1 364 3 is_stmt 0 view .LVU138
 633 000a 034D     		ldr	r5, .L42
 634 000c 55F82000 		ldr	r0, [r5, r0, lsl #2]
 635              	.LVL34:
 364:Core/Src/main.c ****   return len;
 636              		.loc 1 364 3 view .LVU139
 637 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 638              	.LVL35:
 365:Core/Src/main.c **** }
 639              		.loc 1 365 3 is_stmt 1 view .LVU140
 366:Core/Src/main.c **** /* USER CODE END 0 */
 640              		.loc 1 366 1 is_stmt 0 view .LVU141
 641 0014 2046     		mov	r0, r4
 642 0016 38BD     		pop	{r3, r4, r5, pc}
 643              	.LVL36:
 644              	.L43:
 366:Core/Src/main.c **** /* USER CODE END 0 */
 645              		.loc 1 366 1 view .LVU142
 646              		.align	2
 647              	.L42:
 648 0018 00000000 		.word	.LANCHOR2
 649              		.cfi_endproc
 650              	.LFE148:
 652              		.section	.rodata.readVar.str1.4,"aMS",%progbits,1
 653              		.align	2
ARM GAS  /tmp/ccj7aHjv.s 			page 23


 654              	.LC1:
 655 0000 756E6C6F 		.ascii	"unlock\000"
 655      636B00
 656 0007 00       		.align	2
 657              	.LC3:
 658 0008 66656174 		.ascii	"feature1\000"
 658      75726531 
 658      00
 659 0011 000000   		.align	2
 660              	.LC5:
 661 0014 66656174 		.ascii	"feature2\000"
 661      75726532 
 661      00
 662 001d 000000   		.align	2
 663              	.LC7:
 664 0020 66656174 		.ascii	"feature3\000"
 664      75726533 
 664      00
 665 0029 000000   		.align	2
 666              	.LC9:
 667 002c 666F625F 		.ascii	"fob_state\000"
 667      73746174 
 667      6500
 668 0036 0000     		.align	2
 669              	.LC0:
 670 0038 496E7369 		.ascii	"Inside readVar\012\000"
 670      64652072 
 670      65616456 
 670      61720A00 
 671              		.align	2
 672              	.LC11:
 673 0048 44617461 		.ascii	"Data is: \000"
 673      2069733A 
 673      2000
 674 0052 0000     		.align	2
 675              	.LC10:
 676 0054 46657463 		.ascii	"Fetching fob state\012\000"
 676      68696E67 
 676      20666F62 
 676      20737461 
 676      74650A00 
 677              		.section	.text.readVar,"ax",%progbits
 678              		.align	1
 679              		.global	readVar
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 683              		.fpu fpv4-sp-d16
 685              	readVar:
 686              	.LVL37:
 687              	.LFB137:
 126:Core/Src/main.c ****   size_t dataSize = 0;
 688              		.loc 1 126 1 is_stmt 1 view -0
 689              		.cfi_startproc
 690              		@ args = 0, pretend = 0, frame = 48
 691              		@ frame_needed = 0, uses_anonymous_args = 0
 126:Core/Src/main.c ****   size_t dataSize = 0;
ARM GAS  /tmp/ccj7aHjv.s 			page 24


 692              		.loc 1 126 1 is_stmt 0 view .LVU144
 693 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 694              	.LCFI16:
 695              		.cfi_def_cfa_offset 20
 696              		.cfi_offset 4, -20
 697              		.cfi_offset 5, -16
 698              		.cfi_offset 6, -12
 699              		.cfi_offset 7, -8
 700              		.cfi_offset 14, -4
 701 0002 8DB0     		sub	sp, sp, #52
 702              	.LCFI17:
 703              		.cfi_def_cfa_offset 72
 704 0004 0446     		mov	r4, r0
 705 0006 0E46     		mov	r6, r1
 127:Core/Src/main.c **** 
 706              		.loc 1 127 3 is_stmt 1 view .LVU145
 707              	.LVL38:
 129:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 708              		.loc 1 129 3 view .LVU146
 129:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 709              		.loc 1 129 8 is_stmt 0 view .LVU147
 710 0008 504B     		ldr	r3, .L54
 711 000a 08AD     		add	r5, sp, #32
 712 000c 0FCB     		ldm	r3, {r0, r1, r2, r3}
 713              	.LVL39:
 129:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 714              		.loc 1 129 8 view .LVU148
 715 000e 85E80F00 		stm	r5, {r0, r1, r2, r3}
 130:Core/Src/main.c **** 
 716              		.loc 1 130 3 is_stmt 1 view .LVU149
 130:Core/Src/main.c **** 
 717              		.loc 1 130 40 is_stmt 0 view .LVU150
 718 0012 2846     		mov	r0, r5
 719 0014 FFF7FEFF 		bl	strlen
 720              	.LVL40:
 721 0018 0246     		mov	r2, r0
 130:Core/Src/main.c **** 
 722              		.loc 1 130 3 view .LVU151
 723 001a 2946     		mov	r1, r5
 724 001c 0020     		movs	r0, #0
 725 001e FFF7FEFF 		bl	uart_write
 726              	.LVL41:
 132:Core/Src/main.c ****   {
 727              		.loc 1 132 3 is_stmt 1 view .LVU152
 132:Core/Src/main.c ****   {
 728              		.loc 1 132 7 is_stmt 0 view .LVU153
 729 0022 4B49     		ldr	r1, .L54+4
 730 0024 3046     		mov	r0, r6
 731 0026 FFF7FEFF 		bl	strcmp
 732              	.LVL42:
 132:Core/Src/main.c ****   {
 733              		.loc 1 132 5 view .LVU154
 734 002a 38BB     		cbnz	r0, .L45
 134:Core/Src/main.c ****     dataSize = UNLOCK_SIZE;
 735              		.loc 1 134 5 is_stmt 1 view .LVU155
 736 002c 494B     		ldr	r3, .L54+8
 737 002e 07CB     		ldmia	r3!, {r0, r1, r2}
ARM GAS  /tmp/ccj7aHjv.s 			page 25


 738 0030 2060     		str	r0, [r4]	@ unaligned
 739 0032 6160     		str	r1, [r4, #4]	@ unaligned
 740 0034 A260     		str	r2, [r4, #8]	@ unaligned
 741 0036 1A88     		ldrh	r2, [r3]	@ unaligned
 742 0038 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 743 003a A281     		strh	r2, [r4, #12]	@ unaligned
 744 003c A373     		strb	r3, [r4, #14]
 745 003e 3122     		movs	r2, #49
 746 0040 0021     		movs	r1, #0
 747 0042 04F10F00 		add	r0, r4, #15
 748 0046 FFF7FEFF 		bl	memset
 749              	.LVL43:
 135:Core/Src/main.c ****   }
 750              		.loc 1 135 5 view .LVU156
 135:Core/Src/main.c ****   }
 751              		.loc 1 135 14 is_stmt 0 view .LVU157
 752 004a 4025     		movs	r5, #64
 753              	.LVL44:
 754              	.L46:
 160:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg2, strlen(msg2));
 755              		.loc 1 160 3 is_stmt 1 view .LVU158
 160:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg2, strlen(msg2));
 756              		.loc 1 160 8 is_stmt 0 view .LVU159
 757 004c 424A     		ldr	r2, .L54+12
 758 004e 05AB     		add	r3, sp, #20
 759 0050 07CA     		ldm	r2, {r0, r1, r2}
 760 0052 03C3     		stmia	r3!, {r0, r1}
 761 0054 1A80     		strh	r2, [r3]	@ movhi
 161:Core/Src/main.c ****   uart_write(HOST_UART, dest, dataSize);
 762              		.loc 1 161 3 is_stmt 1 view .LVU160
 161:Core/Src/main.c ****   uart_write(HOST_UART, dest, dataSize);
 763              		.loc 1 161 41 is_stmt 0 view .LVU161
 764 0056 05A8     		add	r0, sp, #20
 765 0058 FFF7FEFF 		bl	strlen
 766              	.LVL45:
 767 005c 0246     		mov	r2, r0
 161:Core/Src/main.c ****   uart_write(HOST_UART, dest, dataSize);
 768              		.loc 1 161 3 view .LVU162
 769 005e 05A9     		add	r1, sp, #20
 770 0060 0020     		movs	r0, #0
 771 0062 FFF7FEFF 		bl	uart_write
 772              	.LVL46:
 162:Core/Src/main.c ****   uart_writeb(HOST_UART, '\n');
 773              		.loc 1 162 3 is_stmt 1 view .LVU163
 774 0066 2A46     		mov	r2, r5
 775 0068 2146     		mov	r1, r4
 776 006a 0020     		movs	r0, #0
 777 006c FFF7FEFF 		bl	uart_write
 778              	.LVL47:
 163:Core/Src/main.c **** }
 779              		.loc 1 163 3 view .LVU164
 780 0070 0A21     		movs	r1, #10
 781 0072 0020     		movs	r0, #0
 782 0074 FFF7FEFF 		bl	uart_writeb
 783              	.LVL48:
 164:Core/Src/main.c **** 
 784              		.loc 1 164 1 is_stmt 0 view .LVU165
ARM GAS  /tmp/ccj7aHjv.s 			page 26


 785 0078 0DB0     		add	sp, sp, #52
 786              	.LCFI18:
 787              		.cfi_remember_state
 788              		.cfi_def_cfa_offset 20
 789              		@ sp needed
 790 007a F0BD     		pop	{r4, r5, r6, r7, pc}
 791              	.LVL49:
 792              	.L45:
 793              	.LCFI19:
 794              		.cfi_restore_state
 137:Core/Src/main.c ****   {
 795              		.loc 1 137 8 is_stmt 1 view .LVU166
 137:Core/Src/main.c ****   {
 796              		.loc 1 137 12 is_stmt 0 view .LVU167
 797 007c 3749     		ldr	r1, .L54+16
 798 007e 3046     		mov	r0, r6
 799 0080 FFF7FEFF 		bl	strcmp
 800              	.LVL50:
 137:Core/Src/main.c ****   {
 801              		.loc 1 137 10 view .LVU168
 802 0084 78B9     		cbnz	r0, .L47
 139:Core/Src/main.c ****     dataSize = FEATURE_SIZE;
 803              		.loc 1 139 5 is_stmt 1 view .LVU169
 804 0086 364D     		ldr	r5, .L54+20
 805 0088 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 806 008a 2060     		str	r0, [r4]	@ unaligned
 807 008c 6160     		str	r1, [r4, #4]	@ unaligned
 808 008e A260     		str	r2, [r4, #8]	@ unaligned
 809 0090 E360     		str	r3, [r4, #12]	@ unaligned
 810 0092 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 811 0094 2374     		strb	r3, [r4, #16]
 812 0096 2F22     		movs	r2, #47
 813 0098 0021     		movs	r1, #0
 814 009a 04F11100 		add	r0, r4, #17
 815 009e FFF7FEFF 		bl	memset
 816              	.LVL51:
 140:Core/Src/main.c ****   }
 817              		.loc 1 140 5 view .LVU170
 140:Core/Src/main.c ****   }
 818              		.loc 1 140 14 is_stmt 0 view .LVU171
 819 00a2 4025     		movs	r5, #64
 820 00a4 D2E7     		b	.L46
 821              	.LVL52:
 822              	.L47:
 142:Core/Src/main.c ****   {
 823              		.loc 1 142 8 is_stmt 1 view .LVU172
 142:Core/Src/main.c ****   {
 824              		.loc 1 142 12 is_stmt 0 view .LVU173
 825 00a6 2F49     		ldr	r1, .L54+24
 826 00a8 3046     		mov	r0, r6
 827 00aa FFF7FEFF 		bl	strcmp
 828              	.LVL53:
 142:Core/Src/main.c ****   {
 829              		.loc 1 142 10 view .LVU174
 830 00ae 78B9     		cbnz	r0, .L48
 144:Core/Src/main.c ****     dataSize = FEATURE_SIZE;
 831              		.loc 1 144 5 is_stmt 1 view .LVU175
ARM GAS  /tmp/ccj7aHjv.s 			page 27


 832 00b0 2D4D     		ldr	r5, .L54+28
 833 00b2 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 834 00b4 2060     		str	r0, [r4]	@ unaligned
 835 00b6 6160     		str	r1, [r4, #4]	@ unaligned
 836 00b8 A260     		str	r2, [r4, #8]	@ unaligned
 837 00ba E360     		str	r3, [r4, #12]	@ unaligned
 838 00bc 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 839 00be 2374     		strb	r3, [r4, #16]
 840 00c0 2F22     		movs	r2, #47
 841 00c2 0021     		movs	r1, #0
 842 00c4 04F11100 		add	r0, r4, #17
 843 00c8 FFF7FEFF 		bl	memset
 844              	.LVL54:
 145:Core/Src/main.c ****   }
 845              		.loc 1 145 5 view .LVU176
 145:Core/Src/main.c ****   }
 846              		.loc 1 145 14 is_stmt 0 view .LVU177
 847 00cc 4025     		movs	r5, #64
 848 00ce BDE7     		b	.L46
 849              	.LVL55:
 850              	.L48:
 147:Core/Src/main.c ****   {
 851              		.loc 1 147 8 is_stmt 1 view .LVU178
 147:Core/Src/main.c ****   {
 852              		.loc 1 147 12 is_stmt 0 view .LVU179
 853 00d0 2649     		ldr	r1, .L54+32
 854 00d2 3046     		mov	r0, r6
 855 00d4 FFF7FEFF 		bl	strcmp
 856              	.LVL56:
 147:Core/Src/main.c ****   {
 857              		.loc 1 147 10 view .LVU180
 858 00d8 78B9     		cbnz	r0, .L49
 149:Core/Src/main.c ****     dataSize = FEATURE_SIZE;
 859              		.loc 1 149 5 is_stmt 1 view .LVU181
 860 00da 254D     		ldr	r5, .L54+36
 861 00dc 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 862 00de 2060     		str	r0, [r4]	@ unaligned
 863 00e0 6160     		str	r1, [r4, #4]	@ unaligned
 864 00e2 A260     		str	r2, [r4, #8]	@ unaligned
 865 00e4 E360     		str	r3, [r4, #12]	@ unaligned
 866 00e6 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 867 00e8 2374     		strb	r3, [r4, #16]
 868 00ea 2F22     		movs	r2, #47
 869 00ec 0021     		movs	r1, #0
 870 00ee 04F11100 		add	r0, r4, #17
 871 00f2 FFF7FEFF 		bl	memset
 872              	.LVL57:
 150:Core/Src/main.c ****   }
 873              		.loc 1 150 5 view .LVU182
 150:Core/Src/main.c ****   }
 874              		.loc 1 150 14 is_stmt 0 view .LVU183
 875 00f6 4025     		movs	r5, #64
 876 00f8 A8E7     		b	.L46
 877              	.LVL58:
 878              	.L49:
 152:Core/Src/main.c ****   {
 879              		.loc 1 152 8 is_stmt 1 view .LVU184
ARM GAS  /tmp/ccj7aHjv.s 			page 28


 152:Core/Src/main.c ****   {
 880              		.loc 1 152 12 is_stmt 0 view .LVU185
 881 00fa 1E49     		ldr	r1, .L54+40
 882 00fc 3046     		mov	r0, r6
 883 00fe FFF7FEFF 		bl	strcmp
 884              	.LVL59:
 152:Core/Src/main.c ****   {
 885              		.loc 1 152 10 view .LVU186
 886 0102 08B1     		cbz	r0, .L53
 127:Core/Src/main.c **** 
 887              		.loc 1 127 10 view .LVU187
 888 0104 0025     		movs	r5, #0
 889 0106 A1E7     		b	.L46
 890              	.L53:
 891              	.LBB8:
 154:Core/Src/main.c ****     uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 892              		.loc 1 154 5 is_stmt 1 view .LVU188
 154:Core/Src/main.c ****     uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 893              		.loc 1 154 10 is_stmt 0 view .LVU189
 894 0108 6D46     		mov	r5, sp
 895 010a 1B4E     		ldr	r6, .L54+44
 896              	.LVL60:
 154:Core/Src/main.c ****     uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 897              		.loc 1 154 10 view .LVU190
 898 010c 0FCE     		ldmia	r6!, {r0, r1, r2, r3}
 899 010e 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 900 0110 3368     		ldr	r3, [r6]
 901 0112 2B60     		str	r3, [r5]
 155:Core/Src/main.c ****     memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 902              		.loc 1 155 5 is_stmt 1 view .LVU191
 155:Core/Src/main.c ****     memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 903              		.loc 1 155 42 is_stmt 0 view .LVU192
 904 0114 6846     		mov	r0, sp
 905 0116 FFF7FEFF 		bl	strlen
 906              	.LVL61:
 907 011a 0246     		mov	r2, r0
 155:Core/Src/main.c ****     memcpy(dest, (uint8_t*)(&flash_data), sizeof(FLASH_DATA));
 908              		.loc 1 155 5 view .LVU193
 909 011c 6946     		mov	r1, sp
 910 011e 0020     		movs	r0, #0
 911 0120 FFF7FEFF 		bl	uart_write
 912              	.LVL62:
 156:Core/Src/main.c ****     dataSize = sizeof(FLASH_DATA);
 913              		.loc 1 156 5 is_stmt 1 view .LVU194
 914 0124 154F     		ldr	r7, .L54+48
 915 0126 2546     		mov	r5, r4
 916 0128 07F1200C 		add	ip, r7, #32
 917              	.L50:
 918 012c 3E46     		mov	r6, r7
 919 012e 0FCE     		ldmia	r6!, {r0, r1, r2, r3}
 920 0130 2860     		str	r0, [r5]	@ unaligned
 921 0132 6960     		str	r1, [r5, #4]	@ unaligned
 922 0134 AA60     		str	r2, [r5, #8]	@ unaligned
 923 0136 EB60     		str	r3, [r5, #12]	@ unaligned
 924 0138 3746     		mov	r7, r6
 925 013a 1035     		adds	r5, r5, #16
 926 013c 6645     		cmp	r6, ip
ARM GAS  /tmp/ccj7aHjv.s 			page 29


 927 013e F5D1     		bne	.L50
 928 0140 03CF     		ldmia	r7!, {r0, r1}
 929 0142 2860     		str	r0, [r5]	@ unaligned
 930 0144 6960     		str	r1, [r5, #4]	@ unaligned
 157:Core/Src/main.c ****   }
 931              		.loc 1 157 5 view .LVU195
 932              	.LVL63:
 157:Core/Src/main.c ****   }
 933              		.loc 1 157 14 is_stmt 0 view .LVU196
 934 0146 2825     		movs	r5, #40
 935 0148 80E7     		b	.L46
 936              	.L55:
 937 014a 00BF     		.align	2
 938              	.L54:
 939 014c 38000000 		.word	.LC0
 940 0150 00000000 		.word	.LC1
 941 0154 00000000 		.word	.LANCHOR3
 942 0158 48000000 		.word	.LC11
 943 015c 08000000 		.word	.LC3
 944 0160 40000000 		.word	.LANCHOR3+64
 945 0164 14000000 		.word	.LC5
 946 0168 80000000 		.word	.LANCHOR3+128
 947 016c 20000000 		.word	.LC7
 948 0170 C0000000 		.word	.LANCHOR3+192
 949 0174 2C000000 		.word	.LC9
 950 0178 54000000 		.word	.LC10
 951 017c 00000000 		.word	.LANCHOR4
 952              	.LBE8:
 953              		.cfi_endproc
 954              	.LFE137:
 956              		.section	.text.Error_Handler,"ax",%progbits
 957              		.align	1
 958              		.global	Error_Handler
 959              		.syntax unified
 960              		.thumb
 961              		.thumb_func
 962              		.fpu fpv4-sp-d16
 964              	Error_Handler:
 965              	.LFB153:
 524:Core/Src/main.c **** 
 525:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 526:Core/Src/main.c **** 
 527:Core/Src/main.c **** /* USER CODE END 4 */
 528:Core/Src/main.c **** 
 529:Core/Src/main.c **** /**
 530:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 531:Core/Src/main.c ****   * @retval None
 532:Core/Src/main.c ****   */
 533:Core/Src/main.c **** void Error_Handler(void)
 534:Core/Src/main.c **** {
 966              		.loc 1 534 1 is_stmt 1 view -0
 967              		.cfi_startproc
 968              		@ Volatile: function does not return.
 969              		@ args = 0, pretend = 0, frame = 0
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971              		@ link register save eliminated.
 535:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
ARM GAS  /tmp/ccj7aHjv.s 			page 30


 536:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 537:Core/Src/main.c ****   __disable_irq();
 972              		.loc 1 537 3 view .LVU198
 973              	.LBB9:
 974              	.LBI9:
 975              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccj7aHjv.s 			page 31


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
ARM GAS  /tmp/ccj7aHjv.s 			page 32


 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccj7aHjv.s 			page 33


 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccj7aHjv.s 			page 34


 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccj7aHjv.s 			page 35


 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccj7aHjv.s 			page 36


 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
ARM GAS  /tmp/ccj7aHjv.s 			page 37


 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
ARM GAS  /tmp/ccj7aHjv.s 			page 38


 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
ARM GAS  /tmp/ccj7aHjv.s 			page 39


 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
ARM GAS  /tmp/ccj7aHjv.s 			page 40


 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccj7aHjv.s 			page 41


 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccj7aHjv.s 			page 42


 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
ARM GAS  /tmp/ccj7aHjv.s 			page 43


 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
ARM GAS  /tmp/ccj7aHjv.s 			page 44


 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccj7aHjv.s 			page 45


 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccj7aHjv.s 			page 46


 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 976              		.loc 2 960 27 view .LVU199
 977              	.LBB10:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccj7aHjv.s 			page 47


 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 978              		.loc 2 962 3 view .LVU200
 979              		.syntax unified
 980              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 981 0000 72B6     		cpsid i
 982              	@ 0 "" 2
 983              		.thumb
 984              		.syntax unified
 985              	.L57:
 986              	.LBE10:
 987              	.LBE9:
 538:Core/Src/main.c ****   while (1)
 988              		.loc 1 538 3 discriminator 1 view .LVU201
 539:Core/Src/main.c ****   {
 540:Core/Src/main.c ****   }
 989              		.loc 1 540 3 discriminator 1 view .LVU202
 538:Core/Src/main.c ****   while (1)
 990              		.loc 1 538 9 discriminator 1 view .LVU203
 991 0002 FEE7     		b	.L57
 992              		.cfi_endproc
 993              	.LFE153:
 995              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 996              		.align	1
 997              		.syntax unified
 998              		.thumb
 999              		.thumb_func
 1000              		.fpu fpv4-sp-d16
 1002              	MX_USART2_UART_Init:
 1003              	.LFB151:
 459:Core/Src/main.c **** 
 1004              		.loc 1 459 1 view -0
 1005              		.cfi_startproc
 1006              		@ args = 0, pretend = 0, frame = 0
 1007              		@ frame_needed = 0, uses_anonymous_args = 0
 1008 0000 08B5     		push	{r3, lr}
 1009              	.LCFI20:
 1010              		.cfi_def_cfa_offset 8
 1011              		.cfi_offset 3, -8
 1012              		.cfi_offset 14, -4
 468:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1013              		.loc 1 468 3 view .LVU205
 468:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1014              		.loc 1 468 19 is_stmt 0 view .LVU206
 1015 0002 0A48     		ldr	r0, .L62
 1016 0004 0A4B     		ldr	r3, .L62+4
 1017 0006 0360     		str	r3, [r0]
 469:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1018              		.loc 1 469 3 is_stmt 1 view .LVU207
 469:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1019              		.loc 1 469 24 is_stmt 0 view .LVU208
 1020 0008 4FF4E133 		mov	r3, #115200
 1021 000c 4360     		str	r3, [r0, #4]
 470:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1022              		.loc 1 470 3 is_stmt 1 view .LVU209
 470:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1023              		.loc 1 470 26 is_stmt 0 view .LVU210
 1024 000e 0023     		movs	r3, #0
ARM GAS  /tmp/ccj7aHjv.s 			page 48


 1025 0010 8360     		str	r3, [r0, #8]
 471:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1026              		.loc 1 471 3 is_stmt 1 view .LVU211
 471:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1027              		.loc 1 471 24 is_stmt 0 view .LVU212
 1028 0012 C360     		str	r3, [r0, #12]
 472:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1029              		.loc 1 472 3 is_stmt 1 view .LVU213
 472:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1030              		.loc 1 472 22 is_stmt 0 view .LVU214
 1031 0014 0361     		str	r3, [r0, #16]
 473:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1032              		.loc 1 473 3 is_stmt 1 view .LVU215
 473:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1033              		.loc 1 473 20 is_stmt 0 view .LVU216
 1034 0016 0C22     		movs	r2, #12
 1035 0018 4261     		str	r2, [r0, #20]
 474:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1036              		.loc 1 474 3 is_stmt 1 view .LVU217
 474:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1037              		.loc 1 474 25 is_stmt 0 view .LVU218
 1038 001a 8361     		str	r3, [r0, #24]
 475:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1039              		.loc 1 475 3 is_stmt 1 view .LVU219
 475:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1040              		.loc 1 475 28 is_stmt 0 view .LVU220
 1041 001c C361     		str	r3, [r0, #28]
 476:Core/Src/main.c ****   {
 1042              		.loc 1 476 3 is_stmt 1 view .LVU221
 476:Core/Src/main.c ****   {
 1043              		.loc 1 476 7 is_stmt 0 view .LVU222
 1044 001e FFF7FEFF 		bl	HAL_UART_Init
 1045              	.LVL64:
 476:Core/Src/main.c ****   {
 1046              		.loc 1 476 6 view .LVU223
 1047 0022 00B9     		cbnz	r0, .L61
 484:Core/Src/main.c **** 
 1048              		.loc 1 484 1 view .LVU224
 1049 0024 08BD     		pop	{r3, pc}
 1050              	.L61:
 478:Core/Src/main.c ****   }
 1051              		.loc 1 478 5 is_stmt 1 view .LVU225
 1052 0026 FFF7FEFF 		bl	Error_Handler
 1053              	.LVL65:
 1054              	.L63:
 1055 002a 00BF     		.align	2
 1056              	.L62:
 1057 002c 00000000 		.word	.LANCHOR5
 1058 0030 00440040 		.word	1073759232
 1059              		.cfi_endproc
 1060              	.LFE151:
 1062              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1063              		.align	1
 1064              		.syntax unified
 1065              		.thumb
 1066              		.thumb_func
 1067              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccj7aHjv.s 			page 49


 1069              	MX_USART1_UART_Init:
 1070              	.LFB150:
 426:Core/Src/main.c **** 
 1071              		.loc 1 426 1 view -0
 1072              		.cfi_startproc
 1073              		@ args = 0, pretend = 0, frame = 0
 1074              		@ frame_needed = 0, uses_anonymous_args = 0
 1075 0000 08B5     		push	{r3, lr}
 1076              	.LCFI21:
 1077              		.cfi_def_cfa_offset 8
 1078              		.cfi_offset 3, -8
 1079              		.cfi_offset 14, -4
 435:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1080              		.loc 1 435 3 view .LVU227
 435:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1081              		.loc 1 435 19 is_stmt 0 view .LVU228
 1082 0002 0A48     		ldr	r0, .L68
 1083 0004 0A4B     		ldr	r3, .L68+4
 1084 0006 0360     		str	r3, [r0]
 436:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1085              		.loc 1 436 3 is_stmt 1 view .LVU229
 436:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1086              		.loc 1 436 24 is_stmt 0 view .LVU230
 1087 0008 4FF4E133 		mov	r3, #115200
 1088 000c 4360     		str	r3, [r0, #4]
 437:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1089              		.loc 1 437 3 is_stmt 1 view .LVU231
 437:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1090              		.loc 1 437 26 is_stmt 0 view .LVU232
 1091 000e 0023     		movs	r3, #0
 1092 0010 8360     		str	r3, [r0, #8]
 438:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1093              		.loc 1 438 3 is_stmt 1 view .LVU233
 438:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1094              		.loc 1 438 24 is_stmt 0 view .LVU234
 1095 0012 C360     		str	r3, [r0, #12]
 439:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1096              		.loc 1 439 3 is_stmt 1 view .LVU235
 439:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1097              		.loc 1 439 22 is_stmt 0 view .LVU236
 1098 0014 0361     		str	r3, [r0, #16]
 440:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1099              		.loc 1 440 3 is_stmt 1 view .LVU237
 440:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1100              		.loc 1 440 20 is_stmt 0 view .LVU238
 1101 0016 0C22     		movs	r2, #12
 1102 0018 4261     		str	r2, [r0, #20]
 441:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1103              		.loc 1 441 3 is_stmt 1 view .LVU239
 441:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1104              		.loc 1 441 25 is_stmt 0 view .LVU240
 1105 001a 8361     		str	r3, [r0, #24]
 442:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1106              		.loc 1 442 3 is_stmt 1 view .LVU241
 442:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1107              		.loc 1 442 28 is_stmt 0 view .LVU242
 1108 001c C361     		str	r3, [r0, #28]
ARM GAS  /tmp/ccj7aHjv.s 			page 50


 443:Core/Src/main.c ****   {
 1109              		.loc 1 443 3 is_stmt 1 view .LVU243
 443:Core/Src/main.c ****   {
 1110              		.loc 1 443 7 is_stmt 0 view .LVU244
 1111 001e FFF7FEFF 		bl	HAL_UART_Init
 1112              	.LVL66:
 443:Core/Src/main.c ****   {
 1113              		.loc 1 443 6 view .LVU245
 1114 0022 00B9     		cbnz	r0, .L67
 451:Core/Src/main.c **** 
 1115              		.loc 1 451 1 view .LVU246
 1116 0024 08BD     		pop	{r3, pc}
 1117              	.L67:
 445:Core/Src/main.c ****   }
 1118              		.loc 1 445 5 is_stmt 1 view .LVU247
 1119 0026 FFF7FEFF 		bl	Error_Handler
 1120              	.LVL67:
 1121              	.L69:
 1122 002a 00BF     		.align	2
 1123              	.L68:
 1124 002c 00000000 		.word	.LANCHOR6
 1125 0030 00100140 		.word	1073811456
 1126              		.cfi_endproc
 1127              	.LFE150:
 1129              		.section	.text.uart_init,"ax",%progbits
 1130              		.align	1
 1131              		.global	uart_init
 1132              		.syntax unified
 1133              		.thumb
 1134              		.thumb_func
 1135              		.fpu fpv4-sp-d16
 1137              	uart_init:
 1138              	.LVL68:
 1139              	.LFB142:
 269:Core/Src/main.c ****   switch(uart)
 1140              		.loc 1 269 1 view -0
 1141              		.cfi_startproc
 1142              		@ args = 0, pretend = 0, frame = 0
 1143              		@ frame_needed = 0, uses_anonymous_args = 0
 269:Core/Src/main.c ****   switch(uart)
 1144              		.loc 1 269 1 is_stmt 0 view .LVU249
 1145 0000 08B5     		push	{r3, lr}
 1146              	.LCFI22:
 1147              		.cfi_def_cfa_offset 8
 1148              		.cfi_offset 3, -8
 1149              		.cfi_offset 14, -4
 270:Core/Src/main.c ****   {
 1150              		.loc 1 270 3 is_stmt 1 view .LVU250
 1151 0002 10B1     		cbz	r0, .L71
 1152 0004 0128     		cmp	r0, #1
 1153 0006 03D0     		beq	.L72
 1154              	.LVL69:
 1155              	.L70:
 279:Core/Src/main.c **** 
 1156              		.loc 1 279 1 is_stmt 0 view .LVU251
 1157 0008 08BD     		pop	{r3, pc}
 1158              	.LVL70:
ARM GAS  /tmp/ccj7aHjv.s 			page 51


 1159              	.L71:
 273:Core/Src/main.c ****     break;
 1160              		.loc 1 273 5 is_stmt 1 view .LVU252
 1161 000a FFF7FEFF 		bl	MX_USART2_UART_Init
 1162              	.LVL71:
 274:Core/Src/main.c ****   case BOARD_UART:
 1163              		.loc 1 274 5 view .LVU253
 1164 000e FBE7     		b	.L70
 1165              	.LVL72:
 1166              	.L72:
 276:Core/Src/main.c ****     break;
 1167              		.loc 1 276 5 view .LVU254
 1168 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
 1169              	.LVL73:
 277:Core/Src/main.c ****   }
 1170              		.loc 1 277 5 view .LVU255
 279:Core/Src/main.c **** 
 1171              		.loc 1 279 1 is_stmt 0 view .LVU256
 1172 0014 F8E7     		b	.L70
 1173              		.cfi_endproc
 1174              	.LFE142:
 1176              		.section	.text.SystemClock_Config,"ax",%progbits
 1177              		.align	1
 1178              		.global	SystemClock_Config
 1179              		.syntax unified
 1180              		.thumb
 1181              		.thumb_func
 1182              		.fpu fpv4-sp-d16
 1184              	SystemClock_Config:
 1185              	.LFB149:
 379:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1186              		.loc 1 379 1 is_stmt 1 view -0
 1187              		.cfi_startproc
 1188              		@ args = 0, pretend = 0, frame = 80
 1189              		@ frame_needed = 0, uses_anonymous_args = 0
 1190 0000 00B5     		push	{lr}
 1191              	.LCFI23:
 1192              		.cfi_def_cfa_offset 4
 1193              		.cfi_offset 14, -4
 1194 0002 95B0     		sub	sp, sp, #84
 1195              	.LCFI24:
 1196              		.cfi_def_cfa_offset 88
 380:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1197              		.loc 1 380 3 view .LVU258
 380:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1198              		.loc 1 380 22 is_stmt 0 view .LVU259
 1199 0004 3022     		movs	r2, #48
 1200 0006 0021     		movs	r1, #0
 1201 0008 08A8     		add	r0, sp, #32
 1202 000a FFF7FEFF 		bl	memset
 1203              	.LVL74:
 381:Core/Src/main.c **** 
 1204              		.loc 1 381 3 is_stmt 1 view .LVU260
 381:Core/Src/main.c **** 
 1205              		.loc 1 381 22 is_stmt 0 view .LVU261
 1206 000e 0023     		movs	r3, #0
 1207 0010 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccj7aHjv.s 			page 52


 1208 0012 0493     		str	r3, [sp, #16]
 1209 0014 0593     		str	r3, [sp, #20]
 1210 0016 0693     		str	r3, [sp, #24]
 1211 0018 0793     		str	r3, [sp, #28]
 385:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1212              		.loc 1 385 3 is_stmt 1 view .LVU262
 1213              	.LBB11:
 385:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1214              		.loc 1 385 3 view .LVU263
 1215 001a 0193     		str	r3, [sp, #4]
 385:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1216              		.loc 1 385 3 view .LVU264
 1217 001c 1E4A     		ldr	r2, .L81
 1218 001e 116C     		ldr	r1, [r2, #64]
 1219 0020 41F08051 		orr	r1, r1, #268435456
 1220 0024 1164     		str	r1, [r2, #64]
 385:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1221              		.loc 1 385 3 view .LVU265
 1222 0026 126C     		ldr	r2, [r2, #64]
 1223 0028 02F08052 		and	r2, r2, #268435456
 1224 002c 0192     		str	r2, [sp, #4]
 385:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1225              		.loc 1 385 3 view .LVU266
 1226 002e 019A     		ldr	r2, [sp, #4]
 1227              	.LBE11:
 385:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1228              		.loc 1 385 3 view .LVU267
 386:Core/Src/main.c **** 
 1229              		.loc 1 386 3 view .LVU268
 1230              	.LBB12:
 386:Core/Src/main.c **** 
 1231              		.loc 1 386 3 view .LVU269
 1232 0030 0293     		str	r3, [sp, #8]
 386:Core/Src/main.c **** 
 1233              		.loc 1 386 3 view .LVU270
 1234 0032 1A4A     		ldr	r2, .L81+4
 1235 0034 1168     		ldr	r1, [r2]
 1236 0036 41F44041 		orr	r1, r1, #49152
 1237 003a 1160     		str	r1, [r2]
 386:Core/Src/main.c **** 
 1238              		.loc 1 386 3 view .LVU271
 1239 003c 1268     		ldr	r2, [r2]
 1240 003e 02F44042 		and	r2, r2, #49152
 1241 0042 0292     		str	r2, [sp, #8]
 386:Core/Src/main.c **** 
 1242              		.loc 1 386 3 view .LVU272
 1243 0044 029A     		ldr	r2, [sp, #8]
 1244              	.LBE12:
 386:Core/Src/main.c **** 
 1245              		.loc 1 386 3 view .LVU273
 391:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1246              		.loc 1 391 3 view .LVU274
 391:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1247              		.loc 1 391 36 is_stmt 0 view .LVU275
 1248 0046 0221     		movs	r1, #2
 1249 0048 0891     		str	r1, [sp, #32]
 392:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  /tmp/ccj7aHjv.s 			page 53


 1250              		.loc 1 392 3 is_stmt 1 view .LVU276
 392:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1251              		.loc 1 392 30 is_stmt 0 view .LVU277
 1252 004a 0122     		movs	r2, #1
 1253 004c 0B92     		str	r2, [sp, #44]
 393:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1254              		.loc 1 393 3 is_stmt 1 view .LVU278
 393:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1255              		.loc 1 393 41 is_stmt 0 view .LVU279
 1256 004e 1022     		movs	r2, #16
 1257 0050 0C92     		str	r2, [sp, #48]
 394:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1258              		.loc 1 394 3 is_stmt 1 view .LVU280
 394:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1259              		.loc 1 394 34 is_stmt 0 view .LVU281
 1260 0052 0E91     		str	r1, [sp, #56]
 395:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 1261              		.loc 1 395 3 is_stmt 1 view .LVU282
 395:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 1262              		.loc 1 395 35 is_stmt 0 view .LVU283
 1263 0054 0F93     		str	r3, [sp, #60]
 396:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1264              		.loc 1 396 3 is_stmt 1 view .LVU284
 396:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1265              		.loc 1 396 30 is_stmt 0 view .LVU285
 1266 0056 1092     		str	r2, [sp, #64]
 397:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1267              		.loc 1 397 3 is_stmt 1 view .LVU286
 397:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1268              		.loc 1 397 30 is_stmt 0 view .LVU287
 1269 0058 4FF4A873 		mov	r3, #336
 1270 005c 1193     		str	r3, [sp, #68]
 398:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1271              		.loc 1 398 3 is_stmt 1 view .LVU288
 398:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1272              		.loc 1 398 30 is_stmt 0 view .LVU289
 1273 005e 0423     		movs	r3, #4
 1274 0060 1293     		str	r3, [sp, #72]
 399:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1275              		.loc 1 399 3 is_stmt 1 view .LVU290
 399:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1276              		.loc 1 399 30 is_stmt 0 view .LVU291
 1277 0062 1393     		str	r3, [sp, #76]
 400:Core/Src/main.c ****   {
 1278              		.loc 1 400 3 is_stmt 1 view .LVU292
 400:Core/Src/main.c ****   {
 1279              		.loc 1 400 7 is_stmt 0 view .LVU293
 1280 0064 08A8     		add	r0, sp, #32
 1281 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1282              	.LVL75:
 400:Core/Src/main.c ****   {
 1283              		.loc 1 400 6 view .LVU294
 1284 006a 80B9     		cbnz	r0, .L79
 407:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1285              		.loc 1 407 3 is_stmt 1 view .LVU295
 407:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1286              		.loc 1 407 31 is_stmt 0 view .LVU296
ARM GAS  /tmp/ccj7aHjv.s 			page 54


 1287 006c 0F23     		movs	r3, #15
 1288 006e 0393     		str	r3, [sp, #12]
 409:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1289              		.loc 1 409 3 is_stmt 1 view .LVU297
 409:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1290              		.loc 1 409 34 is_stmt 0 view .LVU298
 1291 0070 0221     		movs	r1, #2
 1292 0072 0491     		str	r1, [sp, #16]
 410:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1293              		.loc 1 410 3 is_stmt 1 view .LVU299
 410:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1294              		.loc 1 410 35 is_stmt 0 view .LVU300
 1295 0074 0023     		movs	r3, #0
 1296 0076 0593     		str	r3, [sp, #20]
 411:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1297              		.loc 1 411 3 is_stmt 1 view .LVU301
 411:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1298              		.loc 1 411 36 is_stmt 0 view .LVU302
 1299 0078 4FF48052 		mov	r2, #4096
 1300 007c 0692     		str	r2, [sp, #24]
 412:Core/Src/main.c **** 
 1301              		.loc 1 412 3 is_stmt 1 view .LVU303
 412:Core/Src/main.c **** 
 1302              		.loc 1 412 36 is_stmt 0 view .LVU304
 1303 007e 0793     		str	r3, [sp, #28]
 414:Core/Src/main.c ****   {
 1304              		.loc 1 414 3 is_stmt 1 view .LVU305
 414:Core/Src/main.c ****   {
 1305              		.loc 1 414 7 is_stmt 0 view .LVU306
 1306 0080 03A8     		add	r0, sp, #12
 1307 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1308              	.LVL76:
 414:Core/Src/main.c ****   {
 1309              		.loc 1 414 6 view .LVU307
 1310 0086 20B9     		cbnz	r0, .L80
 418:Core/Src/main.c **** 
 1311              		.loc 1 418 1 view .LVU308
 1312 0088 15B0     		add	sp, sp, #84
 1313              	.LCFI25:
 1314              		.cfi_remember_state
 1315              		.cfi_def_cfa_offset 4
 1316              		@ sp needed
 1317 008a 5DF804FB 		ldr	pc, [sp], #4
 1318              	.L79:
 1319              	.LCFI26:
 1320              		.cfi_restore_state
 402:Core/Src/main.c ****   }
 1321              		.loc 1 402 5 is_stmt 1 view .LVU309
 1322 008e FFF7FEFF 		bl	Error_Handler
 1323              	.LVL77:
 1324              	.L80:
 416:Core/Src/main.c ****   }
 1325              		.loc 1 416 5 view .LVU310
 1326 0092 FFF7FEFF 		bl	Error_Handler
 1327              	.LVL78:
 1328              	.L82:
 1329 0096 00BF     		.align	2
ARM GAS  /tmp/ccj7aHjv.s 			page 55


 1330              	.L81:
 1331 0098 00380240 		.word	1073887232
 1332 009c 00700040 		.word	1073770496
 1333              		.cfi_endproc
 1334              	.LFE149:
 1336              		.section	.text.initHardware,"ax",%progbits
 1337              		.align	1
 1338              		.syntax unified
 1339              		.thumb
 1340              		.thumb_func
 1341              		.fpu fpv4-sp-d16
 1343              	initHardware:
 1344              	.LVL79:
 1345              	.LFB134:
  94:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 1346              		.loc 1 94 1 view -0
 1347              		.cfi_startproc
 1348              		@ args = 0, pretend = 0, frame = 0
 1349              		@ frame_needed = 0, uses_anonymous_args = 0
  94:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 1350              		.loc 1 94 1 is_stmt 0 view .LVU312
 1351 0000 08B5     		push	{r3, lr}
 1352              	.LCFI27:
 1353              		.cfi_def_cfa_offset 8
 1354              		.cfi_offset 3, -8
 1355              		.cfi_offset 14, -4
  96:Core/Src/main.c **** 
 1356              		.loc 1 96 3 is_stmt 1 view .LVU313
 1357 0002 FFF7FEFF 		bl	HAL_Init
 1358              	.LVL80:
  99:Core/Src/main.c **** 
 1359              		.loc 1 99 3 view .LVU314
 1360 0006 FFF7FEFF 		bl	SystemClock_Config
 1361              	.LVL81:
 102:Core/Src/main.c ****   
 1362              		.loc 1 102 3 view .LVU315
 1363 000a FFF7FEFF 		bl	MX_GPIO_Init
 1364              	.LVL82:
 105:Core/Src/main.c ****   //uart_init();
 1365              		.loc 1 105 3 view .LVU316
 1366 000e 0120     		movs	r0, #1
 1367 0010 FFF7FEFF 		bl	uart_init
 1368              	.LVL83:
 107:Core/Src/main.c **** 
 1369              		.loc 1 107 3 view .LVU317
 1370 0014 0020     		movs	r0, #0
 1371 0016 FFF7FEFF 		bl	uart_init
 1372              	.LVL84:
 109:Core/Src/main.c **** }
 1373              		.loc 1 109 3 view .LVU318
 1374 001a 0020     		movs	r0, #0
 1375 001c FFF7FEFF 		bl	setLED
 1376              	.LVL85:
 110:Core/Src/main.c **** 
 1377              		.loc 1 110 1 is_stmt 0 view .LVU319
 1378 0020 08BD     		pop	{r3, pc}
 1379              		.cfi_endproc
ARM GAS  /tmp/ccj7aHjv.s 			page 56


 1380              	.LFE134:
 1382              		.section	.text.initHardware_car,"ax",%progbits
 1383              		.align	1
 1384              		.global	initHardware_car
 1385              		.syntax unified
 1386              		.thumb
 1387              		.thumb_func
 1388              		.fpu fpv4-sp-d16
 1390              	initHardware_car:
 1391              	.LVL86:
 1392              	.LFB135:
 113:Core/Src/main.c ****   initHardware(argc, argv);
 1393              		.loc 1 113 1 is_stmt 1 view -0
 1394              		.cfi_startproc
 1395              		@ args = 0, pretend = 0, frame = 0
 1396              		@ frame_needed = 0, uses_anonymous_args = 0
 113:Core/Src/main.c ****   initHardware(argc, argv);
 1397              		.loc 1 113 1 is_stmt 0 view .LVU321
 1398 0000 08B5     		push	{r3, lr}
 1399              	.LCFI28:
 1400              		.cfi_def_cfa_offset 8
 1401              		.cfi_offset 3, -8
 1402              		.cfi_offset 14, -4
 114:Core/Src/main.c **** }
 1403              		.loc 1 114 3 is_stmt 1 view .LVU322
 1404 0002 FFF7FEFF 		bl	initHardware
 1405              	.LVL87:
 115:Core/Src/main.c **** 
 1406              		.loc 1 115 1 is_stmt 0 view .LVU323
 1407 0006 08BD     		pop	{r3, pc}
 1408              		.cfi_endproc
 1409              	.LFE135:
 1411              		.section	.rodata.initHardware_fob.str1.4,"aMS",%progbits,1
 1412              		.align	2
 1413              	.LC12:
 1414 0000 496E6974 		.ascii	"Initialization complete\012\000"
 1414      69616C69 
 1414      7A617469 
 1414      6F6E2063 
 1414      6F6D706C 
 1415              		.section	.text.initHardware_fob,"ax",%progbits
 1416              		.align	1
 1417              		.global	initHardware_fob
 1418              		.syntax unified
 1419              		.thumb
 1420              		.thumb_func
 1421              		.fpu fpv4-sp-d16
 1423              	initHardware_fob:
 1424              	.LVL88:
 1425              	.LFB136:
 118:Core/Src/main.c ****   initHardware(argc, argv);
 1426              		.loc 1 118 1 is_stmt 1 view -0
 1427              		.cfi_startproc
 1428              		@ args = 0, pretend = 0, frame = 32
 1429              		@ frame_needed = 0, uses_anonymous_args = 0
 118:Core/Src/main.c ****   initHardware(argc, argv);
 1430              		.loc 1 118 1 is_stmt 0 view .LVU325
ARM GAS  /tmp/ccj7aHjv.s 			page 57


 1431 0000 10B5     		push	{r4, lr}
 1432              	.LCFI29:
 1433              		.cfi_def_cfa_offset 8
 1434              		.cfi_offset 4, -8
 1435              		.cfi_offset 14, -4
 1436 0002 88B0     		sub	sp, sp, #32
 1437              	.LCFI30:
 1438              		.cfi_def_cfa_offset 40
 119:Core/Src/main.c **** 
 1439              		.loc 1 119 3 is_stmt 1 view .LVU326
 1440 0004 FFF7FEFF 		bl	initHardware
 1441              	.LVL89:
 121:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 1442              		.loc 1 121 3 view .LVU327
 121:Core/Src/main.c ****   uart_write(HOST_UART, (uint8_t*)msg, strlen(msg));
 1443              		.loc 1 121 8 is_stmt 0 view .LVU328
 1444 0008 0DF1040C 		add	ip, sp, #4
 1445 000c 094C     		ldr	r4, .L89
 1446 000e 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1447 0010 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1448 0014 94E80700 		ldm	r4, {r0, r1, r2}
 1449 0018 ACE80300 		stmia	ip!, {r0, r1}
 1450 001c 8CF80020 		strb	r2, [ip]
 122:Core/Src/main.c **** }
 1451              		.loc 1 122 3 is_stmt 1 view .LVU329
 122:Core/Src/main.c **** }
 1452              		.loc 1 122 40 is_stmt 0 view .LVU330
 1453 0020 01A8     		add	r0, sp, #4
 1454 0022 FFF7FEFF 		bl	strlen
 1455              	.LVL90:
 1456 0026 0246     		mov	r2, r0
 122:Core/Src/main.c **** }
 1457              		.loc 1 122 3 view .LVU331
 1458 0028 01A9     		add	r1, sp, #4
 1459 002a 0020     		movs	r0, #0
 1460 002c FFF7FEFF 		bl	uart_write
 1461              	.LVL91:
 123:Core/Src/main.c **** 
 1462              		.loc 1 123 1 view .LVU332
 1463 0030 08B0     		add	sp, sp, #32
 1464              	.LCFI31:
 1465              		.cfi_def_cfa_offset 8
 1466              		@ sp needed
 1467 0032 10BD     		pop	{r4, pc}
 1468              	.L90:
 1469              		.align	2
 1470              	.L89:
 1471 0034 00000000 		.word	.LC12
 1472              		.cfi_endproc
 1473              	.LFE136:
 1475              		.global	flash_data
 1476              		.global	feature3_flag
 1477              		.global	feature2_flag
 1478              		.global	feature1_flag
 1479              		.global	unlock_flag
 1480              		.global	huart2
 1481              		.global	huart1
ARM GAS  /tmp/ccj7aHjv.s 			page 58


 1482              		.section	.rodata
 1483              		.align	2
 1484              		.set	.LANCHOR3,. + 0
 1485              	.LC2:
 1486 0000 64656661 		.ascii	"default_unlock\000"
 1486      756C745F 
 1486      756E6C6F 
 1486      636B00
 1487 000f 00000000 		.space	49
 1487      00000000 
 1487      00000000 
 1487      00000000 
 1487      00000000 
 1488              	.LC4:
 1489 0040 64656661 		.ascii	"default_feature1\000"
 1489      756C745F 
 1489      66656174 
 1489      75726531 
 1489      00
 1490 0051 00000000 		.space	47
 1490      00000000 
 1490      00000000 
 1490      00000000 
 1490      00000000 
 1491              	.LC6:
 1492 0080 64656661 		.ascii	"default_feature2\000"
 1492      756C745F 
 1492      66656174 
 1492      75726532 
 1492      00
 1493 0091 00000000 		.space	47
 1493      00000000 
 1493      00000000 
 1493      00000000 
 1493      00000000 
 1494              	.LC8:
 1495 00c0 64656661 		.ascii	"default_feature3\000"
 1495      756C745F 
 1495      66656174 
 1495      75726533 
 1495      00
 1496 00d1 00000000 		.space	47
 1496      00000000 
 1496      00000000 
 1496      00000000 
 1496      00000000 
 1497              		.section	.bss.history.1,"aw",%nobits
 1498              		.align	2
 1499              		.set	.LANCHOR0,. + 0
 1502              	history.1:
 1503 0000 00000000 		.space	4
 1504              		.section	.bss.huart1,"aw",%nobits
 1505              		.align	2
 1506              		.set	.LANCHOR6,. + 0
 1509              	huart1:
 1510 0000 00000000 		.space	72
 1510      00000000 
ARM GAS  /tmp/ccj7aHjv.s 			page 59


 1510      00000000 
 1510      00000000 
 1510      00000000 
 1511              		.section	.bss.huart2,"aw",%nobits
 1512              		.align	2
 1513              		.set	.LANCHOR5,. + 0
 1516              	huart2:
 1517 0000 00000000 		.space	72
 1517      00000000 
 1517      00000000 
 1517      00000000 
 1517      00000000 
 1518              		.section	.bss.latched.0,"aw",%nobits
 1519              		.set	.LANCHOR1,. + 0
 1522              	latched.0:
 1523 0000 00       		.space	1
 1524              		.section	.flash_data,"aw"
 1525              		.align	2
 1526              		.set	.LANCHOR4,. + 0
 1529              	flash_data:
 1530 0000 00000000 		.space	40
 1530      00000000 
 1530      00000000 
 1530      00000000 
 1530      00000000 
 1531              		.section	.rodata.feature1_flag,"a"
 1532              		.align	2
 1535              	feature1_flag:
 1536 0000 64656661 		.ascii	"default_feature1\000"
 1536      756C745F 
 1536      66656174 
 1536      75726531 
 1536      00
 1537 0011 00000000 		.space	47
 1537      00000000 
 1537      00000000 
 1537      00000000 
 1537      00000000 
 1538              		.section	.rodata.feature2_flag,"a"
 1539              		.align	2
 1542              	feature2_flag:
 1543 0000 64656661 		.ascii	"default_feature2\000"
 1543      756C745F 
 1543      66656174 
 1543      75726532 
 1543      00
 1544 0011 00000000 		.space	47
 1544      00000000 
 1544      00000000 
 1544      00000000 
 1544      00000000 
 1545              		.section	.rodata.feature3_flag,"a"
 1546              		.align	2
 1549              	feature3_flag:
 1550 0000 64656661 		.ascii	"default_feature3\000"
 1550      756C745F 
 1550      66656174 
ARM GAS  /tmp/ccj7aHjv.s 			page 60


 1550      75726533 
 1550      00
 1551 0011 00000000 		.space	47
 1551      00000000 
 1551      00000000 
 1551      00000000 
 1551      00000000 
 1552              		.section	.rodata.uart_base,"a"
 1553              		.align	2
 1554              		.set	.LANCHOR2,. + 0
 1557              	uart_base:
 1558 0000 00000000 		.word	huart2
 1559 0004 00000000 		.word	huart1
 1560              		.section	.rodata.unlock_flag,"a"
 1561              		.align	2
 1564              	unlock_flag:
 1565 0000 64656661 		.ascii	"default_unlock\000"
 1565      756C745F 
 1565      756E6C6F 
 1565      636B00
 1566 000f 00000000 		.space	49
 1566      00000000 
 1566      00000000 
 1566      00000000 
 1566      00000000 
 1567              		.text
 1568              	.Letext0:
 1569              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1570              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 1571              		.file 5 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 1572              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1573              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1574              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1575              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1576              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1577              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1578              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h"
 1579              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1580              		.file 14 "../../application/inc/uart.h"
 1581              		.file 15 "../../application/inc/dataFormats.h"
 1582              		.file 16 "../../application/inc/platform.h"
 1583              		.file 17 "/usr/include/newlib/string.h"
 1584              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1585              		.file 19 "<built-in>"
ARM GAS  /tmp/ccj7aHjv.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccj7aHjv.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccj7aHjv.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccj7aHjv.s:165    .text.MX_GPIO_Init:000000000000009c $d
     /tmp/ccj7aHjv.s:172    .text.saveFobState:0000000000000000 $t
     /tmp/ccj7aHjv.s:179    .text.saveFobState:0000000000000000 saveFobState
     /tmp/ccj7aHjv.s:201    .text.setLED:0000000000000000 $t
     /tmp/ccj7aHjv.s:208    .text.setLED:0000000000000000 setLED
     /tmp/ccj7aHjv.s:237    .text.setLED:0000000000000014 $d
     /tmp/ccj7aHjv.s:242    .text.buttonPressed:0000000000000000 $t
     /tmp/ccj7aHjv.s:249    .text.buttonPressed:0000000000000000 buttonPressed
     /tmp/ccj7aHjv.s:318    .text.buttonPressed:0000000000000040 $d
     /tmp/ccj7aHjv.s:325    .text.uart_avail:0000000000000000 $t
     /tmp/ccj7aHjv.s:332    .text.uart_avail:0000000000000000 uart_avail
     /tmp/ccj7aHjv.s:353    .text.uart_avail:0000000000000010 $d
     /tmp/ccj7aHjv.s:358    .text.uart_readb:0000000000000000 $t
     /tmp/ccj7aHjv.s:365    .text.uart_readb:0000000000000000 uart_readb
     /tmp/ccj7aHjv.s:403    .text.uart_readb:000000000000001c $d
     /tmp/ccj7aHjv.s:408    .text.uart_read:0000000000000000 $t
     /tmp/ccj7aHjv.s:415    .text.uart_read:0000000000000000 uart_read
     /tmp/ccj7aHjv.s:451    .text.uart_read:0000000000000018 $d
     /tmp/ccj7aHjv.s:456    .text.uart_readline:0000000000000000 $t
     /tmp/ccj7aHjv.s:463    .text.uart_readline:0000000000000000 uart_readline
     /tmp/ccj7aHjv.s:550    .text.uart_readline:0000000000000048 $d
     /tmp/ccj7aHjv.s:555    .text.uart_writeb:0000000000000000 $t
     /tmp/ccj7aHjv.s:562    .text.uart_writeb:0000000000000000 uart_writeb
     /tmp/ccj7aHjv.s:600    .text.uart_writeb:0000000000000020 $d
     /tmp/ccj7aHjv.s:605    .text.uart_write:0000000000000000 $t
     /tmp/ccj7aHjv.s:612    .text.uart_write:0000000000000000 uart_write
     /tmp/ccj7aHjv.s:648    .text.uart_write:0000000000000018 $d
     /tmp/ccj7aHjv.s:653    .rodata.readVar.str1.4:0000000000000000 $d
     /tmp/ccj7aHjv.s:678    .text.readVar:0000000000000000 $t
     /tmp/ccj7aHjv.s:685    .text.readVar:0000000000000000 readVar
     /tmp/ccj7aHjv.s:939    .text.readVar:000000000000014c $d
     /tmp/ccj7aHjv.s:957    .text.Error_Handler:0000000000000000 $t
     /tmp/ccj7aHjv.s:964    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccj7aHjv.s:996    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccj7aHjv.s:1002   .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccj7aHjv.s:1057   .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/ccj7aHjv.s:1063   .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccj7aHjv.s:1069   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccj7aHjv.s:1124   .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/ccj7aHjv.s:1130   .text.uart_init:0000000000000000 $t
     /tmp/ccj7aHjv.s:1137   .text.uart_init:0000000000000000 uart_init
     /tmp/ccj7aHjv.s:1177   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccj7aHjv.s:1184   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccj7aHjv.s:1331   .text.SystemClock_Config:0000000000000098 $d
     /tmp/ccj7aHjv.s:1337   .text.initHardware:0000000000000000 $t
     /tmp/ccj7aHjv.s:1343   .text.initHardware:0000000000000000 initHardware
     /tmp/ccj7aHjv.s:1383   .text.initHardware_car:0000000000000000 $t
     /tmp/ccj7aHjv.s:1390   .text.initHardware_car:0000000000000000 initHardware_car
     /tmp/ccj7aHjv.s:1412   .rodata.initHardware_fob.str1.4:0000000000000000 $d
     /tmp/ccj7aHjv.s:1416   .text.initHardware_fob:0000000000000000 $t
     /tmp/ccj7aHjv.s:1423   .text.initHardware_fob:0000000000000000 initHardware_fob
     /tmp/ccj7aHjv.s:1471   .text.initHardware_fob:0000000000000034 $d
     /tmp/ccj7aHjv.s:1529   .flash_data:0000000000000000 flash_data
ARM GAS  /tmp/ccj7aHjv.s 			page 62


     /tmp/ccj7aHjv.s:1549   .rodata.feature3_flag:0000000000000000 feature3_flag
     /tmp/ccj7aHjv.s:1542   .rodata.feature2_flag:0000000000000000 feature2_flag
     /tmp/ccj7aHjv.s:1535   .rodata.feature1_flag:0000000000000000 feature1_flag
     /tmp/ccj7aHjv.s:1564   .rodata.unlock_flag:0000000000000000 unlock_flag
     /tmp/ccj7aHjv.s:1516   .bss.huart2:0000000000000000 huart2
     /tmp/ccj7aHjv.s:1509   .bss.huart1:0000000000000000 huart1
     /tmp/ccj7aHjv.s:1483   .rodata:0000000000000000 $d
     /tmp/ccj7aHjv.s:1498   .bss.history.1:0000000000000000 $d
     /tmp/ccj7aHjv.s:1502   .bss.history.1:0000000000000000 history.1
     /tmp/ccj7aHjv.s:1505   .bss.huart1:0000000000000000 $d
     /tmp/ccj7aHjv.s:1512   .bss.huart2:0000000000000000 $d
     /tmp/ccj7aHjv.s:1522   .bss.latched.0:0000000000000000 latched.0
     /tmp/ccj7aHjv.s:1523   .bss.latched.0:0000000000000000 $d
     /tmp/ccj7aHjv.s:1525   .flash_data:0000000000000000 $d
     /tmp/ccj7aHjv.s:1532   .rodata.feature1_flag:0000000000000000 $d
     /tmp/ccj7aHjv.s:1539   .rodata.feature2_flag:0000000000000000 $d
     /tmp/ccj7aHjv.s:1546   .rodata.feature3_flag:0000000000000000 $d
     /tmp/ccj7aHjv.s:1553   .rodata.uart_base:0000000000000000 $d
     /tmp/ccj7aHjv.s:1557   .rodata.uart_base:0000000000000000 uart_base
     /tmp/ccj7aHjv.s:1561   .rodata.unlock_flag:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_GPIO_ReadPin
HAL_UART_Receive
HAL_UART_Transmit
strlen
strcmp
memset
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
