// Seed: 3707545493
module module_0;
  wire id_1;
  id_2 :
  assert property (@(posedge id_1) 1)
  else $display(1 && id_1 * ~id_1, {id_1}, 1'b0);
endmodule
module module_1 (
    input wand id_0
    , id_8,
    output uwire id_1,
    input uwire id_2,
    output tri id_3,
    input tri1 id_4,
    input wand id_5,
    input supply1 id_6
);
  wire id_9;
  wand id_10;
  assign id_8 = 1;
  wire id_11;
  module_0();
  wire id_12;
  assign id_10 = id_8;
endmodule
