m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/simulation/modelsim
vIRAM
!s110 1624458769
!i10b 1
!s100 7hZF3?2UHmDC@`f>l1>ne2
II8<7cEPKL^d98`EFM^dnK3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1624458442
8D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v
FD:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v
L0 1
OV;L;10.5b;63
r1
!s85 0
31
!s108 1624458769.000000
!s107 D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v|
!s90 -reportprogress|300|-work|work|D:/THISHANI/ACA/FPGA_Work/PROCESSOR/IRAM/IRAM.v|
!i113 1
o-work work
tCvgOpt 0
n@i@r@a@m
