+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128
+ speed3d_r2c fftw float 128 128 128

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      128x128x128
MPI ranks:  128
Grids: (4, 4, 8)  (1, 8, 16)  (8, 1, 16)  (8, 16, 1)  (4, 4, 8)  
Time per run: 0.00363951 (s)
Performance:  60.503 GFlops/s
Memory usage: 0MB/rank
Tolerance:    0.0005
Max error:    9.68575e-07

Application 28483615 resources: utime ~66s, stime ~40s, Rss ~40704, inblocks ~210810, outblocks ~40
