verilog program for AND gate

![Screenshot (228)](https://github.com/user-attachments/assets/aef67d08-e184-4dee-bde3-17b2818ab551)

Simulation Results

![Screenshot (229)](https://github.com/user-attachments/assets/bbf6937a-1a74-4473-a24c-c6f656bbca92)
