Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 18:16:00 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/UniformILPNew/splin_pf_UniformILPNew_6_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.019ns (34.368%)  route 1.946ns (65.632%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 6.651 - 4.000 ) 
    Source Clock Delay      (SCD):    3.193ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.242ns (routing 1.131ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.991ns (routing 1.026ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=5758, routed)        2.242     3.193    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X132Y312       FDCE                                         r  Delay1No17_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y312       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.272 r  Delay1No17_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.299     3.571    Delay1No17_instance/Q[2]
    SLICE_X131Y315       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     3.695 r  Delay1No17_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.009     3.704    SumTree0_1_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X131Y315       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.890 r  SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.916    SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X131Y316       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.931 r  SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.957    SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X131Y317       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.009 r  SumTree0_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.345     4.354    Delay1No18_instance/CO[0]
    SLICE_X128Y316       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.097     4.451 f  Delay1No18_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.235     4.686    Delay1No17_instance/Y_reg[23]_0[0]
    SLICE_X127Y316       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.810 f  Delay1No17_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.087     4.897    Delay1No17_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X127Y316       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     4.948 r  Delay1No17_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.393     5.341    Delay1No18_instance/Y_reg[23]_0
    SLICE_X135Y314       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     5.491 r  Delay1No18_instance/shiftedFracY_d1[26]_i_2__0/O
                         net (fo=5, routed)           0.315     5.806    Delay1No18_instance/SumTree0_1_impl_instance/level2[19]
    SLICE_X138Y312       LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     5.896 r  Delay1No18_instance/shiftedFracY_d1[30]_i_3__0/O
                         net (fo=2, routed)           0.160     6.056    Delay1No17_instance/Y_reg[26]_0[7]
    SLICE_X138Y313       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     6.107 r  Delay1No17_instance/shiftedFracY_d1[30]_i_1__0/O
                         net (fo=1, routed)           0.051     6.158    SumTree0_1_impl_instance/FPAddSubOp_instance/D[19]
    SLICE_X138Y313       FDRE                                         r  SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=5758, routed)        1.991     6.651    SumTree0_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X138Y313       FDRE                                         r  SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.450     7.101    
                         clock uncertainty           -0.035     7.065    
    SLICE_X138Y313       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.090    SumTree0_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          7.090    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  0.933    




