Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon May 13 22:09:06 2024
| Host         : Virtual-Machine01 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.448ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][valid]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.145ns  (logic 4.674ns (22.104%)  route 16.471ns (77.896%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=3 LUT5=2 LUT6=13 MUXF7=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.617ns = ( 18.383 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.996ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17100, routed)       1.696    -0.996    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X63Y73         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][valid]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDCE (Prop_fdce_C_Q)         0.456    -0.540 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][valid]/Q
                         net (fo=3, routed)           0.880     0.339    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][ex][valid]__0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124     0.463 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_49/O
                         net (fo=1, routed)           0.000     0.463    i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_49_n_14214
    SLICE_X63Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     0.675 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/regfile_ram_block[0].mem_reg[0][0]_r1_0_31_0_5_i_15/O
                         net (fo=79, routed)          0.852     1.527    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][ex][valid]
    SLICE_X61Y74         LUT3 (Prop_lut3_I0_O)        0.329     1.856 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___120_i_7/O
                         net (fo=2, routed)           0.487     2.343    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___120_i_7_n_14214
    SLICE_X61Y75         LUT5 (Prop_lut5_I0_O)        0.327     2.670 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___120_i_2/O
                         net (fo=92, routed)          0.831     3.501    i_ariane/i_cva6/issue_stage_i/i_scoreboard/wfi_q_reg_35
    SLICE_X61Y74         LUT2 (Prop_lut2_I1_O)        0.124     3.625 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i__i_7/O
                         net (fo=13, routed)          0.326     3.951    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_44
    SLICE_X62Y74         LUT2 (Prop_lut2_I1_O)        0.124     4.075 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___2_i_1__1/O
                         net (fo=3, routed)           0.813     4.888    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i__i_7_0
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     5.012 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___120_i_5/O
                         net (fo=2, routed)           0.297     5.310    i_ariane/i_cva6/ex_stage_i/csr_buffer_i/csr_reg_q_reg[valid]_2
    SLICE_X67Y74         LUT6 (Prop_lut6_I4_O)        0.124     5.434 r  i_ariane/i_cva6/ex_stage_i/csr_buffer_i/i___120_i_1/O
                         net (fo=102, routed)         0.727     6.161    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][0]
    SLICE_X67Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.285 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___48_i_1__1/O
                         net (fo=10, routed)          0.554     6.839    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_31
    SLICE_X67Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.963 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___170_i_2/O
                         net (fo=1, routed)           0.403     7.366    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___170_i_2_n_14214
    SLICE_X67Y73         LUT2 (Prop_lut2_I1_O)        0.124     7.490 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___170_i_1/O
                         net (fo=3, routed)           0.502     7.992    i_ariane/i_cva6/csr_regfile_i/debug_mode_q_reg_19
    SLICE_X66Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.116 r  i_ariane/i_cva6/csr_regfile_i/i___217/O
                         net (fo=35, routed)          0.968     9.084    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X57Y76         LUT4 (Prop_lut4_I2_O)        0.124     9.208 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___86_i_1/O
                         net (fo=78, routed)          0.579     9.787    i_ariane/i_cva6/ex_stage_i/flush_ctrl_id
    SLICE_X56Y78         LUT6 (Prop_lut6_I4_O)        0.124     9.911 r  i_ariane/i_cva6/ex_stage_i/i___80_i_2_comp_1/O
                         net (fo=22, routed)          1.048    10.958    i_ariane/i_cva6/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[2]
    SLICE_X53Y82         MUXF7 (Prop_muxf7_S_O)       0.276    11.234 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___216_i_18/O
                         net (fo=5, routed)           0.593    11.828    i_ariane/i_cva6/issue_stage_i/i_scoreboard/trans_id_q_reg[2]_9
    SLICE_X52Y83         LUT4 (Prop_lut4_I0_O)        0.299    12.127 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___216_i_14/O
                         net (fo=2, routed)           0.639    12.766    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rs1][1]
    SLICE_X51Y84         LUT6 (Prop_lut6_I3_O)        0.124    12.890 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___216_i_3_comp/O
                         net (fo=3, routed)           0.940    13.830    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_14834
    SLICE_X55Y87         LUT6 (Prop_lut6_I3_O)        0.124    13.954 f  i_ariane/i_cva6/issue_stage_i/i___86_i_12_comp/O
                         net (fo=1, routed)           0.581    14.535    i_ariane/i_cva6/issue_stage_i/i___86_i_12_n_14214
    SLICE_X57Y87         LUT6 (Prop_lut6_I3_O)        0.124    14.659 r  i_ariane/i_cva6/issue_stage_i/i___86_i_5_comp/O
                         net (fo=8, routed)           0.763    15.422    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.124    15.546 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___86_i_2/O
                         net (fo=60, routed)          0.738    16.284    i_ariane/i_cva6/issue_stage_i/i_scoreboard/issue_q_reg[sbe][rd][4]_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I5_O)        0.124    16.408 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___37_i_17/O
                         net (fo=4, routed)           0.672    17.080    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___37_i_17_n_14214
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.124    17.204 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___80_i_8/O
                         net (fo=1, routed)           0.000    17.204    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___80_i_8_n_14214
    SLICE_X55Y82         MUXF7 (Prop_muxf7_I1_O)      0.245    17.449 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___80_i_3/O
                         net (fo=8, routed)           0.871    18.320    i_ariane/i_cva6/issue_stage_i/i_scoreboard_n_14728
    SLICE_X56Y79         LUT5 (Prop_lut5_I3_O)        0.298    18.618 r  i_ariane/i_cva6/issue_stage_i/i___81/O
                         net (fo=6, routed)           0.766    19.383    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]_0
    SLICE_X54Y81         LUT6 (Prop_lut6_I2_O)        0.124    19.507 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1/O
                         net (fo=5, routed)           0.642    20.149    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[3][sbe][rd][4]_i_1_n_14214
    SLICE_X54Y82         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17100, routed)       1.528    18.383    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X54Y82         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]/C
                         clock pessimism              0.567    18.950    
                         clock uncertainty           -0.079    18.870    
    SLICE_X54Y82         FDCE (Setup_fdce_C_CE)      -0.169    18.701    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][rd][0]
  -------------------------------------------------------------------
                         required time                         18.701    
                         arrival time                         -20.149    
  -------------------------------------------------------------------
                         slack                                 -1.448    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.615ns  (logic 4.015ns (60.704%)  route 2.599ns (39.296%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.848     7.108    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X110Y75        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y75        FDCE (Prop_fdce_C_Q)         0.459     7.567 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.599    10.167    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.723 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.723    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             16.263ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.642ns (20.229%)  route 2.532ns (79.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 18.398 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17100, routed)       1.737    -0.955    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X86Y40         FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.437 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           0.808     0.371    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X85Y43         LUT2 (Prop_lut2_I0_O)        0.124     0.495 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           1.724     2.218    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X57Y30         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17100, routed)       1.543    18.398    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X57Y30         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]/C
                         clock pessimism              0.567    18.966    
                         clock uncertainty           -0.079    18.886    
    SLICE_X57Y30         FDCE (Recov_fdce_C_CLR)     -0.405    18.481    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]
  -------------------------------------------------------------------
                         required time                         18.481    
                         arrival time                          -2.218    
  -------------------------------------------------------------------
                         slack                                 16.263    




