============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:49:24 pm
  Module:                 proj_extender
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (7807 ps) Setup Check with Pin in_kmer_indices_r_reg[3][6]/CK->B
          Group: in2reg
     Startpoint: (F) in_kmer_indices[3][6]
          Clock: (R) clk
       Endpoint: (F) in_kmer_indices_r_reg[3][6]/B
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            5     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            5     
                                              
             Setup:-     138                  
       Uncertainty:-      50                  
     Required Time:=    9812                  
      Launch Clock:-       5                  
       Input Delay:-    2000                  
         Data Path:-       0                  
             Slack:=    7807                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15_37_1 

#------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge       Cell         Fanout Trans Delay Arrival 
#                                                                             (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  in_kmer_indices[3][6]         -       -     F     (arrival)              1    42     0    2005 
  in_kmer_indices_r_reg[3][6]/B -       -     F     A2DFFQ_X0P5M_A9TL      1     -     0    2005 
#------------------------------------------------------------------------------------------------

