date_time,file,committer_name
Fri Jul 23 14:11:01 2021,.gitignore,Greg Martin
Fri Jul 23 14:11:01 2021,Makefile,Greg Martin
Fri Jul 23 14:11:01 2021,README.md,Greg Martin
Fri Jul 23 14:11:01 2021,core-v-mcu-emul.core,Greg Martin
Fri Jul 23 14:11:01 2021,core-v-mcu.core,Greg Martin
Fri Jul 23 14:11:01 2021,apb_gpio_reg_defs.md,Greg Martin
Fri Jul 23 14:11:01 2021,apb_interrupt_cntrl_reg_defs.md,Greg Martin
Fri Jul 23 14:11:01 2021,apb_soc_ctrl_reg_defs.md,Greg Martin
Fri Jul 23 14:11:01 2021,apb_timer_unit_reg_defs.md,Greg Martin
Fri Jul 23 14:11:01 2021,efpga_template_reg_defs.md,Greg Martin
Fri Jul 23 14:11:01 2021,pin-table.md,Greg Martin
Fri Jul 23 14:11:01 2021,udma_camera_reg_defs.md,Greg Martin
Fri Jul 23 14:11:01 2021,udma_ctrl_reg_defs.md,Greg Martin
Fri Jul 23 14:11:01 2021,udma_i2cm_reg_defs.md,Greg Martin
Fri Jul 23 14:11:01 2021,udma_qspi_reg_defs.md,Greg Martin
Fri Jul 23 14:11:01 2021,udma_sdio_reg_defs.md,Greg Martin
Fri Jul 23 14:11:01 2021,udma_uart_reg_defs.md,Greg Martin
Fri Jul 23 14:11:01 2021,xilinx_core_v_mcu.v,Greg Martin
Fri Jul 23 14:11:01 2021,flatten.tcl,Greg Martin
Fri Jul 23 14:11:01 2021,fpga_bootrom.sv,Greg Martin
Fri Jul 23 14:11:01 2021,xilinx_core_v_mcu.v,Greg Martin
Fri Jul 23 14:11:01 2021,xilinx_core_v_mcu.v,Greg Martin
Fri Jul 23 14:11:01 2021,pin-table.csv,Greg Martin
Fri Jul 23 14:11:01 2021,apb_gpio_reg_defs.csv,Greg Martin
Fri Jul 23 14:11:01 2021,apb_gpio.sv,Greg Martin
Fri Jul 23 14:11:01 2021,apb_i2cs.core,Greg Martin
Fri Jul 23 14:11:01 2021,apb_i2cs_reg_defs.csv,Greg Martin
Fri Jul 23 14:11:01 2021,FIFO_sync_256x8.v,Greg Martin
Fri Jul 23 14:11:01 2021,RAM_256x8_behavioral.v,Greg Martin
Fri Jul 23 14:11:01 2021,apb_i2cs.v,Greg Martin
Fri Jul 23 14:11:01 2021,apb_slv_interface.v,Greg Martin
Fri Jul 23 14:11:01 2021,i2c_peripheral_interface.v,Greg Martin
Fri Jul 23 14:11:01 2021,i2c_peripheral_registers.v,Greg Martin
Fri Jul 23 14:11:01 2021,apb_soc_ctrl.sv,Greg Martin
Fri Jul 23 14:11:01 2021,core-v-mcu-fpga.core,Greg Martin
Fri Jul 23 14:11:01 2021,core-v-mcu.core,Greg Martin
Fri Jul 23 14:11:01 2021,periph_bus_wrap.sv,Greg Martin
Fri Jul 23 14:11:01 2021,soc_peripherals.sv,Greg Martin
Fri Jul 23 14:11:01 2021,core_v_mcu.sv,Greg Martin
Fri Jul 23 14:11:01 2021,pad_control.sv,Greg Martin
Fri Jul 23 14:11:01 2021,pad_frame.sv,Greg Martin
Fri Jul 23 14:11:01 2021,safe_domain.sv,Greg Martin
Fri Jul 23 14:11:01 2021,soc_domain.sv,Greg Martin
Fri Jul 23 14:11:01 2021,udma_subsystem.sv,Greg Martin
Fri Jul 23 14:11:01 2021,efpga_template_reg_defs.csv,Greg Martin
Fri Jul 23 14:11:01 2021,qf_rfm_f.sv,Greg Martin
Fri Jul 23 14:11:01 2021,top.sv,Greg Martin
Fri Jul 23 14:11:01 2021,periph_bus_defines.sv,Greg Martin
Fri Jul 23 14:11:01 2021,pulp_peripheral_defines.svh,Greg Martin
Fri Jul 23 14:11:01 2021,pulp_soc_defines.sv,Greg Martin
Fri Jul 23 14:11:01 2021,udma_uart_reg_if.sv,Greg Martin
Fri Jul 23 14:11:01 2021,udma_uart_top.sv,Greg Martin
Fri Jul 23 14:11:01 2021,core_v_mcu_tb.sv,Greg Martin
Fri Jul 23 14:11:01 2021,format-verible,Greg Martin
Fri Jul 23 14:11:01 2021,ioscript.py,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,Makefile,Greg Martin
Wed Jul 28 16:12:37 2021,core-v-mcu-emul.core,Greg Martin
Wed Jul 28 16:12:37 2021,core-v-mcu.core,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,download_bitstream1.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,fpga_bootrom.sv,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,Makefile,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,Makefile,Greg Martin
Wed Jul 28 16:12:37 2021,README.md,Greg Martin
Wed Jul 28 16:12:37 2021,elf_run.gdb,Greg Martin
Wed Jul 28 16:12:37 2021,elf_run.sh,Greg Martin
Wed Jul 28 16:12:37 2021,fpga-settings.mk,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,Makefile,Greg Martin
Wed Jul 28 16:12:37 2021,run.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,Makefile,Greg Martin
Wed Jul 28 16:12:37 2021,run.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,Makefile,Greg Martin
Wed Jul 28 16:12:37 2021,run.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,Makefile,Greg Martin
Wed Jul 28 16:12:37 2021,run.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,openocd-genesys2.cfg,Greg Martin
Wed Jul 28 16:12:37 2021,cv32e40p_clock_gate.sv,Greg Martin
Wed Jul 28 16:12:37 2021,fpga_bootrom.sv,Greg Martin
Wed Jul 28 16:12:37 2021,fpga_clk_gen.sv,Greg Martin
Wed Jul 28 16:12:37 2021,fpga_interleaved_ram.sv,Greg Martin
Wed Jul 28 16:12:37 2021,fpga_private_ram.sv,Greg Martin
Wed Jul 28 16:12:37 2021,fpga_slow_clk_gen.sv,Greg Martin
Wed Jul 28 16:12:37 2021,pad_functional_xilinx.sv,Greg Martin
Wed Jul 28 16:12:37 2021,pulp_clock_gating_xilinx.sv,Greg Martin
Wed Jul 28 16:12:37 2021,xilinx_core_v_mcu.v,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,common.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,download_bitstream.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,run.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,Makefile,Greg Martin
Wed Jul 28 16:12:37 2021,README.md,Greg Martin
Wed Jul 28 16:12:37 2021,Nexys-A7-100T-Master.xdc,Greg Martin
Wed Jul 28 16:12:37 2021,core-v-mcu-pin-assigment.xdc,Greg Martin
Wed Jul 28 16:12:37 2021,core-v-mcu-timing.xdc,Greg Martin
Wed Jul 28 16:12:37 2021,elf_run.gdb,Greg Martin
Wed Jul 28 16:12:37 2021,elf_run.sh,Greg Martin
Wed Jul 28 16:12:37 2021,fpga-settings.mk,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,Makefile,Greg Martin
Wed Jul 28 16:12:37 2021,run.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,Makefile,Greg Martin
Wed Jul 28 16:12:37 2021,run.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,Makefile,Greg Martin
Wed Jul 28 16:12:37 2021,run.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,Makefile,Greg Martin
Wed Jul 28 16:12:37 2021,run.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,openocd-nexys-hs2.cfg,Greg Martin
Wed Jul 28 16:12:37 2021,openocd-nexys-olimex.cfg,Greg Martin
Wed Jul 28 16:12:37 2021,cv32e40p_clock_gate.sv,Greg Martin
Wed Jul 28 16:12:37 2021,fpga_bootrom.sv,Greg Martin
Wed Jul 28 16:12:37 2021,fpga_clk_gen.sv,Greg Martin
Wed Jul 28 16:12:37 2021,fpga_interleaved_ram.sv,Greg Martin
Wed Jul 28 16:12:37 2021,fpga_private_ram.sv,Greg Martin
Wed Jul 28 16:12:37 2021,fpga_slow_clk_gen.sv,Greg Martin
Wed Jul 28 16:12:37 2021,pad_functional_xilinx.sv,Greg Martin
Wed Jul 28 16:12:37 2021,pulp_clock_gating_xilinx.sv,Greg Martin
Wed Jul 28 16:12:37 2021,xilinx_core_v_mcu.v,Greg Martin
Wed Jul 28 16:12:37 2021,.gitignore,Greg Martin
Wed Jul 28 16:12:37 2021,common.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,run.tcl,Greg Martin
Wed Jul 28 16:12:37 2021,pin-table.csv,Greg Martin
Wed Jul 28 16:12:37 2021,apb_gpio_reg_defs.csv,Greg Martin
Wed Jul 28 16:12:37 2021,apb_gpio.sv,Greg Martin
Wed Jul 28 16:12:37 2021,apb_i2cs_reg_defs.csv,Greg Martin
Wed Jul 28 16:12:37 2021,apb_i2cs.v,Greg Martin
Wed Jul 28 16:12:37 2021,apb_slv_interface.v,Greg Martin
Wed Jul 28 16:12:37 2021,i2c_peripheral_interface.v,Greg Martin
Wed Jul 28 16:12:37 2021,i2c_peripheral_registers.v,Greg Martin
Wed Jul 28 16:12:37 2021,LICENSE,Greg Martin
Wed Jul 28 16:12:37 2021,apb_interrupt_cntrl.core,Greg Martin
Wed Jul 28 16:12:37 2021,apb_interrupt_cntrl.sv,Greg Martin
Wed Jul 28 16:12:37 2021,apb_interrupt_cntrl_reg_defs.csv,Greg Martin
Wed Jul 28 16:12:37 2021,src_files.yml,Greg Martin
Wed Jul 28 16:12:37 2021,apb_node_wrap.sv,Greg Martin
Wed Jul 28 16:12:37 2021,apb_soc_ctrl.sv,Greg Martin
Wed Jul 28 16:12:37 2021,core-v-mcu.core,Greg Martin
Wed Jul 28 16:12:37 2021,apb_event_cntrl_reg_defs.csv,Greg Martin
Wed Jul 28 16:12:37 2021,apb_soc_ctrl_reg_defs.csv,Greg Martin
Wed Jul 28 16:12:37 2021,A2_fifo_ctl.sv,Greg Martin
Wed Jul 28 16:12:37 2021,efpga_subsystem.sv,Greg Martin
Wed Jul 28 16:12:37 2021,fc_subsystem.sv,Greg Martin
Wed Jul 28 16:12:37 2021,periph_bus_wrap.sv,Greg Martin
Wed Jul 28 16:12:37 2021,soc_event_generator.sv,Greg Martin
Wed Jul 28 16:12:37 2021,soc_peripherals.sv,Greg Martin
Wed Jul 28 16:12:37 2021,core_v_mcu.sv,Greg Martin
Wed Jul 28 16:12:37 2021,pad_control.sv,Greg Martin
Wed Jul 28 16:12:37 2021,safe_domain.sv,Greg Martin
Wed Jul 28 16:12:37 2021,soc_domain.sv,Greg Martin
Wed Jul 28 16:12:37 2021,A2_design.sv,Greg Martin
Wed Jul 28 16:12:37 2021,top.sv,Greg Martin
Wed Jul 28 16:12:37 2021,eFPGA_wrapper.sv,Greg Martin
Wed Jul 28 16:12:37 2021,serializer_deserializer.v,Greg Martin
Wed Jul 28 16:12:37 2021,mac_4bit.v,Greg Martin
Wed Jul 28 16:12:37 2021,math_block.v,Greg Martin
Wed Jul 28 16:12:37 2021,tpram_wrap.v,Greg Martin
Wed Jul 28 16:12:37 2021,top.sv,Greg Martin
Wed Jul 28 16:12:37 2021,periph_bus_defines.sv,Greg Martin
Wed Jul 28 16:12:37 2021,pulp_peripheral_defines.svh,Greg Martin
Wed Jul 28 16:12:37 2021,pulp_soc_defines.sv,Greg Martin
Wed Jul 28 16:12:37 2021,log_int_dc_slice.sv,Greg Martin
Wed Jul 28 16:12:37 2021,ioscript.py,Greg Martin
