15:09:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\temp_xsdb_launch_script.tcl
15:09:16 INFO  : Registering command handlers for Vitis TCF services
15:09:19 INFO  : Platform repository initialization has completed.
15:09:19 INFO  : XSCT server has started successfully.
15:09:19 INFO  : plnx-install-location is set to ''
15:09:19 INFO  : Successfully done setting XSCT server connection channel  
15:09:19 INFO  : Successfully done query RDI_DATADIR 
15:09:19 INFO  : Successfully done setting workspace for the tool. 
15:10:45 INFO  : Result from executing command 'getProjects': RFSoC_Controller_V1_0
15:10:45 INFO  : Result from executing command 'getPlatforms': 
15:13:28 INFO  : Result from executing command 'getProjects': RFSoC_Controller_V1_0
15:13:28 INFO  : Result from executing command 'getPlatforms': RFSoC_Controller_V1_0|E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/RFSoC_Controller_V1_0.xpfm
15:15:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\temp_xsdb_launch_script.tcl
15:15:08 INFO  : Registering command handlers for Vitis TCF services
15:15:09 INFO  : XSCT server has started successfully.
15:15:09 INFO  : Successfully done setting XSCT server connection channel  
15:15:09 INFO  : plnx-install-location is set to ''
15:15:10 INFO  : Successfully done setting workspace for the tool. 
15:15:10 INFO  : Successfully done query RDI_DATADIR 
15:15:10 INFO  : Platform repository initialization has completed.
15:16:43 INFO  : Result from executing command 'getProjects': RFSoC_Controller_V1_0
15:16:43 INFO  : Result from executing command 'getPlatforms': RFSoC_Controller_V1_0|E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/RFSoC_Controller_V1_0.xpfm
15:17:09 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:17:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:17:37 INFO  : 'jtag frequency' command is executed.
15:17:37 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:17:37 INFO  : Context for 'APU' is selected.
15:17:38 INFO  : System reset is completed.
15:17:41 INFO  : 'after 3000' command is executed.
15:17:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:18:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:18:02 INFO  : Context for 'APU' is selected.
15:18:02 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:18:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:02 INFO  : Context for 'APU' is selected.
15:18:02 INFO  : Boot mode is read from the target.
15:18:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:18:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:18:03 INFO  : 'set bp_18_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:18:04 INFO  : 'con -block -timeout 60' command is executed.
15:18:04 INFO  : 'bpremove $bp_18_3_fsbl_bp' command is executed.
15:18:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:18:06 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:18:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_18_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:18:06 INFO  : 'con' command is executed.
15:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:18:06 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:19:27 INFO  : Disconnected from the channel tcfchan#3.
15:19:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:19:27 INFO  : 'jtag frequency' command is executed.
15:19:27 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:19:27 INFO  : Context for 'APU' is selected.
15:19:28 INFO  : System reset is completed.
15:19:31 INFO  : 'after 3000' command is executed.
15:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:19:51 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:19:51 INFO  : Context for 'APU' is selected.
15:19:51 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:19:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:51 INFO  : Context for 'APU' is selected.
15:19:51 INFO  : Boot mode is read from the target.
15:19:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:52 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:52 INFO  : 'set bp_19_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:19:53 INFO  : 'con -block -timeout 60' command is executed.
15:19:53 INFO  : 'bpremove $bp_19_52_fsbl_bp' command is executed.
15:19:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:54 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_19_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:54 INFO  : 'con' command is executed.
15:19:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:19:54 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:21:43 INFO  : Disconnected from the channel tcfchan#4.
15:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:43 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:21:43 INFO  : 'jtag frequency' command is executed.
15:21:43 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:21:43 INFO  : Context for 'APU' is selected.
15:21:44 INFO  : System reset is completed.
15:21:47 INFO  : 'after 3000' command is executed.
15:21:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:22:07 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:22:07 INFO  : Context for 'APU' is selected.
15:22:07 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:22:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:07 INFO  : Context for 'APU' is selected.
15:22:07 INFO  : Boot mode is read from the target.
15:22:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:08 INFO  : 'set bp_22_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:22:09 INFO  : 'con -block -timeout 60' command is executed.
15:22:09 INFO  : 'bpremove $bp_22_8_fsbl_bp' command is executed.
15:22:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:10 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_22_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:11 INFO  : 'con' command is executed.
15:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:22:11 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:22:41 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:24:31 INFO  : Disconnected from the channel tcfchan#5.
15:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:24:31 INFO  : 'jtag frequency' command is executed.
15:24:31 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:24:31 INFO  : Context for 'APU' is selected.
15:24:32 INFO  : System reset is completed.
15:24:35 INFO  : 'after 3000' command is executed.
15:24:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:24:55 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:24:55 INFO  : Context for 'APU' is selected.
15:24:55 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:24:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:55 INFO  : Context for 'APU' is selected.
15:24:55 INFO  : Boot mode is read from the target.
15:24:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:56 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:56 INFO  : 'set bp_24_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:24:57 INFO  : 'con -block -timeout 60' command is executed.
15:24:57 INFO  : 'bpremove $bp_24_56_fsbl_bp' command is executed.
15:24:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:24:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:24:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_24_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:24:58 INFO  : 'con' command is executed.
15:24:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:24:58 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:26:27 INFO  : Disconnected from the channel tcfchan#7.
15:26:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:26:27 INFO  : 'jtag frequency' command is executed.
15:26:27 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:26:27 INFO  : Context for 'APU' is selected.
15:26:28 INFO  : System reset is completed.
15:26:31 INFO  : 'after 3000' command is executed.
15:26:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:26:51 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:26:51 INFO  : Context for 'APU' is selected.
15:26:51 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:26:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:51 INFO  : Context for 'APU' is selected.
15:26:51 INFO  : Boot mode is read from the target.
15:26:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:52 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:52 INFO  : 'set bp_26_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:26:53 INFO  : 'con -block -timeout 60' command is executed.
15:26:53 INFO  : 'bpremove $bp_26_52_fsbl_bp' command is executed.
15:26:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:54 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_26_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:55 INFO  : 'con' command is executed.
15:26:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:26:55 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:29:40 INFO  : No changes in MSS file content so sources will not be generated.
15:30:44 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:30:58 INFO  : Disconnected from the channel tcfchan#8.
15:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:59 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:30:59 INFO  : 'jtag frequency' command is executed.
15:30:59 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:30:59 INFO  : Context for 'APU' is selected.
15:30:59 INFO  : System reset is completed.
15:31:03 INFO  : 'after 3000' command is executed.
15:31:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:31:22 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:31:22 INFO  : Context for 'APU' is selected.
15:31:22 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:31:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:22 INFO  : Context for 'APU' is selected.
15:31:22 INFO  : Boot mode is read from the target.
15:31:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:23 INFO  : 'set bp_31_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:31:23 INFO  : Build configuration of 'RFSoC_Controller_V1_0_app' is updated to 'Release'
15:31:23 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:31:24 INFO  : 'con -block -timeout 60' command is executed.
15:31:24 INFO  : 'bpremove $bp_31_23_fsbl_bp' command is executed.
15:31:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:31:26 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:31:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_31_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Debug/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:31:26 INFO  : 'con' command is executed.
15:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:31:26 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:32:17 INFO  : Disconnected from the channel tcfchan#10.
15:32:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:32:17 INFO  : 'jtag frequency' command is executed.
15:32:18 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:32:18 INFO  : Context for 'APU' is selected.
15:32:19 INFO  : System reset is completed.
15:32:22 INFO  : 'after 3000' command is executed.
15:32:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:32:24 ERROR : 'fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit' is cancelled.
15:32:24 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit' is cancelled.
15:32:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

15:32:24 ERROR : 'fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit' is cancelled.
15:32:33 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:33:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:33:22 INFO  : 'jtag frequency' command is executed.
15:33:22 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:33:22 INFO  : Context for 'APU' is selected.
15:33:23 INFO  : System reset is completed.
15:33:26 INFO  : 'after 3000' command is executed.
15:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:33:46 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:33:46 INFO  : Context for 'APU' is selected.
15:33:46 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:33:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:46 INFO  : Context for 'APU' is selected.
15:33:46 INFO  : Boot mode is read from the target.
15:33:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:47 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:47 INFO  : 'set bp_33_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:33:48 INFO  : 'con -block -timeout 60' command is executed.
15:33:48 INFO  : 'bpremove $bp_33_47_fsbl_bp' command is executed.
15:33:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:49 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_33_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:50 INFO  : 'con' command is executed.
15:33:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:33:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:35:44 INFO  : Disconnected from the channel tcfchan#12.
15:35:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:35:44 INFO  : 'jtag frequency' command is executed.
15:35:44 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:35:44 INFO  : Context for 'APU' is selected.
15:35:45 INFO  : System reset is completed.
15:35:48 INFO  : 'after 3000' command is executed.
15:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:36:08 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:36:08 INFO  : Context for 'APU' is selected.
15:36:08 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:36:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:08 INFO  : Context for 'APU' is selected.
15:36:08 INFO  : Boot mode is read from the target.
15:36:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:09 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:09 INFO  : 'set bp_36_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:36:10 INFO  : 'con -block -timeout 60' command is executed.
15:36:10 INFO  : 'bpremove $bp_36_9_fsbl_bp' command is executed.
15:36:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:12 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:36:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_36_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:36:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:12 INFO  : 'con' command is executed.
15:36:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:36:12 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:38:15 INFO  : Disconnected from the channel tcfchan#14.
15:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:16 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:38:16 INFO  : 'jtag frequency' command is executed.
15:38:16 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:38:16 INFO  : Context for 'APU' is selected.
15:38:17 INFO  : System reset is completed.
15:38:20 INFO  : 'after 3000' command is executed.
15:38:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:38:39 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:38:39 INFO  : Context for 'APU' is selected.
15:38:39 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:38:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:39 INFO  : Context for 'APU' is selected.
15:38:39 INFO  : Boot mode is read from the target.
15:38:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:38:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:38:40 INFO  : 'set bp_38_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:38:41 INFO  : 'con -block -timeout 60' command is executed.
15:38:41 INFO  : 'bpremove $bp_38_40_fsbl_bp' command is executed.
15:38:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:38:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_38_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:38:43 INFO  : 'con' command is executed.
15:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:38:43 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:39:15 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:40:45 INFO  : Disconnected from the channel tcfchan#15.
15:40:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:40:45 INFO  : 'jtag frequency' command is executed.
15:40:45 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:40:45 INFO  : Context for 'APU' is selected.
15:40:46 INFO  : System reset is completed.
15:40:49 INFO  : 'after 3000' command is executed.
15:40:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:41:09 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:41:09 INFO  : Context for 'APU' is selected.
15:41:09 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:09 INFO  : Context for 'APU' is selected.
15:41:09 INFO  : Boot mode is read from the target.
15:41:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:41:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:41:10 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:41:10 INFO  : 'set bp_41_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:41:11 INFO  : 'con -block -timeout 60' command is executed.
15:41:11 INFO  : 'bpremove $bp_41_10_fsbl_bp' command is executed.
15:41:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:41:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:41:13 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:41:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_41_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:41:13 INFO  : 'con' command is executed.
15:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:41:13 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:47:28 INFO  : Disconnected from the channel tcfchan#17.
15:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:47:29 INFO  : 'jtag frequency' command is executed.
15:47:29 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:47:29 INFO  : Context for 'APU' is selected.
15:47:29 INFO  : System reset is completed.
15:47:32 INFO  : 'after 3000' command is executed.
15:47:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:47:52 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:47:52 INFO  : Context for 'APU' is selected.
15:47:52 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:47:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:52 INFO  : Context for 'APU' is selected.
15:47:52 INFO  : Boot mode is read from the target.
15:47:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:47:53 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:47:53 INFO  : 'set bp_47_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:47:54 INFO  : 'con -block -timeout 60' command is executed.
15:47:54 INFO  : 'bpremove $bp_47_53_fsbl_bp' command is executed.
15:47:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:47:56 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:47:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_47_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:47:56 INFO  : 'con' command is executed.
15:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:47:56 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:49:07 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
15:49:23 INFO  : Disconnected from the channel tcfchan#18.
15:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:49:23 INFO  : 'jtag frequency' command is executed.
15:49:23 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:49:23 INFO  : Context for 'APU' is selected.
15:49:24 INFO  : System reset is completed.
15:49:27 INFO  : 'after 3000' command is executed.
15:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:49:47 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:49:47 INFO  : Context for 'APU' is selected.
15:49:47 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:49:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:47 INFO  : Context for 'APU' is selected.
15:49:47 INFO  : Boot mode is read from the target.
15:49:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:48 INFO  : 'set bp_49_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:49:49 INFO  : 'con -block -timeout 60' command is executed.
15:49:49 INFO  : 'bpremove $bp_49_48_fsbl_bp' command is executed.
15:49:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_49_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:50 INFO  : 'con' command is executed.
15:49:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:49:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:54:35 INFO  : Disconnected from the channel tcfchan#20.
15:54:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:35 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:54:35 INFO  : 'jtag frequency' command is executed.
15:54:35 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:54:35 INFO  : Context for 'APU' is selected.
15:54:36 INFO  : System reset is completed.
15:54:39 INFO  : 'after 3000' command is executed.
15:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:54:59 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:54:59 INFO  : Context for 'APU' is selected.
15:54:59 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:54:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:59 INFO  : Context for 'APU' is selected.
15:54:59 INFO  : Boot mode is read from the target.
15:54:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:00 INFO  : 'set bp_55_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:55:01 INFO  : 'con -block -timeout 60' command is executed.
15:55:01 INFO  : 'bpremove $bp_55_0_fsbl_bp' command is executed.
15:55:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:02 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_55_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:02 INFO  : 'con' command is executed.
15:55:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:55:02 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:56:20 INFO  : Disconnected from the channel tcfchan#21.
15:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:56:20 INFO  : 'jtag frequency' command is executed.
15:56:20 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:56:20 INFO  : Context for 'APU' is selected.
15:56:21 INFO  : System reset is completed.
15:56:24 INFO  : 'after 3000' command is executed.
15:56:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:56:44 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:56:44 INFO  : Context for 'APU' is selected.
15:56:44 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:44 INFO  : Context for 'APU' is selected.
15:56:44 INFO  : Boot mode is read from the target.
15:56:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:45 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:45 INFO  : 'set bp_56_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:56:46 INFO  : 'con -block -timeout 60' command is executed.
15:56:46 INFO  : 'bpremove $bp_56_45_fsbl_bp' command is executed.
15:56:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:47 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_56_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:47 INFO  : 'con' command is executed.
15:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:56:47 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
16:00:46 INFO  : Disconnected from the channel tcfchan#22.
00:51:37 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\temp_xsdb_launch_script.tcl
00:51:40 INFO  : XSCT server has started successfully.
00:51:40 INFO  : plnx-install-location is set to ''
00:51:40 INFO  : Successfully done setting XSCT server connection channel  
00:51:40 INFO  : Successfully done setting workspace for the tool. 
00:51:46 INFO  : Platform repository initialization has completed.
00:51:46 INFO  : Registering command handlers for Vitis TCF services
00:51:48 INFO  : Successfully done query RDI_DATADIR 
13:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
13:58:10 INFO  : 'jtag frequency' command is executed.
13:58:10 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:58:10 INFO  : Context for 'APU' is selected.
13:58:11 INFO  : System reset is completed.
13:58:14 INFO  : 'after 3000' command is executed.
13:58:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
13:58:35 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
13:58:35 INFO  : Context for 'APU' is selected.
13:58:35 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
13:58:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:35 INFO  : Context for 'APU' is selected.
13:58:35 INFO  : Boot mode is read from the target.
13:58:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:37 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:37 INFO  : 'set bp_58_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:58:38 INFO  : 'con -block -timeout 60' command is executed.
13:58:38 INFO  : 'bpremove $bp_58_37_fsbl_bp' command is executed.
13:58:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_58_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:40 INFO  : 'con' command is executed.
13:58:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:58:40 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
14:17:20 INFO  : Disconnected from the channel tcfchan#1.
14:17:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:21 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:17:21 INFO  : 'jtag frequency' command is executed.
14:17:21 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:17:21 INFO  : Context for 'APU' is selected.
14:17:22 INFO  : System reset is completed.
14:17:25 INFO  : 'after 3000' command is executed.
14:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:17:44 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:17:44 INFO  : Context for 'APU' is selected.
14:17:52 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
14:17:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:52 INFO  : Context for 'APU' is selected.
14:17:52 INFO  : Boot mode is read from the target.
14:17:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:17:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:17:53 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:17:53 INFO  : 'set bp_17_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:17:54 INFO  : 'con -block -timeout 60' command is executed.
14:17:54 INFO  : 'bpremove $bp_17_53_fsbl_bp' command is executed.
14:17:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:17:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:17:55 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:17:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_17_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:17:55 INFO  : 'con' command is executed.
14:17:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:17:55 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
14:19:41 INFO  : Disconnected from the channel tcfchan#2.
14:19:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:42 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:19:42 INFO  : 'jtag frequency' command is executed.
14:19:42 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:19:42 INFO  : Context for 'APU' is selected.
14:19:43 INFO  : System reset is completed.
14:19:46 INFO  : 'after 3000' command is executed.
14:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:20:06 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:20:06 INFO  : Context for 'APU' is selected.
14:20:14 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
14:20:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:14 INFO  : Context for 'APU' is selected.
14:20:14 INFO  : Boot mode is read from the target.
14:20:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:20:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:20:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:20:15 INFO  : 'set bp_20_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:20:16 INFO  : 'con -block -timeout 60' command is executed.
14:20:16 INFO  : 'bpremove $bp_20_15_fsbl_bp' command is executed.
14:20:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:20:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:20:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:20:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_20_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:20:18 INFO  : 'con' command is executed.
14:20:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:20:18 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
14:21:06 INFO  : Disconnected from the channel tcfchan#3.
14:21:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:06 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:21:06 INFO  : 'jtag frequency' command is executed.
14:21:06 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:21:06 INFO  : Context for 'APU' is selected.
14:21:07 INFO  : System reset is completed.
14:21:10 INFO  : 'after 3000' command is executed.
14:21:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:21:30 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:21:30 INFO  : Context for 'APU' is selected.
14:21:39 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
14:21:39 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:39 INFO  : Context for 'APU' is selected.
14:21:39 INFO  : Boot mode is read from the target.
14:21:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:21:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:21:40 INFO  : 'set bp_21_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:21:41 INFO  : 'con -block -timeout 60' command is executed.
14:21:41 INFO  : 'bpremove $bp_21_40_fsbl_bp' command is executed.
14:21:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:21:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:21:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_21_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:43 INFO  : 'con' command is executed.
14:21:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:21:43 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
14:41:52 INFO  : Disconnected from the channel tcfchan#4.
14:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:41:53 INFO  : 'jtag frequency' command is executed.
14:41:53 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:41:53 INFO  : Context for 'APU' is selected.
14:41:54 INFO  : System reset is completed.
14:41:57 INFO  : 'after 3000' command is executed.
14:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:42:17 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:42:17 INFO  : Context for 'APU' is selected.
14:42:26 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
14:42:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:26 INFO  : Context for 'APU' is selected.
14:42:26 INFO  : Boot mode is read from the target.
14:42:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:42:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:42:27 INFO  : 'set bp_42_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:42:28 INFO  : 'con -block -timeout 60' command is executed.
14:42:28 INFO  : 'bpremove $bp_42_27_fsbl_bp' command is executed.
14:42:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:42:30 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:42:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_42_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:30 INFO  : 'con' command is executed.
14:42:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:42:30 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
14:47:56 INFO  : Disconnected from the channel tcfchan#5.
14:47:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:47:56 INFO  : 'jtag frequency' command is executed.
14:47:56 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:47:56 INFO  : Context for 'APU' is selected.
14:47:57 INFO  : System reset is completed.
14:48:00 INFO  : 'after 3000' command is executed.
14:48:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:48:20 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:48:20 INFO  : Context for 'APU' is selected.
14:48:28 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
14:48:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:28 INFO  : Context for 'APU' is selected.
14:48:28 INFO  : Boot mode is read from the target.
14:48:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:48:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:48:29 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:48:29 INFO  : 'set bp_48_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:48:30 INFO  : 'con -block -timeout 60' command is executed.
14:48:30 INFO  : 'bpremove $bp_48_29_fsbl_bp' command is executed.
14:48:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:48:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:48:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:48:32 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_48_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:48:32 INFO  : 'con' command is executed.
14:48:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:48:32 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
14:51:34 INFO  : Disconnected from the channel tcfchan#6.
14:51:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:34 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:51:34 INFO  : 'jtag frequency' command is executed.
14:51:34 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:51:34 INFO  : Context for 'APU' is selected.
14:51:35 INFO  : System reset is completed.
14:51:38 INFO  : 'after 3000' command is executed.
14:51:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:51:58 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:51:58 INFO  : Context for 'APU' is selected.
14:52:05 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
14:52:05 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:05 INFO  : Context for 'APU' is selected.
14:52:05 INFO  : Boot mode is read from the target.
14:52:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:52:06 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:52:06 INFO  : 'set bp_52_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:52:07 INFO  : 'con -block -timeout 60' command is executed.
14:52:07 INFO  : 'bpremove $bp_52_6_fsbl_bp' command is executed.
14:52:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:52:09 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_52_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:52:09 INFO  : 'con' command is executed.
14:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:52:09 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
14:53:40 INFO  : Disconnected from the channel tcfchan#7.
14:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:40 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:53:40 INFO  : 'jtag frequency' command is executed.
14:53:40 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:53:40 INFO  : Context for 'APU' is selected.
14:53:41 INFO  : System reset is completed.
14:53:44 INFO  : 'after 3000' command is executed.
14:53:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:54:04 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:54:04 INFO  : Context for 'APU' is selected.
14:54:13 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
14:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:13 INFO  : Context for 'APU' is selected.
14:54:13 INFO  : Boot mode is read from the target.
14:54:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:54:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:54:14 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:54:14 INFO  : 'set bp_54_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:54:15 INFO  : 'con -block -timeout 60' command is executed.
14:54:15 INFO  : 'bpremove $bp_54_14_fsbl_bp' command is executed.
14:54:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:54:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:54:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
14:54:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_54_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:54:17 INFO  : 'con' command is executed.
14:54:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:54:17 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:24:45 INFO  : Disconnected from the channel tcfchan#8.
15:24:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:24:45 INFO  : 'jtag frequency' command is executed.
15:24:45 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:24:45 INFO  : Context for 'APU' is selected.
15:24:46 INFO  : System reset is completed.
15:24:50 INFO  : 'after 3000' command is executed.
15:24:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:25:09 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:25:09 INFO  : Context for 'APU' is selected.
15:25:17 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:25:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:17 INFO  : Context for 'APU' is selected.
15:25:17 INFO  : Boot mode is read from the target.
15:25:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:18 INFO  : 'set bp_25_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:25:19 INFO  : 'con -block -timeout 60' command is executed.
15:25:19 INFO  : 'bpremove $bp_25_18_fsbl_bp' command is executed.
15:25:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_25_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:21 INFO  : 'con' command is executed.
15:25:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:25:21 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
15:28:47 INFO  : Disconnected from the channel tcfchan#9.
15:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:28:48 INFO  : 'jtag frequency' command is executed.
15:28:48 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:28:48 INFO  : Context for 'APU' is selected.
15:28:49 INFO  : System reset is completed.
15:28:52 INFO  : 'after 3000' command is executed.
15:28:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:29:11 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:29:11 INFO  : Context for 'APU' is selected.
15:29:20 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
15:29:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:20 INFO  : Context for 'APU' is selected.
15:29:20 INFO  : Boot mode is read from the target.
15:29:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:29:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:29:21 INFO  : 'set bp_29_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:29:22 INFO  : 'con -block -timeout 60' command is executed.
15:29:22 INFO  : 'bpremove $bp_29_21_fsbl_bp' command is executed.
15:29:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:29:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
15:29:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_29_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:29:23 INFO  : 'con' command is executed.
15:29:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:29:23 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
16:15:19 INFO  : Disconnected from the channel tcfchan#10.
16:15:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:15:20 INFO  : 'jtag frequency' command is executed.
16:15:20 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:15:20 INFO  : Context for 'APU' is selected.
16:15:21 INFO  : System reset is completed.
16:15:24 INFO  : 'after 3000' command is executed.
16:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:15:44 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:15:44 INFO  : Context for 'APU' is selected.
16:15:51 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
16:15:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:51 INFO  : Context for 'APU' is selected.
16:15:51 INFO  : Boot mode is read from the target.
16:15:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:15:52 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:15:53 INFO  : 'set bp_15_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:15:54 INFO  : 'con -block -timeout 60' command is executed.
16:15:54 INFO  : 'bpremove $bp_15_52_fsbl_bp' command is executed.
16:15:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:15:55 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:15:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_15_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:55 INFO  : 'con' command is executed.
16:15:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:15:55 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
16:16:28 INFO  : Disconnected from the channel tcfchan#11.
16:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:16:29 INFO  : 'jtag frequency' command is executed.
16:16:29 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:16:29 INFO  : Context for 'APU' is selected.
16:16:30 INFO  : System reset is completed.
16:16:33 INFO  : 'after 3000' command is executed.
16:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:16:52 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:16:52 INFO  : Context for 'APU' is selected.
16:17:00 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
16:17:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:00 INFO  : Context for 'APU' is selected.
16:17:00 INFO  : Boot mode is read from the target.
16:17:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:01 INFO  : 'set bp_17_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:17:02 INFO  : 'con -block -timeout 60' command is executed.
16:17:03 INFO  : 'bpremove $bp_17_1_fsbl_bp' command is executed.
16:17:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:04 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_17_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:04 INFO  : 'con' command is executed.
16:17:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:17:04 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
16:23:14 INFO  : Disconnected from the channel tcfchan#12.
16:23:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:14 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:23:14 INFO  : 'jtag frequency' command is executed.
16:23:14 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:23:14 INFO  : Context for 'APU' is selected.
16:23:15 INFO  : System reset is completed.
16:23:18 INFO  : 'after 3000' command is executed.
16:23:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:23:38 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:23:38 INFO  : Context for 'APU' is selected.
16:23:45 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
16:23:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:45 INFO  : Context for 'APU' is selected.
16:23:45 INFO  : Boot mode is read from the target.
16:23:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:23:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:23:46 INFO  : 'set bp_23_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:23:47 INFO  : 'con -block -timeout 60' command is executed.
16:23:47 INFO  : 'bpremove $bp_23_46_fsbl_bp' command is executed.
16:23:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:23:49 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:23:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:23:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_23_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:23:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:49 INFO  : 'con' command is executed.
16:23:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:23:49 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
16:26:16 INFO  : Disconnected from the channel tcfchan#13.
16:26:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:26:17 INFO  : 'jtag frequency' command is executed.
16:26:17 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:26:17 INFO  : Context for 'APU' is selected.
16:26:17 INFO  : System reset is completed.
16:26:20 INFO  : 'after 3000' command is executed.
16:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:26:40 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:26:40 INFO  : Context for 'APU' is selected.
16:26:47 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
16:26:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:47 INFO  : Context for 'APU' is selected.
16:26:47 INFO  : Boot mode is read from the target.
16:26:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:48 INFO  : 'set bp_26_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:26:49 INFO  : 'con -block -timeout 60' command is executed.
16:26:49 INFO  : 'bpremove $bp_26_48_fsbl_bp' command is executed.
16:26:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:51 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_26_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:51 INFO  : 'con' command is executed.
16:26:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:26:51 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
16:28:22 INFO  : Disconnected from the channel tcfchan#14.
16:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:28:22 INFO  : 'jtag frequency' command is executed.
16:28:22 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:28:22 INFO  : Context for 'APU' is selected.
16:28:23 INFO  : System reset is completed.
16:28:26 INFO  : 'after 3000' command is executed.
16:28:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:28:46 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:28:46 INFO  : Context for 'APU' is selected.
16:28:55 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
16:28:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:55 INFO  : Context for 'APU' is selected.
16:28:55 INFO  : Boot mode is read from the target.
16:28:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:56 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:56 INFO  : 'set bp_28_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:28:57 INFO  : 'con -block -timeout 60' command is executed.
16:28:57 INFO  : 'bpremove $bp_28_56_fsbl_bp' command is executed.
16:28:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:59 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_28_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:59 INFO  : 'con' command is executed.
16:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:28:59 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
16:30:00 INFO  : Disconnected from the channel tcfchan#15.
16:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:30:00 INFO  : 'jtag frequency' command is executed.
16:30:00 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:30:00 INFO  : Context for 'APU' is selected.
16:30:01 INFO  : System reset is completed.
16:30:04 INFO  : 'after 3000' command is executed.
16:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:30:24 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:30:24 INFO  : Context for 'APU' is selected.
16:30:31 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
16:30:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:31 INFO  : Context for 'APU' is selected.
16:30:31 INFO  : Boot mode is read from the target.
16:30:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:32 INFO  : 'set bp_30_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:30:33 INFO  : 'con -block -timeout 60' command is executed.
16:30:33 INFO  : 'bpremove $bp_30_32_fsbl_bp' command is executed.
16:30:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:35 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_30_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:35 INFO  : 'con' command is executed.
16:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:30:35 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
16:35:16 INFO  : Disconnected from the channel tcfchan#16.
16:35:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:35:17 INFO  : 'jtag frequency' command is executed.
16:35:17 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:35:17 INFO  : Context for 'APU' is selected.
16:35:18 INFO  : System reset is completed.
16:35:21 INFO  : 'after 3000' command is executed.
16:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:35:41 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:35:41 INFO  : Context for 'APU' is selected.
16:35:49 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
16:35:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:49 INFO  : Context for 'APU' is selected.
16:35:49 INFO  : Boot mode is read from the target.
16:35:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:50 INFO  : 'set bp_35_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:35:51 INFO  : 'con -block -timeout 60' command is executed.
16:35:51 INFO  : 'bpremove $bp_35_50_fsbl_bp' command is executed.
16:35:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:53 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_35_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:53 INFO  : 'con' command is executed.
16:35:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:35:53 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
16:39:35 INFO  : Disconnected from the channel tcfchan#17.
16:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:36 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:39:36 INFO  : 'jtag frequency' command is executed.
16:39:36 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:39:36 INFO  : Context for 'APU' is selected.
16:39:37 INFO  : System reset is completed.
16:39:40 INFO  : 'after 3000' command is executed.
16:39:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:39:40 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
16:39:59 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:40:06 INFO  : Context for 'APU' is selected.
16:40:06 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
16:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:06 INFO  : Context for 'APU' is selected.
16:40:06 INFO  : Boot mode is read from the target.
16:40:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:40:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:40:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:40:07 INFO  : 'set bp_40_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:40:08 INFO  : 'con -block -timeout 60' command is executed.
16:40:08 INFO  : 'bpremove $bp_40_7_fsbl_bp' command is executed.
16:40:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:40:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:40:08 ERROR : couldn't open "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf": no such file or directory
16:40:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_40_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
----------------End of Script----------------

16:40:08 ERROR : couldn't open "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf": no such file or directory
16:40:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa is already opened

16:40:33 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_Controller_V1_0_app'...
16:40:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa is already opened

16:41:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:01 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:41:01 INFO  : 'jtag frequency' command is executed.
16:41:01 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:41:01 INFO  : Context for 'APU' is selected.
16:41:02 INFO  : System reset is completed.
16:41:05 INFO  : 'after 3000' command is executed.
16:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:41:25 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:41:25 INFO  : Context for 'APU' is selected.
16:41:25 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
16:41:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:25 INFO  : Context for 'APU' is selected.
16:41:25 INFO  : Boot mode is read from the target.
16:41:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:26 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:26 INFO  : 'set bp_41_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:41:27 INFO  : 'con -block -timeout 60' command is executed.
16:41:27 INFO  : 'bpremove $bp_41_26_fsbl_bp' command is executed.
16:41:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:28 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_41_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:28 INFO  : 'con' command is executed.
16:41:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:41:28 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
16:48:45 INFO  : Disconnected from the channel tcfchan#18.
16:48:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:48:45 INFO  : 'jtag frequency' command is executed.
16:48:45 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:48:45 INFO  : Context for 'APU' is selected.
16:48:46 INFO  : System reset is completed.
16:48:49 INFO  : 'after 3000' command is executed.
16:48:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:49:09 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:49:09 INFO  : Context for 'APU' is selected.
16:49:17 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
16:49:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:17 INFO  : Context for 'APU' is selected.
16:49:17 INFO  : Boot mode is read from the target.
16:49:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:18 INFO  : 'set bp_49_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:49:19 INFO  : 'con -block -timeout 60' command is executed.
16:49:19 INFO  : 'bpremove $bp_49_18_fsbl_bp' command is executed.
16:49:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:20 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_49_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:20 INFO  : 'con' command is executed.
16:49:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:49:20 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
16:58:06 INFO  : Disconnected from the channel tcfchan#21.
16:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:06 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:58:06 INFO  : 'jtag frequency' command is executed.
16:58:06 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:58:06 INFO  : Context for 'APU' is selected.
16:58:07 INFO  : System reset is completed.
16:58:10 INFO  : 'after 3000' command is executed.
16:58:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:58:30 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:58:30 INFO  : Context for 'APU' is selected.
16:58:39 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
16:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:39 INFO  : Context for 'APU' is selected.
16:58:39 INFO  : Boot mode is read from the target.
16:58:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:58:40 INFO  : 'set bp_58_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:58:41 INFO  : 'con -block -timeout 60' command is executed.
16:58:41 INFO  : 'bpremove $bp_58_40_fsbl_bp' command is executed.
16:58:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
16:58:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_58_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:42 INFO  : 'con' command is executed.
16:58:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:58:42 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
17:19:00 INFO  : Disconnected from the channel tcfchan#22.
17:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:19:00 INFO  : 'jtag frequency' command is executed.
17:19:00 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:19:00 INFO  : Context for 'APU' is selected.
17:19:01 INFO  : System reset is completed.
17:19:04 INFO  : 'after 3000' command is executed.
17:19:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:19:24 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:19:24 INFO  : Context for 'APU' is selected.
17:19:36 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
17:19:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:36 INFO  : Context for 'APU' is selected.
17:19:36 INFO  : Boot mode is read from the target.
17:19:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:19:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:19:37 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:19:37 INFO  : 'set bp_19_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:19:38 INFO  : 'con -block -timeout 60' command is executed.
17:19:38 INFO  : 'bpremove $bp_19_37_fsbl_bp' command is executed.
17:19:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:19:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:19:39 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:19:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_19_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:19:39 INFO  : 'con' command is executed.
17:19:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:19:39 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
17:21:37 INFO  : Disconnected from the channel tcfchan#23.
17:21:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:21:37 INFO  : 'jtag frequency' command is executed.
17:21:37 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:21:37 INFO  : Context for 'APU' is selected.
17:21:38 INFO  : System reset is completed.
17:21:41 INFO  : 'after 3000' command is executed.
17:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:22:01 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:22:01 INFO  : Context for 'APU' is selected.
17:22:10 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
17:22:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:10 INFO  : Context for 'APU' is selected.
17:22:10 INFO  : Boot mode is read from the target.
17:22:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:22:11 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:22:11 INFO  : 'set bp_22_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:22:12 INFO  : 'con -block -timeout 60' command is executed.
17:22:12 INFO  : 'bpremove $bp_22_11_fsbl_bp' command is executed.
17:22:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:22:13 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:22:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_22_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:22:13 INFO  : 'con' command is executed.
17:22:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:22:13 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
17:31:34 INFO  : Disconnected from the channel tcfchan#24.
17:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:34 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:31:34 INFO  : 'jtag frequency' command is executed.
17:31:34 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:31:34 INFO  : Context for 'APU' is selected.
17:31:35 INFO  : System reset is completed.
17:31:38 INFO  : 'after 3000' command is executed.
17:31:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:31:57 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:31:58 INFO  : Context for 'APU' is selected.
17:32:09 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
17:32:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:09 INFO  : Context for 'APU' is selected.
17:32:09 INFO  : Boot mode is read from the target.
17:32:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:32:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:32:10 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:32:10 INFO  : 'set bp_32_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:32:11 INFO  : 'con -block -timeout 60' command is executed.
17:32:11 INFO  : 'bpremove $bp_32_10_fsbl_bp' command is executed.
17:32:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:32:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:32:12 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:32:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_32_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:32:12 INFO  : 'con' command is executed.
17:32:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:32:12 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
17:48:17 INFO  : Disconnected from the channel tcfchan#25.
17:48:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:48:17 INFO  : 'jtag frequency' command is executed.
17:48:17 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:48:17 INFO  : Context for 'APU' is selected.
17:48:18 INFO  : System reset is completed.
17:48:22 INFO  : 'after 3000' command is executed.
17:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:48:41 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:48:41 INFO  : Context for 'APU' is selected.
17:48:52 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
17:48:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:52 INFO  : Context for 'APU' is selected.
17:48:52 INFO  : Boot mode is read from the target.
17:48:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:48:54 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:48:54 INFO  : 'set bp_48_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:48:55 INFO  : 'con -block -timeout 60' command is executed.
17:48:55 INFO  : 'bpremove $bp_48_54_fsbl_bp' command is executed.
17:48:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:48:56 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
17:48:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_48_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:48:56 INFO  : 'con' command is executed.
17:48:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:48:56 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
18:05:02 INFO  : Disconnected from the channel tcfchan#26.
18:05:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:02 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:05:02 INFO  : 'jtag frequency' command is executed.
18:05:02 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:05:02 INFO  : Context for 'APU' is selected.
18:05:03 INFO  : System reset is completed.
18:05:06 INFO  : 'after 3000' command is executed.
18:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:05:25 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:05:25 INFO  : Context for 'APU' is selected.
18:05:36 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
18:05:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:36 INFO  : Context for 'APU' is selected.
18:05:36 INFO  : Boot mode is read from the target.
18:05:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:37 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:37 INFO  : 'set bp_5_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:05:38 INFO  : 'con -block -timeout 60' command is executed.
18:05:38 INFO  : 'bpremove $bp_5_37_fsbl_bp' command is executed.
18:05:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:39 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_5_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:39 INFO  : 'con' command is executed.
18:05:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:05:39 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
18:11:20 INFO  : Disconnected from the channel tcfchan#27.
18:11:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:11:20 INFO  : 'jtag frequency' command is executed.
18:11:20 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:11:20 INFO  : Context for 'APU' is selected.
18:11:22 INFO  : System reset is completed.
18:11:25 INFO  : 'after 3000' command is executed.
18:11:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:11:44 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:11:45 INFO  : Context for 'APU' is selected.
18:11:54 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
18:11:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:54 INFO  : Context for 'APU' is selected.
18:11:54 INFO  : Boot mode is read from the target.
18:11:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:11:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:11:55 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:11:55 INFO  : 'set bp_11_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:11:56 INFO  : 'con -block -timeout 60' command is executed.
18:11:56 INFO  : 'bpremove $bp_11_55_fsbl_bp' command is executed.
18:11:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:11:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:11:57 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:11:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_11_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:11:57 INFO  : 'con' command is executed.
18:11:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:11:57 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
18:26:10 INFO  : Disconnected from the channel tcfchan#28.
18:26:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:26:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:26:10 INFO  : 'jtag frequency' command is executed.
18:26:10 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:26:10 INFO  : Context for 'APU' is selected.
18:26:11 INFO  : System reset is completed.
18:26:14 INFO  : 'after 3000' command is executed.
18:26:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:26:34 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:26:34 INFO  : Context for 'APU' is selected.
18:26:47 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
18:26:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:26:47 INFO  : Context for 'APU' is selected.
18:26:47 INFO  : Boot mode is read from the target.
18:26:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:26:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:26:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:26:48 INFO  : 'set bp_26_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:26:49 INFO  : 'con -block -timeout 60' command is executed.
18:26:49 INFO  : 'bpremove $bp_26_48_fsbl_bp' command is executed.
18:26:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:26:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:26:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_26_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:26:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:26:50 INFO  : 'con' command is executed.
18:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:26:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
18:34:26 INFO  : Disconnected from the channel tcfchan#29.
18:34:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:26 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:34:26 INFO  : 'jtag frequency' command is executed.
18:34:26 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:34:26 INFO  : Context for 'APU' is selected.
18:34:27 INFO  : System reset is completed.
18:34:30 INFO  : 'after 3000' command is executed.
18:34:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:34:50 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:34:50 INFO  : Context for 'APU' is selected.
18:35:01 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
18:35:01 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:01 INFO  : Context for 'APU' is selected.
18:35:01 INFO  : Boot mode is read from the target.
18:35:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:35:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:35:02 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:35:02 INFO  : 'set bp_35_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:35:03 INFO  : 'con -block -timeout 60' command is executed.
18:35:03 INFO  : 'bpremove $bp_35_2_fsbl_bp' command is executed.
18:35:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:35:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:35:04 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:35:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_35_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:35:04 INFO  : 'con' command is executed.
18:35:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:35:04 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
18:42:56 INFO  : Disconnected from the channel tcfchan#30.
18:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:42:57 INFO  : 'jtag frequency' command is executed.
18:42:57 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:42:57 INFO  : Context for 'APU' is selected.
18:42:58 INFO  : System reset is completed.
18:43:01 INFO  : 'after 3000' command is executed.
18:43:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:43:20 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:43:20 INFO  : Context for 'APU' is selected.
18:43:32 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
18:43:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:32 INFO  : Context for 'APU' is selected.
18:43:32 INFO  : Boot mode is read from the target.
18:43:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:43:34 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:43:34 INFO  : 'set bp_43_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:43:35 INFO  : 'con -block -timeout 60' command is executed.
18:43:35 INFO  : 'bpremove $bp_43_34_fsbl_bp' command is executed.
18:43:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:43:36 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:43:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_43_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:36 INFO  : 'con' command is executed.
18:43:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:43:36 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
18:45:48 INFO  : Disconnected from the channel tcfchan#31.
18:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:45:48 INFO  : 'jtag frequency' command is executed.
18:45:48 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:45:48 INFO  : Context for 'APU' is selected.
18:45:49 INFO  : System reset is completed.
18:45:52 INFO  : 'after 3000' command is executed.
18:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:46:12 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:46:12 INFO  : Context for 'APU' is selected.
18:46:22 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
18:46:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:22 INFO  : Context for 'APU' is selected.
18:46:22 INFO  : Boot mode is read from the target.
18:46:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:46:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:46:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:46:23 INFO  : 'set bp_46_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:46:24 INFO  : 'con -block -timeout 60' command is executed.
18:46:24 INFO  : 'bpremove $bp_46_23_fsbl_bp' command is executed.
18:46:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:46:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:46:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
18:46:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_46_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:46:25 INFO  : 'con' command is executed.
18:46:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:46:25 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
19:00:23 INFO  : Disconnected from the channel tcfchan#32.
19:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
19:00:23 INFO  : 'jtag frequency' command is executed.
19:00:23 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:00:23 INFO  : Context for 'APU' is selected.
19:00:24 INFO  : System reset is completed.
19:00:27 INFO  : 'after 3000' command is executed.
19:00:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
19:00:47 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
19:00:47 INFO  : Context for 'APU' is selected.
19:00:58 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
19:00:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:00:59 INFO  : Context for 'APU' is selected.
19:00:59 INFO  : Boot mode is read from the target.
19:00:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:00:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:01:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:01:00 INFO  : 'set bp_1_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:01:01 INFO  : 'con -block -timeout 60' command is executed.
19:01:01 INFO  : 'bpremove $bp_1_0_fsbl_bp' command is executed.
19:01:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:01:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:01:02 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
19:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_1_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:01:02 INFO  : 'con' command is executed.
19:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:01:02 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
19:13:20 INFO  : Disconnected from the channel tcfchan#33.
19:13:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:21 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
19:13:21 INFO  : 'jtag frequency' command is executed.
19:13:21 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:13:21 INFO  : Context for 'APU' is selected.
19:13:22 INFO  : System reset is completed.
19:13:25 INFO  : 'after 3000' command is executed.
19:13:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
19:13:45 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
19:13:45 INFO  : Context for 'APU' is selected.
19:13:55 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
19:13:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:55 INFO  : Context for 'APU' is selected.
19:13:55 INFO  : Boot mode is read from the target.
19:13:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:13:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:13:55 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:13:56 INFO  : 'set bp_13_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:13:57 INFO  : 'con -block -timeout 60' command is executed.
19:13:57 INFO  : 'bpremove $bp_13_55_fsbl_bp' command is executed.
19:13:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:13:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:13:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
19:13:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_13_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:13:58 INFO  : 'con' command is executed.
19:13:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:13:58 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
19:14:59 INFO  : Disconnected from the channel tcfchan#34.
19:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:14:59 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
19:14:59 INFO  : 'jtag frequency' command is executed.
19:14:59 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:14:59 INFO  : Context for 'APU' is selected.
19:15:00 INFO  : System reset is completed.
19:15:03 INFO  : 'after 3000' command is executed.
19:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
19:15:23 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit"
19:15:23 INFO  : Context for 'APU' is selected.
19:15:34 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa'.
19:15:34 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:34 INFO  : Context for 'APU' is selected.
19:15:34 INFO  : Boot mode is read from the target.
19:15:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:15:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:15:35 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:15:35 INFO  : 'set bp_15_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:15:36 INFO  : 'con -block -timeout 60' command is executed.
19:15:36 INFO  : 'bpremove $bp_15_35_fsbl_bp' command is executed.
19:15:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:15:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:15:37 INFO  : The application 'E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf' is downloaded to processor 'psu_cortexa53_0'.
19:15:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0/export/RFSoC_Controller_V1_0/sw/RFSoC_Controller_V1_0/boot/fsbl.elf
set bp_15_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_0/VITIS/V1_0/RFSoC_Controller_V1_0_app/Release/RFSoC_Controller_V1_0_app.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:15:37 INFO  : 'con' command is executed.
19:15:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:15:37 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_0\VITIS\V1_0\RFSoC_Controller_V1_0_app_system\_ide\scripts\systemdebugger_rfsoc_controller_v1_0_app_system_standalone.tcl'
21:34:18 INFO  : Disconnected from the channel tcfchan#35.
