Release 9.1.01i - xst J.32
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mem_ep_app_top.prj"
Input Format                       : mixed
Verilog Include Directory          : {"../example_design"}
Synthesis Constraint File          : mem_ep_app_top.xcf

---- Target Parameters
Output File Name                   : "mem_ep_app_top"
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : mem_ep_app_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Use DSP Block                      : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Slice Utilization Ratio Delta      : 5

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "/build/xfndry/IP1_J.12/rtf/virtex5/verilog/src/iSE/unisim_comp.v" in library work
Compiling verilog file "../example_design/../src/pci_express_wrapper.v" in library work
Compiling verilog file "../example_design/../src/pcie_gt_wrapper.v" in library work
Module <pci_express_wrapper> compiled
Compiling verilog file "../example_design/../src/bram_common.v" in library work
Module <pcie_gt_wrapper> compiled
Compiling verilog file "../example_design/../src/pcie_mim_wrapper.v" in library work
Module <bram_common> compiled
Compiling verilog file "../example_design/../src/pcie_reset_logic.v" in library work
Module <pcie_mim_wrapper> compiled
Compiling verilog file "../example_design/../src/pcie_clocking.v" in library work
Module <pcie_reset_logic> compiled
Compiling verilog file "../example_design/../src/pcie_bar_decoder.v" in library work
Module <pcie_clocking> compiled
Compiling verilog file "../example_design/../src/pcie_cmm_decoder.v" in library work
Module <pcie_bar_decoder> compiled
Compiling verilog file "../example_design/../src/pcie_blk_cf_mgmt.v" in library work
Module <pcie_cmm_decoder> compiled
Compiling verilog file "../example_design/../src/pcie_top.v" in library work
Module <pcie_blk_cf_mgmt> compiled
Compiling verilog file "../example_design/../example_design/completer_mem_block_machine.v" in library work
Module <pcie_top_wrapper> compiled
Compiling verilog file "../example_design/../example_design/completer_mem_block.v" in library work
Module <completer_mem_block_machine> compiled
Compiling verilog file "../example_design/../example_design/completer_mem_block_top.v" in library work
Module <completer_mem_block> compiled
Compiling verilog file "../example_design/../example_design/mem_ep_app_top_ml555.v" in library work
Compiling verilog include file "../example_design/../example_design/config.v"
Module <completer_mem_block_top> compiled
Module <mem_ep_app_top> compiled
No errors in compilation
Analysis of file <"mem_ep_app_top.prj"> succeeded.
 

Reading constraint file mem_ep_app_top.xcf.
XCF parsing done.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mem_ep_app_top> in library <work> with parameters.
	G_ADV_DEBUG = "00000000000000000000000000000000"
	G_CHIPSCOPE = "00000000000000000000000000000000"
	G_MAXPAYLOADSIZE = "00000000000000000000000000000000"
	G_NO_OF_LANES = "00000000000000000000000000000100"
	G_REFCLKFREQ = "00000000000000000000000001100100"
	G_SIM = "00000000000000000000000000000000"
	G_TC_NUMBER = "00000000000000000000000000000000"
	G_USER_RESETS = "00000000000000000000000000000000"
	G_USE_DCM = "00000000000000000000000000000000"

Analyzing hierarchy for module <pci_express_wrapper> in library <work> with parameters.
	BARMONITORENABLE = "00000000000000000000000000000000"
	CLKDIVIDED = "TRUE"
	CLKRATIO = "00000000000000000000000000000010"
	G_SIM = "00000000000000000000000000000000"
	G_USER_RESETS = "00000000000000000000000000000000"
	G_USE_DCM = "00000000000000000000000000000000"
	MAXPAYLOADSIZE = "00000000000000000000000000000000"
	NO_OF_LANES = "00000000000000000000000000000100"
	REFCLKFREQ = "00000000000000000000000001100100"

Analyzing hierarchy for module <completer_mem_block_top> in library <work> with parameters.
	G_BAR0_MASK_WIDTH = "00000000000000000000000000010100"
	G_RAM_READ_LATENCY = "00000000000000000000000000000010"
	G_TC_NUMBER = "00000000000000000000000000000000"
	G_USER_WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <pcie_top_wrapper> in library <work> with parameters.
	ACTIVELANESIN = "00001111"
	AERBASEPTR = "000100010000"
	AERCAPABILITYNEXTPTR = "000100111000"
	AERENABLE = 0
	AUXPOWER = "0"
	BAR064 = "00000000000000000000000000000000"
	BAR0ADDRWIDTH_CALC = 0
	BAR0EXIST = "TRUE"
	BAR0IOMEMN = "00000000000000000000000000000000"
	BAR0MASKWIDTH = "010100"
	BAR0PREFETCHABLE = "FALSE"
	BAR0PREFETCHABLE_CALC = "FALSE"
	BAR1ADDRWIDTH_CALC = 0
	BAR1EXIST = "FALSE"
	BAR1IOMEMN = "00000000000000000000000000000000"
	BAR1MASKWIDTH = "000000"
	BAR1PREFETCHABLE = "FALSE"
	BAR1PREFETCHABLE_CALC = "FALSE"
	BAR264 = "00000000000000000000000000000000"
	BAR2ADDRWIDTH_CALC = 0
	BAR2EXIST = "FALSE"
	BAR2IOMEMN = "00000000000000000000000000000000"
	BAR2MASKWIDTH = "000000"
	BAR2PREFETCHABLE = "FALSE"
	BAR2PREFETCHABLE_CALC = "FALSE"
	BAR3ADDRWIDTH_CALC = 0
	BAR3EXIST = "FALSE"
	BAR3IOMEMN = "00000000000000000000000000000000"
	BAR3MASKWIDTH = "000000"
	BAR3PREFETCHABLE = "FALSE"
	BAR3PREFETCHABLE_CALC = "FALSE"
	BAR464 = "00000000000000000000000000000000"
	BAR4ADDRWIDTH_CALC = 0
	BAR4EXIST = "FALSE"
	BAR4IOMEMN = "00000000000000000000000000000000"
	BAR4MASKWIDTH = "000000"
	BAR4PREFETCHABLE = "FALSE"
	BAR4PREFETCHABLE_CALC = "FALSE"
	BAR5EXIST = "FALSE"
	BAR5IOMEMN = "00000000000000000000000000000000"
	BAR5MASKWIDTH = "000000"
	BAR5PREFETCHABLE = "FALSE"
	BAR5PREFETCHABLE_CALC = "FALSE"
	BARMONITORENABLE = "00000000000000000000000000000000"
	CAPABILITIESPTR_CALC = "01000000"
	CARDBUSCISPOINTER = "00000000000000000000000000000000"
	CFG_NEGOTIATED_LINK_WIDTH = "000000"
	CLASSCODE = "000001010000000000000000"
	CLK25_DIVIDER = 4
	CLKDIVIDED = "TRUE"
	CLKFBOUT_MULT = 5
	CLKIN_PERIOD = "00000000000000000000000000001010"
	CLKRATIO = "00000000000000000000000000000010"
	COMPONENTTYPE = "00000000000000000000000000000000"
	DEVICECAPABILITYENDPOINTL0SLATENCY = "000"
	DEVICECAPABILITYENDPOINTL1LATENCY = "000"
	DEVICEID = "0101000001010000"
	DEVICESERIALNUMBER = "1110000000000000000000000000000000000001000000000000101000110101"
	DSNBASEPTR = "000101001000"
	DSNCAPABILITYNEXTPTR = "000101010100"
	DSNENABLE = "00000000000000000000000000000000"
	FORCENOSCRAMBLING = "0"
	G_SIM = "00000000000000000000000000000000"
	G_USER_RESETS = "00000000000000000000000000000000"
	G_USE_DCM = "00000000000000000000000000000000"
	INFINITECOMPLETIONS = "TRUE"
	INTERRUPTPIN = "00000000"
	L0SEXITLATENCY = "00000000000000000000000000000111"
	L0SEXITLATENCYCOMCLK = "00000000000000000000000000000111"
	L0_PME_REQ_IN = "0"
	L0_TL_LINK_RETRAIN = "0"
	L1EXITLATENCY = "00000000000000000000000000000111"
	L1EXITLATENCYCOMCLK = "00000000000000000000000000000111"
	LINKCAPABILITYASPMSUPPORTEN = "00000000000000000000000000000001"
	LINKCAPABILITYASPMSUPPORT_CALC = "11"
	LINKCAPABILITYMAXLINKWIDTH = "000100"
	LINKSTATUSSLOTCLOCKCONFIG = "TRUE"
	LOWPRIORITYVCCOUNT = "00000000000000000000000000000000"
	MAXPAYLOADBYTES = 128
	MAXPAYLOADSIZE = "00000000000000000000000000000000"
	MSIBASEPTR = "000001001000"
	MSICAPABILITYMULTIMSGCAP = "000"
	MSICAPABILITYNEXTPTR_CALC = "01100000"
	MSIENABLE = "00000000000000000000000000000000"
	NO_OF_LANES = "00000000000000000000000000000100"
	PBBASEPTR = "000100111000"
	PBCAPABILITYDW0BASEPOWER = "00000000"
	PBCAPABILITYDW0DATASCALE = "00"
	PBCAPABILITYDW0PMSTATE = "00"
	PBCAPABILITYDW0PMSUBSTATE = "000"
	PBCAPABILITYDW0POWERRAIL = "000"
	PBCAPABILITYDW0TYPE = "000"
	PBCAPABILITYDW1BASEPOWER = "00000000"
	PBCAPABILITYDW1DATASCALE = "00"
	PBCAPABILITYDW1PMSTATE = "00"
	PBCAPABILITYDW1PMSUBSTATE = "000"
	PBCAPABILITYDW1POWERRAIL = "000"
	PBCAPABILITYDW1TYPE = "000"
	PBCAPABILITYDW2BASEPOWER = "00000000"
	PBCAPABILITYDW2DATASCALE = "00"
	PBCAPABILITYDW2PMSTATE = "00"
	PBCAPABILITYDW2PMSUBSTATE = "000"
	PBCAPABILITYDW2POWERRAIL = "000"
	PBCAPABILITYDW2TYPE = "000"
	PBCAPABILITYDW3BASEPOWER = "00000000"
	PBCAPABILITYDW3DATASCALE = "00"
	PBCAPABILITYDW3PMSTATE = "00"
	PBCAPABILITYDW3PMSUBSTATE = "000"
	PBCAPABILITYDW3POWERRAIL = "000"
	PBCAPABILITYDW3TYPE = "000"
	PBCAPABILITYNEXTPTR = "000101001000"
	PBCAPABILITYSYSTEMALLOCATED = "FALSE"
	PBENABLE = 0
	PCIECAPABILITYNEXTPTR_CALC = "00000000"
	PLL_DIVSEL_FB = 5
	PLL_DIVSEL_REF = 2
	PMBASEPTR = "000001000000"
	PMCAPABILITYAUXCURRENT = "000"
	PMCAPABILITYD1SUPPORT = "FALSE"
	PMCAPABILITYD2SUPPORT = "FALSE"
	PMCAPABILITYDSI = "TRUE"
	PMCAPABILITYNEXTPTR_CALC = "01100000"
	PMCAPABILITYPMESUPPORT = "00000"
	PMDATA0 = "00000000"
	PMDATA1 = "00000000"
	PMDATA2 = "00000000"
	PMDATA3 = "00000000"
	PMDATA4 = "00000000"
	PMDATA5 = "00000000"
	PMDATA6 = "00000000"
	PMDATA7 = "00000000"
	PMDATASCALE0 = 0
	PMDATASCALE1 = 0
	PMDATASCALE2 = 0
	PMDATASCALE3 = 0
	PMDATASCALE4 = 0
	PMDATASCALE5 = 0
	PMDATASCALE6 = 0
	PMDATASCALE7 = 0
	PMENABLE = 1
	PORTVCCAPABILITYEXTENDEDVCCOUNT = "000"
	PORTVCCAPABILITYVCARBCAP = "00000000"
	PORTVCCAPABILITYVCARBTABLEOFFSET_CALC = "00000000"
	REFCLKFREQ = "00000000000000000000000001100100"
	RESETMODE = "FALSE"
	RETRYRAMREADLATENCY = 3
	RETRYRAMSIZE = "00000000000000000000000000001001"
	RETRYRAMSIZE_CALC = "000000001001"
	RETRYRAMWRITELATENCY = 1
	RETRYREADDATAPIPE = "FALSE"
	REVISIONID = "00000000"
	RXREADDATAPIPE = "FALSE"
	SUBSYSTEMID = "0101000001010000"
	SUBSYSTEMVENDORID = "0001000011101110"
	TIEOFFTOHIGH1 = "1"
	TIEOFFTOHIGH2 = "11"
	TIEOFFTOLOW1 = "0"
	TIEOFFTOLOW2 = "00"
	TIEOFFTOLOW3 = "000"
	TLRAMREADLATENCY = 3
	TLRAMWRITELATENCY = 1
	TL_RX_SIZE = 2584
	TL_TX_SIZE = 2240
	TXREADDATAPIPE = "FALSE"
	TXTSNFTS = "00000000000000000000000011111111"
	TXTSNFTSCOMCLK = "00000000000000000000000011111111"
	VC0RXFIFOBASEC_CALC = "0000010011000"
	VC0RXFIFOBASENP_CALC = "0000010000000"
	VC0RXFIFOBASEP_CALC = "0000000000000"
	VC0RXFIFOLIMITC_CALC = "0000101000010"
	VC0RXFIFOLIMITNP_CALC = "0000010010111"
	VC0RXFIFOLIMITP_CALC = "0000001111111"
	VC0RXFIFOSIZEC = "00000000000000000000010101011000"
	VC0RXFIFOSIZEC_CALC = 1368
	VC0RXFIFOSIZEC_CALC_int = 1368
	VC0RXFIFOSIZEC_MAX = 1368
	VC0RXFIFOSIZEC_MIN = 344
	VC0RXFIFOSIZENP = "00000000000000000000000011000000"
	VC0RXFIFOSIZENP_CALC = 192
	VC0RXFIFOSIZEP = "00000000000000000000010000000000"
	VC0RXFIFOSIZEP_CALC = 1024
	VC0RXFIFOSIZEP_CALC_int = 1024
	VC0RXFIFOSIZEP_MAX = 1216
	VC0RXFIFOSIZEP_MIN = 320
	VC0TOTALCREDITSCD = "00000000000"
	VC0TOTALCREDITSCH = "0000000"
	VC0TOTALCREDITSNPH = "0001000"
	VC0TOTALCREDITSPD = "00000110100"
	VC0TOTALCREDITSPH = "0001000"
	VC0TXFIFOBASEC_CALC = "0000010011000"
	VC0TXFIFOBASENP_CALC = "0000010000000"
	VC0TXFIFOBASEP_CALC = "0000000000000"
	VC0TXFIFOLIMITC_CALC = "0000100010111"
	VC0TXFIFOLIMITNP_CALC = "0000010010111"
	VC0TXFIFOLIMITP_CALC = "0000001111111"
	VC0TXFIFOSIZEC = "00000000000000000000010000000000"
	VC0TXFIFOSIZEC_CALC = 1024
	VC0TXFIFOSIZEC_CALC_int = 1024
	VC0TXFIFOSIZEC_MAX = 1152
	VC0TXFIFOSIZEC_MIN = 256
	VC0TXFIFOSIZENP = "00000000000000000000000011000000"
	VC0TXFIFOSIZENP_CALC = 192
	VC0TXFIFOSIZEP = "00000000000000000000010000000000"
	VC0TXFIFOSIZEP_CALC = 1024
	VC0TXFIFOSIZEP_CALC_int = 1024
	VC0TXFIFOSIZEP_MAX = 1216
	VC0TXFIFOSIZEP_MIN = 320
	VC1RXFIFOBASEC_CALC = "0000101000101"
	VC1RXFIFOBASENP_CALC = "0000101000100"
	VC1RXFIFOBASEP_CALC = "0000101000011"
	VC1RXFIFOLIMITC_CALC = "0000101000101"
	VC1RXFIFOLIMITNP_CALC = "0000101000100"
	VC1RXFIFOLIMITP_CALC = "0000101000011"
	VC1RXFIFOSIZEC = "00000000000000000000000000000000"
	VC1RXFIFOSIZEC_CALC = 0
	VC1RXFIFOSIZEC_CALC_int = 0
	VC1RXFIFOSIZEC_MAX = 0
	VC1RXFIFOSIZEC_MIN = 0
	VC1RXFIFOSIZENP = "00000000000000000000000000000000"
	VC1RXFIFOSIZENP_CALC = 0
	VC1RXFIFOSIZEP = "00000000000000000000000000000000"
	VC1RXFIFOSIZEP_CALC = 0
	VC1RXFIFOSIZEP_CALC_int = 0
	VC1RXFIFOSIZEP_MAX = 0
	VC1RXFIFOSIZEP_MIN = 0
	VC1TOTALCREDITSCD = "00000000000"
	VC1TOTALCREDITSCH = "0000000"
	VC1TOTALCREDITSNPH = "0000000"
	VC1TOTALCREDITSPD = "00000000000"
	VC1TOTALCREDITSPH = "0000000"
	VC1TXFIFOBASEC_CALC = "0000100011010"
	VC1TXFIFOBASENP_CALC = "0000100011001"
	VC1TXFIFOBASEP_CALC = "0000100011000"
	VC1TXFIFOLIMITC_CALC = "0000100011010"
	VC1TXFIFOLIMITNP_CALC = "0000100011001"
	VC1TXFIFOLIMITP_CALC = "0000100011000"
	VC1TXFIFOSIZEC = "00000000000000000000000000000000"
	VC1TXFIFOSIZEC_CALC = 0
	VC1TXFIFOSIZEC_CALC_int = 0
	VC1TXFIFOSIZEC_MAX = 0
	VC1TXFIFOSIZEC_MIN = 0
	VC1TXFIFOSIZENP = "00000000000000000000000000000000"
	VC1TXFIFOSIZENP_CALC = 0
	VC1TXFIFOSIZEP = "00000000000000000000000000000000"
	VC1TXFIFOSIZEP_CALC = 0
	VC1TXFIFOSIZEP_CALC_int = 0
	VC1TXFIFOSIZEP_MAX = 0
	VC1TXFIFOSIZEP_MIN = 0
	VCBASEPTR = "000101010100"
	VCCAPABILITYNEXTPTR = "000000000000"
	VCENABLE = "00000000000000000000000000000000"
	VENDORID = "0001000011101110"
	XPBASEPTR = "01100000"
	XPDEVICEPORTTYPE = "0000"
	XPENABLE = 1
	XPMAXPAYLOAD = 0
	one = "11111111111111111111111111111111"
	zero = "00000000000000000000000000000000"

Analyzing hierarchy for module <completer_mem_block_machine> in library <work> with parameters.
	G_BAR0_MASK_WIDTH = "00000000000000000000000000010100"
	G_READ_LATENCY = "00000000000000000000000000000010"
	G_TC_NUMBER = "00000000000000000000000000000000"
	G_USER_WIDTH = "00000000000000000000000001000000"

Analyzing hierarchy for module <completer_mem_block> in library <work> with parameters.
	G_RAM_DEPTH = "00000000000000000000000000000010"
	G_RAM_READ_LATENCY = "00000000000000000000000000000010"
	G_RAM_SIZE = "00000000000000000000000000010000"
	G_RAM_WRITE_LATENCY = "00000000000000000000000000000001"

Analyzing hierarchy for module <pcie_clocking> in library <work> with parameters.
	CLKFBOUT_MULT = "00000000000000000000000000000101"
	CLKIN_PERIOD = "00000000000000000000000000001010"
	G_DIVIDE_VAL = "00000000000000000000000000000010"
	G_DVIDED_VAL_PLL = "00000000000000000000000000000100"
	G_USE_DCM = "00000000000000000000000000000000"

Analyzing hierarchy for module <pcie_mim_wrapper> in library <work> with parameters.
	BRAM_SIZE = "00000000000000000001000000000000"
	NUM_RETRY_BRAMS = "00000000000000000000000000000001"
	NUM_TL_RX_BRAMS = "00000000000000000000000000000001"
	NUM_TL_TX_BRAMS = "00000000000000000000000000000001"
	RETRYRAMREADLATENCY = "00000000000000000000000000000011"
	RETRYRAMSIZE = "000000001001"
	RETRYRAMWRITELATENCY = "00000000000000000000000000000001"
	RETRYREADADDRPIPE = "00000000000000000000000000000000"
	RETRYREADDATAPIPE = "00000000000000000000000000000000"
	RETRYWRITEPIPE = "00000000000000000000000000000000"
	RXREADADDRPIPE = "00000000000000000000000000000000"
	RXREADDATAPIPE = "00000000000000000000000000000000"
	RXWRITEPIPE = "00000000000000000000000000000000"
	TLRAMREADLATENCY = "00000000000000000000000000000011"
	TLRAMWRITELATENCY = "00000000000000000000000000000001"
	TL_RX_SIZE = "00000000000000000000101000011000"
	TL_TX_SIZE = "00000000000000000000100011000000"
	TXREADADDRPIPE = "00000000000000000000000000000000"
	TXREADDATAPIPE = "00000000000000000000000000000000"
	TXWRITEPIPE = "00000000000000000000000000000000"

Analyzing hierarchy for module <pcie_gt_wrapper> in library <work> with parameters.
	CLK25_DIVIDER = "00000000000000000000000000000100"
	NO_OF_LANES = "00000000000000000000000000000100"
	PLL_DIVSEL_FB = "00000000000000000000000000000101"
	PLL_DIVSEL_REF = "00000000000000000000000000000010"
	SIM = "00000000000000000000000000000000"

Analyzing hierarchy for module <pcie_reset_logic> in library <work> with parameters.
	G_RESETMODE = "FALSE"
	G_RESETSUBMODE = "00000000000000000000000000000000"
	G_USE_EXTRA_REG = "00000000000000000000000000000001"

Analyzing hierarchy for module <bram_common> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001100"
	BRAM_OREG = "00000000000000000000000000000001"
	BRAM_WIDTH = "00000000000000000000000001000000"
	BRAM_WIDTH_PARITY = "00000000000000000000000001000000"
	NUM_BRAMS = "00000000000000000000000000000001"
	READ_ADDR_PIPE = "00000000000000000000000000000000"
	READ_DATA_PIPE = "00000000000000000000000000000000"
	READ_LATENCY = "00000000000000000000000000000011"
	UNUSED_ADDR = "00000000000000000000000000000110"
	UNUSED_DATA = "11111111111111111111111111100000"
	USED_ADDR = "00000000000000000000000000001001"
	WRITE_LATENCY = "00000000000000000000000000000001"
	WRITE_PIPE = "00000000000000000000000000000000"

Analyzing hierarchy for module <bram_common> in library <work> with parameters.
	ADDR_WIDTH = "00000000000000000000000000001101"
	BRAM_OREG = "00000000000000000000000000000001"
	BRAM_WIDTH = "00000000000000000000000001000000"
	BRAM_WIDTH_PARITY = "00000000000000000000000001000000"
	NUM_BRAMS = "00000000000000000000000000000001"
	READ_ADDR_PIPE = "00000000000000000000000000000000"
	READ_DATA_PIPE = "00000000000000000000000000000000"
	READ_LATENCY = "00000000000000000000000000000011"
	UNUSED_ADDR = "00000000000000000000000000000110"
	UNUSED_DATA = "11111111111111111111111111100000"
	USED_ADDR = "00000000000000000000000000001001"
	WRITE_LATENCY = "00000000000000000000000000000001"
	WRITE_PIPE = "00000000000000000000000000000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mem_ep_app_top>.
	G_ADV_DEBUG = 32'sb00000000000000000000000000000000
	G_CHIPSCOPE = 32'sb00000000000000000000000000000000
	G_MAXPAYLOADSIZE = 32'sb00000000000000000000000000000000
	G_NO_OF_LANES = 32'sb00000000000000000000000000000100
	G_REFCLKFREQ = 32'sb00000000000000000000000001100100
	G_SIM = 32'sb00000000000000000000000000000000
	G_TC_NUMBER = 32'sb00000000000000000000000000000000
	G_USER_RESETS = 32'sb00000000000000000000000000000000
	G_USE_DCM = 32'sb00000000000000000000000000000000
Module <mem_ep_app_top> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <mgtclk> in unit <mem_ep_app_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <mgtclk> in unit <mem_ep_app_top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <mgtclk> in unit <mem_ep_app_top>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <mgtclk> in unit <mem_ep_app_top>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <mgtclk> in unit <mem_ep_app_top>.
    Set user-defined property "DRIVE =  12" for instance <obuf1> in unit <mem_ep_app_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <obuf1> in unit <mem_ep_app_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuf1> in unit <mem_ep_app_top>.
    Set user-defined property "SLEW =  SLOW" for instance <obuf1> in unit <mem_ep_app_top>.
    Set user-defined property "DRIVE =  12" for instance <obuf2> in unit <mem_ep_app_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <obuf2> in unit <mem_ep_app_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuf2> in unit <mem_ep_app_top>.
    Set user-defined property "SLEW =  SLOW" for instance <obuf2> in unit <mem_ep_app_top>.
    Set user-defined property "DRIVE =  12" for instance <obuf3> in unit <mem_ep_app_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <obuf3> in unit <mem_ep_app_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuf3> in unit <mem_ep_app_top>.
    Set user-defined property "SLEW =  SLOW" for instance <obuf3> in unit <mem_ep_app_top>.
    Set user-defined property "DRIVE =  12" for instance <obuf4> in unit <mem_ep_app_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <obuf4> in unit <mem_ep_app_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuf4> in unit <mem_ep_app_top>.
    Set user-defined property "SLEW =  SLOW" for instance <obuf4> in unit <mem_ep_app_top>.
    Set user-defined property "DRIVE =  12" for instance <obuf5> in unit <mem_ep_app_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <obuf5> in unit <mem_ep_app_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuf5> in unit <mem_ep_app_top>.
    Set user-defined property "SLEW =  SLOW" for instance <obuf5> in unit <mem_ep_app_top>.
    Set user-defined property "DRIVE =  12" for instance <obuf6> in unit <mem_ep_app_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <obuf6> in unit <mem_ep_app_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuf6> in unit <mem_ep_app_top>.
    Set user-defined property "SLEW =  SLOW" for instance <obuf6> in unit <mem_ep_app_top>.
    Set user-defined property "DRIVE =  12" for instance <obuf7> in unit <mem_ep_app_top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <obuf7> in unit <mem_ep_app_top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obuf7> in unit <mem_ep_app_top>.
    Set user-defined property "SLEW =  SLOW" for instance <obuf7> in unit <mem_ep_app_top>.
Analyzing module <pci_express_wrapper> in library <work>.
	BARMONITORENABLE = 32'sb00000000000000000000000000000000
	CLKDIVIDED = "TRUE"
	CLKRATIO = 32'sb00000000000000000000000000000010
	G_SIM = 32'sb00000000000000000000000000000000
	G_USER_RESETS = 32'sb00000000000000000000000000000000
	G_USE_DCM = 32'sb00000000000000000000000000000000
	MAXPAYLOADSIZE = 32'sb00000000000000000000000000000000
	NO_OF_LANES = 32'sb00000000000000000000000000000100
	REFCLKFREQ = 32'sb00000000000000000000000001100100
Module <pci_express_wrapper> is correct for synthesis.
 
Analyzing module <pcie_top_wrapper> in library <work>.
	ACTIVELANESIN = 8'b00001111
	AERBASEPTR = 12'b000100010000
	AERCAPABILITYNEXTPTR = 12'b000100111000
	AERENABLE = 0
	AUXPOWER = 1'b0
	BAR064 = 32'sb00000000000000000000000000000000
	BAR0ADDRWIDTH_CALC = 0
	BAR0EXIST = "TRUE"
	BAR0IOMEMN = 32'sb00000000000000000000000000000000
	BAR0MASKWIDTH = 6'b010100
	BAR0PREFETCHABLE = "FALSE"
	BAR0PREFETCHABLE_CALC = "FALSE"
	BAR1ADDRWIDTH_CALC = 0
	BAR1EXIST = "FALSE"
	BAR1IOMEMN = 32'sb00000000000000000000000000000000
	BAR1MASKWIDTH = 6'b000000
	BAR1PREFETCHABLE = "FALSE"
	BAR1PREFETCHABLE_CALC = "FALSE"
	BAR264 = 32'sb00000000000000000000000000000000
	BAR2ADDRWIDTH_CALC = 0
	BAR2EXIST = "FALSE"
	BAR2IOMEMN = 32'sb00000000000000000000000000000000
	BAR2MASKWIDTH = 6'b000000
	BAR2PREFETCHABLE = "FALSE"
	BAR2PREFETCHABLE_CALC = "FALSE"
	BAR3ADDRWIDTH_CALC = 0
	BAR3EXIST = "FALSE"
	BAR3IOMEMN = 32'sb00000000000000000000000000000000
	BAR3MASKWIDTH = 6'b000000
	BAR3PREFETCHABLE = "FALSE"
	BAR3PREFETCHABLE_CALC = "FALSE"
	BAR464 = 32'sb00000000000000000000000000000000
	BAR4ADDRWIDTH_CALC = 0
	BAR4EXIST = "FALSE"
	BAR4IOMEMN = 32'sb00000000000000000000000000000000
	BAR4MASKWIDTH = 6'b000000
	BAR4PREFETCHABLE = "FALSE"
	BAR4PREFETCHABLE_CALC = "FALSE"
	BAR5EXIST = "FALSE"
	BAR5IOMEMN = 32'sb00000000000000000000000000000000
	BAR5MASKWIDTH = 6'b000000
	BAR5PREFETCHABLE = "FALSE"
	BAR5PREFETCHABLE_CALC = "FALSE"
	BARMONITORENABLE = 32'sb00000000000000000000000000000000
	CAPABILITIESPTR_CALC = 8'b01000000
	CARDBUSCISPOINTER = 32'b00000000000000000000000000000000
	CFG_NEGOTIATED_LINK_WIDTH = 6'b000000
	CLASSCODE = 24'b000001010000000000000000
	CLK25_DIVIDER = 4
	CLKDIVIDED = "TRUE"
	CLKFBOUT_MULT = 5
	CLKIN_PERIOD = 32'sb00000000000000000000000000001010
	CLKRATIO = 32'sb00000000000000000000000000000010
	COMPONENTTYPE = 32'sb00000000000000000000000000000000
	DEVICECAPABILITYENDPOINTL0SLATENCY = 3'b000
	DEVICECAPABILITYENDPOINTL1LATENCY = 3'b000
	DEVICEID = 16'b0101000001010000
	DEVICESERIALNUMBER = 64'b1110000000000000000000000000000000000001000000000000101000110101
	DSNBASEPTR = 12'b000101001000
	DSNCAPABILITYNEXTPTR = 12'b000101010100
	DSNENABLE = 32'sb00000000000000000000000000000000
	FORCENOSCRAMBLING = 1'b0
	G_SIM = 32'sb00000000000000000000000000000000
	G_USER_RESETS = 32'sb00000000000000000000000000000000
	G_USE_DCM = 32'sb00000000000000000000000000000000
	INFINITECOMPLETIONS = "TRUE"
	INTERRUPTPIN = 8'b00000000
	L0SEXITLATENCY = 32'sb00000000000000000000000000000111
	L0SEXITLATENCYCOMCLK = 32'sb00000000000000000000000000000111
	L0_PME_REQ_IN = 1'b0
	L0_TL_LINK_RETRAIN = 1'b0
	L1EXITLATENCY = 32'sb00000000000000000000000000000111
	L1EXITLATENCYCOMCLK = 32'sb00000000000000000000000000000111
	LINKCAPABILITYASPMSUPPORTEN = 32'sb00000000000000000000000000000001
	LINKCAPABILITYASPMSUPPORT_CALC = 2'b11
	LINKCAPABILITYMAXLINKWIDTH = 6'b000100
	LINKSTATUSSLOTCLOCKCONFIG = "TRUE"
	LOWPRIORITYVCCOUNT = 32'sb00000000000000000000000000000000
	MAXPAYLOADBYTES = 128
	MAXPAYLOADSIZE = 32'sb00000000000000000000000000000000
	MSIBASEPTR = 12'b000001001000
	MSICAPABILITYMULTIMSGCAP = 3'b000
	MSICAPABILITYNEXTPTR_CALC = 8'b01100000
	MSIENABLE = 32'sb00000000000000000000000000000000
	NO_OF_LANES = 32'sb00000000000000000000000000000100
	PBBASEPTR = 12'b000100111000
	PBCAPABILITYDW0BASEPOWER = 8'b00000000
	PBCAPABILITYDW0DATASCALE = 2'b00
	PBCAPABILITYDW0PMSTATE = 2'b00
	PBCAPABILITYDW0PMSUBSTATE = 3'b000
	PBCAPABILITYDW0POWERRAIL = 3'b000
	PBCAPABILITYDW0TYPE = 3'b000
	PBCAPABILITYDW1BASEPOWER = 8'b00000000
	PBCAPABILITYDW1DATASCALE = 2'b00
	PBCAPABILITYDW1PMSTATE = 2'b00
	PBCAPABILITYDW1PMSUBSTATE = 3'b000
	PBCAPABILITYDW1POWERRAIL = 3'b000
	PBCAPABILITYDW1TYPE = 3'b000
	PBCAPABILITYDW2BASEPOWER = 8'b00000000
	PBCAPABILITYDW2DATASCALE = 2'b00
	PBCAPABILITYDW2PMSTATE = 2'b00
	PBCAPABILITYDW2PMSUBSTATE = 3'b000
	PBCAPABILITYDW2POWERRAIL = 3'b000
	PBCAPABILITYDW2TYPE = 3'b000
	PBCAPABILITYDW3BASEPOWER = 8'b00000000
	PBCAPABILITYDW3DATASCALE = 2'b00
	PBCAPABILITYDW3PMSTATE = 2'b00
	PBCAPABILITYDW3PMSUBSTATE = 3'b000
	PBCAPABILITYDW3POWERRAIL = 3'b000
	PBCAPABILITYDW3TYPE = 3'b000
	PBCAPABILITYNEXTPTR = 12'b000101001000
	PBCAPABILITYSYSTEMALLOCATED = "FALSE"
	PBENABLE = 0
	PCIECAPABILITYNEXTPTR_CALC = 8'b00000000
	PLL_DIVSEL_FB = 5
	PLL_DIVSEL_REF = 2
	PMBASEPTR = 12'b000001000000
	PMCAPABILITYAUXCURRENT = 3'b000
	PMCAPABILITYD1SUPPORT = "FALSE"
	PMCAPABILITYD2SUPPORT = "FALSE"
	PMCAPABILITYDSI = "TRUE"
	PMCAPABILITYNEXTPTR_CALC = 8'b01100000
	PMCAPABILITYPMESUPPORT = 5'b00000
	PMDATA0 = 8'b00000000
	PMDATA1 = 8'b00000000
	PMDATA2 = 8'b00000000
	PMDATA3 = 8'b00000000
	PMDATA4 = 8'b00000000
	PMDATA5 = 8'b00000000
	PMDATA6 = 8'b00000000
	PMDATA7 = 8'b00000000
	PMDATASCALE0 = 0
	PMDATASCALE1 = 0
	PMDATASCALE2 = 0
	PMDATASCALE3 = 0
	PMDATASCALE4 = 0
	PMDATASCALE5 = 0
	PMDATASCALE6 = 0
	PMDATASCALE7 = 0
	PMENABLE = 1
	PORTVCCAPABILITYEXTENDEDVCCOUNT = 3'b000
	PORTVCCAPABILITYVCARBCAP = 8'b00000000
	PORTVCCAPABILITYVCARBTABLEOFFSET_CALC = 8'b00000000
	REFCLKFREQ = 32'sb00000000000000000000000001100100
	RESETMODE = "FALSE"
	RETRYRAMREADLATENCY = 3
	RETRYRAMSIZE = 32'sb00000000000000000000000000001001
	RETRYRAMSIZE_CALC = 12'b000000001001
	RETRYRAMWRITELATENCY = 1
	RETRYREADDATAPIPE = "FALSE"
	REVISIONID = 8'b00000000
	RXREADDATAPIPE = "FALSE"
	SUBSYSTEMID = 16'b0101000001010000
	SUBSYSTEMVENDORID = 16'b0001000011101110
	TIEOFFTOHIGH1 = 1'b1
	TIEOFFTOHIGH2 = 2'b11
	TIEOFFTOLOW1 = 1'b0
	TIEOFFTOLOW2 = 2'b00
	TIEOFFTOLOW3 = 3'b000
	TLRAMREADLATENCY = 3
	TLRAMWRITELATENCY = 1
	TL_RX_SIZE = 2584
	TL_TX_SIZE = 2240
	TXREADDATAPIPE = "FALSE"
	TXTSNFTS = 32'sb00000000000000000000000011111111
	TXTSNFTSCOMCLK = 32'sb00000000000000000000000011111111
	VC0RXFIFOBASEC_CALC = 13'b0000010011000
	VC0RXFIFOBASENP_CALC = 13'b0000010000000
	VC0RXFIFOBASEP_CALC = 13'b0000000000000
	VC0RXFIFOLIMITC_CALC = 13'b0000101000010
	VC0RXFIFOLIMITNP_CALC = 13'b0000010010111
	VC0RXFIFOLIMITP_CALC = 13'b0000001111111
	VC0RXFIFOSIZEC = 32'sb00000000000000000000010101011000
	VC0RXFIFOSIZEC_CALC = 1368
	VC0RXFIFOSIZEC_CALC_int = 1368
	VC0RXFIFOSIZEC_MAX = 1368
	VC0RXFIFOSIZEC_MIN = 344
	VC0RXFIFOSIZENP = 32'sb00000000000000000000000011000000
	VC0RXFIFOSIZENP_CALC = 192
	VC0RXFIFOSIZEP = 32'sb00000000000000000000010000000000
	VC0RXFIFOSIZEP_CALC = 1024
	VC0RXFIFOSIZEP_CALC_int = 1024
	VC0RXFIFOSIZEP_MAX = 1216
	VC0RXFIFOSIZEP_MIN = 320
	VC0TOTALCREDITSCD = 11'b00000000000
	VC0TOTALCREDITSCH = 7'b0000000
	VC0TOTALCREDITSNPH = 7'b0001000
	VC0TOTALCREDITSPD = 11'b00000110100
	VC0TOTALCREDITSPH = 7'b0001000
	VC0TXFIFOBASEC_CALC = 13'b0000010011000
	VC0TXFIFOBASENP_CALC = 13'b0000010000000
	VC0TXFIFOBASEP_CALC = 13'b0000000000000
	VC0TXFIFOLIMITC_CALC = 13'b0000100010111
	VC0TXFIFOLIMITNP_CALC = 13'b0000010010111
	VC0TXFIFOLIMITP_CALC = 13'b0000001111111
	VC0TXFIFOSIZEC = 32'sb00000000000000000000010000000000
	VC0TXFIFOSIZEC_CALC = 1024
	VC0TXFIFOSIZEC_CALC_int = 1024
	VC0TXFIFOSIZEC_MAX = 1152
	VC0TXFIFOSIZEC_MIN = 256
	VC0TXFIFOSIZENP = 32'sb00000000000000000000000011000000
	VC0TXFIFOSIZENP_CALC = 192
	VC0TXFIFOSIZEP = 32'sb00000000000000000000010000000000
	VC0TXFIFOSIZEP_CALC = 1024
	VC0TXFIFOSIZEP_CALC_int = 1024
	VC0TXFIFOSIZEP_MAX = 1216
	VC0TXFIFOSIZEP_MIN = 320
	VC1RXFIFOBASEC_CALC = 13'b0000101000101
	VC1RXFIFOBASENP_CALC = 13'b0000101000100
	VC1RXFIFOBASEP_CALC = 13'b0000101000011
	VC1RXFIFOLIMITC_CALC = 13'b0000101000101
	VC1RXFIFOLIMITNP_CALC = 13'b0000101000100
	VC1RXFIFOLIMITP_CALC = 13'b0000101000011
	VC1RXFIFOSIZEC = 32'sb00000000000000000000000000000000
	VC1RXFIFOSIZEC_CALC = 0
	VC1RXFIFOSIZEC_CALC_int = 0
	VC1RXFIFOSIZEC_MAX = 0
	VC1RXFIFOSIZEC_MIN = 0
	VC1RXFIFOSIZENP = 32'sb00000000000000000000000000000000
	VC1RXFIFOSIZENP_CALC = 0
	VC1RXFIFOSIZEP = 32'sb00000000000000000000000000000000
	VC1RXFIFOSIZEP_CALC = 0
	VC1RXFIFOSIZEP_CALC_int = 0
	VC1RXFIFOSIZEP_MAX = 0
	VC1RXFIFOSIZEP_MIN = 0
	VC1TOTALCREDITSCD = 11'b00000000000
	VC1TOTALCREDITSCH = 7'b0000000
	VC1TOTALCREDITSNPH = 7'b0000000
	VC1TOTALCREDITSPD = 11'b00000000000
	VC1TOTALCREDITSPH = 7'b0000000
	VC1TXFIFOBASEC_CALC = 13'b0000100011010
	VC1TXFIFOBASENP_CALC = 13'b0000100011001
	VC1TXFIFOBASEP_CALC = 13'b0000100011000
	VC1TXFIFOLIMITC_CALC = 13'b0000100011010
	VC1TXFIFOLIMITNP_CALC = 13'b0000100011001
	VC1TXFIFOLIMITP_CALC = 13'b0000100011000
	VC1TXFIFOSIZEC = 32'sb00000000000000000000000000000000
	VC1TXFIFOSIZEC_CALC = 0
	VC1TXFIFOSIZEC_CALC_int = 0
	VC1TXFIFOSIZEC_MAX = 0
	VC1TXFIFOSIZEC_MIN = 0
	VC1TXFIFOSIZENP = 32'sb00000000000000000000000000000000
	VC1TXFIFOSIZENP_CALC = 0
	VC1TXFIFOSIZEP = 32'sb00000000000000000000000000000000
	VC1TXFIFOSIZEP_CALC = 0
	VC1TXFIFOSIZEP_CALC_int = 0
	VC1TXFIFOSIZEP_MAX = 0
	VC1TXFIFOSIZEP_MIN = 0
	VCBASEPTR = 12'b000101010100
	VCCAPABILITYNEXTPTR = 12'b000000000000
	VCENABLE = 32'sb00000000000000000000000000000000
	VENDORID = 16'b0001000011101110
	XPBASEPTR = 8'b01100000
	XPDEVICEPORTTYPE = 4'b0000
	XPENABLE = 1
	XPMAXPAYLOAD = 0
	one = 32'b11111111111111111111111111111111
	zero = 32'b00000000000000000000000000000000
Module <pcie_top_wrapper> is correct for synthesis.
 
    Set user-defined property "PMDATA4 =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATA1 =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "DEVICESERIALNUMBER =  E000000001000A35" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "DEVICECAPABILITYENDPOINTL1LATENCY =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "CAPABILITIESPOINTER =  40" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW2BASEPOWER =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1TOTALCREDITSCD =  000" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW0POWERRAIL =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMCAPABILITYD1SUPPORT =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR1EXIST =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "RETRYRAMREADLATENCY =  3" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR0PREFETCHABLE =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATASCALE1 =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATA3 =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR1MASKWIDTH =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "DEVICEID =  5050" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW2POWERRAIL =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW0TYPE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW3DATASCALE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR3MASKWIDTH =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATASCALE6 =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW3PMSTATE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATASCALE0 =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW0PMSTATE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW1TYPE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "LOWPRIORITYVCCOUNT =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW2TYPE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW3BASEPOWER =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "LINKCAPABILITYMAXLINKWIDTH =  04" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0TXFIFOLIMITC =  0117" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0TXFIFOLIMITNP =  0097" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATASCALE2 =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR1IOMEMN =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATA6 =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "LINKSTATUSSLOTCLOCKCONFIG =  TRUE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "MSIBASEPTR =  048" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATASCALE3 =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "RESETMODE =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "TLRAMWRITELATENCY =  1" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "CLASSCODE =  050000" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "CLKDIVIDED =  TRUE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "MSICAPABILITYNEXTPTR =  60" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR0EXIST =  TRUE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYNEXTPTR =  148" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATASCALE4 =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBBASEPTR =  138" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATASCALE5 =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0RXFIFOLIMITP =  007F" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR2MASKWIDTH =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PCIECAPABILITYNEXTPTR =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "DEVICECAPABILITYENDPOINTL0SLATENCY =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW2PMSTATE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0RXFIFOLIMITC =  0142" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMBASEPTR =  040" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR1PREFETCHABLE =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW1POWERRAIL =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0TXFIFOLIMITP =  007F" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR4ADDRWIDTH =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0RXFIFOBASEC =  0098" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR3ADDRWIDTH =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1RXFIFOBASEC =  0145" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1RXFIFOBASENP =  0144" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1RXFIFOLIMITC =  0145" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR4EXIST =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "TXTSNFTSCOMCLK =  255" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATA2 =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR4MASKWIDTH =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR4IOMEMN =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0TOTALCREDITSPD =  034" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0TOTALCREDITSPH =  08" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR2EXIST =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0TXFIFOBASEC =  0098" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0TXFIFOBASENP =  0080" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR3EXIST =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR4PREFETCHABLE =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW2DATASCALE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0RXFIFOBASENP =  0080" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR0IOMEMN =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0RXFIFOLIMITNP =  0097" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "CARDBUSCISPOINTER =  00000000" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR0ADDRWIDTH =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW2PMSUBSTATE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "XPBASEPTR =  60" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "XPDEVICEPORTTYPE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "XPMAXPAYLOAD =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0RXFIFOBASEP =  0000" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMCAPABILITYDSI =  TRUE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW3POWERRAIL =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "AERBASEPTR =  110" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1RXFIFOLIMITP =  0143" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYSYSTEMALLOCATED =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATASCALE7 =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW3PMSUBSTATE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "RETRYRAMWRITELATENCY =  1" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW3TYPE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PORTVCCAPABILITYVCARBCAP =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATA0 =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "MSICAPABILITYMULTIMSGCAP =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0TOTALCREDITSCD =  000" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR5PREFETCHABLE =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR2IOMEMN =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMCAPABILITYNEXTPTR =  60" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR2PREFETCHABLE =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1TXFIFOLIMITNP =  0119" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0TXFIFOBASEP =  0000" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMCAPABILITYAUXCURRENT =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "AERCAPABILITYNEXTPTR =  138" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "INTERRUPTPIN =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "L0SEXITLATENCY =  7" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PORTVCCAPABILITYVCARBTABLEOFFSET =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1RXFIFOBASEP =  0143" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW0BASEPOWER =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "REVISIONID =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR3IOMEMN =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "LINKCAPABILITYASPMSUPPORT =  3" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "TLRAMREADLATENCY =  3" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMCAPABILITYD2SUPPORT =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "ACTIVELANESIN =  0F" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1TXFIFOBASEC =  011A" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATA5 =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "TXTSNFTS =  255" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW1PMSUBSTATE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VENDORID =  10EE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1TOTALCREDITSNPH =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMCAPABILITYPMESUPPORT =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR0MASKWIDTH =  14" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "DSNBASEPTR =  148" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW0PMSUBSTATE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1TOTALCREDITSCH =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1TOTALCREDITSPD =  000" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1TOTALCREDITSPH =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR1ADDRWIDTH =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VCBASEPTR =  154" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "DSNCAPABILITYNEXTPTR =  154" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PORTVCCAPABILITYEXTENDEDVCCOUNT =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR5EXIST =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0TOTALCREDITSCH =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC0TOTALCREDITSNPH =  08" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW0DATASCALE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "INFINITECOMPLETIONS =  TRUE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1TXFIFOLIMITC =  011A" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW1DATASCALE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "SUBSYSTEMID =  5050" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "SUBSYSTEMVENDORID =  10EE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1TXFIFOBASENP =  0119" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1TXFIFOBASEP =  0118" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1RXFIFOLIMITNP =  0144" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "L0SEXITLATENCYCOMCLK =  7" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW1PMSTATE =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "L1EXITLATENCYCOMCLK =  7" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PBCAPABILITYDW1BASEPOWER =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR5MASKWIDTH =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR3PREFETCHABLE =  FALSE" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR2ADDRWIDTH =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VC1TXFIFOLIMITP =  0118" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "VCCAPABILITYNEXTPTR =  000" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "RETRYRAMSIZE =  009" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "BAR5IOMEMN =  0" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "PMDATA7 =  00" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "L1EXITLATENCY =  7" for instance <pcie_ep> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].tx_data_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].tx_data_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].tx_data_2> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].tx_data_3> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].tx_data_4> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].tx_data_5> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].tx_data_6> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].tx_data_7> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].tx_data_k> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].tx_elec_idle> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].tx_detect_rx_loopback> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].tx_compliance> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].power_down_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].power_down_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_polarity> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].reset> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_data_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_data_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_data_2> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_data_3> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_data_4> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_data_5> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_data_6> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_data_7> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_data_k> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_elec_idle> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_valid> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_phy_status> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rxchanisaligned> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_status_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_status_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[0].rx_status_2> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].tx_data_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].tx_data_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].tx_data_2> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].tx_data_3> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].tx_data_4> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].tx_data_5> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].tx_data_6> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].tx_data_7> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].tx_data_k> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].tx_elec_idle> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].tx_detect_rx_loopback> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].tx_compliance> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].power_down_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].power_down_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_polarity> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].reset> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_data_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_data_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_data_2> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_data_3> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_data_4> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_data_5> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_data_6> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_data_7> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_data_k> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_elec_idle> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_valid> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_phy_status> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rxchanisaligned> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_status_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_status_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[1].rx_status_2> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].tx_data_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].tx_data_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].tx_data_2> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].tx_data_3> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].tx_data_4> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].tx_data_5> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].tx_data_6> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].tx_data_7> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].tx_data_k> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].tx_elec_idle> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].tx_detect_rx_loopback> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].tx_compliance> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].power_down_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].power_down_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_polarity> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].reset> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_data_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_data_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_data_2> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_data_3> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_data_4> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_data_5> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_data_6> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_data_7> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_data_k> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_elec_idle> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_valid> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_phy_status> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rxchanisaligned> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_status_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_status_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[2].rx_status_2> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].tx_data_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].tx_data_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].tx_data_2> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].tx_data_3> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].tx_data_4> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].tx_data_5> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].tx_data_6> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].tx_data_7> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].tx_data_k> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].tx_elec_idle> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].tx_detect_rx_loopback> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].tx_compliance> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].power_down_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].power_down_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_polarity> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].reset> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_data_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_data_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_data_2> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_data_3> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_data_4> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_data_5> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_data_6> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_data_7> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_data_k> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_elec_idle> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_valid> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_phy_status> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rxchanisaligned> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_status_0> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_status_1> in unit <pcie_top_wrapper>.
    Set user-defined property "INIT =  0" for instance <flop[3].rx_status_2> in unit <pcie_top_wrapper>.
Analyzing module <pcie_clocking> in library <work>.
	CLKFBOUT_MULT = 32'sb00000000000000000000000000000101
	CLKIN_PERIOD = 32'sb00000000000000000000000000001010
	G_DIVIDE_VAL = 32'sb00000000000000000000000000000010
	G_DVIDED_VAL_PLL = 32'sb00000000000000000000000000000100
	G_USE_DCM = 32'sb00000000000000000000000000000000
Module <pcie_clocking> is correct for synthesis.
 
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKIN1_PERIOD =  10.0000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKFBOUT_MULT =  5" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT0_DIVIDE =  2" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT1_DIVIDE =  4" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "REF_JITTER =  0.1000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "EN_REL =  FALSE" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT2_DIVIDE =  1" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <use_pll.pll_adv_i> in unit <pcie_clocking>.
Analyzing module <pcie_mim_wrapper> in library <work>.
	BRAM_SIZE = 32'sb00000000000000000001000000000000
	NUM_RETRY_BRAMS = 32'sb00000000000000000000000000000001
	NUM_TL_RX_BRAMS = 32'sb00000000000000000000000000000001
	NUM_TL_TX_BRAMS = 32'sb00000000000000000000000000000001
	RETRYRAMREADLATENCY = 32'sb00000000000000000000000000000011
	RETRYRAMSIZE = 12'b000000001001
	RETRYRAMWRITELATENCY = 32'sb00000000000000000000000000000001
	RETRYREADADDRPIPE = 32'sb00000000000000000000000000000000
	RETRYREADDATAPIPE = 32'sb00000000000000000000000000000000
	RETRYWRITEPIPE = 32'sb00000000000000000000000000000000
	RXREADADDRPIPE = 32'sb00000000000000000000000000000000
	RXREADDATAPIPE = 32'sb00000000000000000000000000000000
	RXWRITEPIPE = 32'sb00000000000000000000000000000000
	TLRAMREADLATENCY = 32'sb00000000000000000000000000000011
	TLRAMWRITELATENCY = 32'sb00000000000000000000000000000001
	TL_RX_SIZE = 32'sb00000000000000000000101000011000
	TL_TX_SIZE = 32'sb00000000000000000000100011000000
	TXREADADDRPIPE = 32'sb00000000000000000000000000000000
	TXREADDATAPIPE = 32'sb00000000000000000000000000000000
	TXWRITEPIPE = 32'sb00000000000000000000000000000000
"../example_design/../src/pcie_mim_wrapper.v" line 125: $display : ===== Number of BRAMS for RETRYRAM =          1  =====
"../example_design/../src/pcie_mim_wrapper.v" line 126: $display : ===== Number of BRAMS for TL_TXRAM =          1  =====
"../example_design/../src/pcie_mim_wrapper.v" line 127: $display : ===== Number of BRAMS for TL_RXRAM =          1  =====
Module <pcie_mim_wrapper> is correct for synthesis.
 
Analyzing module <bram_common.1> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000001100
	BRAM_OREG = 32'sb00000000000000000000000000000001
	BRAM_WIDTH = 32'sb00000000000000000000000001000000
	BRAM_WIDTH_PARITY = 32'sb00000000000000000000000001000000
	NUM_BRAMS = 32'sb00000000000000000000000000000001
	READ_ADDR_PIPE = 32'sb00000000000000000000000000000000
	READ_DATA_PIPE = 32'sb00000000000000000000000000000000
	READ_LATENCY = 32'sb00000000000000000000000000000011
	UNUSED_ADDR = 32'sb00000000000000000000000000000110
	UNUSED_DATA = 32'sb11111111111111111111111111100000
	USED_ADDR = 32'sb00000000000000000000000000001001
	WRITE_LATENCY = 32'sb00000000000000000000000000000001
	WRITE_PIPE = 32'sb00000000000000000000000000000000
Module <bram_common.1> is correct for synthesis.
 
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT =  000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "SRVAL =  000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "DO_REG =  1" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "EN_ECC_SCRUB =  FALSE" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.1>.
Analyzing module <bram_common.2> in library <work>.
	ADDR_WIDTH = 32'sb00000000000000000000000000001101
	BRAM_OREG = 32'sb00000000000000000000000000000001
	BRAM_WIDTH = 32'sb00000000000000000000000001000000
	BRAM_WIDTH_PARITY = 32'sb00000000000000000000000001000000
	NUM_BRAMS = 32'sb00000000000000000000000000000001
	READ_ADDR_PIPE = 32'sb00000000000000000000000000000000
	READ_DATA_PIPE = 32'sb00000000000000000000000000000000
	READ_LATENCY = 32'sb00000000000000000000000000000011
	UNUSED_ADDR = 32'sb00000000000000000000000000000110
	UNUSED_DATA = 32'sb11111111111111111111111111100000
	USED_ADDR = 32'sb00000000000000000000000000001001
	WRITE_LATENCY = 32'sb00000000000000000000000000000001
	WRITE_PIPE = 32'sb00000000000000000000000000000000
Module <bram_common.2> is correct for synthesis.
 
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "EN_ECC_READ =  FALSE" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT =  000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "SRVAL =  000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "EN_ECC_WRITE =  FALSE" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "DO_REG =  1" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "EN_ECC_SCRUB =  FALSE" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <generate_sdp.ram_sdp_inst> in unit <bram_common.2>.
Analyzing module <pcie_gt_wrapper> in library <work>.
	CLK25_DIVIDER = 32'sb00000000000000000000000000000100
	NO_OF_LANES = 32'sb00000000000000000000000000000100
	PLL_DIVSEL_FB = 32'sb00000000000000000000000000000101
	PLL_DIVSEL_REF = 32'sb00000000000000000000000000000010
	SIM = 32'sb00000000000000000000000000000000
WARNING:Xst:916 - "../example_design/../src/pcie_gt_wrapper.v" line 764: Delay is ignored for synthesis.
WARNING:Xst:916 - "../example_design/../src/pcie_gt_wrapper.v" line 766: Delay is ignored for synthesis.
WARNING:Xst:916 - "../example_design/../src/pcie_gt_wrapper.v" line 764: Delay is ignored for synthesis.
WARNING:Xst:916 - "../example_design/../src/pcie_gt_wrapper.v" line 766: Delay is ignored for synthesis.
WARNING:Xst:916 - "../example_design/../src/pcie_gt_wrapper.v" line 764: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <pcie_gt_wrapper> is correct for synthesis.
 
    Set user-defined property "LOC =  SLICE_X58Y59" for instance <l0_reg_tx_data0> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_tx_data0> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_tx_data1> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y59" for instance <l0_reg_tx_data1> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_tx_data2> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y59" for instance <l0_reg_tx_data2> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_tx_data3> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y59" for instance <l0_reg_tx_data3> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_tx_data4> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y58" for instance <l0_reg_tx_data4> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y58" for instance <l0_reg_tx_data5> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_tx_data5> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_tx_data6> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y58" for instance <l0_reg_tx_data6> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y58" for instance <l0_reg_tx_data7> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_tx_data7> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_tx_data_k> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y58" for instance <l0_reg_tx_data_k> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y58" for instance <l0_reg_tx_elec_idle> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_tx_elec_idle> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y58" for instance <l0_reg_tx_compliance> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_tx_compliance> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y59" for instance <l0_reg_tx_detect_rx_loopback> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_tx_detect_rx_loopback> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_power_down0> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y59" for instance <l0_reg_power_down0> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y59" for instance <l0_reg_power_down1> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l0_reg_power_down1> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_tx_data0> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y40" for instance <l1_reg_tx_data0> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_tx_data1> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y40" for instance <l1_reg_tx_data1> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y40" for instance <l1_reg_tx_data2> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_tx_data2> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_tx_data3> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y40" for instance <l1_reg_tx_data3> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y41" for instance <l1_reg_tx_data4> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_tx_data4> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_tx_data5> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y41" for instance <l1_reg_tx_data5> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_tx_data6> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y41" for instance <l1_reg_tx_data6> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_tx_data7> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y41" for instance <l1_reg_tx_data7> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_tx_data_k> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y40" for instance <l1_reg_tx_data_k> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y40" for instance <l1_reg_tx_elec_idle> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_tx_elec_idle> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y40" for instance <l1_reg_tx_compliance> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_tx_compliance> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_tx_detect_rx_loopback> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y41" for instance <l1_reg_tx_detect_rx_loopback> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_power_down0> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y41" for instance <l1_reg_power_down0> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l1_reg_power_down1> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y41" for instance <l1_reg_power_down1> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_tx_data0> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y39" for instance <l2_reg_tx_data0> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_tx_data1> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y39" for instance <l2_reg_tx_data1> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_tx_data2> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y39" for instance <l2_reg_tx_data2> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y39" for instance <l2_reg_tx_data3> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_tx_data3> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_tx_data4> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y38" for instance <l2_reg_tx_data4> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y38" for instance <l2_reg_tx_data5> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_tx_data5> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y38" for instance <l2_reg_tx_data6> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_tx_data6> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y38" for instance <l2_reg_tx_data7> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_tx_data7> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y38" for instance <l2_reg_tx_data_k> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_tx_data_k> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y38" for instance <l2_reg_tx_elec_idle> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_tx_elec_idle> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_tx_compliance> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y38" for instance <l2_reg_tx_compliance> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y39" for instance <l2_reg_tx_detect_rx_loopback> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_tx_detect_rx_loopback> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_power_down0> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y39" for instance <l2_reg_power_down0> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l2_reg_power_down1> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y39" for instance <l2_reg_power_down1> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_tx_data0> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y20" for instance <l3_reg_tx_data0> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y20" for instance <l3_reg_tx_data1> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_tx_data1> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_tx_data2> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y20" for instance <l3_reg_tx_data2> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y20" for instance <l3_reg_tx_data3> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_tx_data3> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y21" for instance <l3_reg_tx_data4> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_tx_data4> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_tx_data5> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y21" for instance <l3_reg_tx_data5> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y21" for instance <l3_reg_tx_data6> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_tx_data6> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_tx_data7> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X58Y21" for instance <l3_reg_tx_data7> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y20" for instance <l3_reg_tx_data_k> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_tx_data_k> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_tx_elec_idle> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y20" for instance <l3_reg_tx_elec_idle> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y20" for instance <l3_reg_tx_compliance> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_tx_compliance> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_tx_detect_rx_loopback> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y21" for instance <l3_reg_tx_detect_rx_loopback> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_power_down0> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y21" for instance <l3_reg_power_down0> in unit <pcie_gt_wrapper>.
    Set user-defined property "LOC =  SLICE_X59Y21" for instance <l3_reg_power_down1> in unit <pcie_gt_wrapper>.
    Set user-defined property "INIT =  0" for instance <l3_reg_power_down1> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MAX_BURST_1 =  7" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "AC_CAP_DIS_0 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_0 =  1111" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_0 =  0110111100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "DEC_MCOMMA_DETECT_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TERMINATION_IMP_0 =  50" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_LEVEL_1 =  2" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TRANS_TIME_NON_P2_1 =  0019" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_MIN_LAT_1 =  16" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "AC_CAP_DIS_1 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_0 =  0001001010" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_2_0 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_DET_LEN_0 =  1" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PRBS_ERR_THRESHOLD_0 =  00000001" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PCOMMA_10B_VALUE_0 =  0101111100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RCV_TERM_GND_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_1 =  1111" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_DET_LEN_1 =  1" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MIN_WAKE_0 =  4" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PCOMMA_DETECT_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_USE_0 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_1_0 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MAX_WAKE_1 =  7" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "MCOMMA_DETECT_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_4_1 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK25_DIVIDER =  4" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_SATA_1 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_1 =  7" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_4_0 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TERMINATION_IMP_1 =  50" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_TXDIVSEL_COMM_OUT =  1" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_RXDIVSEL_OUT_1 =  1" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_DIVSEL_REF =  2" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "ALIGN_COMMA_WORD_0 =  1" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "COM_BURST_VAL_0 =  1111" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "COMMA_DOUBLE_0 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_LOS_INVALID_INCR_0 =  8" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_MAX_LAT_1 =  18" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_BURST_VAL_0 =  100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_ADJ_LEN_1 =  1" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MAX_INIT_1 =  22" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_0 =  4" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_0 =  1111" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "DEC_PCOMMA_DETECT_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "COMMA_10B_ENABLE_0 =  1111111111" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_1_1 =  0100011100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_0 =  7" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "DEC_PCOMMA_DETECT_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TXRX_INVERT_1 =  00000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_MODE_0 =  MASTER" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_0 =  0001001010" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLKINDC_B =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_0 =  0001001010" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "MCOMMA_10B_VALUE_0 =  1010000011" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_STATUS_FMT_1 =  PCIE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MIN_BURST_0 =  4" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_1 =  0001001010" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_1_0 =  0100011100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RCV_TERM_GND_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PMA_RX_CFG_1 =  0DCE089" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_1 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_0 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_CORRECT_USE_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_3_1 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MAX_BURST_0 =  7" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_BURST_VAL_1 =  100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_DIVSEL_FB =  5" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "ALIGN_COMMA_WORD_1 =  1" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_USE_1 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "COMMA_10B_ENABLE_1 =  1111111111" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "COMMA_DOUBLE_1 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS1 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "COM_BURST_VAL_1 =  1111" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_XCLK_SEL_1 =  RXREC" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TRANS_TIME_TO_P2_0 =  0064" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_1 =  4" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_LEVEL_0 =  3" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_4_0 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_2_1 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "DEC_MCOMMA_DETECT_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_SLIDE_MODE_1 =  PCS" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RCV_TERM_VTTRX_1 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_SYNC_FILTERB =  1" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_PRECEDENCE_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_BUFFER_USE_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MIN_INIT_1 =  12" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_DIFF_BOOST_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_1 =  0110111100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_XCLK_SEL_0 =  RXREC" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "OOBDETECT_THRESHOLD_1 =  010" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_ADJ_LEN_0 =  1" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_IDLE_VAL_1 =  011" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_4_1 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_3_1 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_0 =  1111" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PCOMMA_10B_VALUE_1 =  0101111100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RCV_TERM_MID_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_LOS_INVALID_INCR_1 =  8" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TXRX_INVERT_0 =  00000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_3_0 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_1 =  1111" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_LOS_THRESHOLD_1 =  128" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_0 =  7" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_XCLK_SEL_1 =  TXOUT" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_1 =  7" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_CORRECT_USE_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_MAX_LAT_0 =  18" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_0 =  1111" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "MCOMMA_10B_VALUE_1 =  1010000011" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_1 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_0 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_KEEP_IDLE_1 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_BUFFER_USE_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_0 =  5" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_0 =  0100111100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PRBS_ERR_THRESHOLD_1 =  00000001" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_LOS_THRESHOLD_0 =  128" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_PRECEDENCE_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_1 =  0100111100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PCI_EXPRESS_MODE_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_BUFFER_USE_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "OVERSAMPLE_MODE =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MIN_INIT_0 =  12" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TERMINATION_CTRL =  10100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SIM_PLL_PERDIV2 =  190" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PMA_CDR_SCAN_0 =  6C08040" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_1 =  1111" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_1 =  0100111100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MAX_WAKE_0 =  7" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "OOB_CLK_DIVIDER =  4" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_1 =  1111" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS0 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_1 =  0100011100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_2_0 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_0 =  0110111100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_MODE_1 =  SLAVE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SIM_GTPRESET_SPEEDUP =  0" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_SLIDE_MODE_0 =  PCS" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_BUFFER_USE_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_TXDIVSEL_OUT_1 =  1" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PCOMMA_DETECT_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MIN_BURST_1 =  4" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_0 =  0100111100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TRANS_TIME_FROM_P2_1 =  003C" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "OOBDETECT_THRESHOLD_0 =  010" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MAX_INIT_0 =  22" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_1 =  5" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_1 =  0001001010" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_3_0 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_XCLK_SEL_0 =  TXOUT" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_0 =  0100011100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_DIFF_BOOST_0 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TRANS_TIME_TO_P2_1 =  0064" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_1 =  0001001010" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_TXDIVSEL_OUT_0 =  1" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_SATA_0 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "MCOMMA_DETECT_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RCV_TERM_MID_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_1_1 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_1 =  0110111100" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TRANS_TIME_NON_P2_0 =  0019" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TRANS_TIME_FROM_P2_0 =  003C" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_STATUS_FMT_0 =  PCIE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_2_1 =  0000000000" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_MIN_LAT_0 =  16" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PCI_EXPRESS_MODE_1 =  TRUE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RCV_TERM_VTTRX_0 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_KEEP_IDLE_0 =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_IDLE_VAL_0 =  011" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MIN_WAKE_1 =  4" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PMA_CDR_SCAN_1 =  6C08040" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_RXDIVSEL_OUT_0 =  1" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TERMINATION_OVRD =  FALSE" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PMA_RX_CFG_0 =  0DCE089" for instance <GTPD[0].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_1 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PMA_RX_CFG_1 =  0DCE089" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS1 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_MAX_LAT_0 =  18" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "DEC_PCOMMA_DETECT_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_1 =  7" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_0 =  4" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TRANS_TIME_NON_P2_0 =  0019" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_0 =  0001001010" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "DEC_PCOMMA_DETECT_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_0 =  0100111100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_TXDIVSEL_COMM_OUT =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_1 =  0100011100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK25_DIVIDER =  4" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "COMMA_DOUBLE_0 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_BURST_VAL_0 =  100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MAX_INIT_1 =  22" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_3_0 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_1 =  0110111100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "MCOMMA_10B_VALUE_1 =  1010000011" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_DIVSEL_REF =  2" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_3_0 =  0110111100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_RXDIVSEL_OUT_0 =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_1 =  1111" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_DIFF_BOOST_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "ALIGN_COMMA_WORD_0 =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PCOMMA_DETECT_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_CORRECT_USE_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TXRX_INVERT_0 =  00000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PMA_CDR_SCAN_1 =  6C08040" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_0 =  0110111100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_TXDIVSEL_OUT_1 =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_0 =  7" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_4_1 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_SATA_0 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_PRECEDENCE_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_DET_LEN_0 =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "OOB_CLK_DIVIDER =  4" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_3_1 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MIN_WAKE_0 =  4" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_STATUS_FMT_1 =  PCIE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_1 =  0100111100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RCV_TERM_GND_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RCV_TERM_VTTRX_1 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TRANS_TIME_TO_P2_1 =  0064" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "COMMA_10B_ENABLE_0 =  1111111111" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RCV_TERM_MID_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MAX_INIT_0 =  22" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TRANS_TIME_FROM_P2_0 =  003C" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_1 =  5" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_4_1 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PCI_EXPRESS_MODE_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MAX_BURST_0 =  7" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "COMMA_10B_ENABLE_1 =  1111111111" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_SLIDE_MODE_1 =  PCS" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_LEVEL_0 =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "AC_CAP_DIS_0 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_DIFF_BOOST_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_USE_1 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PMA_CDR_SCAN_0 =  6C08040" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RCV_TERM_MID_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_0 =  0001001010" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_USE_0 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_BURST_VAL_1 =  100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_DET_LEN_1 =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MAX_WAKE_0 =  7" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TXRX_INVERT_1 =  00000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_DIVSEL_FB =  5" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "OVERSAMPLE_MODE =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PCOMMA_DETECT_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MAX_WAKE_1 =  7" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_1_1 =  0001001010" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_2_MAX_SKEW_0 =  7" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_2_1 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_KEEP_IDLE_0 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_3_0 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_0 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MAX_BURST_1 =  7" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_IDLE_VAL_1 =  011" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_MODE_0 =  SLAVE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_BUFFER_USE_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PRBS_ERR_THRESHOLD_1 =  00000001" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_LOS_INVALID_INCR_0 =  8" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "DEC_MCOMMA_DETECT_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_DECODE_SEQ_MATCH_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_2_0 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_ADJ_LEN_1 =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_LOS_INVALID_INCR_1 =  8" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_LOSS_OF_SYNC_FSM_0 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_1_1 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_1 =  1111" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_LOS_THRESHOLD_0 =  128" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_XCLK_SEL_0 =  TXOUT" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "COM_BURST_VAL_0 =  1111" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_RXDIVSEL_OUT_1 =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_2_1 =  0001001010" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_0 =  1111" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MIN_INIT_0 =  12" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PMA_RX_CFG_0 =  0DCE089" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_REPEAT_WAIT_0 =  5" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TRANS_TIME_TO_P2_0 =  0064" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_1_MAX_SKEW_1 =  7" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_2_0 =  0100111100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MIN_BURST_1 =  4" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_LOS_THRESHOLD_1 =  128" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_4_1 =  0110111100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_XCLK_SEL_1 =  TXOUT" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_4_0 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TERMINATION_CTRL =  10100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_MAX_LAT_1 =  18" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_ADJ_LEN_0 =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_USE_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_IDLE_VAL_0 =  011" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TERMINATION_OVRD =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TRANS_TIME_FROM_P2_1 =  003C" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_MIN_LAT_1 =  16" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_STATUS_FMT_0 =  PCIE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MIN_INIT_1 =  12" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_BUFFER_USE_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_1_0 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_4_0 =  0100011100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_PRECEDENCE_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PCOMMA_10B_VALUE_1 =  0101111100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLKINDC_B =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "OOBDETECT_THRESHOLD_0 =  010" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SIM_PLL_PERDIV2 =  190" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "MCOMMA_DETECT_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_BUFFER_USE_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_1_1 =  0100011100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "COM_BURST_VAL_1 =  1111" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_LEN_1 =  4" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_INSERT_IDLE_FLAG_1 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TX_SYNC_FILTERB =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_4_0 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "MCOMMA_10B_VALUE_0 =  1010000011" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_1_0 =  0100011100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MIN_BURST_0 =  4" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_2_1 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PRBS_ERR_THRESHOLD_0 =  00000001" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_2_0 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "AC_CAP_DIS_1 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_1 =  0001001010" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "OOBDETECT_THRESHOLD_1 =  010" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TERMINATION_IMP_0 =  50" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_MIN_LAT_0 =  16" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_3_1 =  0000000000" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TERMINATION_IMP_1 =  50" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SATA_MIN_WAKE_1 =  4" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_BUFFER_USE_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SIM_GTPRESET_SPEEDUP =  0" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_MODE_1 =  SLAVE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PCOMMA_10B_VALUE_0 =  0101111100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_3_0 =  0001001010" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_XCLK_SEL_0 =  RXREC" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "COMMA_DOUBLE_1 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "DEC_VALID_COMMA_ONLY_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_CORRECT_USE_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_SATA_1 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "MCOMMA_DETECT_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RCV_TERM_GND_0 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_1_1 =  0100111100" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "SIM_RECEIVER_DETECT_PASS0 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_KEEP_IDLE_1 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_SLIDE_MODE_0 =  PCS" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "ALIGN_COMMA_WORD_1 =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "TRANS_TIME_NON_P2_1 =  0019" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_0 =  1111" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_2_ENABLE_0 =  1111" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_2_ENABLE_1 =  1111" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_LEVEL_1 =  0" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PLL_TXDIVSEL_OUT_0 =  1" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RCV_TERM_VTTRX_0 =  FALSE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "PCI_EXPRESS_MODE_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "DEC_MCOMMA_DETECT_1 =  TRUE" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "RX_XCLK_SEL_1 =  RXREC" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CHAN_BOND_SEQ_1_ENABLE_1 =  1111" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
    Set user-defined property "CLK_COR_SEQ_1_ENABLE_0 =  1111" for instance <GTPD[2].GTP_i> in unit <pcie_gt_wrapper>.
Analyzing module <pcie_reset_logic> in library <work>.
	G_RESETMODE = "FALSE"
	G_RESETSUBMODE = 32'sb00000000000000000000000000000000
	G_USE_EXTRA_REG = 32'sb00000000000000000000000000000001
Module <pcie_reset_logic> is correct for synthesis.
 
Analyzing module <completer_mem_block_top> in library <work>.
	G_BAR0_MASK_WIDTH = 32'sb00000000000000000000000000010100
	G_RAM_READ_LATENCY = 32'sb00000000000000000000000000000010
	G_TC_NUMBER = 32'sb00000000000000000000000000000000
	G_USER_WIDTH = 32'sb00000000000000000000000001000000
Module <completer_mem_block_top> is correct for synthesis.
 
Analyzing module <completer_mem_block_machine> in library <work>.
	G_BAR0_MASK_WIDTH = 32'sb00000000000000000000000000010100
	G_READ_LATENCY = 32'sb00000000000000000000000000000010
	G_TC_NUMBER = 32'sb00000000000000000000000000000000
	G_USER_WIDTH = 32'sb00000000000000000000000001000000
"../example_design/../example_design/completer_mem_block_machine.v" line 1937: $display : ** WARNING: This Endpoint Completer Reference Design cannot return multiple completions.
"../example_design/../example_design/completer_mem_block_machine.v" line 1938: $display : ** WARNING: The requested completion is being capped at Max Payload size.
Module <completer_mem_block_machine> is correct for synthesis.
 
Analyzing module <completer_mem_block> in library <work>.
	G_RAM_DEPTH = 32'sb00000000000000000000000000000010
	G_RAM_READ_LATENCY = 32'sb00000000000000000000000000000010
	G_RAM_SIZE = 32'sb00000000000000000000000000010000
	G_RAM_WRITE_LATENCY = 32'sb00000000000000000000000000000001
Module <completer_mem_block> is correct for synthesis.
 
    Set user-defined property "DOB_REG =  1" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_WIDTH_A =  36" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_WIDTH_B =  36" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "SRVAL_B =  000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "DOA_REG =  0" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "SRVAL_A =  000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_B =  000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "READ_WIDTH_A =  36" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_A =  000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "READ_WIDTH_B =  36" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[0].ldword> in unit <completer_mem_block>.
    Set user-defined property "DOB_REG =  1" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_WIDTH_A =  36" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_WIDTH_B =  36" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "SRVAL_B =  000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "DOA_REG =  0" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "SRVAL_A =  000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_B =  000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "READ_WIDTH_A =  36" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_A =  000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "READ_WIDTH_B =  36" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_ldword[1].ldword> in unit <completer_mem_block>.
    Set user-defined property "DOB_REG =  1" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_WIDTH_A =  36" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_WIDTH_B =  36" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "SRVAL_B =  000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "DOA_REG =  0" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "SRVAL_A =  000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_B =  000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "READ_WIDTH_A =  36" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_A =  000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "READ_WIDTH_B =  36" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[0].hdword> in unit <completer_mem_block>.
    Set user-defined property "DOB_REG =  1" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_53 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_61 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_74 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_50 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_64 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_51 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_52 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_67 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_72 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_WIDTH_A =  36" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_48 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_42 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_71 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_WIDTH_B =  36" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_54 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_76 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_73 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "SRVAL_B =  000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_43 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "DOA_REG =  0" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_66 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_44 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_55 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_60 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_63 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "SRVAL_A =  000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_MODE_A =  READ_FIRST" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_B =  000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_65 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_70 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_56 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_59 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_68 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_78 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_75 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_45 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_77 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_40 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_79 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_5C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_7C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "READ_WIDTH_A =  36" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_A =  000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_69 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "RAM_EXTENSION_B =  NONE" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "READ_WIDTH_B =  36" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_46 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_58 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_4F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "WRITE_MODE_B =  READ_FIRST" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "RAM_EXTENSION_A =  NONE" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_6F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_49 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_41 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_57 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_62 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INITP_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_47 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <gen_hdword[1].hdword> in unit <completer_mem_block>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <wr_done> in unit <pcie_top_wrapper> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <vhdl2v_32/loopvar> in unit <completer_mem_block_machine> has a constant value of 1000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <leds_out_int> in unit <completer_mem_block_machine> has a constant value of 11111111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <stored_header4> in unit <completer_mem_block_machine> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <pcie_reset_logic>.
    Related source file is "../example_design/../src/pcie_reset_logic.v".
WARNING:Xst:647 - Input <crmdohotresetn> is never used.
WARNING:Xst:646 - Signal <dl_down_reset_n> is assigned but never used.
    Found 1-bit register for signal <resetmode_false.crmpwrsoftresetn_capture>.
    Found 1-bit register for signal <resetmode_false.ltssm_dl_down_last_state>.
    Found 1-bit register for signal <resetmode_false.ltssm_linkdown_hot_reset_reg_n>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <pcie_reset_logic> synthesized.


Synthesizing Unit <completer_mem_block_machine>.
    Related source file is "../example_design/../example_design/completer_mem_block_machine.v".
WARNING:Xst:647 - Input <rx_config_partial> is never used.
WARNING:Xst:647 - Input <rx_completion_available<7:1>> is never used.
WARNING:Xst:647 - Input <rx_non_posted_available<7:1>> is never used.
WARNING:Xst:647 - Input <rx_header> is never used.
WARNING:Xst:647 - Input <rx_config_available> is never used.
WARNING:Xst:647 - Input <rx_posted_available<7:1>> is never used.
WARNING:Xst:647 - Input <rx_posted_partial> is never used.
WARNING:Xst:647 - Input <tx_posted_ready> is never used.
WARNING:Xst:647 - Input <tx_non_posted_ready> is never used.
WARNING:Xst:647 - Input <rx_discard> is never used.
WARNING:Xst:647 - Input <tx_completion_ready<7:1>> is never used.
WARNING:Xst:647 - Input <rx_non_posted_partial> is never used.
WARNING:Xst:647 - Input <rx_first> is never used.
WARNING:Xst:647 - Input <tx_config_ready> is never used.
WARNING:Xst:647 - Input <rx_completion_partial> is never used.
WARNING:Xst:646 - Signal <long_address<63:20>> is assigned but never used.
WARNING:Xst:646 - Signal <long_address<1:0>> is assigned but never used.
WARNING:Xst:646 - Signal <stored_header1<31>> is assigned but never used.
WARNING:Xst:646 - Signal <stored_header1<23>> is assigned but never used.
WARNING:Xst:646 - Signal <stored_header1<19:16>> is assigned but never used.
WARNING:Xst:646 - Signal <stored_header1<14>> is assigned but never used.
WARNING:Xst:646 - Signal <stored_header1<11:10>> is assigned but never used.
WARNING:Xst:646 - Signal <length_in_bytes<12>> is assigned but never used.
WARNING:Xst:646 - Signal <ending_addr> is assigned but never used.
INFO:Xst:1799 - State 010110 is never reached in FSM <current_state>.
INFO:Xst:1799 - State 100101 is never reached in FSM <current_state>.
INFO:Xst:1799 - State 011111 is never reached in FSM <current_state>.
INFO:Xst:1799 - State 011011 is never reached in FSM <current_state>.
INFO:Xst:1799 - State 011001 is never reached in FSM <current_state>.
INFO:Xst:1799 - State 000001 is never reached in FSM <current_state>.
INFO:Xst:1799 - State 000111 is never reached in FSM <current_state>.
INFO:Xst:1799 - State 010011 is never reached in FSM <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 90                                             |
    | Inputs             | 21                                             |
    | Outputs            | 34                                             |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000000                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 64-bit register for signal <tx_data>.
    Found 1-bit register for signal <tx_header>.
    Found 1-bit register for signal <tx_last>.
    Found 1-bit register for signal <tx_first>.
    Found 2-bit register for signal <rx_fifo_select>.
    Found 2-bit register for signal <tx_enable>.
    Found 8-bit register for signal <leds_out>.
    Found 12-bit subtractor for signal <byte_count_calc$share0000>.
    Found 12-bit subtractor for signal <byte_count_calc$sub0000> created at line 1858.
    Found 12-bit subtractor for signal <byte_count_calc$sub0001> created at line 1861.
    Found 12-bit subtractor for signal <byte_count_calc$sub0002> created at line 1863.
    Found 5-bit up counter for signal <count>.
    Found 11-bit comparator lessequal for signal <current_state$cmp_le0000> created at line 515.
    Found 11-bit comparator lessequal for signal <current_state$cmp_le0001> created at line 556.
    Found 11-bit comparator less for signal <current_state$cmp_lt0000> created at line 533.
    Found 1-bit register for signal <first_completion>.
    Found 11-bit comparator lessequal for signal <first_completion$cmp_le0000> created at line 829.
    Found 32-bit register for signal <first_ram_data_out_int>.
    Found 8-bit register for signal <led_temp>.
    Found 11-bit register for signal <length_count>.
    Found 11-bit comparator greater for signal <length_in_bytes$cmp_gt0000> created at line 1808.
    Found 11-bit register for signal <max_payload_div4>.
    Found 17-bit adder for signal <next_ram_address$add0000> created at line 1557.
    Found 17-bit register for signal <ram_addr_counter>.
    Found 32-bit register for signal <ram_data_delayed>.
    Found 64-bit register for signal <ram_data_out_internal>.
    Found 1-bit register for signal <ram_valid>.
    Found 17-bit register for signal <ram_write_address_internal>.
    Found 8-bit register for signal <ram_write_enables_internal>.
    Found 1-bit register for signal <read_ram_reg>.
    Found 1-bit register for signal <request_available>.
    Found 32-bit register for signal <rx_data_delayed>.
    Found 1-bit register for signal <rx_last_delayed>.
    Found 1-bit register for signal <rx_request_en>.
    Found 1-bit register for signal <rx_request_r>.
    Found 1-bit register for signal <rx_valid_delayed>.
    Found 17-bit register for signal <starting_addr>.
    Found 17-bit adder for signal <starting_addr$addsub0000> created at line 1709.
    Found 32-bit register for signal <stored_header1>.
    Found 32-bit register for signal <stored_header2>.
    Found 32-bit register for signal <stored_header3>.
    Found 10-bit register for signal <transfer_count>.
    Found 10-bit adder for signal <transfer_count$addsub0000>.
    Found 11-bit register for signal <transfer_size>.
    Found 1-bit register for signal <tx_first_early>.
    Found 1-bit register for signal <tx_header_early>.
    Found 11-bit subtractor for signal <words_remaining>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 438 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <completer_mem_block_machine> synthesized.


Synthesizing Unit <pcie_clocking>.
    Related source file is "../example_design/../src/pcie_clocking.v".
WARNING:Xst:647 - Input <clkin_dcm> is never used.
WARNING:Xst:1780 - Signal <clkfb> is never used or assigned.
WARNING:Xst:1780 - Signal <clkdv> is never used or assigned.
WARNING:Xst:1780 - Signal <not_connected> is never used or assigned.
WARNING:Xst:1780 - Signal <clk0> is never used or assigned.
Unit <pcie_clocking> synthesized.


Synthesizing Unit <pcie_gt_wrapper>.
    Related source file is "../example_design/../src/pcie_gt_wrapper.v".
WARNING:Xst:647 - Input <gt_tx_elec_idle<7:4>> is never used.
WARNING:Xst:647 - Input <gt_rx_present> is never used.
WARNING:Xst:1305 - Output <rxchanbondseq<7:4>> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <gt_tx_data_k<7:4>> is never used.
WARNING:Xst:647 - Input <gt_den<3>> is never used.
WARNING:Xst:647 - Input <gt_den<1>> is never used.
WARNING:Xst:1305 - Output <resetdone<7:4>> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <gt_deskew_lanes> is never used.
WARNING:Xst:647 - Input <gt_dwen<3>> is never used.
WARNING:Xst:647 - Input <gt_dwen<1>> is never used.
WARNING:Xst:647 - Input <gt_daddr<27:21>> is never used.
WARNING:Xst:647 - Input <gt_daddr<13:7>> is never used.
WARNING:Xst:1305 - Output <rxbyteisaligned<7:4>> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <gt_tx_data<63:32>> is never used.
WARNING:Xst:647 - Input <gt_tx_compliance<7:4>> is never used.
WARNING:Xst:647 - Input <gt_tx_detect_rx_loopback<7:4>> is never used.
WARNING:Xst:1305 - Output <gt_drdy<3>> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <gt_drdy<1>> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <gt_di<63:48>> is never used.
WARNING:Xst:647 - Input <gt_di<31:16>> is never used.
WARNING:Xst:647 - Input <gsr> is never used.
WARNING:Xst:1305 - Output <gt_do<63:48>> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1305 - Output <gt_do<31:16>> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:653 - Signal <gt_rx_valid_reg<7:4>> is used but never assigned. Tied to value 0000.
WARNING:Xst:1780 - Signal <GTP_RXN<7:4>> is never used or assigned.
WARNING:Xst:1780 - Signal <GTP_RXP<7:4>> is never used or assigned.
WARNING:Xst:646 - Signal <gt_tx_detect_rx_loopback_reg<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <gt_pipe_reset_reg<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <gt_tx_data_k_reg<7:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <gt_clk<3>> is never used or assigned.
WARNING:Xst:646 - Signal <gt_clk<2>> is assigned but never used.
WARNING:Xst:1780 - Signal <gt_clk<1>> is never used or assigned.
WARNING:Xst:646 - Signal <gt_rx_power_down_reg<15:8>> is assigned but never used.
WARNING:Xst:653 - Signal <gt_rx_elec_idle_reg<7:4>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <cdrreset<7:4>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <gt_rx_status_reg<23:12>> is used but never assigned. Tied to value 000000000000.
WARNING:Xst:653 - Signal <GTP_TXN<7:4>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <GTP_TXP<7:4>> is used but never assigned. Tied to value 0000.
WARNING:Xst:1780 - Signal <gt_rx_chbond_i<4>> is never used or assigned.
WARNING:Xst:1780 - Signal <gt_rx_chbond_o<4>> is never used or assigned.
WARNING:Xst:646 - Signal <gt_rx_chbond_o<3>> is assigned but never used.
WARNING:Xst:653 - Signal <gt_rx_data_k_reg<7:4>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <GTPD[2].rxreset> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <gt_rx_en_elec_idle_resetb<3:2>> is assigned but never used.
WARNING:Xst:646 - Signal <icdrreset<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <gt_tx_compliance_reg<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <rTXN<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <rxreset> is assigned but never used.
WARNING:Xst:646 - Signal <rTXP<7:4>> is assigned but never used.
WARNING:Xst:653 - Signal <gt_rx_data_reg<63:32>> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <gt_rx_phy_status_reg<7:4>> is used but never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <gt_tx_elec_idle_reg<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <gt_rx_polarity_reg<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <float_rx_data> is assigned but never used.
WARNING:Xst:653 - Signal <gt_rxchanisaligned_reg<7:4>> is used but never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <gt_tx_data_reg<63:32>> is assigned but never used.
WARNING:Xst:646 - Signal <gt_rx_elec_idle_reset<7:4>> is assigned but never used.
WARNING:Xst:653 - Signal <GTPD[0].rxreset> is used but never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <gt_refclk_out<3>> is never used or assigned.
WARNING:Xst:646 - Signal <gt_refclk_out<2>> is assigned but never used.
WARNING:Xst:1780 - Signal <gt_refclk_out<1>> is never used or assigned.
WARNING:Xst:646 - Signal <float_rx_data_k> is assigned but never used.
WARNING:Xst:646 - Signal <gt_tx_power_down_reg<15:8>> is assigned but never used.
WARNING:Xst:737 - Found 1-bit latch for signal <cdrreset_0>.
WARNING:Xst:737 - Found 1-bit latch for signal <cdrreset_1>.
WARNING:Xst:737 - Found 1-bit latch for signal <cdrreset_2>.
WARNING:Xst:737 - Found 1-bit latch for signal <cdrreset_3>.
    Found 8-bit register for signal <gt_rx_elec_idle>.
    Found 8-bit register for signal <gt_rx_valid>.
    Found 8-bit register for signal <gt_rx_data_k>.
    Found 64-bit register for signal <gt_rx_data>.
    Found 24-bit register for signal <gt_rx_status>.
    Found 8-bit register for signal <gt_rxchanisaligned>.
    Found 8-bit register for signal <gt_rx_phy_status>.
    Found 8-bit register for signal <gt_pipe_reset_reg>.
    Found 8-bit register for signal <gt_rx_polarity_reg>.
    Found 16-bit register for signal <gt_rx_power_down_reg>.
    Summary:
	inferred 160 D-type flip-flop(s).
Unit <pcie_gt_wrapper> synthesized.


Synthesizing Unit <bram_common_1>.
    Related source file is "../example_design/../src/bram_common.v".
WARNING:Xst:647 - Input <wenb> is never used.
WARNING:Xst:647 - Input <addra<11:9>> is never used.
WARNING:Xst:647 - Input <addrb<11:9>> is never used.
WARNING:Xst:647 - Input <dinb> is never used.
WARNING:Xst:1305 - Output <douta> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <ex_dat_a> is assigned but never used.
WARNING:Xst:646 - Signal <ex_dat_b> is assigned but never used.
Unit <bram_common_1> synthesized.


Synthesizing Unit <bram_common_2>.
    Related source file is "../example_design/../src/bram_common.v".
WARNING:Xst:647 - Input <wenb> is never used.
WARNING:Xst:647 - Input <addra<12:9>> is never used.
WARNING:Xst:647 - Input <addrb<12:9>> is never used.
WARNING:Xst:647 - Input <dinb> is never used.
WARNING:Xst:1305 - Output <douta> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:646 - Signal <ex_dat_a> is assigned but never used.
WARNING:Xst:646 - Signal <ex_dat_b> is assigned but never used.
Unit <bram_common_2> synthesized.


Synthesizing Unit <completer_mem_block>.
    Related source file is "../example_design/../example_design/completer_mem_block.v".
WARNING:Xst:647 - Input <read_clock_en> is never used.
WARNING:Xst:647 - Input <write_clock_en> is never used.
WARNING:Xst:646 - Signal <hdw_dopa> is assigned but never used.
WARNING:Xst:646 - Signal <hdw_dopb> is assigned but never used.
WARNING:Xst:646 - Signal <ldw_doa> is assigned but never used.
WARNING:Xst:646 - Signal <hdw_cascadeoutlata> is assigned but never used.
WARNING:Xst:646 - Signal <hdw_cascadeoutlatb> is assigned but never used.
WARNING:Xst:646 - Signal <ldw_dopa> is assigned but never used.
WARNING:Xst:646 - Signal <ldw_dopb> is assigned but never used.
WARNING:Xst:646 - Signal <hdw_cascadeoutrega> is assigned but never used.
WARNING:Xst:646 - Signal <hdw_cascadeoutregb> is assigned but never used.
WARNING:Xst:646 - Signal <hdw_doa> is assigned but never used.
WARNING:Xst:646 - Signal <ldw_cascadeoutlata> is assigned but never used.
WARNING:Xst:646 - Signal <ldw_cascadeoutlatb> is assigned but never used.
WARNING:Xst:646 - Signal <ldw_cascadeoutrega> is assigned but never used.
WARNING:Xst:646 - Signal <ldw_cascadeoutregb> is assigned but never used.
    Found 32-bit shifter logical left for signal <ldw_ena$shift0000> created at line 102.
    Found 32-bit shifter logical left for signal <ldw_enb$shift0000> created at line 113.
    Found 10-bit register for signal <read_a_reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Combinational logic shifter(s).
Unit <completer_mem_block> synthesized.


Synthesizing Unit <completer_mem_block_top>.
    Related source file is "../example_design/../example_design/completer_mem_block_top.v".
WARNING:Xst:1780 - Signal <rx_posted_available_r1> is never used or assigned.
WARNING:Xst:1780 - Signal <rx_posted_available_r2> is never used or assigned.
WARNING:Xst:646 - Signal <ram_read_address<16>> is assigned but never used.
WARNING:Xst:646 - Signal <ram_write_address<16>> is assigned but never used.
WARNING:Xst:1780 - Signal <rx_posted_partial_r1> is never used or assigned.
WARNING:Xst:1780 - Signal <rx_posted_partial_r2> is never used or assigned.
Unit <completer_mem_block_top> synthesized.


Synthesizing Unit <pcie_mim_wrapper>.
    Related source file is "../example_design/../src/pcie_mim_wrapper.v".
WARNING:Xst:646 - Signal <bram_tl_tx_dangle_douta> is assigned but never used.
WARNING:Xst:646 - Signal <bram_tl_rx_dangle_douta> is assigned but never used.
WARNING:Xst:646 - Signal <bram_retry_dangle_douta> is assigned but never used.
Unit <pcie_mim_wrapper> synthesized.


Synthesizing Unit <pcie_top_wrapper>.
    Related source file is "../example_design/../src/pcie_top.v".
WARNING:Xst:1305 - Output <debug> is never assigned. Tied to value 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <crm_link_rst_n> is never used.
WARNING:Xst:647 - Input <crm_nvrst_n> is never used.
WARNING:Xst:647 - Input <crm_urst_n> is never used.
WARNING:Xst:647 - Input <crm_mac_rst_n> is never used.
WARNING:Xst:647 - Input <crm_user_cfg_rst_n> is never used.
WARNING:Xst:647 - Input <crm_mgmt_rst_n> is never used.
WARNING:Xst:1780 - Signal <cfg_rx_bar2> is never used or assigned.
WARNING:Xst:646 - Signal <pipe_tx_data_k<7:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <cfg_rx_bar3> is never used or assigned.
WARNING:Xst:1780 - Signal <cfg_rx_bar4> is never used or assigned.
WARNING:Xst:1780 - Signal <cfg_rx_bar5> is never used or assigned.
WARNING:Xst:646 - Signal <pipe_rx_data_k_reg<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <pipe_rx_elec_idle_reg<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <mgmt_read_en> is assigned but never used.
WARNING:Xst:646 - Signal <pipe_rx_valid_reg<7:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <cfg_lstatus> is never used or assigned.
WARNING:Xst:1780 - Signal <cfg_rx_xrom> is never used or assigned.
WARNING:Xst:646 - Signal <rxbyteisaligned> is assigned but never used.
WARNING:Xst:646 - Signal <pipe_rx_phy_status_reg<7:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <cfg_dcommand> is never used or assigned.
WARNING:Xst:646 - Signal <pipe_rx_polarity<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <pipe_tx_compliance<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <gt_do> is assigned but never used.
WARNING:Xst:646 - Signal <pipe_rxchanisaligned_reg<7:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <cfg_pmcsr> is never used or assigned.
WARNING:Xst:1780 - Signal <cfg_status> is never used or assigned.
WARNING:Xst:646 - Signal <pipe_tx_detect_rx_loopback<7:4>> is assigned but never used.
WARNING:Xst:646 - Signal <xrom_bar> is assigned but never used.
WARNING:Xst:646 - Signal <gt_drdy> is assigned but never used.
WARNING:Xst:646 - Signal <rxchanbondseq> is assigned but never used.
WARNING:Xst:646 - Signal <pipe_rx_status_reg<23:12>> is assigned but never used.
WARNING:Xst:646 - Signal <bar0> is assigned but never used.
WARNING:Xst:646 - Signal <bar1> is assigned but never used.
WARNING:Xst:1780 - Signal <cfg_bus_number> is never used or assigned.
WARNING:Xst:646 - Signal <bar2> is assigned but never used.
WARNING:Xst:646 - Signal <bar3> is assigned but never used.
WARNING:Xst:646 - Signal <bar4> is assigned but never used.
WARNING:Xst:646 - Signal <bar5> is assigned but never used.
WARNING:Xst:1780 - Signal <cfg_function_number> is never used or assigned.
WARNING:Xst:1780 - Signal <cfg_device_number> is never used or assigned.
WARNING:Xst:646 - Signal <pipe_rx_data_reg<63:32>> is assigned but never used.
WARNING:Xst:1780 - Signal <cfg_do> is never used or assigned.
WARNING:Xst:1780 - Signal <cfg_rd_wr_done_n> is never used or assigned.
WARNING:Xst:646 - Signal <pipe_reset<7:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <cfg_command> is never used or assigned.
WARNING:Xst:646 - Signal <pipe_tx_elec_idle<7:4>> is assigned but never used.
WARNING:Xst:1780 - Signal <cfg_dstatus> is never used or assigned.
WARNING:Xst:646 - Signal <pipe_power_down<15:8>> is assigned but never used.
WARNING:Xst:1780 - Signal <cfg_dcap> is never used or assigned.
WARNING:Xst:646 - Signal <pipe_tx_data<63:32>> is assigned but never used.
WARNING:Xst:1780 - Signal <cfg_lcommand> is never used or assigned.
WARNING:Xst:646 - Signal <ltssm_reset<2:0>> is assigned but never used.
WARNING:Xst:1780 - Signal <cfg_rx_bar0> is never used or assigned.
WARNING:Xst:1780 - Signal <cfg_rx_bar1> is never used or assigned.
    Found 4-bit register for signal <l0_ltssm_state_reg>.
    Found 2-bit register for signal <rd_done>.
    Found 1-bit register for signal <reg_enable_ltssm_reset>.
    Found 4-bit up counter for signal <reg_ltssm_reset>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <pcie_top_wrapper> synthesized.


Synthesizing Unit <pci_express_wrapper>.
    Related source file is "../example_design/../src/pci_express_wrapper.v".
Unit <pci_express_wrapper> synthesized.


Synthesizing Unit <mem_ep_app_top>.
    Related source file is "../example_design/../example_design/mem_ep_app_top_ml555.v".
WARNING:Xst:1780 - Signal <fe_l0_rx_dll_sbfc_update> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_pwr_inhibit_transfers> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_dll_rx_ack_outstanding> is never used or assigned.
WARNING:Xst:646 - Signal <llk_tx_chan_space> is assigned but never used.
WARNING:Xst:646 - Signal <fe_leds_out> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_tx_dll_fc_npost_byp_updated> is never used or assigned.
WARNING:Xst:646 - Signal <fe_l0_stats_cfg_transmitted> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_mac_link_training> is assigned but never used.
WARNING:Xst:1780 - Signal <llk_rx_ch_completion_partial_n> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_tx_dll_pm_updated> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_rx_dll_pm> is never used or assigned.
WARNING:Xst:646 - Signal <llk_rx_preferred_type> is assigned but never used.
WARNING:Xst:646 - Signal <serr_enable> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_stats_os_transmitted> is assigned but never used.
WARNING:Xst:646 - Signal <parity_error_response> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_dll_error_vector> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_rx_mac_link_error> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_corr_err_msg_rcvd> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_rx_dll_pm_type> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_pme_ack> is never used or assigned.
WARNING:Xst:646 - Signal <fe_l0_stats_os_received> is assigned but never used.
WARNING:Xst:646 - Signal <max_read_request_size> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_rx_dll_fc_post_ord_update> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_tx_dll_fc_cmpl_mc_updated> is never used or assigned.
WARNING:Xst:646 - Signal <mem_tx_discard> is assigned but never used.
WARNING:Xst:646 - Signal <io_space_enable> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_uc_byp_found> is never used or assigned.
WARNING:Xst:646 - Signal <bar_hit> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_ltssm_state> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_rx_dll_fc_npost_byp_cred> is never used or assigned.
WARNING:Xst:646 - Signal <fe_l0_stats_cfg_other_transmitted> is assigned but never used.
WARNING:Xst:646 - Signal <mem_debug> is assigned but never used.
WARNING:Xst:646 - Signal <mem_space_enable> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_toggle_electromechanical_interlock> is never used or assigned.
WARNING:Xst:646 - Signal <fe_l0_multi_msg_en0> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_mac_rx_l0s_state> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_dll_tx_outstanding> is never used or assigned.
WARNING:Xst:646 - Signal <mgmt_rd_done> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_transformed_vc> is never used or assigned.
WARNING:Xst:646 - Signal <fe_l0_first_cfg_write_occurred> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_fatal_err_msg_rcvd> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_rx_beacon> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_power_indicator_control> is never used or assigned.
WARNING:Xst:646 - Signal <resetdone> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_mac_entered_l0> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_unlock_received> is never used or assigned.
WARNING:Xst:646 - Signal <fe_l0_stats_tlp_received> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_rx_dll_fc_cmpl_mc_update> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_pme_en> is never used or assigned.
WARNING:Xst:646 - Signal <fe_l0_stats_dllp_received> is assigned but never used.
WARNING:Xst:646 - Signal <mgmt_rd_data> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_pme_req_out> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_rx_dll_sbfc_data> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_dll_tx_non_fc_outstanding> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_rx_dll_fc_post_ord_cred> is never used or assigned.
WARNING:Xst:646 - Signal <mem_tx_header> is assigned but never used.
WARNING:Xst:646 - Signal <mgmt_wr_done> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_rx_dll_fc_cmpl_mc_cred> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_tx_dll_sbfc_updated> is never used or assigned.
WARNING:Xst:646 - Signal <fe_l0_pwr_l23_ready_state> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_uc_ord_found> is never used or assigned.
WARNING:Xst:646 - Signal <msi_request0_dutb> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_rx_dll_fc_npost_byp_update> is never used or assigned.
WARNING:Xst:646 - Signal <fe_l0_stats_tlp_transmitted> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_pwr_state0> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_nonfatal_err_msg_rcvd> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_mac_new_state_ack> is assigned but never used.
WARNING:Xst:1780 - Signal <llk_rx_ch_posted_partial_n> is never used or assigned.
WARNING:Xst:646 - Signal <fe_l0_pwr_turn_off_req> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_tx_dll_fc_post_ord_updated> is never used or assigned.
WARNING:Xst:646 - Signal <plllkdet_out<3:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_attention_indicator_control> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_power_controller_control> is never used or assigned.
WARNING:Xst:646 - Signal <fe_l0_mac_negotiated_link_width> is assigned but never used.
WARNING:Xst:646 - Signal <mem_tx_complete> is assigned but never used.
WARNING:Xst:1780 - Signal <llk_rx_ch_non_posted_partial_n> is never used or assigned.
WARNING:Xst:1780 - Signal <fe_l0_rx_dll_tlp_end> is never used or assigned.
WARNING:Xst:646 - Signal <interrupt_disable> is assigned but never used.
WARNING:Xst:646 - Signal <bus_master_enable> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_dl_up_down> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_err_msg_req_id> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_msi_enable0> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_stats_cfg_other_received> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_stats_cfg_received> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_pwr_l1_state> is never used or assigned.
WARNING:Xst:646 - Signal <debug> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_cfg_loopback_ack> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_pwr_tx_l0s_state> is assigned but never used.
WARNING:Xst:646 - Signal <fe_l0_stats_dllp_transmitted> is assigned but never used.
WARNING:Xst:646 - Signal <llk_tx_dst_rdy_n> is assigned but never used.
WARNING:Xst:1780 - Signal <fe_l0_mc_found> is never used or assigned.
WARNING:Xst:646 - Signal <ur_reporting_enable> is assigned but never used.
    Found 4-bit register for signal <debounce_gtpreset>.
    Found 4-bit register for signal <debounce_rst>.
    Found 1-bit register for signal <mem_tx_first_reg>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <mem_ep_app_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit subtractor                                     : 4
 17-bit adder                                          : 2
# Counters                                             : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 71
 1-bit register                                        : 37
 10-bit register                                       : 1
 11-bit register                                       : 2
 16-bit register                                       : 1
 17-bit register                                       : 3
 2-bit register                                        : 3
 24-bit register                                       : 1
 32-bit register                                       : 6
 4-bit register                                        : 3
 5-bit register                                        : 2
 64-bit register                                       : 3
 8-bit register                                        : 9
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 5
 11-bit comparator greater                             : 1
 11-bit comparator less                                : 1
 11-bit comparator lessequal                           : 3
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <completer/I0/current_state> on signal <current_state[1:19]> with one-hot encoding.
-------------------------------
 State  | Encoding
-------------------------------
 000000 | 0000000000000000001
 000001 | unreached
 000010 | 0000000000100000000
 000011 | 0000001000000000000
 000100 | 0000000100000000000
 000101 | 0000000001000000000
 000110 | 0010000000000000000
 000111 | unreached
 001000 | 0000000000001000000
 001011 | 0100000000000000000
 001111 | 0000000000000010000
 010011 | unreached
 010100 | 1000000000000000000
 010101 | 0000000000000000100
 010110 | unreached
 010111 | 0000000000000001000
 011000 | 0000000000000000010
 011001 | unreached
 011010 | 0000000000010000000
 011011 | unreached
 011100 | 0000100000000000000
 011101 | 0001000000000000000
 011110 | 0000000010000000000
 011111 | unreached
 100010 | 0000010000000000000
 100101 | unreached
 100110 | 0000000000000100000
-------------------------------
Loading device for application Rf_Device from file '5vlx50t.nph' in environment /build/xfndry/IP1_J.12/rtf.
WARNING:Xst:2404 -  FFs/Latches <gt_rx_data<63:32>> (without init value) have a constant value of 0 in block <pcie_gt_wrapper>.
WARNING:Xst:2404 -  FFs/Latches <gt_rx_data_k<7:4>> (without init value) have a constant value of 0 in block <pcie_gt_wrapper>.
WARNING:Xst:2404 -  FFs/Latches <gt_rx_valid<7:4>> (without init value) have a constant value of 0 in block <pcie_gt_wrapper>.
WARNING:Xst:2404 -  FFs/Latches <gt_rx_status<23:12>> (without init value) have a constant value of 0 in block <pcie_gt_wrapper>.
WARNING:Xst:2404 -  FFs/Latches <gt_rx_phy_status<7:4>> (without init value) have a constant value of 0 in block <pcie_gt_wrapper>.
WARNING:Xst:2404 -  FFs/Latches <gt_rxchanisaligned<7:4>> (without init value) have a constant value of 0 in block <pcie_gt_wrapper>.
WARNING:Xst:2404 -  FFs/Latches <rx_fifo_select<1:1>> (without init value) have a constant value of 0 in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <gt_rx_power_down_reg_8> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_rx_power_down_reg_9> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_rx_power_down_reg_10> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_rx_power_down_reg_11> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_rx_power_down_reg_12> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_rx_power_down_reg_13> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_rx_power_down_reg_14> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_rx_power_down_reg_15> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_pipe_reset_reg_4> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_pipe_reset_reg_5> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_pipe_reset_reg_6> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_pipe_reset_reg_7> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_rx_polarity_reg_4> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_rx_polarity_reg_5> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_rx_polarity_reg_6> of sequential type is unconnected in block <pcie_gt_wrapper>.
WARNING:Xst:2677 - Node <gt_rx_polarity_reg_7> of sequential type is unconnected in block <pcie_gt_wrapper>.
INFO:Xst:2261 - The FF/Latch <gt_rx_elec_idle_4> in Unit <pcie_gt_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <gt_rx_elec_idle_5> <gt_rx_elec_idle_6> <gt_rx_elec_idle_7> 
WARNING:Xst:1710 - FF/Latch  <max_payload_div4_0> (without init value) has a constant value of 0 in block <completer_mem_block_machine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <max_payload_div4_1> (without init value) has a constant value of 0 in block <completer_mem_block_machine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <max_payload_div4_2> (without init value) has a constant value of 0 in block <completer_mem_block_machine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <max_payload_div4_3> (without init value) has a constant value of 0 in block <completer_mem_block_machine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <max_payload_div4_4> (without init value) has a constant value of 0 in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header1_10> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header1_11> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header1_14> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header1_16> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header1_17> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header1_18> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header1_19> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header1_23> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header1_31> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_0> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_1> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_20> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_21> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_22> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_23> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_24> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_25> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_26> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_27> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_28> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_29> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_30> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <stored_header3_31> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:1293 - FF/Latch  <rd_done_0> has a constant value of 0 in block <pcie_top_wrapper>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <rd_done_1> has a constant value of 0 in block <pcie_top_wrapper>.
WARNING:Xst:2677 - Node <gt_rx_elec_idle_4> of sequential type is unconnected in block <pcie_gt_wrapper_i>.
WARNING:Xst:2677 - Node <tx_header_early> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <stored_header3_19> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <ram_write_address_internal_16> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <led_temp_0> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <led_temp_1> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <led_temp_2> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <led_temp_3> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <led_temp_4> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <led_temp_5> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <led_temp_6> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <led_temp_7> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <tx_header> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <leds_out_0> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <leds_out_1> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <leds_out_2> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <leds_out_3> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <leds_out_4> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <leds_out_5> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <leds_out_6> of sequential type is unconnected in block <I0>.
WARNING:Xst:2677 - Node <leds_out_7> of sequential type is unconnected in block <I0>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit subtractor                                     : 4
 17-bit adder                                          : 2
# Counters                                             : 2
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 737
 Flip-Flops                                            : 737
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 5
 11-bit comparator greater                             : 1
 11-bit comparator less                                : 1
 11-bit comparator lessequal                           : 3
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance gen_ldword[0].ldword in unit completer_mem_block of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance gen_ldword[1].ldword in unit completer_mem_block of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance gen_hdword[0].hdword in unit completer_mem_block of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance gen_hdword[1].hdword in unit completer_mem_block of type RAMB36 has been replaced by RAMB36_EXP
INFO:Xst:1901 - Instance pcie_ep in unit pcie_top_wrapper of type PCIE_EP has been replaced by PCIE_INTERNAL_1_1
INFO:Xst:1901 - Instance pcie_mim_wrapper_i/bram_tl_tx/generate_sdp.ram_sdp_inst in unit pcie_top_wrapper of type RAMB36SDP has been replaced by RAMB36SDP_EXP
INFO:Xst:1901 - Instance pcie_mim_wrapper_i/bram_tl_rx/generate_sdp.ram_sdp_inst in unit pcie_top_wrapper of type RAMB36SDP has been replaced by RAMB36SDP_EXP
INFO:Xst:1901 - Instance pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst in unit pcie_top_wrapper of type RAMB36SDP has been replaced by RAMB36SDP_EXP
WARNING:Xst:2677 - Node <transfer_size_10> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_16> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_15> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_14> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_13> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_12> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_11> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_10> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_9> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_8> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_7> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_6> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_5> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_4> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_3> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_1> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_0> of sequential type is unconnected in block <completer_mem_block_machine>.
WARNING:Xst:2677 - Node <starting_addr_2> of sequential type is unconnected in block <completer_mem_block_machine>.

Optimizing unit <mem_ep_app_top> ...

Optimizing unit <pcie_gt_wrapper> ...

Optimizing unit <completer_mem_block> ...

Optimizing unit <completer_mem_block_machine> ...

Optimizing unit <completer_mem_block_top> ...

Optimizing unit <pcie_top_wrapper> ...
WARNING:Xst:2677 - Node <completer/I0/tx_header_early> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/stored_header3_19> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/ram_addr_counter_16> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/ram_write_address_internal_16> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/led_temp_0> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/led_temp_1> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/led_temp_2> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/led_temp_3> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/led_temp_4> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/led_temp_5> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/led_temp_6> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/led_temp_7> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/tx_header> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/leds_out_0> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/leds_out_1> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/leds_out_2> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/leds_out_3> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/leds_out_4> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/leds_out_5> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/leds_out_6> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <completer/I0/leds_out_7> of sequential type is unconnected in block <mem_ep_app_top>.
WARNING:Xst:2677 - Node <dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_elec_idle_4> of sequential type is unconnected in block <mem_ep_app_top>.

Mapping all equations...
Annotating constraints using XCF file 'mem_ep_app_top.xcf'
XCF parsing done.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mem_ep_app_top, actual ratio is 3.

Final Macro Processing ...

Processing Unit <mem_ep_app_top> :
	Found 2-bit shift register for signal <completer/mem/read_a_reg_1_0>.
	Found 2-bit shift register for signal <completer/mem/read_a_reg_1_1>.
	Found 2-bit shift register for signal <completer/mem/read_a_reg_1_2>.
	Found 2-bit shift register for signal <completer/mem/read_a_reg_1_3>.
	Found 2-bit shift register for signal <completer/mem/read_a_reg_1_4>.
Unit <mem_ep_app_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 686
 Flip-Flops                                            : 686
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mem_ep_app_top.ngr
Top Level Output File Name         : mem_ep_app_top
Output Format                      : ngc
Optimization Goal                  : SPEED
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 27

Cell Usage :
# BELS                             : 703
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 23
#      LUT2                        : 24
#      LUT3                        : 49
#      LUT4                        : 177
#      LUT5                        : 64
#      LUT6                        : 245
#      MUXCY                       : 45
#      MUXF7                       : 11
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 695
#      FD                          : 196
#      FDC                         : 161
#      FDCE                        : 238
#      FDE                         : 5
#      FDP                         : 1
#      FDPE                        : 1
#      FDR                         : 82
#      FDRS                        : 2
#      FDS                         : 5
#      LDP_1                       : 4
# RAMS                             : 7
#      RAMB36_EXP                  : 4
#      RAMB36SDP_EXP               : 3
# Shift Registers                  : 5
#      SRLC32E                     : 5
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 26
#      IBUF                        : 10
#      IBUFDS                      : 1
#      OBUF                        : 15
# GigabitIOs                       : 2
#      GTP_DUAL                    : 2
# Others                           : 2
#      PCIE_INTERNAL_1_1           : 1
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            695  out of  28800     2%  
 Number of Slice LUTs:                 603  out of  28800     2%  
    Number used as Logic:              598  out of  28800     2%  
    Number used as Memory:               5  out of   7680     0%  
       Number used as SRL:               5

Slice Logic Distribution: 
 Number of Bit Slices used:            879
   Number with an unused Flip Flop     184  out of    879    20%  
   Number with an unused LUT:          276  out of    879    31%  
   Number of fully used Bit Slices:    419  out of    879    47%  

IO Utilization: 
 Number of IOs:                         27
 Number of bonded IOBs:                 27  out of    480     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               7  out of     60    11%  
    Number using Block RAM only:         7
 Number of BUFG/BUFGCTRLs:               5  out of     32    15%  
 Number of PLL_ADVs:                     1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------+
Clock Signal                                                                                                    | Clock buffer(FF name)                                    | Load  |
----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------+
core_clk                                                                                                        | NONE(dut_b/pcie_top_inst/flop[3].rx_data_4)              | 284   |
user_clk                                                                                                        | NONE(completer/I0/tx_data_16)                            | 419   |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_refclk_out<0>                                                          | BUFG                                                     | 8     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/icdrreset<3>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/icdrreset_3_and00001:O)| NONE(*)(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_3)| 1     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/icdrreset<2>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/icdrreset_2_and00001:O)| NONE(*)(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_2)| 1     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/icdrreset<1>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/icdrreset_1_and00001:O)| NONE(*)(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_1)| 1     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/icdrreset<0>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/icdrreset_0_and00001:O)| NONE(*)(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_0)| 1     |
completer_id<0>                                                                                                 | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)| 2     |
----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                   | Buffer(FF name)                                                                                      | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+
REFCLK_P                                                                                                                                                         | IBUFDS                                                                                               | 6     |
RXP<0>                                                                                                                                                           | IBUF                                                                                                 | 3     |
RXN<0>                                                                                                                                                           | IBUF                                                                                                 | 3     |
RXP<1>                                                                                                                                                           | IBUF                                                                                                 | 3     |
RXN<1>                                                                                                                                                           | IBUF                                                                                                 | 3     |
gtpreset_i(gtpreset_i1:O)                                                                                                                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 6     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_pipe_reset_reg_0(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_pipe_reset_reg_0:Q)                                           | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
completer_id<0>(XST_GND:G)                                                                                                                                       | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 298   |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_pipe_reset_reg_1(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_pipe_reset_reg_1:Q)                                           | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
fe_rx_completion_partial(XST_VCC:P)                                                                                                                              | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 78    |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<0>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/l0_reg_tx_elec_idle:Q)                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<1>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/l1_reg_tx_elec_idle:Q)                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_0(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_0:Q)                                                             | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_1(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_1:Q)                                                             | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb<0>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb_0_not00001:O)                 | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<1>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/l0_reg_power_down1:Q)                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<0>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/l0_reg_power_down0:Q)                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_1(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_1:Q)                                     | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_0(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_0:Q)                                     | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<3>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/l1_reg_power_down1:Q)                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<2>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/l1_reg_power_down0:Q)                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_3(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_3:Q)                                     | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_2(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_2:Q)                                     | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[0].GTP_i)                                            | 3     |
completer/I0/current_state_Rst_inv(dut_b/pcie_top_inst/user_reset_n_inv1:O)                                                                                      | NONE(dut_b/pcie_top_inst/reg_ltssm_reset_2)                                                          | 400   |
RXP<2>                                                                                                                                                           | IBUF                                                                                                 | 3     |
RXN<2>                                                                                                                                                           | IBUF                                                                                                 | 3     |
RXP<3>                                                                                                                                                           | IBUF                                                                                                 | 3     |
RXN<3>                                                                                                                                                           | IBUF                                                                                                 | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_pipe_reset_reg_2(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_pipe_reset_reg_2:Q)                                           | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_pipe_reset_reg_3(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_pipe_reset_reg_3:Q)                                           | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<2>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/l2_reg_tx_elec_idle:Q)                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_elec_idle_reg<3>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/l3_reg_tx_elec_idle:Q)                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_2(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_2:Q)                                                             | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_3(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_3:Q)                                                             | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb<1>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_en_elec_idle_resetb_1_not00001:O)                 | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<5>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/l2_reg_power_down1:Q)                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<4>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/l2_reg_power_down0:Q)                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_5(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_5:Q)                                     | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_4(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_4:Q)                                     | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<7>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/l3_reg_power_down1:Q)                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_tx_power_down_reg<6>(dut_b/pcie_top_inst/pcie_gt_wrapper_i/l3_reg_power_down0:Q)                                        | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_7(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_7:Q)                                     | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_6(dut_b/pcie_top_inst/pcie_gt_wrapper_i/gt_rx_power_down_reg_6:Q)                                     | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/GTPD[2].GTP_i)                                            | 3     |
dut_b/pcie_top_inst/use_reset_logic.pcie_reset_logic_i/user_master_reset_n_inv(dut_b/pcie_top_inst/use_reset_logic.pcie_reset_logic_i/user_master_reset_n_inv1:O)| NONE(dut_b/pcie_top_inst/use_reset_logic.pcie_reset_logic_i/resetmode_false.ltssm_dl_down_last_state)| 1     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_3_and0000(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_3_and00001:O)                                            | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_3)                                               | 1     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_2_and0000(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_2_and00001:O)                                            | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_2)                                               | 1     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_1_and0000(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_1_and00001:O)                                            | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_1)                                               | 1     |
dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_0_and0000(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_0_and00001:O)                                            | NONE(dut_b/pcie_top_inst/pcie_gt_wrapper_i/cdrreset_0)                                               | 1     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.862ns (Maximum Frequency: 127.194MHz)
   Minimum input arrival time before clock: 1.696ns
   Maximum output required time after clock: 5.123ns
   Maximum combinational path delay: 3.161ns

=========================================================================
Timing constraint: NET core_clk PERIOD = 4 nS HIGH 2 nS
  Clock period: 2.161ns (frequency: 462.749MHz)
  Total number of paths / destination ports: 173 / 149
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  1.839ns
  Source:               dut_b/pcie_top_inst/reg_ltssm_reset_3 (FF)
  Destination:          dut_b/pcie_top_inst/reg_ltssm_reset_0 (FF)
  Data Path Delay:      2.161ns (Levels of Logic = 1)
  Source Clock:         core_clk rising at 0.000ns
  Destination Clock:    core_clk rising at 4.000ns

  Data Path: dut_b/pcie_top_inst/reg_ltssm_reset_3 (FF) to dut_b/pcie_top_inst/reg_ltssm_reset_0 (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.471   1.053  dut_b/pcie_top_inst/reg_ltssm_reset_3 (dut_b/pcie_top_inst/reg_ltssm_reset_3)
     LUT3:I0->O            6   0.094   0.330  dut_b/pcie_top_inst/reg_ltssm_reset_and00001 (dut_b/pcie_top_inst/reg_ltssm_reset_and0000)
     FDCE:CE                   0.213          dut_b/pcie_top_inst/reg_ltssm_reset_0
    ----------------------------------------
    Total                      2.161ns (0.778ns logic, 1.383ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: NET user_clk PERIOD = 8 nS HIGH 4 nS
  Clock period: 7.862ns (frequency: 127.194MHz)
  Total number of paths / destination ports: 123069 / 447
  Number of failed paths / ports: 0 (0.00%) / 0 (0.00%)
-------------------------------------------------------------------------
Slack:                  0.156ns
  Source:               completer/I0/max_payload_div4_6 (FF)
  Destination:          completer/I0/rx_request_r (FF)
  Data Path Delay:      7.862ns (Levels of Logic = 11)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 8.000ns

  Data Path: completer/I0/max_payload_div4_6 (FF) to completer/I0/rx_request_r (FF)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.471   1.058  completer/I0/max_payload_div4_6 (completer/I0/max_payload_div4_6)
     LUT6:I0->O            1   0.094   0.758  completer/I0/length_in_bytes_cmp_gt00001_SW2 (N2148)
     LUT5:I2->O           20   0.094   0.544  completer/I0/length_in_bytes_cmp_gt00001 (completer/I0/length_in_bytes_cmp_gt00002)
     LUT6:I5->O            1   0.094   0.305  completer/I0/Msub_byte_count_calc_sub0000_cy<2>1 (completer/I0/Msub_byte_count_calc_sub0000_cy<2>)
     MUXCY:DI->O           1   0.362   0.000  completer/I0/Msub_words_remaining_cy<0> (completer/I0/Msub_words_remaining_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  completer/I0/Msub_words_remaining_cy<1> (completer/I0/Msub_words_remaining_cy<1>)
     XORCY:CI->O           2   0.357   1.043  completer/I0/Msub_words_remaining_xor<2> (completer/I0/words_remaining<2>)
     LUT4:I0->O            3   0.094   0.459  completer/I0/first_completion_mux00001_SW0 (N2140)
     LUT6:I5->O           17   0.094   1.022  completer/I0/first_completion_mux00001 (completer/I0/N106)
     LUT6:I1->O            1   0.094   0.000  completer/I0/rx_request_r_mux00001441 (N2295)
     MUXF7:I1->O           1   0.254   0.545  completer/I0/rx_request_r_mux0000144_f7 (completer/I0/rx_request_r_mux0000_map39)
     LUT5:I4->O            1   0.094   0.000  completer/I0/rx_request_r_mux0000165 (completer/I0/rx_request_r_mux0000)
     FDC:D                    -0.018          completer/I0/rx_request_r
    ----------------------------------------
    Total                      7.862ns (2.128ns logic, 5.734ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
CPU : 150.30 / 150.35 s | Elapsed : 156.00 / 156.00 s
 
--> 


Total memory usage is 364352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  405 (   0 filtered)
Number of infos    :   23 (   0 filtered)

