0.6
2019.1
May 24 2019
15:06:07
C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/ADD2/Verilog/AMDprj/ADD2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/ADD2/Verilog/model/ADD2.v,1680097913,verilog,,C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/ADD2/Verilog/testbench/ADD2_tb.v,,ADD2,,,,,,,,
C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/ADD2/Verilog/testbench/ADD2_tb.v,1680099902,verilog,,,,ADD2_TB,,,,,,,,
