// Seed: 3860874273
module module_0 (
    input wor id_0
);
  wire id_2;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  tri   id_4,
    output wor   id_5
);
  assign id_5 = -1;
  parameter id_7 = 1;
  initial id_0 <= id_2;
  wire id_8;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output supply0 id_0,
    input tri id_1,
    output wor id_2,
    output tri id_3,
    input wor id_4,
    output logic id_5
);
  assign id_5 = id_1;
  wire [1  ==?  1 : 1] id_7;
  module_0 modCall_1 (id_4);
  always id_5 = 1;
  wire id_8;
endmodule
