// Seed: 749435261
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    output wor id_3,
    input tri1 id_4,
    input tri id_5,
    output wand id_6
    , id_18,
    input supply1 id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    output wire id_12,
    input wand id_13,
    output tri id_14,
    input uwire id_15,
    output uwire id_16
);
  wire id_19;
  assign id_18[1] = 1;
  supply1 id_20 = 1'd0;
  logic [7:0] id_21 = id_18;
  wire module_0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input wand id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    input wire id_11,
    input tri id_12,
    output tri1 id_13,
    output tri id_14,
    input supply1 id_15,
    output tri id_16
);
  wire id_18;
  module_0(
      id_4,
      id_2,
      id_6,
      id_14,
      id_2,
      id_3,
      id_13,
      id_10,
      id_11,
      id_10,
      id_5,
      id_15,
      id_14,
      id_12,
      id_8,
      id_11,
      id_1
  );
  wire id_19;
endmodule
