{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616939008818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616939008863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 15:43:28 2021 " "Processing started: Sun Mar 28 15:43:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616939008863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939008863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MEDTH -c MEDTH " "Command: quartus_map --read_settings_files=on --write_settings_files=off MEDTH -c MEDTH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939008863 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1616939015064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/periferico_i2c/reg_out_sda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/periferico_i2c/reg_out_sda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_out_SDA-rtl " "Found design unit 1: reg_out_SDA-rtl" {  } { { "../hdl/periferico_i2c/reg_out_SDA.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/reg_out_SDA.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061034 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_out_SDA " "Found entity 1: reg_out_SDA" {  } { { "../hdl/periferico_i2c/reg_out_SDA.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/reg_out_SDA.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/periferico_i2c/reg_in_sda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/periferico_i2c/reg_in_sda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_in_SDA-rtl " "Found design unit 1: reg_in_SDA-rtl" {  } { { "../hdl/periferico_i2c/reg_in_SDA.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/reg_in_SDA.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061081 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_in_SDA " "Found entity 1: reg_in_SDA" {  } { { "../hdl/periferico_i2c/reg_in_SDA.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/reg_in_SDA.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/periferico_i2c/ram_dp_256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/periferico_i2c/ram_dp_256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_dp_256x8-SYN " "Found design unit 1: ram_dp_256x8-SYN" {  } { { "../hdl/periferico_i2c/RAM_DP_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/RAM_DP_256x8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061097 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_DP_256x8 " "Found entity 1: RAM_DP_256x8" {  } { { "../hdl/periferico_i2c/RAM_DP_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/RAM_DP_256x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/periferico_i2c/periferico_i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/periferico_i2c/periferico_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 periferico_i2c-estructural " "Found design unit 1: periferico_i2c-estructural" {  } { { "../hdl/periferico_i2c/periferico_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/periferico_i2c.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061111 ""} { "Info" "ISGN_ENTITY_NAME" "1 periferico_i2c " "Found entity 1: periferico_i2c" {  } { { "../hdl/periferico_i2c/periferico_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/periferico_i2c.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/periferico_i2c/interfaz_periferico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/periferico_i2c/interfaz_periferico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaz_periferico-rtl " "Found design unit 1: interfaz_periferico-rtl" {  } { { "../hdl/periferico_i2c/interfaz_periferico.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061127 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaz_periferico " "Found entity 1: interfaz_periferico" {  } { { "../hdl/periferico_i2c/interfaz_periferico.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/periferico_i2c/interfaz_i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/periferico_i2c/interfaz_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaz_i2c-estructural " "Found design unit 1: interfaz_i2c-estructural" {  } { { "../hdl/periferico_i2c/interfaz_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_i2c.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061142 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaz_i2c " "Found entity 1: interfaz_i2c" {  } { { "../hdl/periferico_i2c/interfaz_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_i2c.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/periferico_i2c/gen_scl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/periferico_i2c/gen_scl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_SCL-rtl " "Found design unit 1: gen_SCL-rtl" {  } { { "../hdl/periferico_i2c/gen_SCL.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/gen_SCL.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061142 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_SCL " "Found entity 1: gen_SCL" {  } { { "../hdl/periferico_i2c/gen_SCL.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/gen_SCL.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/periferico_i2c/filtro_sda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/periferico_i2c/filtro_sda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 filtro_SDA-rtl " "Found design unit 1: filtro_SDA-rtl" {  } { { "../hdl/periferico_i2c/filtro_SDA.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/filtro_SDA.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061142 ""} { "Info" "ISGN_ENTITY_NAME" "1 filtro_SDA " "Found entity 1: filtro_SDA" {  } { { "../hdl/periferico_i2c/filtro_SDA.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/filtro_SDA.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/periferico_i2c/fifo_dp_256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/periferico_i2c/fifo_dp_256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_dp_256x8-SYN " "Found design unit 1: fifo_dp_256x8-SYN" {  } { { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061158 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_dp_256x8 " "Found entity 1: FIFO_dp_256x8" {  } { { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/periferico_i2c/fifo_256x8_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/periferico_i2c/fifo_256x8_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_256x8_dp-rtl " "Found design unit 1: fifo_256x8_dp-rtl" {  } { { "../hdl/periferico_i2c/fifo_256x8_dp.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/fifo_256x8_dp.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061158 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_256x8_dp " "Found entity 1: fifo_256x8_dp" {  } { { "../hdl/periferico_i2c/fifo_256x8_dp.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/fifo_256x8_dp.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/periferico_i2c/control_i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/periferico_i2c/control_i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_i2c-rtl " "Found design unit 1: ctrl_i2c-rtl" {  } { { "../hdl/periferico_i2c/control_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/control_i2c.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061173 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_i2c " "Found entity 1: ctrl_i2c" {  } { { "../hdl/periferico_i2c/control_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/control_i2c.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/pll/pll_100mhz.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/pll/pll_100mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_100mhz-sim " "Found design unit 1: pll_100mhz-sim" {  } { { "../hdl/pll/pll_100MHz.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/pll/pll_100MHz.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061220 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pll_100mhz-SYN " "Found design unit 2: pll_100mhz-SYN" {  } { { "../hdl/pll/pll_100MHz.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/pll/pll_100MHz.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061220 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_100MHz " "Found entity 1: pll_100MHz" {  } { { "../hdl/pll/pll_100MHz.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/pll/pll_100MHz.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/procesador_t_h/procesador_medida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/procesador_t_h/procesador_medida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procesador_medida-rtl " "Found design unit 1: procesador_medida-rtl" {  } { { "../hdl/procesador_t_h/procesador_medida.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/procesador_t_h/procesador_medida.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061236 ""} { "Info" "ISGN_ENTITY_NAME" "1 procesador_medida " "Found entity 1: procesador_medida" {  } { { "../hdl/procesador_t_h/procesador_medida.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/procesador_t_h/procesador_medida.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/timer/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/timer/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "../hdl/timer/timer.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/timer/timer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061252 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../hdl/timer/timer.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/timer/timer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/medth.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/medth.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEDTH-struct " "Found design unit 1: MEDTH-struct" {  } { { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061267 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEDTH " "Found entity 1: MEDTH" {  } { { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eduardo juarez/desktop/edu/hdl/pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/eduardo juarez/desktop/edu/hdl/pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-SYN " "Found design unit 1: pll2-SYN" {  } { { "../hdl/PLL2.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/PLL2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061267 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "../hdl/PLL2.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/PLL2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939061267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939061267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MEDTH " "Elaborating entity \"MEDTH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616939062783 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tic_1ms MEDTH.vhd(54) " "Verilog HDL or VHDL warning at MEDTH.vhd(54): object \"tic_1ms\" assigned a value but never read" {  } { { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616939062971 "|MEDTH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tic_5ms MEDTH.vhd(55) " "Verilog HDL or VHDL warning at MEDTH.vhd(55): object \"tic_5ms\" assigned a value but never read" {  } { { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616939062971 "|MEDTH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tic_125ms MEDTH.vhd(56) " "Verilog HDL or VHDL warning at MEDTH.vhd(56): object \"tic_125ms\" assigned a value but never read" {  } { { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616939062971 "|MEDTH"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tic_1s MEDTH.vhd(58) " "Verilog HDL or VHDL warning at MEDTH.vhd(58): object \"tic_1s\" assigned a value but never read" {  } { { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616939062971 "|MEDTH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "timer timer:TIMER A:rtl " "Elaborating entity \"timer\" using architecture \"A:rtl\" for hierarchy \"timer:TIMER\"" {  } { { "../hdl/MEDTH.vhd" "TIMER" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939063080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "periferico_i2c periferico_i2c:I2C A:estructural " "Elaborating entity \"periferico_i2c\" using architecture \"A:estructural\" for hierarchy \"periferico_i2c:I2C\"" {  } { { "../hdl/MEDTH.vhd" "I2C" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 81 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939063095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "interfaz_periferico periferico_i2c:I2C\|interfaz_periferico:U0 A:rtl " "Elaborating entity \"interfaz_periferico\" using architecture \"A:rtl\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\"" {  } { { "../hdl/periferico_i2c/periferico_i2c.vhd" "U0" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/periferico_i2c.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939063143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FIFO_dp_256x8 periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd A:syn " "Elaborating entity \"FIFO_dp_256x8\" using architecture \"A:syn\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\"" {  } { { "../hdl/periferico_i2c/interfaz_periferico.vhd" "fifo_rd" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 123 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939063174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\"" {  } { { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "scfifo_component" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939064470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\"" {  } { { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939064517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component " "Instantiated megafunction \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939064532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939064532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939064532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939064532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939064532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939064532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939064532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939064532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939064532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939064532 ""}  } { { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616939064532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_h531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_h531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_h531 " "Found entity 1: scfifo_h531" {  } { { "db/scfifo_h531.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/scfifo_h531.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939064986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939064986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_h531 periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated " "Elaborating entity \"scfifo_h531\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939064986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_4t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_4t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_4t21 " "Found entity 1: a_dpfifo_4t21" {  } { { "db/a_dpfifo_4t21.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939065048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939065048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_4t21 periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo " "Elaborating entity \"a_dpfifo_4t21\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\"" {  } { { "db/scfifo_h531.tdf" "dpfifo" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/scfifo_h531.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939065048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_95b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_95b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_95b1 " "Found entity 1: altsyncram_95b1" {  } { { "db/altsyncram_95b1.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/altsyncram_95b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939065189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939065189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_95b1 periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram " "Elaborating entity \"altsyncram_95b1\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\"" {  } { { "db/a_dpfifo_4t21.tdf" "FIFOram" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939065189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b78.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b78.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b78 " "Found entity 1: cmpr_b78" {  } { { "db/cmpr_b78.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/cmpr_b78.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939065347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939065347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b78 periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|cmpr_b78:almost_full_comparer " "Elaborating entity \"cmpr_b78\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|cmpr_b78:almost_full_comparer\"" {  } { { "db/a_dpfifo_4t21.tdf" "almost_full_comparer" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939065362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b78 periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|cmpr_b78:three_comparison " "Elaborating entity \"cmpr_b78\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|cmpr_b78:three_comparison\"" {  } { { "db/a_dpfifo_4t21.tdf" "three_comparison" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939065392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o2b " "Found entity 1: cntr_o2b" {  } { { "db/cntr_o2b.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/cntr_o2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939065503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939065503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o2b periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|cntr_o2b:rd_ptr_msb " "Elaborating entity \"cntr_o2b\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|cntr_o2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_4t21.tdf" "rd_ptr_msb" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939065503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_537.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_537.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_537 " "Found entity 1: cntr_537" {  } { { "db/cntr_537.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/cntr_537.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939065675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939065675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_537 periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|cntr_537:usedw_counter " "Elaborating entity \"cntr_537\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|cntr_537:usedw_counter\"" {  } { { "db/a_dpfifo_4t21.tdf" "usedw_counter" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939065675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p2b " "Found entity 1: cntr_p2b" {  } { { "db/cntr_p2b.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/cntr_p2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939065908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939065908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p2b periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|cntr_p2b:wr_ptr " "Elaborating entity \"cntr_p2b\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|cntr_p2b:wr_ptr\"" {  } { { "db/a_dpfifo_4t21.tdf" "wr_ptr" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939065908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fifo_256x8_dp periferico_i2c:I2C\|interfaz_periferico:U0\|fifo_256x8_dp:fifo_wr A:rtl " "Elaborating entity \"fifo_256x8_dp\" using architecture \"A:rtl\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|fifo_256x8_dp:fifo_wr\"" {  } { { "../hdl/periferico_i2c/interfaz_periferico.vhd" "fifo_wr" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 157 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939065939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RAM_DP_256x8 periferico_i2c:I2C\|interfaz_periferico:U0\|fifo_256x8_dp:fifo_wr\|RAM_DP_256x8:U_MEM A:syn " "Elaborating entity \"RAM_DP_256x8\" using architecture \"A:syn\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|fifo_256x8_dp:fifo_wr\|RAM_DP_256x8:U_MEM\"" {  } { { "../hdl/periferico_i2c/fifo_256x8_dp.vhd" "U_MEM" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/fifo_256x8_dp.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939065971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram periferico_i2c:I2C\|interfaz_periferico:U0\|fifo_256x8_dp:fifo_wr\|RAM_DP_256x8:U_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|fifo_256x8_dp:fifo_wr\|RAM_DP_256x8:U_MEM\|altsyncram:altsyncram_component\"" {  } { { "../hdl/periferico_i2c/RAM_DP_256x8.vhd" "altsyncram_component" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/RAM_DP_256x8.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939066096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "periferico_i2c:I2C\|interfaz_periferico:U0\|fifo_256x8_dp:fifo_wr\|RAM_DP_256x8:U_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"periferico_i2c:I2C\|interfaz_periferico:U0\|fifo_256x8_dp:fifo_wr\|RAM_DP_256x8:U_MEM\|altsyncram:altsyncram_component\"" {  } { { "../hdl/periferico_i2c/RAM_DP_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/RAM_DP_256x8.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939066550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "periferico_i2c:I2C\|interfaz_periferico:U0\|fifo_256x8_dp:fifo_wr\|RAM_DP_256x8:U_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"periferico_i2c:I2C\|interfaz_periferico:U0\|fifo_256x8_dp:fifo_wr\|RAM_DP_256x8:U_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939066550 ""}  } { { "../hdl/periferico_i2c/RAM_DP_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/RAM_DP_256x8.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616939066550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_utn3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_utn3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_utn3 " "Found entity 1: altsyncram_utn3" {  } { { "db/altsyncram_utn3.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/altsyncram_utn3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939066611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939066611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_utn3 periferico_i2c:I2C\|interfaz_periferico:U0\|fifo_256x8_dp:fifo_wr\|RAM_DP_256x8:U_MEM\|altsyncram:altsyncram_component\|altsyncram_utn3:auto_generated " "Elaborating entity \"altsyncram_utn3\" for hierarchy \"periferico_i2c:I2C\|interfaz_periferico:U0\|fifo_256x8_dp:fifo_wr\|RAM_DP_256x8:U_MEM\|altsyncram:altsyncram_component\|altsyncram_utn3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939066644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "interfaz_i2c periferico_i2c:I2C\|interfaz_i2c:U1 A:estructural " "Elaborating entity \"interfaz_i2c\" using architecture \"A:estructural\" for hierarchy \"periferico_i2c:I2C\|interfaz_i2c:U1\"" {  } { { "../hdl/periferico_i2c/periferico_i2c.vhd" "U1" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/periferico_i2c.vhd" 90 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939066690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "gen_SCL periferico_i2c:I2C\|interfaz_i2c:U1\|gen_SCL:U0 A:rtl " "Elaborating entity \"gen_SCL\" using architecture \"A:rtl\" for hierarchy \"periferico_i2c:I2C\|interfaz_i2c:U1\|gen_SCL:U0\"" {  } { { "../hdl/periferico_i2c/interfaz_i2c.vhd" "U0" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_i2c.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939066736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ctrl_i2c periferico_i2c:I2C\|interfaz_i2c:U1\|ctrl_i2c:U1 A:rtl " "Elaborating entity \"ctrl_i2c\" using architecture \"A:rtl\" for hierarchy \"periferico_i2c:I2C\|interfaz_i2c:U1\|ctrl_i2c:U1\"" {  } { { "../hdl/periferico_i2c/interfaz_i2c.vhd" "U1" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_i2c.vhd" 86 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939066784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reg_out_SDA periferico_i2c:I2C\|interfaz_i2c:U1\|reg_out_SDA:U2 A:rtl " "Elaborating entity \"reg_out_SDA\" using architecture \"A:rtl\" for hierarchy \"periferico_i2c:I2C\|interfaz_i2c:U1\|reg_out_SDA:U2\"" {  } { { "../hdl/periferico_i2c/interfaz_i2c.vhd" "U2" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_i2c.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939066799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "filtro_SDA periferico_i2c:I2C\|interfaz_i2c:U1\|filtro_SDA:U3 A:rtl " "Elaborating entity \"filtro_SDA\" using architecture \"A:rtl\" for hierarchy \"periferico_i2c:I2C\|interfaz_i2c:U1\|filtro_SDA:U3\"" {  } { { "../hdl/periferico_i2c/interfaz_i2c.vhd" "U3" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_i2c.vhd" 119 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939066799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reg_in_SDA periferico_i2c:I2C\|interfaz_i2c:U1\|reg_in_SDA:U4 A:rtl " "Elaborating entity \"reg_in_SDA\" using architecture \"A:rtl\" for hierarchy \"periferico_i2c:I2C\|interfaz_i2c:U1\|reg_in_SDA:U4\"" {  } { { "../hdl/periferico_i2c/interfaz_i2c.vhd" "U4" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_i2c.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939066814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "procesador_medida procesador_medida:THPROC A:rtl " "Elaborating entity \"procesador_medida\" using architecture \"A:rtl\" for hierarchy \"procesador_medida:THPROC\"" {  } { { "../hdl/MEDTH.vhd" "THPROC" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939066862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pll_100MHz pll_100MHz:\\sintesis:PLL A:syn " "Elaborating entity \"pll_100MHz\" using architecture \"A:syn\" for hierarchy \"pll_100MHz:\\sintesis:PLL\"" {  } { { "../hdl/MEDTH.vhd" "\\sintesis:PLL" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 106 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939067628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_100MHz:\\sintesis:PLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_100MHz:\\sintesis:PLL\|altpll:altpll_component\"" {  } { { "../hdl/pll/pll_100MHz.vhd" "altpll_component" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/pll/pll_100MHz.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939067830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_100MHz:\\sintesis:PLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_100MHz:\\sintesis:PLL\|altpll:altpll_component\"" {  } { { "../hdl/pll/pll_100MHz.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/pll/pll_100MHz.vhd" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939067861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_100MHz:\\sintesis:PLL\|altpll:altpll_component " "Instantiated megafunction \"pll_100MHz:\\sintesis:PLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_100MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_100MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616939067861 ""}  } { { "../hdl/pll/pll_100MHz.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/pll/pll_100MHz.vhd" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616939067861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_100mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_100mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_100MHz_altpll " "Found entity 1: pll_100MHz_altpll" {  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/pll_100mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616939068518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939068518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_100MHz_altpll pll_100MHz:\\sintesis:PLL\|altpll:altpll_component\|pll_100MHz_altpll:auto_generated " "Elaborating entity \"pll_100MHz_altpll\" for hierarchy \"pll_100MHz:\\sintesis:PLL\|altpll:altpll_component\|pll_100MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939068518 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[1\] " "Synthesized away node \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_95b1.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/altsyncram_95b1.tdf" 68 2 0 } } { "db/a_dpfifo_4t21.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 47 2 0 } } { "db/scfifo_h531.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/scfifo_h531.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 102 0 0 } } { "../hdl/periferico_i2c/interfaz_periferico.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 123 0 0 } } { "../hdl/periferico_i2c/periferico_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/periferico_i2c.vhd" 74 0 0 } } { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616939071720 "|MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[2\] " "Synthesized away node \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_95b1.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/altsyncram_95b1.tdf" 98 2 0 } } { "db/a_dpfifo_4t21.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 47 2 0 } } { "db/scfifo_h531.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/scfifo_h531.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 102 0 0 } } { "../hdl/periferico_i2c/interfaz_periferico.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 123 0 0 } } { "../hdl/periferico_i2c/periferico_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/periferico_i2c.vhd" 74 0 0 } } { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616939071720 "|MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[3\] " "Synthesized away node \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_95b1.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/altsyncram_95b1.tdf" 128 2 0 } } { "db/a_dpfifo_4t21.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 47 2 0 } } { "db/scfifo_h531.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/scfifo_h531.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 102 0 0 } } { "../hdl/periferico_i2c/interfaz_periferico.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 123 0 0 } } { "../hdl/periferico_i2c/periferico_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/periferico_i2c.vhd" 74 0 0 } } { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616939071720 "|MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[4\] " "Synthesized away node \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_95b1.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/altsyncram_95b1.tdf" 158 2 0 } } { "db/a_dpfifo_4t21.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 47 2 0 } } { "db/scfifo_h531.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/scfifo_h531.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 102 0 0 } } { "../hdl/periferico_i2c/interfaz_periferico.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 123 0 0 } } { "../hdl/periferico_i2c/periferico_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/periferico_i2c.vhd" 74 0 0 } } { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616939071720 "|MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[5\] " "Synthesized away node \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_95b1.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/altsyncram_95b1.tdf" 188 2 0 } } { "db/a_dpfifo_4t21.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 47 2 0 } } { "db/scfifo_h531.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/scfifo_h531.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 102 0 0 } } { "../hdl/periferico_i2c/interfaz_periferico.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 123 0 0 } } { "../hdl/periferico_i2c/periferico_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/periferico_i2c.vhd" 74 0 0 } } { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616939071720 "|MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[6\] " "Synthesized away node \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_95b1.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/altsyncram_95b1.tdf" 218 2 0 } } { "db/a_dpfifo_4t21.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 47 2 0 } } { "db/scfifo_h531.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/scfifo_h531.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 102 0 0 } } { "../hdl/periferico_i2c/interfaz_periferico.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 123 0 0 } } { "../hdl/periferico_i2c/periferico_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/periferico_i2c.vhd" 74 0 0 } } { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616939071720 "|MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[7\] " "Synthesized away node \"periferico_i2c:I2C\|interfaz_periferico:U0\|FIFO_dp_256x8:fifo_rd\|scfifo:scfifo_component\|scfifo_h531:auto_generated\|a_dpfifo_4t21:dpfifo\|altsyncram_95b1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_95b1.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/altsyncram_95b1.tdf" 248 2 0 } } { "db/a_dpfifo_4t21.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/a_dpfifo_4t21.tdf" 47 2 0 } } { "db/scfifo_h531.tdf" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/scfifo_h531.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/periferico_i2c/FIFO_dp_256x8.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/FIFO_dp_256x8.vhd" 102 0 0 } } { "../hdl/periferico_i2c/interfaz_periferico.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 123 0 0 } } { "../hdl/periferico_i2c/periferico_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/periferico_i2c.vhd" 74 0 0 } } { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616939071720 "|MEDTH|periferico_i2c:I2C|interfaz_periferico:U0|FIFO_dp_256x8:fifo_rd|scfifo:scfifo_component|scfifo_h531:auto_generated|a_dpfifo_4t21:dpfifo|altsyncram_95b1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1616939071720 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1616939071720 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/periferico_i2c/reg_out_SDA.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/reg_out_SDA.vhd" 68 -1 0 } } { "../hdl/periferico_i2c/gen_SCL.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/gen_SCL.vhd" 108 -1 0 } } { "../hdl/periferico_i2c/interfaz_periferico.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 213 -1 0 } } { "../hdl/procesador_t_h/procesador_medida.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/procesador_t_h/procesador_medida.vhd" 73 -1 0 } } { "../hdl/periferico_i2c/filtro_SDA.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/filtro_SDA.vhd" 50 -1 0 } } { "../hdl/periferico_i2c/interfaz_periferico.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 95 -1 0 } } { "../hdl/periferico_i2c/control_i2c.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/control_i2c.vhd" 85 -1 0 } } { "../hdl/periferico_i2c/interfaz_periferico.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/periferico_i2c/interfaz_periferico.vhd" 78 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1616939075017 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1616939075017 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616939076192 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616939077736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616939081487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616939081487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616939084032 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616939084032 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1616939084032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "336 " "Implemented 336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616939084032 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616939084032 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1616939084032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616939084032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5013 " "Peak virtual memory: 5013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616939084283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 15:44:44 2021 " "Processing ended: Sun Mar 28 15:44:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616939084283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616939084283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616939084283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616939084283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1616939095799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616939095830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 15:44:55 2021 " "Processing started: Sun Mar 28 15:44:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616939095830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616939095830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MEDTH -c MEDTH " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MEDTH -c MEDTH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616939095830 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616939096425 ""}
{ "Info" "0" "" "Project  = MEDTH" {  } {  } 0 0 "Project  = MEDTH" 0 0 "Fitter" 0 0 1616939096440 ""}
{ "Info" "0" "" "Revision = MEDTH" {  } {  } 0 0 "Revision = MEDTH" 0 0 "Fitter" 0 0 1616939096440 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1616939096927 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MEDTH 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"MEDTH\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616939096927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616939097082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616939097082 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_100MHz:\\sintesis:PLL\|altpll:altpll_component\|pll_100MHz_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_100MHz:\\sintesis:PLL\|altpll:altpll_component\|pll_100MHz_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_100MHz:\\sintesis:PLL\|altpll:altpll_component\|pll_100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_100MHz:\\sintesis:PLL\|altpll:altpll_component\|pll_100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/pll_100mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1616939097158 ""}  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/pll_100mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1616939097158 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616939097317 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616939097408 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1616939098251 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616939098298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616939098298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616939098298 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616939098298 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/" { { 0 { 0 ""} 0 990 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616939098456 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/" { { 0 { 0 ""} 0 992 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616939098456 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/" { { 0 { 0 ""} 0 994 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616939098456 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/" { { 0 { 0 ""} 0 996 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616939098456 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1616939098456 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1616939098456 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1616939098456 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1616939098456 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1616939098456 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616939098486 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1616939098613 ""}
{ "Info" "ISTA_SDC_FOUND" "MEDTH.sdc " "Reading SDC File: 'MEDTH.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616939101362 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 8, found: 2), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 8, found: 2), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939101378 ""} { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 45.00, found: 0.00) " "-phase (expected: 45.00, found: 0.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939101378 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939101378 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1616939101378 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1616939101378 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616939101408 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616939101408 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616939101408 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616939101408 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1616939101408 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_100MHz:\\sintesis:PLL\|altpll:altpll_component\|pll_100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_100MHz:\\sintesis:PLL\|altpll:altpll_component\|pll_100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616939101533 ""}  } { { "db/pll_100mhz_altpll.v" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/db/pll_100mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616939101533 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616939103079 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616939103079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616939103079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616939103079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616939103079 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616939103079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616939103079 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616939103079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616939103189 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616939103189 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616939103189 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616939103517 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1616939104299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616939107376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616939108017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616939108267 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616939108816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616939108816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616939110393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616939111548 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616939111548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616939112330 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1616939112330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616939112330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616939112330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616939114033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616939114251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616939116408 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616939116408 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616939118299 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616939119252 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 MAX 10 " "4 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3 V Schmitt Trigger D1 " "Pin SDA uses I/O standard 3.3 V Schmitt Trigger at D1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SDA } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616939120002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL 3.3 V Schmitt Trigger E3 " "Pin SCL uses I/O standard 3.3 V Schmitt Trigger at E3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SCL } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/" { { 0 { 0 ""} 0 33 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616939120002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRst 3.3 V Schmitt Trigger E7 " "Pin nRst uses I/O standard 3.3 V Schmitt Trigger at E7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { nRst } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nRst" } } } } { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616939120002 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3 V Schmitt Trigger H6 " "Pin clk uses I/O standard 3.3 V Schmitt Trigger at H6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../hdl/MEDTH.vhd" "" { Text "C:/Users/Eduardo Juarez/Desktop/Edu/hdl/MEDTH.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/" { { 0 { 0 ""} 0 30 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1616939120002 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1616939120002 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "SDA 3.3 V Schmitt Trigger D1 " "Pin SDA uses I/O standard 3.3 V Schmitt Trigger located at D1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1616939120002 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "SCL 3.3 V Schmitt Trigger E3 " "Pin SCL uses I/O standard 3.3 V Schmitt Trigger located at E3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1616939120002 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "nRst 3.3 V Schmitt Trigger E7 " "Pin nRst uses I/O standard 3.3 V Schmitt Trigger located at E7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1616939120002 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Eduardo Juarez/Desktop/Edu/quartus/output_files/MEDTH.fit.smsg " "Generated suppressed messages file C:/Users/Eduardo Juarez/Desktop/Edu/quartus/output_files/MEDTH.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616939121783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5351 " "Peak virtual memory: 5351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616939127268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 15:45:27 2021 " "Processing ended: Sun Mar 28 15:45:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616939127268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616939127268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616939127268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616939127268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616939139112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616939139127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 15:45:38 2021 " "Processing started: Sun Mar 28 15:45:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616939139127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616939139127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MEDTH -c MEDTH " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MEDTH -c MEDTH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616939139127 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1616939140877 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616939141160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616939142330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 15:45:42 2021 " "Processing ended: Sun Mar 28 15:45:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616939142330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616939142330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616939142330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616939142330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616939145058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616939145058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 15:45:44 2021 " "Processing started: Sun Mar 28 15:45:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616939145058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939145058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off MEDTH -c MEDTH " "Command: quartus_pow --read_settings_files=off --write_settings_files=off MEDTH -c MEDTH" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939145058 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939145725 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939145725 ""}
{ "Info" "ISTA_SDC_FOUND" "MEDTH.sdc " "Reading SDC File: 'MEDTH.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939146488 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 8, found: 2), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 8, found: 2), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939146488 ""} { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 45.00, found: 0.00) " "-phase (expected: 45.00, found: 0.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939146488 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939146488 ""}  } {  } 0 332056 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939146488 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.070 " "Setup clock transfer from \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616939146488 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.070 " "Hold clock transfer from \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616939146488 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939146488 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939146520 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939146520 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939146520 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939146988 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939147021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939148159 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "11.329 millions of transitions / sec " "Average toggle rate for this design is 11.329 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939150564 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "164.32 mW " "Total thermal power estimate for the design is 164.32 mW" {  } { { "c:/altera_lite/16.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/altera_lite/16.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939150761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 5 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4949 " "Peak virtual memory: 4949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616939151705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 15:45:51 2021 " "Processing ended: Sun Mar 28 15:45:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616939151705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616939151705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616939151705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939151705 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1616939155908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616939155972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 15:45:54 2021 " "Processing started: Sun Mar 28 15:45:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616939155972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939155972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MEDTH -c MEDTH " "Command: quartus_sta MEDTH -c MEDTH" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939155972 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1616939156307 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939156830 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939157027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939157027 ""}
{ "Info" "ISTA_SDC_FOUND" "MEDTH.sdc " "Reading SDC File: 'MEDTH.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939157862 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 8, found: 2), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 8, found: 2), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939157878 ""} { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 45.00, found: 0.00) " "-phase (expected: 45.00, found: 0.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939157878 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939157878 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939157878 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.070 " "Setup clock transfer from \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616939157878 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.070 " "Hold clock transfer from \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616939157878 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939157878 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1616939157878 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616939157924 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1616939158064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.685 " "Worst-case setup slack is 0.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939158159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939158159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.685               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939158159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939158159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939158192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939158192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.323               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939158192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939158192 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939158206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939158206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.680 " "Worst-case minimum pulse width slack is 4.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939158228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939158228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.680               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.680               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939158228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.862               0.000 clk  " "    9.862               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939158228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939158228 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939158228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939158228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939158228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939158228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.208 ns " "Worst Case Available Settling Time: 25.208 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939158228 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939158228 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939158228 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616939158298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939158393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939160362 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 8, found: 2), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 8, found: 2), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939161127 ""} { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 45.00, found: 0.00) " "-phase (expected: 45.00, found: 0.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939161127 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939161127 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939161127 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.070 " "Setup clock transfer from \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616939161127 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.070 " "Hold clock transfer from \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616939161127 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939161127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.223 " "Worst-case setup slack is 1.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939161160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939161160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.223               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939161160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939161160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939161205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939161205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.294               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939161205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939161205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939161472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939161815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.687 " "Worst-case minimum pulse width slack is 4.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.687               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.687               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.859               0.000 clk  " "    9.859               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939162058 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939162058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939162058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939162058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939162058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 25.535 ns " "Worst Case Available Settling Time: 25.535 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939162058 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939162058 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939162058 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1616939162115 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 8, found: 2), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 8, found: 2), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939162503 ""} { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 45.00, found: 0.00) " "-phase (expected: 45.00, found: 0.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939162503 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616939162503 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939162503 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.070 " "Setup clock transfer from \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616939162503 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) 0.020 0.070 " "Hold clock transfer from \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.070" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616939162503 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939162503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.214 " "Worst-case setup slack is 6.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.214               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.214               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939162503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.104               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939162503 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939162635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939162658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.723 " "Worst-case minimum pulse width slack is 4.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.723               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.723               0.000 \\sintesis:PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.513               0.000 clk  " "    9.513               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616939162658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939162658 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939162658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939162658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939162658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939162658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 28.100 ns " "Worst Case Available Settling Time: 28.100 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939162658 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1616939162658 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939162658 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939165521 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939165521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616939166127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 15:46:06 2021 " "Processing ended: Sun Mar 28 15:46:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616939166127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616939166127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616939166127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939166127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1616939169723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616939169956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 28 15:46:09 2021 " "Processing started: Sun Mar 28 15:46:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616939169956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1616939169956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MEDTH -c MEDTH " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MEDTH -c MEDTH" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1616939169956 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1616939171346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MEDTH.vo C:/Users/Eduardo Juarez/Desktop/Edu/quartus/simulation/modelsim/ simulation " "Generated file MEDTH.vo in folder \"C:/Users/Eduardo Juarez/Desktop/Edu/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1616939172252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616939172565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 28 15:46:12 2021 " "Processing ended: Sun Mar 28 15:46:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616939172565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616939172565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616939172565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1616939172565 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1616939173884 ""}
