/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2022 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef PABLO_SFR_DLFE_H
#define PABLO_SFR_DLFE_H

#define DLFE_TRY_COUNT			(20000)

#include "pablo-mmio.h"

enum dlfe_interrupt_map0 {
	INTR0_DLFE_FRAME_START_INT = 0,
	INTR0_DLFE_FRAME_END_INT = 1,
	INTR0_DLFE_CMDQ_HOLD_INT = 2,
	INTR0_DLFE_SETTING_DONE_INT = 3,
	INTR0_DLFE_C_LOADER_END_INT = 4,
	INTR0_DLFE_COREX_END_INT_0 = 5,
	INTR0_DLFE_COREX_END_INT_1 = 6,
	INTR0_DLFE_ROW_COL_INT = 7,
	INTR0_DLFE_FREEZE_ON_ROW_COL_INT = 8,
	INTR0_DLFE_TRANS_STOP_DONE_INT = 9,
	INTR0_DLFE_CMDQ_ERROR_INT = 10,
	INTR0_DLFE_C_LOADER_ERROR_INT = 11,
	INTR0_DLFE_COREX_ERROR_INT = 12,
	INTR0_DLFE_CINFIFO_0_OVERFLOW_ERROR_INT = 13,
	INTR0_DLFE_CINFIFO_0_OVERLAP_ERROR_INT = 14,
	INTR0_DLFE_CINFIFO_0_PIXEL_CNT_ERROR_INT = 15,
	INTR0_DLFE_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT = 16,
	INTR0_DLFE_CINFIFO_1_OVERFLOW_ERROR_INT = 17,
	INTR0_DLFE_CINFIFO_1_OVERLAP_ERROR_INT = 18,
	INTR0_DLFE_CINFIFO_1_PIXEL_CNT_ERROR_INT = 19,
	INTR0_DLFE_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT = 20,
	INTR0_DLFE_COUTFIFO_0_PIXEL_CNT_ERROR_INT = 21,
	INTR0_DLFE_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT = 22,
	INTR0_DLFE_COUTFIFO_0_OVERLAP_ERROR_INT = 23,
	INTR0_DLFE_COUTFIFO_1_PIXEL_CNT_ERROR_INT = 24,
	INTR0_DLFE_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT = 25,
	INTR0_DLFE_COUTFIFO_1_OVERLAP_ERROR_INT = 26,
	INTR0_DLFE_VOTF_GLOBAL_ERROR_INT = 27,
	INTR0_DLFE_VOTF_LOST_CONNECTION_INT = 28,
	INTR0_DLFE_OTF_SEQ_ID_ERROR_INT = 29,
	INTR0_DLFE_MAX,
};

#define INT0_EN_MASK	((0)\
			|(1 << INTR0_DLFE_FRAME_START_INT)\
			|(1 << INTR0_DLFE_FRAME_END_INT)\
			|(1 << INTR0_DLFE_CMDQ_HOLD_INT)\
			|(1 << INTR0_DLFE_SETTING_DONE_INT)\
			|(1 << INTR0_DLFE_C_LOADER_END_INT)\
			|(1 << INTR0_DLFE_COREX_END_INT_0)\
			|(1 << INTR0_DLFE_COREX_END_INT_1)\
			|(1 << INTR0_DLFE_ROW_COL_INT)\
			|(1 << INTR0_DLFE_FREEZE_ON_ROW_COL_INT)\
			|(1 << INTR0_DLFE_TRANS_STOP_DONE_INT)\
			|(1 << INTR0_DLFE_CMDQ_ERROR_INT)\
			|(1 << INTR0_DLFE_C_LOADER_ERROR_INT)\
			|(1 << INTR0_DLFE_COREX_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_DLFE_COUTFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_DLFE_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_DLFE_COUTFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << INTR0_DLFE_COUTFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_DLFE_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_DLFE_COUTFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << INTR0_DLFE_VOTF_GLOBAL_ERROR_INT)\
			|(1 << INTR0_DLFE_VOTF_LOST_CONNECTION_INT)\
			|(1 << INTR0_DLFE_OTF_SEQ_ID_ERROR_INT)\
)

#define INT0_ERR_MASK	((0)\
			/* |(1 << INTR0_DLFE_FRAME_START_INT) */\
			/* |(1 << INTR0_DLFE_FRAME_END_INT) */\
			/* |(1 << INTR0_DLFE_CMDQ_HOLD_INT) */\
			/* |(1 << INTR0_DLFE_SETTING_DONE_INT) */\
			/* |(1 << INTR0_DLFE_C_LOADER_END_INT) */\
			/* |(1 << INTR0_DLFE_COREX_END_INT_0) */\
			/* |(1 << INTR0_DLFE_COREX_END_INT_1) */\
			/* |(1 << INTR0_DLFE_ROW_COL_INT) */\
			/* |(1 << INTR0_DLFE_FREEZE_ON_ROW_COL_INT) */\
			/* |(1 << INTR0_DLFE_TRANS_STOP_DONE_INT) */\
			|(1 << INTR0_DLFE_CMDQ_ERROR_INT)\
			|(1 << INTR0_DLFE_C_LOADER_ERROR_INT)\
			|(1 << INTR0_DLFE_COREX_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_0_OVERFLOW_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_1_OVERFLOW_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_DLFE_CINFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_DLFE_COUTFIFO_0_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_DLFE_COUTFIFO_0_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_DLFE_COUTFIFO_0_OVERLAP_ERROR_INT)\
			|(1 << INTR0_DLFE_COUTFIFO_1_PIXEL_CNT_ERROR_INT)\
			|(1 << INTR0_DLFE_COUTFIFO_1_INPUT_PROTOCOL_ERROR_INT)\
			|(1 << INTR0_DLFE_COUTFIFO_1_OVERLAP_ERROR_INT)\
			|(1 << INTR0_DLFE_VOTF_GLOBAL_ERROR_INT)\
			|(1 << INTR0_DLFE_VOTF_LOST_CONNECTION_INT)\
			|(1 << INTR0_DLFE_OTF_SEQ_ID_ERROR_INT)\
)

enum dlfe_interrupt_map1 {
	INTR1_DLFE_VOTF_LOST_FLUSH_INT = 00,
	INTR1_DLFE_I_DMA_INTR = 1,
	INTR1_DLFE_I_WAVELET_DBG_CNT_ERR = 2,
	INTR1_DLFE_I_NOISELUT_DBG_CNT_ERR = 3,
	INTR1_DLFE_I_NN_WRAP_DBG_CNT_ERR = 4,
	INTR1_DLFE_I_CONCAT_DBG_CNT_ERR = 5,
	INTR1_DLFE_I_UPSCALE_DBG_CNT_ERR = 6,
	INTR1_DLFE_MAX,
};

#define INT1_EN_MASK	((0)\
			|(1 << INTR1_DLFE_VOTF_LOST_FLUSH_INT)\
			|(1 << INTR1_DLFE_I_DMA_INTR)\
			|(1 << INTR1_DLFE_I_WAVELET_DBG_CNT_ERR)\
			|(1 << INTR1_DLFE_I_NOISELUT_DBG_CNT_ERR)\
			|(1 << INTR1_DLFE_I_NN_WRAP_DBG_CNT_ERR)\
			|(1 << INTR1_DLFE_I_CONCAT_DBG_CNT_ERR)\
			|(1 << INTR1_DLFE_I_UPSCALE_DBG_CNT_ERR)\
)

#define INT1_ERR_MASK	((0)\
			|(1 << INTR1_DLFE_VOTF_LOST_FLUSH_INT)\
			|(1 << INTR1_DLFE_I_DMA_INTR)\
			|(1 << INTR1_DLFE_I_WAVELET_DBG_CNT_ERR)\
			|(1 << INTR1_DLFE_I_NOISELUT_DBG_CNT_ERR)\
			|(1 << INTR1_DLFE_I_NN_WRAP_DBG_CNT_ERR)\
			|(1 << INTR1_DLFE_I_CONCAT_DBG_CNT_ERR)\
			|(1 << INTR1_DLFE_I_UPSCALE_DBG_CNT_ERR)\
)

enum dlfe_interrupt_grp_map {
	INTR_GRP_DLFE_FRAME_START_INT = 0,
	INTR_GRP_DLFE_FRAME_END_INT = 1,
	INTR_GRP_DLFE_ERROR_CRPT_INT = 2,
	INTR_GRP_DLFE_CMDQ_HOLD_INT = 3,
	INTR_GRP_DLFE_SETTING_DONE_INT = 4,
	INTR_GRP_DLFE_DEBUG_INT = 5,
	INTR_GRP_DLFE_ENABLE_ALL_INT = 7,
	INTR_GRP_DLFE_MAX,
};

#define DLFE_INT_GRP_EN_MASK	((0)\
				|(1 << INTR_GRP_DLFE_FRAME_START_INT)\
				|(1 << INTR_GRP_DLFE_FRAME_END_INT)\
				|(1 << INTR_GRP_DLFE_ERROR_CRPT_INT)\
				|(1 << INTR_GRP_DLFE_CMDQ_HOLD_INT)\
				|(1 << INTR_GRP_DLFE_SETTING_DONE_INT)\
				|(1 << INTR_GRP_DLFE_DEBUG_INT)\
				|(1 << INTR_GRP_DLFE_ENABLE_ALL_INT)\
				)

#define DLFE_REG_CNT	490

static const struct is_reg dlfe_regs[DLFE_REG_CNT] = {
	/* COMMON_CTRL_TOP */
	{0x0000,"CMDQ_ENABLE"},
	{0x0008,"CMDQ_STOP_CRPT_ENABLE"},
	{0x0010,"SW_RESET"},
	{0x0014,"SW_CORE_RESET"},
	{0x0018,"SW_APB_RESET"},
	{0x001c,"TRANS_STOP_REQ"},
	{0x0020,"TRANS_STOP_REQ_RDY"},
	{0x002c,"IP_CLOCK_DOWN_MODE"},
	{0x0030,"IP_PROCESSING"},
	{0x0034,"FORCE_INTERNAL_CLOCK"},
	{0x0038,"DEBUG_CLOCK_ENABLE"},
	{0x003c,"IP_POST_FRAME_GAP"},
	{0x0040,"IP_DRCG_ENABLE"},
	{0x0050,"AUTO_IGNORE_INTERRUPT_ENABLE"},
	{0x0054,"AUTO_IGNORE_PREADY_ENABLE"},
	{0x0058,"IP_USE_SW_FINISH_COND"},
	{0x005c,"SW_FINISH_COND_ENABLE"},
	{0x006c,"IP_CORRUPTED_COND_ENABLE"},
	{0x0074,"IP_USE_OTF_PATH_67"},
	{0x0078,"IP_USE_OTF_PATH_45"},
	{0x007c,"IP_USE_OTF_PATH_23"},
	{0x0080,"IP_USE_OTF_PATH_01"},
	{0x0084,"IP_USE_CINFIFO_NEW_FRAME_IN"},
	{0x00a0,"IP_USE_EXT_MEM_ENABLE"},
	{0x0200,"SOURCE_IMAGE_DIMENSION"},
	{0x0204,"DESTINATION_IMAGE_DIMENSION"},
	{0x0208,"BYPASS"},
	{0x020c,"BYPASS_WEIGHT"},
	{0x0214,"ENABLE_PATH"},
	{0x0220,"H_BLANK"},
	{0x02f0,"DEBUG_SEL"},
	{0x02f4,"CHAIN_DEBUG_CNT_VAL"},
	/* COMMON_CTRL_CMDQ */
	{0x0400,"CMDQ_QUE_CMD_H"},
	{0x0404,"CMDQ_QUE_CMD_M"},
	{0x0408,"CMDQ_QUE_CMD_L"},
	{0x040c,"CMDQ_ADD_TO_QUEUE_0"},
	{0x0410,"CMDQ_ADD_TO_QUEUE_1"},
	{0x0414,"CMDQ_ADD_TO_QUEUE_URGENT"},
	{0x0440,"CMDQ_LOCK"},
	{0x0444,"CMDQ_TIME_SLICE_SEQUENCE"},
	{0x0448,"CMDQ_TS_SEQ_END_POINT"},
	{0x044c,"CMDQ_TS_SEQ_COUNT_RESET"},
	{0x0450,"CMDQ_CTRL_SETSEL_EN"},
	{0x0454,"CMDQ_SETSEL"},
	{0x0458,"CMDQ_PUSH_BACK_TO_QUEUE"},
	{0x0460,"CMDQ_FLUSH_QUEUE_0"},
	{0x0464,"CMDQ_FLUSH_QUEUE_1"},
	{0x0468,"CMDQ_FLUSH_QUEUE_URGENT"},
	{0x046c,"CMDQ_SWAP_QUEUE_0"},
	{0x0470,"CMDQ_SWAP_QUEUE_1"},
	{0x0474,"CMDQ_SWAP_QUEUE_URGENT"},
	{0x0478,"CMDQ_ROTATE_QUEUE_0"},
	{0x047c,"CMDQ_ROTATE_QUEUE_1"},
	{0x0480,"CMDQ_ROTATE_QUEUE_URGENT"},
	{0x0484,"CMDQ_HOLD_MARK_QUEUE_0"},
	{0x0488,"CMDQ_HOLD_MARK_QUEUE_1"},
	{0x048c,"CMDQ_HOLD_MARK_QUEUE_URGENT"},
	{0x0490,"CMDQ_DEBUG_STATUS_TIME_SLICE"},
	{0x0494,"CMDQ_DEBUG_STATUS_PRE_LOAD"},
	{0x049c,"CMDQ_VHD_CONTROL"},
	{0x04a0,"CMDQ_FRAME_COUNTER_INC_TYPE"},
	{0x04a4,"CMDQ_FRAME_COUNTER_RESET"},
	{0x04a8,"CMDQ_FRAME_COUNTER"},
	{0x04ac,"CMDQ_FRAME_ID"},
	{0x04b0,"CMDQ_QUEUE_0_INFO"},
	{0x04b4,"CMDQ_QUEUE_0_RPTR_FOR_DEBUG"},
	{0x04b8,"CMDQ_DEBUG_QUE_0_CMD_H"},
	{0x04bc,"CMDQ_DEBUG_QUE_0_CMD_M"},
	{0x04c0,"CMDQ_DEBUG_QUE_0_CMD_L"},
	{0x04c4,"CMDQ_QUEUE_1_INFO"},
	{0x04c8,"CMDQ_QUEUE_1_RPTR_FOR_DEBUG"},
	{0x04cc,"CMDQ_DEBUG_QUE_1_CMD_H"},
	{0x04d0,"CMDQ_DEBUG_QUE_1_CMD_M"},
	{0x04d4,"CMDQ_DEBUG_QUE_1_CMD_L"},
	{0x04d8,"CMDQ_QUEUE_URGENT_INFO"},
	{0x04dc,"CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG"},
	{0x04e0,"CMDQ_DEBUG_QUE_URGENT_CMD_H"},
	{0x04e4,"CMDQ_DEBUG_QUE_URGENT_CMD_M"},
	{0x04e8,"CMDQ_DEBUG_QUE_URGENT_CMD_L"},
	{0x04ec,"CMDQ_DEBUG_STATUS"},
	{0x04f0,"CMDQ_INT"},
	{0x04f4,"CMDQ_INT_ENABLE"},
	{0x04f8,"CMDQ_INT_STATUS"},
	{0x04fc,"CMDQ_INT_CLEAR"},
	/* COMMON_CTRL_C_LOADER */
	{0x0500,"C_LOADER_ENABLE"},
	{0x0504,"C_LOADER_RESET"},
	{0x0508,"C_LOADER_FAST_MODE"},
	{0x050c,"C_LOADER_REMAP_EN"},
	{0x0510,"C_LOADER_ACCESS_INTERVAL"},
	{0x0540,"C_LOADER_REMAP_00_ADDR"},
	{0x0544,"C_LOADER_REMAP_01_ADDR"},
	{0x0548,"C_LOADER_REMAP_02_ADDR"},
	{0x054c,"C_LOADER_REMAP_03_ADDR"},
	{0x0550,"C_LOADER_REMAP_04_ADDR"},
	{0x0554,"C_LOADER_REMAP_05_ADDR"},
	{0x0558,"C_LOADER_REMAP_06_ADDR"},
	{0x055c,"C_LOADER_REMAP_07_ADDR"},
	{0x05c0,"C_LOADER_DEBUG_STATUS"},
	{0x05c4,"C_LOADER_DEBUG_HEADER_REQ_COUNTER"},
	{0x05c8,"C_LOADER_DEBUG_HEADER_APB_COUNTER"},
	{0x05e0,"C_LOADER_HEADER_CRC_SEED"},
	{0x05e4,"C_LOADER_PAYLOAD_CRC_SEED"},
	{0x05f0,"C_LOADER_HEADER_CRC_RESULT"},
	{0x05f4,"C_LOADER_PAYLOAD_CRC_RESULT"},
	/* COMMON_CTRL_COREX */
	{0x0600,"COREX_ENABLE"},
	{0x0604,"COREX_RESET"},
	{0x0608,"COREX_FAST_MODE"},
	{0x060c,"COREX_UPDATE_TYPE_0"},
	{0x0610,"COREX_UPDATE_TYPE_1"},
	{0x0614,"COREX_UPDATE_MODE_0"},
	{0x0618,"COREX_UPDATE_MODE_1"},
	{0x061c,"COREX_START_0"},
	{0x0620,"COREX_START_1"},
	{0x0624,"COREX_COPY_FROM_IP_0"},
	{0x0628,"COREX_COPY_FROM_IP_1"},
	{0x062c,"COREX_STATUS_0"},
	{0x0630,"COREX_STATUS_1"},
	{0x0634,"COREX_PRE_ADDR_CONFIG"},
	{0x0638,"COREX_PRE_DATA_CONFIG"},
	{0x063c,"COREX_POST_ADDR_CONFIG"},
	{0x0640,"COREX_POST_DATA_CONFIG"},
	{0x0644,"COREX_PRE_POST_CONFIG_EN"},
	{0x0648,"COREX_TYPE_WRITE"},
	{0x064c,"COREX_TYPE_WRITE_TRIGGER"},
	{0x0650,"COREX_TYPE_READ"},
	{0x0654,"COREX_TYPE_READ_OFFSET"},
	{0x0658,"COREX_INT"},
	{0x065c,"COREX_INT_STATUS"},
	{0x0660,"COREX_INT_CLEAR"},
	{0x0664,"COREX_INT_ENABLE"},
	/* COMMON_CTRL_INT */
	{0x0800,"INT_REQ_INT0"},
	{0x0804,"INT_REQ_INT0_ENABLE"},
	{0x0808,"INT_REQ_INT0_STATUS"},
	{0x080c,"INT_REQ_INT0_CLEAR"},
	{0x0810,"INT_REQ_INT1"},
	{0x0814,"INT_REQ_INT1_ENABLE"},
	{0x0818,"INT_REQ_INT1_STATUS"},
	{0x081c,"INT_REQ_INT1_CLEAR"},
	{0x0900,"INT_HIST_CURINT0"},
	{0x0904,"INT_HIST_CURINT0_ENABLE"},
	{0x0908,"INT_HIST_CURINT0_STATUS"},
	{0x090c,"INT_HIST_CURINT1"},
	{0x0910,"INT_HIST_CURINT1_ENABLE"},
	{0x0914,"INT_HIST_CURINT1_STATUS"},
	{0x0918,"INT_HIST_00_FRAME_ID"},
	{0x091c,"INT_HIST_00_INT0"},
	{0x0920,"INT_HIST_00_INT1"},
	{0x0924,"INT_HIST_01_FRAME_ID"},
	{0x0928,"INT_HIST_01_INT0"},
	{0x092c,"INT_HIST_01_INT1"},
	{0x0930,"INT_HIST_02_FRAME_ID"},
	{0x0934,"INT_HIST_02_INT0"},
	{0x0938,"INT_HIST_02_INT1"},
	{0x093c,"INT_HIST_03_FRAME_ID"},
	{0x0940,"INT_HIST_03_INT0"},
	{0x0944,"INT_HIST_03_INT1"},
	{0x0948,"INT_HIST_04_FRAME_ID"},
	{0x094c,"INT_HIST_04_INT0"},
	{0x0950,"INT_HIST_04_INT1"},
	{0x0954,"INT_HIST_05_FRAME_ID"},
	{0x0958,"INT_HIST_05_INT0"},
	{0x095c,"INT_HIST_05_INT1"},
	{0x0960,"INT_HIST_06_FRAME_ID"},
	{0x0964,"INT_HIST_06_INT0"},
	{0x0968,"INT_HIST_06_INT1"},
	{0x096c,"INT_HIST_07_FRAME_ID"},
	{0x0970,"INT_HIST_07_INT0"},
	{0x0974,"INT_HIST_07_INT1"},
	/* COMMON_CTRL_SECU */
	{0x0b00,"SECU_CTRL_SEQID"},
	{0x0b10,"SECU_CTRL_TZINFO_SEQID_0"},
	{0x0b14,"SECU_CTRL_TZINFO_SEQID_1"},
	{0x0b18,"SECU_CTRL_TZINFO_SEQID_2"},
	{0x0b1c,"SECU_CTRL_TZINFO_SEQID_3"},
	{0x0b20,"SECU_CTRL_TZINFO_SEQID_4"},
	{0x0b24,"SECU_CTRL_TZINFO_SEQID_5"},
	{0x0b28,"SECU_CTRL_TZINFO_SEQID_6"},
	{0x0b2c,"SECU_CTRL_TZINFO_SEQID_7"},
	{0x0b58,"SECU_OTF_SEQ_ID_PROT_ENABLE"},
	/* COMMON_CTRL_PERF */
	{0x0e00,"PERF_MONITOR_ENABLE"},
	{0x0e04,"PERF_MONITOR_CLEAR"},
	{0x0e08,"PERF_MONITOR_INT_USER_SEL"},
	{0x0e40,"PERF_MONITOR_INT_START"},
	{0x0e44,"PERF_MONITOR_INT_END"},
	{0x0e48,"PERF_MONITOR_INT_USER"},
	{0x0e4c,"PERF_MONITOR_PROCESS_PRE_CONFIG"},
	{0x0e50,"PERF_MONITOR_PROCESS_FRAME"},
	/* COMMON_CTRL_DEBUG */
	{0x0f00,"IP_VERSION"},
	{0x0f04,"COMMON_CTRL_VERSION"},
	{0x0f08,"QCH_STATUS"},
	{0x0f0c,"IDLENESS_STATUS"},
	{0x0f40,"IP_BUSY_MONITOR_0"},
	{0x0f44,"IP_BUSY_MONITOR_1"},
	{0x0f48,"IP_BUSY_MONITOR_2"},
	{0x0f4c,"IP_BUSY_MONITOR_3"},
	{0x0f60,"IP_STALL_OUT_STATUS_0"},
	{0x0f64,"IP_STALL_OUT_STATUS_1"},
	{0x0f68,"IP_STALL_OUT_STATUS_2"},
	{0x0f6c,"IP_STALL_OUT_STATUS_3"},
	{0x0f80,"STOPEN_CRC_STOP_VALID_COUNT"},
	{0x0f88,"SFR_ACCESS_LOG_ENABLE"},
	{0x0f8c,"SFR_ACCESS_LOG_CLEAR"},
	{0x0f90,"SFR_ACCESS_LOG_0"},
	{0x0f94,"SFR_ACCESS_LOG_0_ADDRESS"},
	{0x0f98,"SFR_ACCESS_LOG_1"},
	{0x0f9c,"SFR_ACCESS_LOG_1_ADDRESS"},
	{0x0fa0,"SFR_ACCESS_LOG_2"},
	{0x0fa4,"SFR_ACCESS_LOG_2_ADDRESS"},
	{0x0fa8,"SFR_ACCESS_LOG_3"},
	{0x0fac,"SFR_ACCESS_LOG_3_ADDRESS"},
	{0x0fd0,"IP_ROL_RESET"},
	{0x0fd4,"IP_ROL_MODE"},
	{0x0fd8,"IP_ROL_SELECT"},
	{0x0fe0,"IP_INT_ON_COL_ROW"},
	{0x0fe4,"IP_INT_ON_COL_ROW_POS"},
	{0x0fe8,"FREEZE_FOR_DEBUG"},
	{0x0fec,"FREEZE_EXTENSION_ENABLE"},
	{0x0ff0,"FREEZE_EN"},
	{0x0ff4,"FREEZE_COL_ROW_POS"},
	{0x0ff8,"FREEZE_CORRUPTED_ENABLE"},
	/* CINFIFO0_CURR */
	{0x1000,"YUV_DLFECINFIFOCURR_ENABLE"},
	{0x1004,"YUV_DLFECINFIFOCURR_CONFIG"},
	{0x1008,"YUV_DLFECINFIFOCURR_STALL_CTRL"},
	{0x100c,"YUV_DLFECINFIFOCURR_INTERVAL_VBLANK"},
	{0x1010,"YUV_DLFECINFIFOCURR_INTERVALS"},
	{0x1014,"YUV_DLFECINFIFOCURR_STATUS"},
	{0x1018,"YUV_DLFECINFIFOCURR_INPUT_CNT"},
	{0x101c,"YUV_DLFECINFIFOCURR_STALL_CNT"},
	{0x1020,"YUV_DLFECINFIFOCURR_FIFO_FULLNESS"},
	{0x1040,"YUV_DLFECINFIFOCURR_INT"},
	{0x1044,"YUV_DLFECINFIFOCURR_INT_ENABLE"},
	{0x1048,"YUV_DLFECINFIFOCURR_INT_STATUS"},
	{0x104c,"YUV_DLFECINFIFOCURR_INT_CLEAR"},
	{0x1050,"YUV_DLFECINFIFOCURR_CORRUPTED_COND_ENABLE"},
	{0x1054,"YUV_DLFECINFIFOCURR_ROL_SELECT"},
	{0x10fc,"YUV_DLFECINFIFOCURR_STREAM_CRC"},
	/* CINFIFO1_PREV */
	{0x1100,"YUV_DLFECINFIFOPREV_ENABLE"},
	{0x1104,"YUV_DLFECINFIFOPREV_CONFIG"},
	{0x1108,"YUV_DLFECINFIFOPREV_STALL_CTRL"},
	{0x110c,"YUV_DLFECINFIFOPREV_INTERVAL_VBLANK"},
	{0x1110,"YUV_DLFECINFIFOPREV_INTERVALS"},
	{0x1114,"YUV_DLFECINFIFOPREV_STATUS"},
	{0x1118,"YUV_DLFECINFIFOPREV_INPUT_CNT"},
	{0x111c,"YUV_DLFECINFIFOPREV_STALL_CNT"},
	{0x1120,"YUV_DLFECINFIFOPREV_FIFO_FULLNESS"},
	{0x1140,"YUV_DLFECINFIFOPREV_INT"},
	{0x1144,"YUV_DLFECINFIFOPREV_INT_ENABLE"},
	{0x1148,"YUV_DLFECINFIFOPREV_INT_STATUS"},
	{0x114c,"YUV_DLFECINFIFOPREV_INT_CLEAR"},
	{0x1150,"YUV_DLFECINFIFOPREV_CORRUPTED_COND_ENABLE"},
	{0x1154,"YUV_DLFECINFIFOPREV_ROL_SELECT"},
	{0x11fc,"YUV_DLFECINFIFOPREV_STREAM_CRC"},
	/* COUTFIFO0_WGT */
	{0x1200,"YUV_DLFECOUTFIFOWGT_ENABLE"},
	{0x1204,"YUV_DLFECOUTFIFOWGT_CONFIG"},
	{0x1208,"YUV_DLFECOUTFIFOWGT_STALL_CTRL"},
	{0x120c,"YUV_DLFECOUTFIFOWGT_INTERVAL_VBLANK"},
	{0x1210,"YUV_DLFECOUTFIFOWGT_INTERVALS"},
	{0x1214,"YUV_DLFECOUTFIFOWGT_STATUS"},
	{0x1218,"YUV_DLFECOUTFIFOWGT_INPUT_CNT"},
	{0x121c,"YUV_DLFECOUTFIFOWGT_STALL_CNT"},
	{0x1220,"YUV_DLFECOUTFIFOWGT_FIFO_FULLNESS"},
	{0x1240,"YUV_DLFECOUTFIFOWGT_INT"},
	{0x1244,"YUV_DLFECOUTFIFOWGT_INT_ENABLE"},
	{0x1248,"YUV_DLFECOUTFIFOWGT_INT_STATUS"},
	{0x124c,"YUV_DLFECOUTFIFOWGT_INT_CLEAR"},
	{0x1250,"YUV_DLFECOUTFIFOWGT_CORRUPTED_COND_ENABLE"},
	{0x1254,"YUV_DLFECOUTFIFOWGT_ROL_SELECT"},
	{0x12fc,"YUV_DLFECOUTFIFOWGT_STREAM_CRC"},
	/* RDMA_C_LOADER */
	{0x1600,"STAT_RDMACL_EN"},
	{0x1610,"STAT_RDMACL_DATA_FORMAT"},
	{0x1620,"STAT_RDMACL_WIDTH"},
	{0x1624,"STAT_RDMACL_HEIGHT"},
	{0x1628,"STAT_RDMACL_IMG_STRIDE_1P"},
	{0x1640,"STAT_RDMACL_MAX_MO"},
	{0x1644,"STAT_RDMACL_LINEGAP"},
	{0x164c,"STAT_RDMACL_BUSINFO"},
	{0x1650,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0"},
	{0x1654,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1"},
	{0x1658,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2"},
	{0x165c,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3"},
	{0x1660,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4"},
	{0x1664,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5"},
	{0x1668,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6"},
	{0x166c,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7"},
	{0x1670,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B"},
	{0x1674,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B"},
	{0x1678,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B"},
	{0x167c,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B"},
	{0x1680,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B"},
	{0x1684,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B"},
	{0x1688,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B"},
	{0x168c,"STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B"},
	{0x1790,"STAT_RDMACL_IMG_CRC_1P"},
	{0x17b0,"STAT_RDMACL_MON_STATUS0"},
	{0x17b4,"STAT_RDMACL_MON_STATUS1"},
	{0x17b8,"STAT_RDMACL_MON_STATUS2"},
	{0x17bc,"STAT_RDMACL_MON_STATUS3"},
	/* CORE */
	{0x3000,"YUV_DLFEWAVELET_BYPASS"},
	{0x3004,"YUV_DLFEWAVELET_WT_LLVAR_Y_COEF"},
	{0x3008,"YUV_DLFEWAVELET_WT_LLVAR_RIGHT_SHIFT"},
	{0x300c,"YUV_DLFEWAVELET_WT_Y_COEF"},
	{0x3010,"YUV_DLFEWAVELET_WT_UV_COEF"},
	{0x3014,"YUV_DLFEWAVELET_WT_NNCORE_RIGHT_SHIFT"},
	{0x3100,"YUV_DLFENOISELUT_BYPASS"},
	{0x3104,"YUV_DLFENOISELUT_BINNING"},
	{0x3108,"YUV_DLFENOISELUT_RADIAL_CENTER"},
	{0x310c,"YUV_DLFENOISELUT_BIQUAD_FACTOR_Y"},
	{0x3110,"YUV_DLFENOISELUT_BIQUAD_SCALE_SHIFT_ADDER_HF"},
	{0x3114,"YUV_DLFENOISELUT_RADIAL_THRESH_LIMIT_HF"},
	{0x3118,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_0"},
	{0x311c,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_1"},
	{0x3120,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_2"},
	{0x3124,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_3"},
	{0x3128,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_4"},
	{0x312c,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_5"},
	{0x3130,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_6"},
	{0x3134,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_7"},
	{0x3138,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_8"},
	{0x313c,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_9"},
	{0x3140,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_10"},
	{0x3144,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_11"},
	{0x3148,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_12"},
	{0x314c,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_13"},
	{0x3150,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_14"},
	{0x3154,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_15"},
	{0x3158,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_16"},
	{0x315c,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_17"},
	{0x3160,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_18"},
	{0x3164,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_19"},
	{0x3168,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_20"},
	{0x316c,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_21"},
	{0x3170,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_22"},
	{0x3174,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_23"},
	{0x3178,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_24"},
	{0x317c,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_25"},
	{0x3180,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_26"},
	{0x3184,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_27"},
	{0x3188,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_28"},
	{0x318c,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_29"},
	{0x3190,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_30"},
	{0x3194,"YUV_DLFENOISELUT_DEGAMMA_LUT_X_31"},
	{0x31a0,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0"},
	{0x31a4,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_1"},
	{0x31a8,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_2"},
	{0x31ac,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_3"},
	{0x31b0,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_4"},
	{0x31b4,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_5"},
	{0x31b8,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_6"},
	{0x31bc,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_7"},
	{0x31c0,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_8"},
	{0x31c4,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_9"},
	{0x31c8,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_10"},
	{0x31cc,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_11"},
	{0x31d0,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_12"},
	{0x31d4,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_13"},
	{0x31d8,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_14"},
	{0x31dc,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_15"},
	{0x31e0,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_16"},
	{0x31e4,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_17"},
	{0x31e8,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_18"},
	{0x31ec,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_19"},
	{0x31f0,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_20"},
	{0x31f4,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_21"},
	{0x31f8,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_22"},
	{0x31fc,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_23"},
	{0x3200,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_24"},
	{0x3204,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_25"},
	{0x3208,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_26"},
	{0x320c,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_27"},
	{0x3210,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_28"},
	{0x3214,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_29"},
	{0x3218,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_30"},
	{0x321c,"YUV_DLFENOISELUT_DEGAMMA_LUT_Y_31"},
	{0x3220,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0"},
	{0x3224,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_1"},
	{0x3228,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_2"},
	{0x322c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_3"},
	{0x3230,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_4"},
	{0x3234,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_5"},
	{0x3238,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_6"},
	{0x323c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_7"},
	{0x3240,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_8"},
	{0x3244,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_9"},
	{0x3248,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_10"},
	{0x324c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_11"},
	{0x3250,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_12"},
	{0x3254,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_13"},
	{0x3258,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_14"},
	{0x325c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_15"},
	{0x3260,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_16"},
	{0x3264,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_17"},
	{0x3268,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_18"},
	{0x326c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_19"},
	{0x3270,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_20"},
	{0x3274,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_21"},
	{0x3278,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_22"},
	{0x327c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_23"},
	{0x3280,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_24"},
	{0x3284,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_25"},
	{0x3288,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_26"},
	{0x328c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_27"},
	{0x3290,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_28"},
	{0x3294,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_29"},
	{0x3298,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_30"},
	{0x329c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_31"},
	{0x32a0,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0"},
	{0x32a4,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_1"},
	{0x32a8,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_2"},
	{0x32ac,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_3"},
	{0x32b0,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_4"},
	{0x32b4,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_5"},
	{0x32b8,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_6"},
	{0x32bc,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_7"},
	{0x32c0,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0"},
	{0x32c4,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_1"},
	{0x32c8,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_2"},
	{0x32cc,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_3"},
	{0x32d0,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_4"},
	{0x32d4,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_5"},
	{0x32d8,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_6"},
	{0x32dc,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_7"},
	{0x32e0,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_8"},
	{0x32e4,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_9"},
	{0x32e8,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_10"},
	{0x32ec,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_11"},
	{0x32f0,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_12"},
	{0x32f4,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_13"},
	{0x32f8,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_14"},
	{0x32fc,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_15"},
	{0x3300,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_16"},
	{0x3304,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_17"},
	{0x3308,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_18"},
	{0x330c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_19"},
	{0x3310,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_20"},
	{0x3314,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_21"},
	{0x3318,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_22"},
	{0x331c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_23"},
	{0x3320,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_24"},
	{0x3324,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_25"},
	{0x3328,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_26"},
	{0x332c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_27"},
	{0x3330,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_28"},
	{0x3334,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_29"},
	{0x3338,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_30"},
	{0x333c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_31"},
	{0x3340,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0"},
	{0x3344,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_1"},
	{0x3348,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_2"},
	{0x334c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_3"},
	{0x3350,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_4"},
	{0x3354,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_5"},
	{0x3358,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_6"},
	{0x335c,"YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_7"},
	{0x3360,"YUV_DLFENOISELUT_BOX_FILTER_0"},
	{0x3364,"YUV_DLFENOISELUT_BOX_FILTER_1"},
	{0x3368,"YUV_DLFENOISELUT_BOX_FILTER_2"},
	{0x336c,"YUV_DLFENOISELUT_BOX_FILTER_3"},
	{0x3370,"YUV_DLFENOISELUT_BOX_FILTER_4"},
	{0x3374,"YUV_DLFENOISELUT_BOX_FILTER_5"},
	{0x3378,"YUV_DLFENOISELUT_BOX_FILTER_6"},
	{0x337c,"YUV_DLFENOISELUT_BOX_FILTER_7"},
	{0x3380,"YUV_DLFENOISELUT_BOX_FILTER_8"},
	{0x3384,"YUV_DLFENOISELUT_FILTER_NORM_FACTOR"},
	{0x3390,"YUV_DLFENOISELUT_STD_LUT_X_0"},
	{0x3394,"YUV_DLFENOISELUT_STD_LUT_Y_0"},
	{0x3398,"YUV_DLFENOISELUT_STD_LUT_X_1"},
	{0x339c,"YUV_DLFENOISELUT_STD_LUT_Y_1"},
	{0x33a0,"YUV_DLFENOISELUT_STD_LUT_X_2"},
	{0x33a4,"YUV_DLFENOISELUT_STD_LUT_Y_2"},
	{0x33a8,"YUV_DLFENOISELUT_STD_LUT_X_3"},
	{0x33ac,"YUV_DLFENOISELUT_STD_LUT_Y_3"},
	{0x33b0,"YUV_DLFENOISELUT_STD_LUT_Y_POST_0"},
	{0x33b4,"YUV_DLFENOISELUT_STD_LUT_Y_POST_1"},
	{0x33b8,"YUV_DLFENOISELUT_STD_LUT_Y_POST_2"},
	{0x33bc,"YUV_DLFENOISELUT_STD_LUT_Y_POST_3"},
	{0x33c0,"YUV_DLFENOISELUT_STD_FACTOR"},
	{0x33c4,"YUV_DLFENOISELUT_STD_LUT_SLOPE_0"},
	{0x33c8,"YUV_DLFENOISELUT_STD_LUT_SLOPE_1"},
	{0x33cc,"YUV_DLFENOISELUT_STD_LUT_SLOPE_2"},
	{0x33d0,"YUV_DLFENOISELUT_STD_LUT_SLOPE_3"},
	{0x33d4,"YUV_DLFENOISELUT_STD_LUT_SHIFT"},
	/* SRAM_ACCESS */
	{0x3400,"MODEL_DATA_SETA_ACCESS"},
	{0x3404,"MODEL_DATA_SETA_DATA"},
	{0x3500,"BUFFER_INSTRUCTION_BASE_ADDR"},
	{0x3504,"BUFFER_MODEL_BASE_ADDR"},
	{0x3508,"BUFFER_INPUT_BASE_ADDR"},
	{0x350c,"BUFFER_OUTPUT_BASE_ADDR"},
	{0x3510,"IP_VERSIONN"},
	{0x3514,"IP_BLOCK_ID_CODE"},
	{0x3518,"RD_OUTSTANDING"},
	{0x351c,"WR_OUTSTANDING"},
};

/* COMMON_CTRL_TOP */
#define DLFE_R_CMDQ_ENABLE	0x0000
#define DLFE_R_CMDQ_STOP_CRPT_ENABLE	0x0008
#define DLFE_R_SW_RESET	0x0010
#define DLFE_R_SW_CORE_RESET	0x0014
#define DLFE_R_SW_APB_RESET	0x0018
#define DLFE_R_TRANS_STOP_REQ	0x001c
#define DLFE_R_TRANS_STOP_REQ_RDY	0x0020
#define DLFE_R_IP_CLOCK_DOWN_MODE	0x002c
#define DLFE_R_IP_PROCESSING	0x0030
#define DLFE_R_FORCE_INTERNAL_CLOCK	0x0034
#define DLFE_R_DEBUG_CLOCK_ENABLE	0x0038
#define DLFE_R_IP_POST_FRAME_GAP	0x003c
#define DLFE_R_IP_DRCG_ENABLE	0x0040
#define DLFE_R_AUTO_IGNORE_INTERRUPT_ENABLE	0x0050
#define DLFE_R_AUTO_IGNORE_PREADY_ENABLE	0x0054
#define DLFE_R_IP_USE_SW_FINISH_COND	0x0058
#define DLFE_R_SW_FINISH_COND_ENABLE	0x005c
#define DLFE_R_IP_CORRUPTED_COND_ENABLE	0x006c
#define DLFE_R_IP_USE_OTF_PATH_67	0x0074
#define DLFE_R_IP_USE_OTF_PATH_45	0x0078
#define DLFE_R_IP_USE_OTF_PATH_23	0x007c
#define DLFE_R_IP_USE_OTF_PATH_01	0x0080
#define DLFE_R_IP_USE_CINFIFO_NEW_FRAME_IN	0x0084
#define DLFE_R_IP_USE_EXT_MEM_ENABLE	0x00a0
#define DLFE_R_SOURCE_IMAGE_DIMENSION	0x0200
#define DLFE_R_DESTINATION_IMAGE_DIMENSION	0x0204
#define DLFE_R_BYPASS	0x0208
#define DLFE_R_BYPASS_WEIGHT	0x020c
#define DLFE_R_ENABLE_PATH	0x0214
#define DLFE_R_H_BLANK	0x0220
#define DLFE_R_DEBUG_SEL	0x02f0
#define DLFE_R_CHAIN_DEBUG_CNT_VAL	0x02f4
/* COMMON_CTRL_CMDQ */
#define DLFE_R_CMDQ_QUE_CMD_H	0x0400
#define DLFE_R_CMDQ_QUE_CMD_M	0x0404
#define DLFE_R_CMDQ_QUE_CMD_L	0x0408
#define DLFE_R_CMDQ_ADD_TO_QUEUE_0	0x040c
#define DLFE_R_CMDQ_ADD_TO_QUEUE_1	0x0410
#define DLFE_R_CMDQ_ADD_TO_QUEUE_URGENT	0x0414
#define DLFE_R_CMDQ_LOCK	0x0440
#define DLFE_R_CMDQ_TIME_SLICE_SEQUENCE	0x0444
#define DLFE_R_CMDQ_TS_SEQ_END_POINT	0x0448
#define DLFE_R_CMDQ_TS_SEQ_COUNT_RESET	0x044c
#define DLFE_R_CMDQ_CTRL_SETSEL_EN	0x0450
#define DLFE_R_CMDQ_SETSEL	0x0454
#define DLFE_R_CMDQ_PUSH_BACK_TO_QUEUE	0x0458
#define DLFE_R_CMDQ_FLUSH_QUEUE_0	0x0460
#define DLFE_R_CMDQ_FLUSH_QUEUE_1	0x0464
#define DLFE_R_CMDQ_FLUSH_QUEUE_URGENT	0x0468
#define DLFE_R_CMDQ_SWAP_QUEUE_0	0x046c
#define DLFE_R_CMDQ_SWAP_QUEUE_1	0x0470
#define DLFE_R_CMDQ_SWAP_QUEUE_URGENT	0x0474
#define DLFE_R_CMDQ_ROTATE_QUEUE_0	0x0478
#define DLFE_R_CMDQ_ROTATE_QUEUE_1	0x047c
#define DLFE_R_CMDQ_ROTATE_QUEUE_URGENT	0x0480
#define DLFE_R_CMDQ_HOLD_MARK_QUEUE_0	0x0484
#define DLFE_R_CMDQ_HOLD_MARK_QUEUE_1	0x0488
#define DLFE_R_CMDQ_HOLD_MARK_QUEUE_URGENT	0x048c
#define DLFE_R_CMDQ_DEBUG_STATUS_TIME_SLICE	0x0490
#define DLFE_R_CMDQ_DEBUG_STATUS_PRE_LOAD	0x0494
#define DLFE_R_CMDQ_VHD_CONTROL	0x049c
#define DLFE_R_CMDQ_FRAME_COUNTER_INC_TYPE	0x04a0
#define DLFE_R_CMDQ_FRAME_COUNTER_RESET	0x04a4
#define DLFE_R_CMDQ_FRAME_COUNTER	0x04a8
#define DLFE_R_CMDQ_FRAME_ID	0x04ac
#define DLFE_R_CMDQ_QUEUE_0_INFO	0x04b0
#define DLFE_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG	0x04b4
#define DLFE_R_CMDQ_DEBUG_QUE_0_CMD_H	0x04b8
#define DLFE_R_CMDQ_DEBUG_QUE_0_CMD_M	0x04bc
#define DLFE_R_CMDQ_DEBUG_QUE_0_CMD_L	0x04c0
#define DLFE_R_CMDQ_QUEUE_1_INFO	0x04c4
#define DLFE_R_CMDQ_QUEUE_1_RPTR_FOR_DEBUG	0x04c8
#define DLFE_R_CMDQ_DEBUG_QUE_1_CMD_H	0x04cc
#define DLFE_R_CMDQ_DEBUG_QUE_1_CMD_M	0x04d0
#define DLFE_R_CMDQ_DEBUG_QUE_1_CMD_L	0x04d4
#define DLFE_R_CMDQ_QUEUE_URGENT_INFO	0x04d8
#define DLFE_R_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG	0x04dc
#define DLFE_R_CMDQ_DEBUG_QUE_URGENT_CMD_H	0x04e0
#define DLFE_R_CMDQ_DEBUG_QUE_URGENT_CMD_M	0x04e4
#define DLFE_R_CMDQ_DEBUG_QUE_URGENT_CMD_L	0x04e8
#define DLFE_R_CMDQ_DEBUG_STATUS	0x04ec
#define DLFE_R_CMDQ_INT	0x04f0
#define DLFE_R_CMDQ_INT_ENABLE	0x04f4
#define DLFE_R_CMDQ_INT_STATUS	0x04f8
#define DLFE_R_CMDQ_INT_CLEAR	0x04fc
/* COMMON_CTRL_C_LOADER */
#define DLFE_R_C_LOADER_ENABLE	0x0500
#define DLFE_R_C_LOADER_RESET	0x0504
#define DLFE_R_C_LOADER_FAST_MODE	0x0508
#define DLFE_R_C_LOADER_REMAP_EN	0x050c
#define DLFE_R_C_LOADER_ACCESS_INTERVAL	0x0510
#define DLFE_R_C_LOADER_REMAP_00_ADDR	0x0540
#define DLFE_R_C_LOADER_REMAP_01_ADDR	0x0544
#define DLFE_R_C_LOADER_REMAP_02_ADDR	0x0548
#define DLFE_R_C_LOADER_REMAP_03_ADDR	0x054c
#define DLFE_R_C_LOADER_REMAP_04_ADDR	0x0550
#define DLFE_R_C_LOADER_REMAP_05_ADDR	0x0554
#define DLFE_R_C_LOADER_REMAP_06_ADDR	0x0558
#define DLFE_R_C_LOADER_REMAP_07_ADDR	0x055c
#define DLFE_R_C_LOADER_DEBUG_STATUS	0x05c0
#define DLFE_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER	0x05c4
#define DLFE_R_C_LOADER_DEBUG_HEADER_APB_COUNTER	0x05c8
#define DLFE_R_C_LOADER_HEADER_CRC_SEED	0x05e0
#define DLFE_R_C_LOADER_PAYLOAD_CRC_SEED	0x05e4
#define DLFE_R_C_LOADER_HEADER_CRC_RESULT	0x05f0
#define DLFE_R_C_LOADER_PAYLOAD_CRC_RESULT	0x05f4
/* COMMON_CTRL_COREX */
#define DLFE_R_COREX_ENABLE	0x0600
#define DLFE_R_COREX_RESET	0x0604
#define DLFE_R_COREX_FAST_MODE	0x0608
#define DLFE_R_COREX_UPDATE_TYPE_0	0x060c
#define DLFE_R_COREX_UPDATE_TYPE_1	0x0610
#define DLFE_R_COREX_UPDATE_MODE_0	0x0614
#define DLFE_R_COREX_UPDATE_MODE_1	0x0618
#define DLFE_R_COREX_START_0	0x061c
#define DLFE_R_COREX_START_1	0x0620
#define DLFE_R_COREX_COPY_FROM_IP_0	0x0624
#define DLFE_R_COREX_COPY_FROM_IP_1	0x0628
#define DLFE_R_COREX_STATUS_0	0x062c
#define DLFE_R_COREX_STATUS_1	0x0630
#define DLFE_R_COREX_PRE_ADDR_CONFIG	0x0634
#define DLFE_R_COREX_PRE_DATA_CONFIG	0x0638
#define DLFE_R_COREX_POST_ADDR_CONFIG	0x063c
#define DLFE_R_COREX_POST_DATA_CONFIG	0x0640
#define DLFE_R_COREX_PRE_POST_CONFIG_EN	0x0644
#define DLFE_R_COREX_TYPE_WRITE	0x0648
#define DLFE_R_COREX_TYPE_WRITE_TRIGGER	0x064c
#define DLFE_R_COREX_TYPE_READ	0x0650
#define DLFE_R_COREX_TYPE_READ_OFFSET	0x0654
#define DLFE_R_COREX_INT	0x0658
#define DLFE_R_COREX_INT_STATUS	0x065c
#define DLFE_R_COREX_INT_CLEAR	0x0660
#define DLFE_R_COREX_INT_ENABLE	0x0664
/* COMMON_CTRL_INT */
#define DLFE_R_INT_REQ_INT0	0x0800
#define DLFE_R_INT_REQ_INT0_ENABLE	0x0804
#define DLFE_R_INT_REQ_INT0_STATUS	0x0808
#define DLFE_R_INT_REQ_INT0_CLEAR	0x080c
#define DLFE_R_INT_REQ_INT1	0x0810
#define DLFE_R_INT_REQ_INT1_ENABLE	0x0814
#define DLFE_R_INT_REQ_INT1_STATUS	0x0818
#define DLFE_R_INT_REQ_INT1_CLEAR	0x081c
#define DLFE_R_INT_HIST_CURINT0	0x0900
#define DLFE_R_INT_HIST_CURINT0_ENABLE	0x0904
#define DLFE_R_INT_HIST_CURINT0_STATUS	0x0908
#define DLFE_R_INT_HIST_CURINT1	0x090c
#define DLFE_R_INT_HIST_CURINT1_ENABLE	0x0910
#define DLFE_R_INT_HIST_CURINT1_STATUS	0x0914
#define DLFE_R_INT_HIST_00_FRAME_ID	0x0918
#define DLFE_R_INT_HIST_00_INT0	0x091c
#define DLFE_R_INT_HIST_00_INT1	0x0920
#define DLFE_R_INT_HIST_01_FRAME_ID	0x0924
#define DLFE_R_INT_HIST_01_INT0	0x0928
#define DLFE_R_INT_HIST_01_INT1	0x092c
#define DLFE_R_INT_HIST_02_FRAME_ID	0x0930
#define DLFE_R_INT_HIST_02_INT0	0x0934
#define DLFE_R_INT_HIST_02_INT1	0x0938
#define DLFE_R_INT_HIST_03_FRAME_ID	0x093c
#define DLFE_R_INT_HIST_03_INT0	0x0940
#define DLFE_R_INT_HIST_03_INT1	0x0944
#define DLFE_R_INT_HIST_04_FRAME_ID	0x0948
#define DLFE_R_INT_HIST_04_INT0	0x094c
#define DLFE_R_INT_HIST_04_INT1	0x0950
#define DLFE_R_INT_HIST_05_FRAME_ID	0x0954
#define DLFE_R_INT_HIST_05_INT0	0x0958
#define DLFE_R_INT_HIST_05_INT1	0x095c
#define DLFE_R_INT_HIST_06_FRAME_ID	0x0960
#define DLFE_R_INT_HIST_06_INT0	0x0964
#define DLFE_R_INT_HIST_06_INT1	0x0968
#define DLFE_R_INT_HIST_07_FRAME_ID	0x096c
#define DLFE_R_INT_HIST_07_INT0	0x0970
#define DLFE_R_INT_HIST_07_INT1	0x0974
/* COMMON_CTRL_SECU */
#define DLFE_R_SECU_CTRL_SEQID	0x0b00
#define DLFE_R_SECU_CTRL_TZINFO_SEQID_0	0x0b10
#define DLFE_R_SECU_CTRL_TZINFO_SEQID_1	0x0b14
#define DLFE_R_SECU_CTRL_TZINFO_SEQID_2	0x0b18
#define DLFE_R_SECU_CTRL_TZINFO_SEQID_3	0x0b1c
#define DLFE_R_SECU_CTRL_TZINFO_SEQID_4	0x0b20
#define DLFE_R_SECU_CTRL_TZINFO_SEQID_5	0x0b24
#define DLFE_R_SECU_CTRL_TZINFO_SEQID_6	0x0b28
#define DLFE_R_SECU_CTRL_TZINFO_SEQID_7	0x0b2c
#define DLFE_R_SECU_OTF_SEQ_ID_PROT_ENABLE	0x0b58
/* COMMON_CTRL_PERF */
#define DLFE_R_PERF_MONITOR_ENABLE	0x0e00
#define DLFE_R_PERF_MONITOR_CLEAR	0x0e04
#define DLFE_R_PERF_MONITOR_INT_USER_SEL	0x0e08
#define DLFE_R_PERF_MONITOR_INT_START	0x0e40
#define DLFE_R_PERF_MONITOR_INT_END	0x0e44
#define DLFE_R_PERF_MONITOR_INT_USER	0x0e48
#define DLFE_R_PERF_MONITOR_PROCESS_PRE_CONFIG	0x0e4c
#define DLFE_R_PERF_MONITOR_PROCESS_FRAME	0x0e50
/* COMMON_CTRL_DEBUG */
#define DLFE_R_IP_VERSION	0x0f00
#define DLFE_R_COMMON_CTRL_VERSION	0x0f04
#define DLFE_R_QCH_STATUS	0x0f08
#define DLFE_R_IDLENESS_STATUS	0x0f0c
#define DLFE_R_IP_BUSY_MONITOR_0	0x0f40
#define DLFE_R_IP_BUSY_MONITOR_1	0x0f44
#define DLFE_R_IP_BUSY_MONITOR_2	0x0f48
#define DLFE_R_IP_BUSY_MONITOR_3	0x0f4c
#define DLFE_R_IP_STALL_OUT_STATUS_0	0x0f60
#define DLFE_R_IP_STALL_OUT_STATUS_1	0x0f64
#define DLFE_R_IP_STALL_OUT_STATUS_2	0x0f68
#define DLFE_R_IP_STALL_OUT_STATUS_3	0x0f6c
#define DLFE_R_STOPEN_CRC_STOP_VALID_COUNT	0x0f80
#define DLFE_R_SFR_ACCESS_LOG_ENABLE	0x0f88
#define DLFE_R_SFR_ACCESS_LOG_CLEAR	0x0f8c
#define DLFE_R_SFR_ACCESS_LOG_0	0x0f90
#define DLFE_R_SFR_ACCESS_LOG_0_ADDRESS	0x0f94
#define DLFE_R_SFR_ACCESS_LOG_1	0x0f98
#define DLFE_R_SFR_ACCESS_LOG_1_ADDRESS	0x0f9c
#define DLFE_R_SFR_ACCESS_LOG_2	0x0fa0
#define DLFE_R_SFR_ACCESS_LOG_2_ADDRESS	0x0fa4
#define DLFE_R_SFR_ACCESS_LOG_3	0x0fa8
#define DLFE_R_SFR_ACCESS_LOG_3_ADDRESS	0x0fac
#define DLFE_R_IP_ROL_RESET	0x0fd0
#define DLFE_R_IP_ROL_MODE	0x0fd4
#define DLFE_R_IP_ROL_SELECT	0x0fd8
#define DLFE_R_IP_INT_ON_COL_ROW	0x0fe0
#define DLFE_R_IP_INT_ON_COL_ROW_POS	0x0fe4
#define DLFE_R_FREEZE_FOR_DEBUG	0x0fe8
#define DLFE_R_FREEZE_EXTENSION_ENABLE	0x0fec
#define DLFE_R_FREEZE_EN	0x0ff0
#define DLFE_R_FREEZE_COL_ROW_POS	0x0ff4
#define DLFE_R_FREEZE_CORRUPTED_ENABLE	0x0ff8
/* CINFIFO0_CURR */
#define DLFE_R_YUV_DLFECINFIFOCURR_ENABLE	0x1000
#define DLFE_R_YUV_DLFECINFIFOCURR_CONFIG	0x1004
#define DLFE_R_YUV_DLFECINFIFOCURR_STALL_CTRL	0x1008
#define DLFE_R_YUV_DLFECINFIFOCURR_INTERVAL_VBLANK	0x100c
#define DLFE_R_YUV_DLFECINFIFOCURR_INTERVALS	0x1010
#define DLFE_R_YUV_DLFECINFIFOCURR_STATUS	0x1014
#define DLFE_R_YUV_DLFECINFIFOCURR_INPUT_CNT	0x1018
#define DLFE_R_YUV_DLFECINFIFOCURR_STALL_CNT	0x101c
#define DLFE_R_YUV_DLFECINFIFOCURR_FIFO_FULLNESS	0x1020
#define DLFE_R_YUV_DLFECINFIFOCURR_INT	0x1040
#define DLFE_R_YUV_DLFECINFIFOCURR_INT_ENABLE	0x1044
#define DLFE_R_YUV_DLFECINFIFOCURR_INT_STATUS	0x1048
#define DLFE_R_YUV_DLFECINFIFOCURR_INT_CLEAR	0x104c
#define DLFE_R_YUV_DLFECINFIFOCURR_CORRUPTED_COND_ENABLE	0x1050
#define DLFE_R_YUV_DLFECINFIFOCURR_ROL_SELECT	0x1054
#define DLFE_R_YUV_DLFECINFIFOCURR_STREAM_CRC	0x10fc
/* CINFIFO1_PREV */
#define DLFE_R_YUV_DLFECINFIFOPREV_ENABLE	0x1100
#define DLFE_R_YUV_DLFECINFIFOPREV_CONFIG	0x1104
#define DLFE_R_YUV_DLFECINFIFOPREV_STALL_CTRL	0x1108
#define DLFE_R_YUV_DLFECINFIFOPREV_INTERVAL_VBLANK	0x110c
#define DLFE_R_YUV_DLFECINFIFOPREV_INTERVALS	0x1110
#define DLFE_R_YUV_DLFECINFIFOPREV_STATUS	0x1114
#define DLFE_R_YUV_DLFECINFIFOPREV_INPUT_CNT	0x1118
#define DLFE_R_YUV_DLFECINFIFOPREV_STALL_CNT	0x111c
#define DLFE_R_YUV_DLFECINFIFOPREV_FIFO_FULLNESS	0x1120
#define DLFE_R_YUV_DLFECINFIFOPREV_INT	0x1140
#define DLFE_R_YUV_DLFECINFIFOPREV_INT_ENABLE	0x1144
#define DLFE_R_YUV_DLFECINFIFOPREV_INT_STATUS	0x1148
#define DLFE_R_YUV_DLFECINFIFOPREV_INT_CLEAR	0x114c
#define DLFE_R_YUV_DLFECINFIFOPREV_CORRUPTED_COND_ENABLE	0x1150
#define DLFE_R_YUV_DLFECINFIFOPREV_ROL_SELECT	0x1154
#define DLFE_R_YUV_DLFECINFIFOPREV_STREAM_CRC	0x11fc
/* COUTFIFO0_WGT */
#define DLFE_R_YUV_DLFECOUTFIFOWGT_ENABLE	0x1200
#define DLFE_R_YUV_DLFECOUTFIFOWGT_CONFIG	0x1204
#define DLFE_R_YUV_DLFECOUTFIFOWGT_STALL_CTRL	0x1208
#define DLFE_R_YUV_DLFECOUTFIFOWGT_INTERVAL_VBLANK	0x120c
#define DLFE_R_YUV_DLFECOUTFIFOWGT_INTERVALS	0x1210
#define DLFE_R_YUV_DLFECOUTFIFOWGT_STATUS	0x1214
#define DLFE_R_YUV_DLFECOUTFIFOWGT_INPUT_CNT	0x1218
#define DLFE_R_YUV_DLFECOUTFIFOWGT_STALL_CNT	0x121c
#define DLFE_R_YUV_DLFECOUTFIFOWGT_FIFO_FULLNESS	0x1220
#define DLFE_R_YUV_DLFECOUTFIFOWGT_INT	0x1240
#define DLFE_R_YUV_DLFECOUTFIFOWGT_INT_ENABLE	0x1244
#define DLFE_R_YUV_DLFECOUTFIFOWGT_INT_STATUS	0x1248
#define DLFE_R_YUV_DLFECOUTFIFOWGT_INT_CLEAR	0x124c
#define DLFE_R_YUV_DLFECOUTFIFOWGT_CORRUPTED_COND_ENABLE	0x1250
#define DLFE_R_YUV_DLFECOUTFIFOWGT_ROL_SELECT	0x1254
#define DLFE_R_YUV_DLFECOUTFIFOWGT_STREAM_CRC	0x12fc
/* RDMA_C_LOADER */
#define DLFE_R_STAT_RDMACL_EN	0x1600
#define DLFE_R_STAT_RDMACL_DATA_FORMAT	0x1610
#define DLFE_R_STAT_RDMACL_WIDTH	0x1620
#define DLFE_R_STAT_RDMACL_HEIGHT	0x1624
#define DLFE_R_STAT_RDMACL_IMG_STRIDE_1P	0x1628
#define DLFE_R_STAT_RDMACL_MAX_MO	0x1640
#define DLFE_R_STAT_RDMACL_LINEGAP	0x1644
#define DLFE_R_STAT_RDMACL_BUSINFO	0x164c
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0	0x1650
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1	0x1654
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2	0x1658
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3	0x165c
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4	0x1660
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5	0x1664
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6	0x1668
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7	0x166c
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B	0x1670
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B	0x1674
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B	0x1678
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B	0x167c
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B	0x1680
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B	0x1684
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B	0x1688
#define DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B	0x168c
#define DLFE_R_STAT_RDMACL_IMG_CRC_1P	0x1790
#define DLFE_R_STAT_RDMACL_MON_STATUS0	0x17b0
#define DLFE_R_STAT_RDMACL_MON_STATUS1	0x17b4
#define DLFE_R_STAT_RDMACL_MON_STATUS2	0x17b8
#define DLFE_R_STAT_RDMACL_MON_STATUS3	0x17bc
/* CORE */
#define DLFE_R_YUV_DLFEWAVELET_BYPASS	0x3000
#define DLFE_R_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF	0x3004
#define DLFE_R_YUV_DLFEWAVELET_WT_LLVAR_RIGHT_SHIFT	0x3008
#define DLFE_R_YUV_DLFEWAVELET_WT_Y_COEF	0x300c
#define DLFE_R_YUV_DLFEWAVELET_WT_UV_COEF	0x3010
#define DLFE_R_YUV_DLFEWAVELET_WT_NNCORE_RIGHT_SHIFT	0x3014
#define DLFE_R_YUV_DLFENOISELUT_BYPASS	0x3100
#define DLFE_R_YUV_DLFENOISELUT_BINNING	0x3104
#define DLFE_R_YUV_DLFENOISELUT_RADIAL_CENTER	0x3108
#define DLFE_R_YUV_DLFENOISELUT_BIQUAD_FACTOR_Y	0x310c
#define DLFE_R_YUV_DLFENOISELUT_BIQUAD_SCALE_SHIFT_ADDER_HF	0x3110
#define DLFE_R_YUV_DLFENOISELUT_RADIAL_THRESH_LIMIT_HF	0x3114
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0	0x3118
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_1	0x311c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_2	0x3120
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_3	0x3124
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_4	0x3128
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_5	0x312c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_6	0x3130
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_7	0x3134
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_8	0x3138
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_9	0x313c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_10	0x3140
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_11	0x3144
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_12	0x3148
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_13	0x314c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_14	0x3150
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_15	0x3154
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_16	0x3158
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_17	0x315c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_18	0x3160
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_19	0x3164
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_20	0x3168
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_21	0x316c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_22	0x3170
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_23	0x3174
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_24	0x3178
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_25	0x317c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_26	0x3180
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_27	0x3184
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_28	0x3188
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_29	0x318c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_30	0x3190
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_31	0x3194
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0	0x31a0
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_1	0x31a4
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_2	0x31a8
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_3	0x31ac
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_4	0x31b0
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_5	0x31b4
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_6	0x31b8
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_7	0x31bc
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_8	0x31c0
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_9	0x31c4
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_10	0x31c8
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_11	0x31cc
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_12	0x31d0
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_13	0x31d4
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_14	0x31d8
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_15	0x31dc
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_16	0x31e0
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_17	0x31e4
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_18	0x31e8
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_19	0x31ec
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_20	0x31f0
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_21	0x31f4
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_22	0x31f8
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_23	0x31fc
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_24	0x3200
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_25	0x3204
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_26	0x3208
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_27	0x320c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_28	0x3210
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_29	0x3214
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_30	0x3218
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_31	0x321c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0	0x3220
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_1	0x3224
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_2	0x3228
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_3	0x322c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_4	0x3230
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_5	0x3234
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_6	0x3238
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_7	0x323c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_8	0x3240
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_9	0x3244
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_10	0x3248
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_11	0x324c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_12	0x3250
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_13	0x3254
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_14	0x3258
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_15	0x325c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_16	0x3260
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_17	0x3264
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_18	0x3268
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_19	0x326c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_20	0x3270
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_21	0x3274
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_22	0x3278
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_23	0x327c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_24	0x3280
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_25	0x3284
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_26	0x3288
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_27	0x328c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_28	0x3290
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_29	0x3294
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_30	0x3298
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_31	0x329c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0	0x32a0
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_1	0x32a4
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_2	0x32a8
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_3	0x32ac
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_4	0x32b0
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_5	0x32b4
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_6	0x32b8
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_7	0x32bc
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0	0x32c0
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_1	0x32c4
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_2	0x32c8
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_3	0x32cc
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_4	0x32d0
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_5	0x32d4
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_6	0x32d8
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_7	0x32dc
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_8	0x32e0
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_9	0x32e4
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_10	0x32e8
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_11	0x32ec
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_12	0x32f0
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_13	0x32f4
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_14	0x32f8
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_15	0x32fc
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_16	0x3300
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_17	0x3304
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_18	0x3308
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_19	0x330c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_20	0x3310
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_21	0x3314
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_22	0x3318
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_23	0x331c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_24	0x3320
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_25	0x3324
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_26	0x3328
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_27	0x332c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_28	0x3330
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_29	0x3334
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_30	0x3338
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_31	0x333c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0	0x3340
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_1	0x3344
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_2	0x3348
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_3	0x334c
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_4	0x3350
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_5	0x3354
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_6	0x3358
#define DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_7	0x335c
#define DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_0	0x3360
#define DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_1	0x3364
#define DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_2	0x3368
#define DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_3	0x336c
#define DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_4	0x3370
#define DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_5	0x3374
#define DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_6	0x3378
#define DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_7	0x337c
#define DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_8	0x3380
#define DLFE_R_YUV_DLFENOISELUT_FILTER_NORM_FACTOR	0x3384
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_X_0	0x3390
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_0	0x3394
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_X_1	0x3398
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_1	0x339c
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_X_2	0x33a0
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_2	0x33a4
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_X_3	0x33a8
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_3	0x33ac
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_POST_0	0x33b0
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_POST_1	0x33b4
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_POST_2	0x33b8
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_POST_3	0x33bc
#define DLFE_R_YUV_DLFENOISELUT_STD_FACTOR	0x33c0
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_SLOPE_0	0x33c4
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_SLOPE_1	0x33c8
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_SLOPE_2	0x33cc
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_SLOPE_3	0x33d0
#define DLFE_R_YUV_DLFENOISELUT_STD_LUT_SHIFT	0x33d4
/* SRAM_ACCESS */
#define DLFE_R_MODEL_DATA_SETA_ACCESS	0x3400
#define DLFE_R_MODEL_DATA_SETA_DATA	0x3404
#define DLFE_R_BUFFER_INSTRUCTION_BASE_ADDR	0x3500
#define DLFE_R_BUFFER_MODEL_BASE_ADDR	0x3504
#define DLFE_R_BUFFER_INPUT_BASE_ADDR	0x3508
#define DLFE_R_BUFFER_OUTPUT_BASE_ADDR	0x350c
#define DLFE_R_IP_VERSIONN	0x3510
#define DLFE_R_IP_BLOCK_ID_CODE	0x3514
#define DLFE_R_RD_OUTSTANDING	0x3518
#define DLFE_R_WR_OUTSTANDING	0x351c

enum dlfe_fields {
	/* COMMON_CTRL_TOP */
	DLFE_F_CMDQ_ENABLE,
	DLFE_F_CMDQ_STOP_CRPT_ENABLE,
	DLFE_F_SW_RESET,
	DLFE_F_SW_CORE_RESET,
	DLFE_F_SW_APB_RESET,
	DLFE_F_TRANS_STOP_REQ,
	DLFE_F_TRANS_STOP_REQ_RDY,
	DLFE_F_IP_CLOCK_DOWN_MODE,
	DLFE_F_IP_PROCESSING,
	DLFE_F_FORCE_INTERNAL_CLOCK,
	DLFE_F_DEBUG_CLOCK_ENABLE,
	DLFE_F_IP_POST_FRAME_GAP,
	DLFE_F_IP_DRCG_ENABLE,
	DLFE_F_AUTO_IGNORE_INTERRUPT_ENABLE,
	DLFE_F_AUTO_IGNORE_PREADY_ENABLE,
	DLFE_F_IP_USE_SW_FINISH_COND,
	DLFE_F_SW_FINISH_COND_ENABLE,
	DLFE_F_IP_CORRUPTED_COND_ENABLE,
	DLFE_F_IP_USE_OTF_IN_FOR_PATH_6,
	DLFE_F_IP_USE_OTF_IN_FOR_PATH_7,
	DLFE_F_IP_USE_OTF_IN_FOR_PATH_4,
	DLFE_F_IP_USE_OTF_IN_FOR_PATH_5,
	DLFE_F_IP_USE_OTF_OUT_FOR_PATH_4,
	DLFE_F_IP_USE_OTF_OUT_FOR_PATH_5,
	DLFE_F_IP_USE_OTF_IN_FOR_PATH_2,
	DLFE_F_IP_USE_OTF_IN_FOR_PATH_3,
	DLFE_F_IP_USE_OTF_OUT_FOR_PATH_2,
	DLFE_F_IP_USE_OTF_OUT_FOR_PATH_3,
	DLFE_F_IP_USE_OTF_IN_FOR_PATH_0,
	DLFE_F_IP_USE_OTF_IN_FOR_PATH_1,
	DLFE_F_IP_USE_OTF_OUT_FOR_PATH_0,
	DLFE_F_IP_USE_OTF_OUT_FOR_PATH_1,
	DLFE_F_IP_USE_CINFIFO_NEW_FRAME_IN,
	DLFE_F_IP_USE_EXT_MEM_ENABLE,
	DLFE_F_SOURCE_IMAGE_HEIGHT,
	DLFE_F_SOURCE_IMAGE_WIDTH,
	DLFE_F_DESTINATION_IMAGE_HEIGHT,
	DLFE_F_DESTINATION_IMAGE_WIDTH,
	DLFE_F_BYPASS,
	DLFE_F_BYPASS_WEIGHT,
	DLFE_F_ENABLE_PATH_0,
	DLFE_F_ENABLE_PATH_1,
	DLFE_F_H_BLANK,
	DLFE_F_DEBUG_SEL,
	DLFE_F_CHAIN_DEBUG_ROW_CNT,
	DLFE_F_CHAIN_DEBUG_COL_CNT,
	/* COMMON_CTRL_CMDQ */
	DLFE_F_CMDQ_QUE_CMD_BASE_ADDR,
	DLFE_F_CMDQ_QUE_CMD_HEADER_NUM,
	DLFE_F_CMDQ_QUE_CMD_SETTING_MODE,
	DLFE_F_CMDQ_QUE_CMD_HOLD_MODE,
	DLFE_F_CMDQ_QUE_CMD_FRAME_ID,
	DLFE_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE,
	DLFE_F_CMDQ_QUE_CMD_FRO_INDEX,
	DLFE_F_CMDQ_ADD_TO_QUEUE_0,
	DLFE_F_CMDQ_ADD_TO_QUEUE_1,
	DLFE_F_CMDQ_ADD_TO_QUEUE_URGENT,
	DLFE_F_CMDQ_POP_LOCK,
	DLFE_F_CMDQ_RELOAD_LOCK,
	DLFE_F_CMDQ_TIME_SLICE_SEQUENCE,
	DLFE_F_CMDQ_TS_SEQ_END_POINT,
	DLFE_F_CMDQ_TS_SEQ_COUNT_RESET,
	DLFE_F_CMDQ_CTRL_SETSEL_EN,
	DLFE_F_CMDQ_SETSEL,
	DLFE_F_CMDQ_PUSH_BACK_TO_QUEUE,
	DLFE_F_CMDQ_PUSH_BACK_QUE_ID,
	DLFE_F_CMDQ_FLUSH_QUEUE_0,
	DLFE_F_CMDQ_FLUSH_QUEUE_1,
	DLFE_F_CMDQ_FLUSH_QUEUE_URGENT,
	DLFE_F_CMDQ_SWAP_QUEUE_0_TRIG,
	DLFE_F_CMDQ_SWAP_QUEUE_0_POS_A,
	DLFE_F_CMDQ_SWAP_QUEUE_0_POS_B,
	DLFE_F_CMDQ_SWAP_QUEUE_1_TRIG,
	DLFE_F_CMDQ_SWAP_QUEUE_1_POS_A,
	DLFE_F_CMDQ_SWAP_QUEUE_1_POS_B,
	DLFE_F_CMDQ_SWAP_QUEUE_URGENT_TRIG,
	DLFE_F_CMDQ_SWAP_QUEUE_URGENT_POS_A,
	DLFE_F_CMDQ_SWAP_QUEUE_URGENT_POS_B,
	DLFE_F_CMDQ_ROTATE_QUEUE_0_TRIG,
	DLFE_F_CMDQ_ROTATE_QUEUE_0_POS_S,
	DLFE_F_CMDQ_ROTATE_QUEUE_0_POS_E,
	DLFE_F_CMDQ_ROTATE_QUEUE_1_TRIG,
	DLFE_F_CMDQ_ROTATE_QUEUE_1_POS_S,
	DLFE_F_CMDQ_ROTATE_QUEUE_1_POS_E,
	DLFE_F_CMDQ_ROTATE_QUEUE_URGENT_TRIG,
	DLFE_F_CMDQ_ROTATE_QUEUE_URGENT_POS_S,
	DLFE_F_CMDQ_ROTATE_QUEUE_URGENT_POS_E,
	DLFE_F_CMDQ_HM_QUEUE_0_TRIG,
	DLFE_F_CMDQ_HM_QUEUE_0,
	DLFE_F_CMDQ_HM_FRAME_ID_QUEUE_0,
	DLFE_F_CMDQ_HM_QUEUE_1_TRIG,
	DLFE_F_CMDQ_HM_QUEUE_1,
	DLFE_F_CMDQ_HM_FRAME_ID_QUEUE_1,
	DLFE_F_CMDQ_HM_QUEUE_URGENT_TRIG,
	DLFE_F_CMDQ_HM_QUEUE_URGENT,
	DLFE_F_CMDQ_HM_FRAME_ID_QUEUE_URGENT,
	DLFE_F_CMDQ_TIME_SLICE_COUNTER,
	DLFE_F_CMDQ_TIME_SLICE_CURR,
	DLFE_F_CMDQ_TIME_SLICE_NEXT,
	DLFE_F_CMDQ_CHARGED_FRAME_ID,
	DLFE_F_CMDQ_CHARGED_FOR_NEXT_FRAME,
	DLFE_F_CMDQ_VHD_VBLANK_QRUN_ENABLE,
	DLFE_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE,
	DLFE_F_CMDQ_FRAME_COUNTER_INC_TYPE,
	DLFE_F_CMDQ_FRAME_COUNTER_RESET,
	DLFE_F_CMDQ_FRAME_COUNTER,
	DLFE_F_CMDQ_PRE_FRAME_ID,
	DLFE_F_CMDQ_CURRENT_FRAME_ID,
	DLFE_F_CMDQ_QUEUE_0_FULLNESS,
	DLFE_F_CMDQ_QUEUE_0_WPTR,
	DLFE_F_CMDQ_QUEUE_0_RPTR,
	DLFE_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	DLFE_F_CMDQ_DEBUG_QUE_0_CMD_H,
	DLFE_F_CMDQ_DEBUG_QUE_0_CMD_M,
	DLFE_F_CMDQ_DEBUG_QUE_0_CMD_L,
	DLFE_F_CMDQ_QUEUE_1_FULLNESS,
	DLFE_F_CMDQ_QUEUE_1_WPTR,
	DLFE_F_CMDQ_QUEUE_1_RPTR,
	DLFE_F_CMDQ_QUEUE_1_RPTR_FOR_DEBUG,
	DLFE_F_CMDQ_DEBUG_QUE_1_CMD_H,
	DLFE_F_CMDQ_DEBUG_QUE_1_CMD_M,
	DLFE_F_CMDQ_DEBUG_QUE_1_CMD_L,
	DLFE_F_CMDQ_QUEUE_URGENT_FULLNESS,
	DLFE_F_CMDQ_QUEUE_URGENT_WPTR,
	DLFE_F_CMDQ_QUEUE_URGENT_RPTR,
	DLFE_F_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG,
	DLFE_F_CMDQ_DEBUG_QUE_URGENT_CMD_H,
	DLFE_F_CMDQ_DEBUG_QUE_URGENT_CMD_M,
	DLFE_F_CMDQ_DEBUG_QUE_URGENT_CMD_L,
	DLFE_F_CMDQ_DEBUG_PROCESS,
	DLFE_F_CMDQ_DEBUG_HOLD,
	DLFE_F_CMDQ_DEBUG_PERIOD,
	DLFE_F_CMDQ_DEBUG_QUEUE_ID,
	DLFE_F_CMDQ_INT,
	DLFE_F_CMDQ_INT_ENABLE,
	DLFE_F_CMDQ_INT_STATUS,
	DLFE_F_CMDQ_INT_CLEAR,
	/* COMMON_CTRL_C_LOADER */
	DLFE_F_C_LOADER_ENABLE,
	DLFE_F_C_LOADER_RESET,
	DLFE_F_C_LOADER_FAST_MODE,
	DLFE_F_C_LOADER_REMAP_TO_SHADOW_EN,
	DLFE_F_C_LOADER_REMAP_TO_DIRECT_EN,
	DLFE_F_C_LOADER_REMAP_SETSEL_EN,
	DLFE_F_C_LOADER_ACCESS_INTERVAL,
	DLFE_F_C_LOADER_REMAP_00_SETA_ADDR,
	DLFE_F_C_LOADER_REMAP_00_SETB_ADDR,
	DLFE_F_C_LOADER_REMAP_01_SETA_ADDR,
	DLFE_F_C_LOADER_REMAP_01_SETB_ADDR,
	DLFE_F_C_LOADER_REMAP_02_SETA_ADDR,
	DLFE_F_C_LOADER_REMAP_02_SETB_ADDR,
	DLFE_F_C_LOADER_REMAP_03_SETA_ADDR,
	DLFE_F_C_LOADER_REMAP_03_SETB_ADDR,
	DLFE_F_C_LOADER_REMAP_04_SETA_ADDR,
	DLFE_F_C_LOADER_REMAP_04_SETB_ADDR,
	DLFE_F_C_LOADER_REMAP_05_SETA_ADDR,
	DLFE_F_C_LOADER_REMAP_05_SETB_ADDR,
	DLFE_F_C_LOADER_REMAP_06_SETA_ADDR,
	DLFE_F_C_LOADER_REMAP_06_SETB_ADDR,
	DLFE_F_C_LOADER_REMAP_07_SETA_ADDR,
	DLFE_F_C_LOADER_REMAP_07_SETB_ADDR,
	DLFE_F_C_LOADER_BUSY,
	DLFE_F_C_LOADER_NUM_OF_HEADER_TO_REQ,
	DLFE_F_C_LOADER_NUM_OF_HEADER_REQED,
	DLFE_F_C_LOADER_NUM_OF_HEADER_APBED,
	DLFE_F_C_LOADER_NUM_OF_HEADER_SKIPED,
	DLFE_F_C_LOADER_HEADER_CRC_SEED,
	DLFE_F_C_LOADER_PAYLOAD_CRC_SEED,
	DLFE_F_C_LOADER_HEADER_CRC_RESULT,
	DLFE_F_C_LOADER_PAYLOAD_CRC_RESULT,
	/* COMMON_CTRL_COREX */
	DLFE_F_COREX_ENABLE,
	DLFE_F_COREX_RESET,
	DLFE_F_COREX_FAST_MODE,
	DLFE_F_COREX_UPDATE_TYPE_0,
	DLFE_F_COREX_UPDATE_TYPE_1,
	DLFE_F_COREX_UPDATE_MODE_0,
	DLFE_F_COREX_UPDATE_MODE_1,
	DLFE_F_COREX_START_0,
	DLFE_F_COREX_START_1,
	DLFE_F_COREX_COPY_FROM_IP_0,
	DLFE_F_COREX_COPY_FROM_IP_1,
	DLFE_F_COREX_BUSY_0,
	DLFE_F_COREX_IP_SET_0,
	DLFE_F_COREX_BUSY_1,
	DLFE_F_COREX_IP_SET_1,
	DLFE_F_COREX_PRE_ADDR_CONFIG,
	DLFE_F_COREX_PRE_DATA_CONFIG,
	DLFE_F_COREX_POST_ADDR_CONFIG,
	DLFE_F_COREX_POST_DATA_CONFIG,
	DLFE_F_COREX_PRE_CONFIG_EN,
	DLFE_F_COREX_POST_CONFIG_EN,
	DLFE_F_COREX_TYPE_WRITE,
	DLFE_F_COREX_TYPE_WRITE_TRIGGER,
	DLFE_F_COREX_TYPE_READ,
	DLFE_F_COREX_TYPE_READ_OFFSET,
	DLFE_F_COREX_INT,
	DLFE_F_COREX_INT_STATUS,
	DLFE_F_COREX_INT_CLEAR,
	DLFE_F_COREX_INT_ENABLE,
	/* COMMON_CTRL_INT */
	DLFE_F_INT_REQ_INT0,
	DLFE_F_INT_REQ_INT0_ENABLE,
	DLFE_F_INT_REQ_INT0_STATUS,
	DLFE_F_INT_REQ_INT0_CLEAR,
	DLFE_F_INT_REQ_INT1,
	DLFE_F_INT_REQ_INT1_ENABLE,
	DLFE_F_INT_REQ_INT1_STATUS,
	DLFE_F_INT_REQ_INT1_CLEAR,
	DLFE_F_INT_HIST_CURINT0,
	DLFE_F_INT_HIST_CURINT0_ENABLE,
	DLFE_F_INT_HIST_CURINT0_STATUS,
	DLFE_F_INT_HIST_CURINT1,
	DLFE_F_INT_HIST_CURINT1_ENABLE,
	DLFE_F_INT_HIST_CURINT1_STATUS,
	DLFE_F_INT_HIST_00_FRAME_ID,
	DLFE_F_INT_HIST_00_INT0,
	DLFE_F_INT_HIST_00_INT1,
	DLFE_F_INT_HIST_01_FRAME_ID,
	DLFE_F_INT_HIST_01_INT0,
	DLFE_F_INT_HIST_01_INT1,
	DLFE_F_INT_HIST_02_FRAME_ID,
	DLFE_F_INT_HIST_02_INT0,
	DLFE_F_INT_HIST_02_INT1,
	DLFE_F_INT_HIST_03_FRAME_ID,
	DLFE_F_INT_HIST_03_INT0,
	DLFE_F_INT_HIST_03_INT1,
	DLFE_F_INT_HIST_04_FRAME_ID,
	DLFE_F_INT_HIST_04_INT0,
	DLFE_F_INT_HIST_04_INT1,
	DLFE_F_INT_HIST_05_FRAME_ID,
	DLFE_F_INT_HIST_05_INT0,
	DLFE_F_INT_HIST_05_INT1,
	DLFE_F_INT_HIST_06_FRAME_ID,
	DLFE_F_INT_HIST_06_INT0,
	DLFE_F_INT_HIST_06_INT1,
	DLFE_F_INT_HIST_07_FRAME_ID,
	DLFE_F_INT_HIST_07_INT0,
	DLFE_F_INT_HIST_07_INT1,
	/* COMMON_CTRL_SECU */
	DLFE_F_SECU_CTRL_SEQID,
	DLFE_F_SECU_CTRL_TZINFO_SEQID_0,
	DLFE_F_SECU_CTRL_TZINFO_SEQID_1,
	DLFE_F_SECU_CTRL_TZINFO_SEQID_2,
	DLFE_F_SECU_CTRL_TZINFO_SEQID_3,
	DLFE_F_SECU_CTRL_TZINFO_SEQID_4,
	DLFE_F_SECU_CTRL_TZINFO_SEQID_5,
	DLFE_F_SECU_CTRL_TZINFO_SEQID_6,
	DLFE_F_SECU_CTRL_TZINFO_SEQID_7,
	DLFE_F_SECU_OTF_SEQ_ID_PROT_ENABLE,
	/* COMMON_CTRL_PERF */
	DLFE_F_PERF_MONITOR_ENABLE,
	DLFE_F_PERF_MONITOR_CLEAR,
	DLFE_F_PERF_MONITOR_INT_USER_SEL,
	DLFE_F_PERF_MONITOR_INT_START,
	DLFE_F_PERF_MONITOR_INT_END,
	DLFE_F_PERF_MONITOR_INT_USER,
	DLFE_F_PERF_MONITOR_PROCESS_PRE_CONFIG,
	DLFE_F_PERF_MONITOR_PROCESS_FRAME,
	/* COMMON_CTRL_DEBUG */
	DLFE_F_IP_MICRO,
	DLFE_F_IP_MINOR,
	DLFE_F_IP_MAJOR,
	DLFE_F_CTRL_MICRO,
	DLFE_F_CTRL_MINOR,
	DLFE_F_CTRL_MAJOR,
	DLFE_F_QCH_STATUS,
	DLFE_F_IDLENESS_STATUS,
	DLFE_F_CHAIN_IDLENESS_STATUS,
	DLFE_F_IP_BUSY_MONITOR_0,
	DLFE_F_IP_BUSY_MONITOR_1,
	DLFE_F_IP_BUSY_MONITOR_2,
	DLFE_F_IP_BUSY_MONITOR_3,
	DLFE_F_IP_STALL_OUT_STATUS_0,
	DLFE_F_IP_STALL_OUT_STATUS_1,
	DLFE_F_IP_STALL_OUT_STATUS_2,
	DLFE_F_IP_STALL_OUT_STATUS_3,
	DLFE_F_STOPEN_CRC_STOP_VALID_COUNT,
	DLFE_F_SFR_ACCESS_LOG_ENABLE,
	DLFE_F_SFR_ACCESS_LOG_CLEAR,
	DLFE_F_SFR_ACCESS_LOG_0,
	DLFE_F_SFR_ACCESS_LOG_0_ADJUST_RANGE,
	DLFE_F_SFR_ACCESS_LOG_0_ADDRESS,
	DLFE_F_SFR_ACCESS_LOG_1,
	DLFE_F_SFR_ACCESS_LOG_1_ADJUST_RANGE,
	DLFE_F_SFR_ACCESS_LOG_1_ADDRESS,
	DLFE_F_SFR_ACCESS_LOG_2,
	DLFE_F_SFR_ACCESS_LOG_2_ADJUST_RANGE,
	DLFE_F_SFR_ACCESS_LOG_2_ADDRESS,
	DLFE_F_SFR_ACCESS_LOG_3,
	DLFE_F_SFR_ACCESS_LOG_3_ADJUST_RANGE,
	DLFE_F_SFR_ACCESS_LOG_3_ADDRESS,
	DLFE_F_IP_ROL_RESET,
	DLFE_F_IP_ROL_MODE,
	DLFE_F_IP_ROL_SELECT,
	DLFE_F_IP_INT_SRC_SEL,
	DLFE_F_IP_INT_COL_EN,
	DLFE_F_IP_INT_ROW_EN,
	DLFE_F_IP_INT_COL_POS,
	DLFE_F_IP_INT_ROW_POS,
	DLFE_F_FREEZE_FOR_DEBUG,
	DLFE_F_FREEZE_BY_SFR_ENABLE,
	DLFE_F_FREEZE_BY_INT1_ENABLE,
	DLFE_F_FREEZE_BY_INT0_ENABLE,
	DLFE_F_FREEZE_SRC_SEL,
	DLFE_F_FREEZE_EN,
	DLFE_F_FREEZE_COL_POS,
	DLFE_F_FREEZE_ROW_POS,
	DLFE_F_FREEZE_CORRUPTED_ENABLE,
	/* CINFIFO0_CURR */
	DLFE_F_YUV_DLFECINFIFOCURR_ENABLE,
	DLFE_F_YUV_DLFECINFIFOCURR_STALL_BEFORE_FRAME_START_EN,
	DLFE_F_YUV_DLFECINFIFOCURR_AUTO_RECOVERY_EN,
	DLFE_F_YUV_DLFECINFIFOCURR_ROL_EN,
	DLFE_F_YUV_DLFECINFIFOCURR_ROL_RESET_ON_FRAME_START,
	DLFE_F_YUV_DLFECINFIFOCURR_DEBUG_EN,
	DLFE_F_YUV_DLFECINFIFOCURR_STRGEN_MODE_EN,
	DLFE_F_YUV_DLFECINFIFOCURR_STRGEN_MODE_DATA_TYPE,
	DLFE_F_YUV_DLFECINFIFOCURR_STRGEN_MODE_DATA,
	DLFE_F_YUV_DLFECINFIFOCURR_STALL_THROTTLE_EN,
	DLFE_F_YUV_DLFECINFIFOCURR_INTERVAL_VBLANK,
	DLFE_F_YUV_DLFECINFIFOCURR_INTERVAL_HBLANK,
	DLFE_F_YUV_DLFECINFIFOCURR_INTERVAL_PIXEL,
	DLFE_F_YUV_DLFECINFIFOCURR_OP_STATE_MONITOR,
	DLFE_F_YUV_DLFECINFIFOCURR_ERROR_STATE_MONITOR,
	DLFE_F_YUV_DLFECINFIFOCURR_COL_CNT,
	DLFE_F_YUV_DLFECINFIFOCURR_ROW_CNT,
	DLFE_F_YUV_DLFECINFIFOCURR_STALL_CNT,
	DLFE_F_YUV_DLFECINFIFOCURR_FIFO_FULLNESS,
	DLFE_F_YUV_DLFECINFIFOCURR_INT,
	DLFE_F_YUV_DLFECINFIFOCURR_INT_ENABLE,
	DLFE_F_YUV_DLFECINFIFOCURR_INT_STATUS,
	DLFE_F_YUV_DLFECINFIFOCURR_INT_CLEAR,
	DLFE_F_YUV_DLFECINFIFOCURR_CORRUPTED_COND_ENABLE,
	DLFE_F_YUV_DLFECINFIFOCURR_ROL_SELECT,
	DLFE_F_YUV_DLFECINFIFOCURR_CRC_SEED,
	DLFE_F_YUV_DLFECINFIFOCURR_CRC_RESULT,
	/* CINFIFO1_PREV */
	DLFE_F_YUV_DLFECINFIFOPREV_ENABLE,
	DLFE_F_YUV_DLFECINFIFOPREV_STALL_BEFORE_FRAME_START_EN,
	DLFE_F_YUV_DLFECINFIFOPREV_AUTO_RECOVERY_EN,
	DLFE_F_YUV_DLFECINFIFOPREV_ROL_EN,
	DLFE_F_YUV_DLFECINFIFOPREV_ROL_RESET_ON_FRAME_START,
	DLFE_F_YUV_DLFECINFIFOPREV_DEBUG_EN,
	DLFE_F_YUV_DLFECINFIFOPREV_STRGEN_MODE_EN,
	DLFE_F_YUV_DLFECINFIFOPREV_STRGEN_MODE_DATA_TYPE,
	DLFE_F_YUV_DLFECINFIFOPREV_STRGEN_MODE_DATA,
	DLFE_F_YUV_DLFECINFIFOPREV_STALL_THROTTLE_EN,
	DLFE_F_YUV_DLFECINFIFOPREV_INTERVAL_VBLANK,
	DLFE_F_YUV_DLFECINFIFOPREV_INTERVAL_HBLANK,
	DLFE_F_YUV_DLFECINFIFOPREV_INTERVAL_PIXEL,
	DLFE_F_YUV_DLFECINFIFOPREV_OP_STATE_MONITOR,
	DLFE_F_YUV_DLFECINFIFOPREV_ERROR_STATE_MONITOR,
	DLFE_F_YUV_DLFECINFIFOPREV_COL_CNT,
	DLFE_F_YUV_DLFECINFIFOPREV_ROW_CNT,
	DLFE_F_YUV_DLFECINFIFOPREV_STALL_CNT,
	DLFE_F_YUV_DLFECINFIFOPREV_FIFO_FULLNESS,
	DLFE_F_YUV_DLFECINFIFOPREV_INT,
	DLFE_F_YUV_DLFECINFIFOPREV_INT_ENABLE,
	DLFE_F_YUV_DLFECINFIFOPREV_INT_STATUS,
	DLFE_F_YUV_DLFECINFIFOPREV_INT_CLEAR,
	DLFE_F_YUV_DLFECINFIFOPREV_CORRUPTED_COND_ENABLE,
	DLFE_F_YUV_DLFECINFIFOPREV_ROL_SELECT,
	DLFE_F_YUV_DLFECINFIFOPREV_CRC_SEED,
	DLFE_F_YUV_DLFECINFIFOPREV_CRC_RESULT,
	/* COUTFIFO0_WGT */
	DLFE_F_YUV_DLFECOUTFIFOWGT_ENABLE,
	DLFE_F_YUV_DLFECOUTFIFOWGT_VVALID_RISE_AT_FIRST_DATA_EN,
	DLFE_F_YUV_DLFECOUTFIFOWGT_AUTO_RECOVERY_EN,
	DLFE_F_YUV_DLFECOUTFIFOWGT_ROL_EN,
	DLFE_F_YUV_DLFECOUTFIFOWGT_ROL_RESET_ON_FRAME_START,
	DLFE_F_YUV_DLFECOUTFIFOWGT_DEBUG_EN,
	DLFE_F_YUV_DLFECOUTFIFOWGT_BACK_STALL_EN,
	DLFE_F_YUV_DLFECOUTFIFOWGT_STALL_THROTTLE_EN,
	DLFE_F_YUV_DLFECOUTFIFOWGT_INTERVAL_VBLANK,
	DLFE_F_YUV_DLFECOUTFIFOWGT_INTERVAL_HBLANK,
	DLFE_F_YUV_DLFECOUTFIFOWGT_INTERVAL_PIXEL,
	DLFE_F_YUV_DLFECOUTFIFOWGT_OP_STATE_MONITOR,
	DLFE_F_YUV_DLFECOUTFIFOWGT_ERROR_STATE_MONITOR,
	DLFE_F_YUV_DLFECOUTFIFOWGT_COL_CNT,
	DLFE_F_YUV_DLFECOUTFIFOWGT_ROW_CNT,
	DLFE_F_YUV_DLFECOUTFIFOWGT_STALL_CNT,
	DLFE_F_YUV_DLFECOUTFIFOWGT_FIFO_FULLNESS,
	DLFE_F_YUV_DLFECOUTFIFOWGT_INT,
	DLFE_F_YUV_DLFECOUTFIFOWGT_INT_ENABLE,
	DLFE_F_YUV_DLFECOUTFIFOWGT_INT_STATUS,
	DLFE_F_YUV_DLFECOUTFIFOWGT_INT_CLEAR,
	DLFE_F_YUV_DLFECOUTFIFOWGT_CORRUPTED_COND_ENABLE,
	DLFE_F_YUV_DLFECOUTFIFOWGT_ROL_SELECT,
	DLFE_F_YUV_DLFECOUTFIFOWGT_CRC_SEED,
	DLFE_F_YUV_DLFECOUTFIFOWGT_CRC_RESULT,
	/* RDMA_C_LOADER */
	DLFE_F_STAT_RDMACL_EN,
	DLFE_F_STAT_RDMACL_CLK_ALWAYS_ON_EN,
	DLFE_F_STAT_RDMACL_DATA_FORMAT_BAYER,
	DLFE_F_STAT_RDMACL_DATA_FORMAT_YUV,
	DLFE_F_STAT_RDMACL_DATA_FORMAT_RGB,
	DLFE_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN,
	DLFE_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN,
	DLFE_F_STAT_RDMACL_DATA_BIT_CROP_OFF,
	DLFE_F_STAT_RDMACL_WIDTH,
	DLFE_F_STAT_RDMACL_HEIGHT,
	DLFE_F_STAT_RDMACL_IMG_STRIDE_1P,
	DLFE_F_STAT_RDMACL_MAX_MO,
	DLFE_F_STAT_RDMACL_QURGENT_MO,
	DLFE_F_STAT_RDMACL_LINEGAP,
	DLFE_F_STAT_RDMACL_BUSINFO,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	DLFE_F_STAT_RDMACL_IMG_CRC_1P,
	DLFE_F_STAT_RDMACL_MON_STATUS0,
	DLFE_F_STAT_RDMACL_MON_STATUS1,
	DLFE_F_STAT_RDMACL_MON_STATUS2,
	DLFE_F_STAT_RDMACL_MON_STATUS3,
	/* CORE */
	DLFE_F_YUV_DLFEWAVELET_BYPASS,
	DLFE_F_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF00,
	DLFE_F_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF01,
	DLFE_F_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF10,
	DLFE_F_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF11,
	DLFE_F_YUV_DLFEWAVELET_WT_LLVAR_RIGHT_SHIFT,
	DLFE_F_YUV_DLFEWAVELET_WT_LLVAR_BIT_LIMIT,
	DLFE_F_YUV_DLFEWAVELET_WT_Y_COEF00,
	DLFE_F_YUV_DLFEWAVELET_WT_Y_COEF01,
	DLFE_F_YUV_DLFEWAVELET_WT_Y_COEF10,
	DLFE_F_YUV_DLFEWAVELET_WT_Y_COEF11,
	DLFE_F_YUV_DLFEWAVELET_WT_UV_COEF00,
	DLFE_F_YUV_DLFEWAVELET_WT_UV_COEF10,
	DLFE_F_YUV_DLFEWAVELET_WT_NNCORE_RIGHT_SHIFT,
	DLFE_F_YUV_DLFEWAVELET_WT_NNCORE_BIT_LIMIT,
	DLFE_F_YUV_DLFENOISELUT_BYPASS,
	DLFE_F_YUV_DLFENOISELUT_BINNING_X,
	DLFE_F_YUV_DLFENOISELUT_BINNING_Y,
	DLFE_F_YUV_DLFENOISELUT_RADIAL_CENTER_X,
	DLFE_F_YUV_DLFENOISELUT_RADIAL_CENTER_Y,
	DLFE_F_YUV_DLFENOISELUT_BIQUAD_FACTOR_A_Y,
	DLFE_F_YUV_DLFENOISELUT_BIQUAD_FACTOR_B_Y,
	DLFE_F_YUV_DLFENOISELUT_BIQUAD_SCALE_SHIFT_ADDER,
	DLFE_F_YUV_DLFENOISELUT_RADIAL_THRESH_LIMIT_Y,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_0,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_1,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_2,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_3,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_4,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_5,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_6,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_7,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_8,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_9,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_10,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_11,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_12,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_13,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_14,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_15,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_16,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_17,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_18,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_19,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_20,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_21,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_22,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_23,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_24,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_25,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_26,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_27,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_28,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_29,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_30,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_31,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_32,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_33,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_34,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_35,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_36,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_37,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_38,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_39,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_40,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_41,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_42,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_43,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_44,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_45,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_46,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_47,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_48,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_49,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_50,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_51,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_52,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_53,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_54,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_55,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_56,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_57,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_58,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_59,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_60,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_61,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_62,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_63,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_0,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_1,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_2,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_3,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_4,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_5,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_6,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_7,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_8,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_9,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_10,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_11,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_12,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_13,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_14,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_15,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_16,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_17,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_18,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_19,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_20,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_21,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_22,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_23,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_24,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_25,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_26,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_27,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_28,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_29,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_30,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_31,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_32,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_33,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_34,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_35,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_36,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_37,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_38,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_39,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_40,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_41,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_42,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_43,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_44,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_45,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_46,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_47,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_48,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_49,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_50,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_51,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_52,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_53,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_54,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_55,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_56,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_57,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_58,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_59,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_60,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_61,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_62,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_63,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_0,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_1,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_2,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_3,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_4,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_5,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_6,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_7,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_8,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_9,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_10,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_11,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_12,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_13,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_14,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_15,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_16,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_17,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_18,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_19,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_20,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_21,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_22,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_23,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_24,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_25,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_26,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_27,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_28,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_29,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_30,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_31,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_32,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_33,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_34,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_35,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_36,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_37,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_38,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_39,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_40,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_41,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_42,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_43,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_44,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_45,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_46,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_47,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_48,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_49,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_50,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_51,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_52,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_53,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_54,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_55,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_56,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_57,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_58,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_59,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_60,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_61,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_62,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_63,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_0,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_1,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_2,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_3,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_4,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_5,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_6,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_7,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_8,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_9,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_10,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_11,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_12,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_13,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_14,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_15,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_16,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_17,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_18,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_19,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_20,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_21,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_22,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_23,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_24,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_25,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_26,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_27,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_28,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_29,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_30,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_31,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_32,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_33,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_34,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_35,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_36,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_37,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_38,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_39,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_40,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_41,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_42,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_43,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_44,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_45,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_46,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_47,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_48,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_49,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_50,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_51,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_52,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_53,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_54,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_55,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_56,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_57,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_58,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_59,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_60,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_61,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_62,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_63,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_0,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_1,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_2,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_3,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_4,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_5,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_6,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_7,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_8,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_9,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_10,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_11,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_12,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_13,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_14,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_15,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_16,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_17,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_18,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_19,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_20,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_21,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_22,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_23,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_24,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_25,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_26,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_27,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_28,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_29,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_30,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_31,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_32,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_33,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_34,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_35,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_36,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_37,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_38,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_39,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_40,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_41,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_42,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_43,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_44,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_45,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_46,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_47,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_48,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_49,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_50,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_51,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_52,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_53,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_54,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_55,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_56,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_57,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_58,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_59,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_60,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_61,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_62,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_63,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_0,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_1,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_2,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_3,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_4,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_5,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_6,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_7,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_8,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_9,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_10,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_11,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_12,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_13,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_14,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_15,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_16,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_17,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_18,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_19,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_20,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_21,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_22,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_23,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_24,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_25,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_26,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_27,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_28,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_29,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_30,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_31,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_32,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_33,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_34,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_35,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_36,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_37,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_38,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_39,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_40,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_41,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_42,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_43,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_44,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_45,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_46,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_47,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_48,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_49,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_50,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_51,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_52,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_53,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_54,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_55,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_56,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_57,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_58,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_59,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_60,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_61,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_62,
	DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_63,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_0_0,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_0_1,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_0_2,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_0_3,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_0_4,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_1_0,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_1_1,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_1_2,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_1_3,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_1_4,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_2_0,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_2_1,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_2_2,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_2_3,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_2_4,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_3_0,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_3_1,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_3_2,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_3_3,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_3_4,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_4_0,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_4_1,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_4_2,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_4_3,
	DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_4_4,
	DLFE_F_YUV_DLFENOISELUT_FILTER_NORM_FACTOR,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_0,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_1,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_0,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_1,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_2,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_3,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_2,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_3,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_4,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_5,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_4,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_5,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_6,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_7,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_6,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_7,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_0,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_1,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_2,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_3,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_4,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_5,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_6,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_7,
	DLFE_F_YUV_DLFENOISELUT_STD_FACTOR_Y,
	DLFE_F_YUV_DLFENOISELUT_STD_SHIFTER_Y,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_0,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_1,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_2,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_3,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_4,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_5,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_6,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_7,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_0,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_1,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_2,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_3,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_4,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_5,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_6,
	DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_7,
	/* SRAM_ACCESS */
	DLFE_F_MODEL_DATA_SETA_ACCESS,
	DLFE_F_MODEL_DATA_SETA_DATA,
	DLFE_F_BUFFER_INSTRUCTION_BASE_ADDR,
	DLFE_F_BUFFER_MODEL_BASE_ADDR,
	DLFE_F_BUFFER_INPUT_BASE_ADDR,
	DLFE_F_BUFFER_OUTPUT_BASE_ADDR,
	DLFE_F_IP_VERSION,
	DLFE_F_IP_BLOCK_ID_CODE,
	DLFE_F_RD_OUTSTANDING,
	DLFE_F_WR_OUTSTANDING,
	DLFE_REG_FIELD_CNT
};

static struct pmio_field_desc dlfe_field_descs[] = {
	/* COMMON_CTRL_TOP */
	[DLFE_F_CMDQ_ENABLE] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ENABLE, 0, 0),
	[DLFE_F_CMDQ_STOP_CRPT_ENABLE] = PMIO_FIELD_DESC(DLFE_R_CMDQ_STOP_CRPT_ENABLE, 0, 0),
	[DLFE_F_SW_RESET] = PMIO_FIELD_DESC(DLFE_R_SW_RESET, 0, 0),
	[DLFE_F_SW_CORE_RESET] = PMIO_FIELD_DESC(DLFE_R_SW_CORE_RESET, 0, 0),
	[DLFE_F_SW_APB_RESET] = PMIO_FIELD_DESC(DLFE_R_SW_APB_RESET, 0, 0),
	[DLFE_F_TRANS_STOP_REQ] = PMIO_FIELD_DESC(DLFE_R_TRANS_STOP_REQ, 0, 0),
	[DLFE_F_TRANS_STOP_REQ_RDY] = PMIO_FIELD_DESC(DLFE_R_TRANS_STOP_REQ_RDY, 0, 0),
	[DLFE_F_IP_CLOCK_DOWN_MODE] = PMIO_FIELD_DESC(DLFE_R_IP_CLOCK_DOWN_MODE, 0, 0),
	[DLFE_F_IP_PROCESSING] = PMIO_FIELD_DESC(DLFE_R_IP_PROCESSING, 0, 0),
	[DLFE_F_FORCE_INTERNAL_CLOCK] = PMIO_FIELD_DESC(DLFE_R_FORCE_INTERNAL_CLOCK, 0, 0),
	[DLFE_F_DEBUG_CLOCK_ENABLE] = PMIO_FIELD_DESC(DLFE_R_DEBUG_CLOCK_ENABLE, 0, 0),
	[DLFE_F_IP_POST_FRAME_GAP] = PMIO_FIELD_DESC(DLFE_R_IP_POST_FRAME_GAP, 0, 31),
	[DLFE_F_IP_DRCG_ENABLE] = PMIO_FIELD_DESC(DLFE_R_IP_DRCG_ENABLE, 0, 0),
	[DLFE_F_AUTO_IGNORE_INTERRUPT_ENABLE] = PMIO_FIELD_DESC(DLFE_R_AUTO_IGNORE_INTERRUPT_ENABLE, 0, 0),
	[DLFE_F_AUTO_IGNORE_PREADY_ENABLE] = PMIO_FIELD_DESC(DLFE_R_AUTO_IGNORE_PREADY_ENABLE, 0, 0),
	[DLFE_F_IP_USE_SW_FINISH_COND] = PMIO_FIELD_DESC(DLFE_R_IP_USE_SW_FINISH_COND, 0, 0),
	[DLFE_F_SW_FINISH_COND_ENABLE] = PMIO_FIELD_DESC(DLFE_R_SW_FINISH_COND_ENABLE, 0, 1),
	[DLFE_F_IP_CORRUPTED_COND_ENABLE] = PMIO_FIELD_DESC(DLFE_R_IP_CORRUPTED_COND_ENABLE, 0, 18),
	[DLFE_F_IP_USE_OTF_IN_FOR_PATH_6] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_67, 0, 0),
	[DLFE_F_IP_USE_OTF_IN_FOR_PATH_7] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_67, 8, 8),
	[DLFE_F_IP_USE_OTF_IN_FOR_PATH_4] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_45, 0, 0),
	[DLFE_F_IP_USE_OTF_IN_FOR_PATH_5] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_45, 8, 8),
	[DLFE_F_IP_USE_OTF_OUT_FOR_PATH_4] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_45, 16, 16),
	[DLFE_F_IP_USE_OTF_OUT_FOR_PATH_5] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_45, 24, 24),
	[DLFE_F_IP_USE_OTF_IN_FOR_PATH_2] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_23, 0, 0),
	[DLFE_F_IP_USE_OTF_IN_FOR_PATH_3] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_23, 8, 8),
	[DLFE_F_IP_USE_OTF_OUT_FOR_PATH_2] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_23, 16, 16),
	[DLFE_F_IP_USE_OTF_OUT_FOR_PATH_3] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_23, 24, 24),
	[DLFE_F_IP_USE_OTF_IN_FOR_PATH_0] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_01, 0, 0),
	[DLFE_F_IP_USE_OTF_IN_FOR_PATH_1] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_01, 8, 8),
	[DLFE_F_IP_USE_OTF_OUT_FOR_PATH_0] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_01, 16, 16),
	[DLFE_F_IP_USE_OTF_OUT_FOR_PATH_1] = PMIO_FIELD_DESC(DLFE_R_IP_USE_OTF_PATH_01, 24, 24),
	[DLFE_F_IP_USE_CINFIFO_NEW_FRAME_IN] = PMIO_FIELD_DESC(DLFE_R_IP_USE_CINFIFO_NEW_FRAME_IN, 0, 0),
	[DLFE_F_IP_USE_EXT_MEM_ENABLE] = PMIO_FIELD_DESC(DLFE_R_IP_USE_EXT_MEM_ENABLE, 0, 0),
	[DLFE_F_SOURCE_IMAGE_HEIGHT] = PMIO_FIELD_DESC(DLFE_R_SOURCE_IMAGE_DIMENSION, 0, 15),
	[DLFE_F_SOURCE_IMAGE_WIDTH] = PMIO_FIELD_DESC(DLFE_R_SOURCE_IMAGE_DIMENSION, 16, 31),
	[DLFE_F_DESTINATION_IMAGE_HEIGHT] = PMIO_FIELD_DESC(DLFE_R_DESTINATION_IMAGE_DIMENSION, 0, 15),
	[DLFE_F_DESTINATION_IMAGE_WIDTH] = PMIO_FIELD_DESC(DLFE_R_DESTINATION_IMAGE_DIMENSION, 16, 31),
	[DLFE_F_BYPASS] = PMIO_FIELD_DESC(DLFE_R_BYPASS, 0, 0),
	[DLFE_F_BYPASS_WEIGHT] = PMIO_FIELD_DESC(DLFE_R_BYPASS_WEIGHT, 0, 7),
	[DLFE_F_ENABLE_PATH_0] = PMIO_FIELD_DESC(DLFE_R_ENABLE_PATH, 0, 1),
	[DLFE_F_ENABLE_PATH_1] = PMIO_FIELD_DESC(DLFE_R_ENABLE_PATH, 8, 9),
	[DLFE_F_H_BLANK] = PMIO_FIELD_DESC(DLFE_R_H_BLANK, 0, 7),
	[DLFE_F_DEBUG_SEL] = PMIO_FIELD_DESC(DLFE_R_DEBUG_SEL, 0, 7),
	[DLFE_F_CHAIN_DEBUG_ROW_CNT] = PMIO_FIELD_DESC(DLFE_R_CHAIN_DEBUG_CNT_VAL, 0, 15),
	[DLFE_F_CHAIN_DEBUG_COL_CNT] = PMIO_FIELD_DESC(DLFE_R_CHAIN_DEBUG_CNT_VAL, 16, 31),
	/* COMMON_CTRL_CMDQ */
	[DLFE_F_CMDQ_QUE_CMD_BASE_ADDR] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUE_CMD_H, 0, 31),
	[DLFE_F_CMDQ_QUE_CMD_HEADER_NUM] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUE_CMD_M, 0, 11),
	[DLFE_F_CMDQ_QUE_CMD_SETTING_MODE] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUE_CMD_M, 12, 13),
	[DLFE_F_CMDQ_QUE_CMD_HOLD_MODE] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUE_CMD_M, 14, 15),
	[DLFE_F_CMDQ_QUE_CMD_FRAME_ID] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUE_CMD_M, 16, 31),
	[DLFE_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUE_CMD_L, 0, 7),
	[DLFE_F_CMDQ_QUE_CMD_FRO_INDEX] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUE_CMD_L, 8, 11),
	[DLFE_F_CMDQ_ADD_TO_QUEUE_0] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ADD_TO_QUEUE_0, 0, 0),
	[DLFE_F_CMDQ_ADD_TO_QUEUE_1] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ADD_TO_QUEUE_1, 0, 0),
	[DLFE_F_CMDQ_ADD_TO_QUEUE_URGENT] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ADD_TO_QUEUE_URGENT, 0, 0),
	[DLFE_F_CMDQ_POP_LOCK] = PMIO_FIELD_DESC(DLFE_R_CMDQ_LOCK, 0, 0),
	[DLFE_F_CMDQ_RELOAD_LOCK] = PMIO_FIELD_DESC(DLFE_R_CMDQ_LOCK, 8, 8),
	[DLFE_F_CMDQ_TIME_SLICE_SEQUENCE] = PMIO_FIELD_DESC(DLFE_R_CMDQ_TIME_SLICE_SEQUENCE, 0, 31),
	[DLFE_F_CMDQ_TS_SEQ_END_POINT] = PMIO_FIELD_DESC(DLFE_R_CMDQ_TS_SEQ_END_POINT, 0, 4),
	[DLFE_F_CMDQ_TS_SEQ_COUNT_RESET] = PMIO_FIELD_DESC(DLFE_R_CMDQ_TS_SEQ_COUNT_RESET, 0, 0),
	[DLFE_F_CMDQ_CTRL_SETSEL_EN] = PMIO_FIELD_DESC(DLFE_R_CMDQ_CTRL_SETSEL_EN, 0, 0),
	[DLFE_F_CMDQ_SETSEL] = PMIO_FIELD_DESC(DLFE_R_CMDQ_SETSEL, 0, 0),
	[DLFE_F_CMDQ_PUSH_BACK_TO_QUEUE] = PMIO_FIELD_DESC(DLFE_R_CMDQ_PUSH_BACK_TO_QUEUE, 0, 0),
	[DLFE_F_CMDQ_PUSH_BACK_QUE_ID] = PMIO_FIELD_DESC(DLFE_R_CMDQ_PUSH_BACK_TO_QUEUE, 8, 9),
	[DLFE_F_CMDQ_FLUSH_QUEUE_0] = PMIO_FIELD_DESC(DLFE_R_CMDQ_FLUSH_QUEUE_0, 0, 0),
	[DLFE_F_CMDQ_FLUSH_QUEUE_1] = PMIO_FIELD_DESC(DLFE_R_CMDQ_FLUSH_QUEUE_1, 0, 0),
	[DLFE_F_CMDQ_FLUSH_QUEUE_URGENT] = PMIO_FIELD_DESC(DLFE_R_CMDQ_FLUSH_QUEUE_URGENT, 0, 0),
	[DLFE_F_CMDQ_SWAP_QUEUE_0_TRIG] = PMIO_FIELD_DESC(DLFE_R_CMDQ_SWAP_QUEUE_0, 0, 0),
	[DLFE_F_CMDQ_SWAP_QUEUE_0_POS_A] = PMIO_FIELD_DESC(DLFE_R_CMDQ_SWAP_QUEUE_0, 8, 11),
	[DLFE_F_CMDQ_SWAP_QUEUE_0_POS_B] = PMIO_FIELD_DESC(DLFE_R_CMDQ_SWAP_QUEUE_0, 16, 19),
	[DLFE_F_CMDQ_SWAP_QUEUE_1_TRIG] = PMIO_FIELD_DESC(DLFE_R_CMDQ_SWAP_QUEUE_1, 0, 0),
	[DLFE_F_CMDQ_SWAP_QUEUE_1_POS_A] = PMIO_FIELD_DESC(DLFE_R_CMDQ_SWAP_QUEUE_1, 8, 10),
	[DLFE_F_CMDQ_SWAP_QUEUE_1_POS_B] = PMIO_FIELD_DESC(DLFE_R_CMDQ_SWAP_QUEUE_1, 16, 18),
	[DLFE_F_CMDQ_SWAP_QUEUE_URGENT_TRIG] = PMIO_FIELD_DESC(DLFE_R_CMDQ_SWAP_QUEUE_URGENT, 0, 0),
	[DLFE_F_CMDQ_SWAP_QUEUE_URGENT_POS_A] = PMIO_FIELD_DESC(DLFE_R_CMDQ_SWAP_QUEUE_URGENT, 8, 9),
	[DLFE_F_CMDQ_SWAP_QUEUE_URGENT_POS_B] = PMIO_FIELD_DESC(DLFE_R_CMDQ_SWAP_QUEUE_URGENT, 16, 17),
	[DLFE_F_CMDQ_ROTATE_QUEUE_0_TRIG] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ROTATE_QUEUE_0, 0, 0),
	[DLFE_F_CMDQ_ROTATE_QUEUE_0_POS_S] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ROTATE_QUEUE_0, 8, 11),
	[DLFE_F_CMDQ_ROTATE_QUEUE_0_POS_E] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ROTATE_QUEUE_0, 16, 19),
	[DLFE_F_CMDQ_ROTATE_QUEUE_1_TRIG] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ROTATE_QUEUE_1, 0, 0),
	[DLFE_F_CMDQ_ROTATE_QUEUE_1_POS_S] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ROTATE_QUEUE_1, 8, 10),
	[DLFE_F_CMDQ_ROTATE_QUEUE_1_POS_E] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ROTATE_QUEUE_1, 16, 18),
	[DLFE_F_CMDQ_ROTATE_QUEUE_URGENT_TRIG] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ROTATE_QUEUE_URGENT, 0, 0),
	[DLFE_F_CMDQ_ROTATE_QUEUE_URGENT_POS_S] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ROTATE_QUEUE_URGENT, 8, 9),
	[DLFE_F_CMDQ_ROTATE_QUEUE_URGENT_POS_E] = PMIO_FIELD_DESC(DLFE_R_CMDQ_ROTATE_QUEUE_URGENT, 16, 17),
	[DLFE_F_CMDQ_HM_QUEUE_0_TRIG] = PMIO_FIELD_DESC(DLFE_R_CMDQ_HOLD_MARK_QUEUE_0, 0, 0),
	[DLFE_F_CMDQ_HM_QUEUE_0] = PMIO_FIELD_DESC(DLFE_R_CMDQ_HOLD_MARK_QUEUE_0, 8, 9),
	[DLFE_F_CMDQ_HM_FRAME_ID_QUEUE_0] = PMIO_FIELD_DESC(DLFE_R_CMDQ_HOLD_MARK_QUEUE_0, 16, 31),
	[DLFE_F_CMDQ_HM_QUEUE_1_TRIG] = PMIO_FIELD_DESC(DLFE_R_CMDQ_HOLD_MARK_QUEUE_1, 0, 0),
	[DLFE_F_CMDQ_HM_QUEUE_1] = PMIO_FIELD_DESC(DLFE_R_CMDQ_HOLD_MARK_QUEUE_1, 8, 9),
	[DLFE_F_CMDQ_HM_FRAME_ID_QUEUE_1] = PMIO_FIELD_DESC(DLFE_R_CMDQ_HOLD_MARK_QUEUE_1, 16, 31),
	[DLFE_F_CMDQ_HM_QUEUE_URGENT_TRIG] = PMIO_FIELD_DESC(DLFE_R_CMDQ_HOLD_MARK_QUEUE_URGENT, 0, 0),
	[DLFE_F_CMDQ_HM_QUEUE_URGENT] = PMIO_FIELD_DESC(DLFE_R_CMDQ_HOLD_MARK_QUEUE_URGENT, 8, 9),
	[DLFE_F_CMDQ_HM_FRAME_ID_QUEUE_URGENT] = PMIO_FIELD_DESC(DLFE_R_CMDQ_HOLD_MARK_QUEUE_URGENT, 16, 31),
	[DLFE_F_CMDQ_TIME_SLICE_COUNTER] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_STATUS_TIME_SLICE, 0, 15),
	[DLFE_F_CMDQ_TIME_SLICE_CURR] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_STATUS_TIME_SLICE, 16, 17),
	[DLFE_F_CMDQ_TIME_SLICE_NEXT] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_STATUS_TIME_SLICE, 24, 25),
	[DLFE_F_CMDQ_CHARGED_FRAME_ID] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 0, 15),
	[DLFE_F_CMDQ_CHARGED_FOR_NEXT_FRAME] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 16, 16),
	[DLFE_F_CMDQ_VHD_VBLANK_QRUN_ENABLE] = PMIO_FIELD_DESC(DLFE_R_CMDQ_VHD_CONTROL, 0, 0),
	[DLFE_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE] = PMIO_FIELD_DESC(DLFE_R_CMDQ_VHD_CONTROL, 24, 24),
	[DLFE_F_CMDQ_FRAME_COUNTER_INC_TYPE] = PMIO_FIELD_DESC(DLFE_R_CMDQ_FRAME_COUNTER_INC_TYPE, 0, 0),
	[DLFE_F_CMDQ_FRAME_COUNTER_RESET] = PMIO_FIELD_DESC(DLFE_R_CMDQ_FRAME_COUNTER_RESET, 0, 0),
	[DLFE_F_CMDQ_FRAME_COUNTER] = PMIO_FIELD_DESC(DLFE_R_CMDQ_FRAME_COUNTER, 0, 31),
	[DLFE_F_CMDQ_PRE_FRAME_ID] = PMIO_FIELD_DESC(DLFE_R_CMDQ_FRAME_ID, 0, 15),
	[DLFE_F_CMDQ_CURRENT_FRAME_ID] = PMIO_FIELD_DESC(DLFE_R_CMDQ_FRAME_ID, 16, 31),
	[DLFE_F_CMDQ_QUEUE_0_FULLNESS] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUEUE_0_INFO, 0, 4),
	[DLFE_F_CMDQ_QUEUE_0_WPTR] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUEUE_0_INFO, 8, 11),
	[DLFE_F_CMDQ_QUEUE_0_RPTR] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUEUE_0_INFO, 16, 19),
	[DLFE_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG, 0, 3),
	[DLFE_F_CMDQ_DEBUG_QUE_0_CMD_H] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_QUE_0_CMD_H, 0, 31),
	[DLFE_F_CMDQ_DEBUG_QUE_0_CMD_M] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_QUE_0_CMD_M, 0, 31),
	[DLFE_F_CMDQ_DEBUG_QUE_0_CMD_L] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_QUE_0_CMD_L, 0, 11),
	[DLFE_F_CMDQ_QUEUE_1_FULLNESS] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUEUE_1_INFO, 0, 3),
	[DLFE_F_CMDQ_QUEUE_1_WPTR] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUEUE_1_INFO, 8, 10),
	[DLFE_F_CMDQ_QUEUE_1_RPTR] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUEUE_1_INFO, 16, 18),
	[DLFE_F_CMDQ_QUEUE_1_RPTR_FOR_DEBUG] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUEUE_1_RPTR_FOR_DEBUG, 0, 2),
	[DLFE_F_CMDQ_DEBUG_QUE_1_CMD_H] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_QUE_1_CMD_H, 0, 31),
	[DLFE_F_CMDQ_DEBUG_QUE_1_CMD_M] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_QUE_1_CMD_M, 0, 31),
	[DLFE_F_CMDQ_DEBUG_QUE_1_CMD_L] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_QUE_1_CMD_L, 0, 11),
	[DLFE_F_CMDQ_QUEUE_URGENT_FULLNESS] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUEUE_URGENT_INFO, 0, 2),
	[DLFE_F_CMDQ_QUEUE_URGENT_WPTR] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUEUE_URGENT_INFO, 8, 9),
	[DLFE_F_CMDQ_QUEUE_URGENT_RPTR] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUEUE_URGENT_INFO, 16, 17),
	[DLFE_F_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG] = PMIO_FIELD_DESC(DLFE_R_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG, 0, 1),
	[DLFE_F_CMDQ_DEBUG_QUE_URGENT_CMD_H] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_QUE_URGENT_CMD_H, 0, 31),
	[DLFE_F_CMDQ_DEBUG_QUE_URGENT_CMD_M] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_QUE_URGENT_CMD_M, 0, 31),
	[DLFE_F_CMDQ_DEBUG_QUE_URGENT_CMD_L] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_QUE_URGENT_CMD_L, 0, 11),
	[DLFE_F_CMDQ_DEBUG_PROCESS] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_STATUS, 0, 4),
	[DLFE_F_CMDQ_DEBUG_HOLD] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_STATUS, 8, 9),
	[DLFE_F_CMDQ_DEBUG_PERIOD] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_STATUS, 16, 18),
	[DLFE_F_CMDQ_DEBUG_QUEUE_ID] = PMIO_FIELD_DESC(DLFE_R_CMDQ_DEBUG_STATUS, 24, 25),
	[DLFE_F_CMDQ_INT] = PMIO_FIELD_DESC(DLFE_R_CMDQ_INT, 0, 7),
	[DLFE_F_CMDQ_INT_ENABLE] = PMIO_FIELD_DESC(DLFE_R_CMDQ_INT_ENABLE, 0, 7),
	[DLFE_F_CMDQ_INT_STATUS] = PMIO_FIELD_DESC(DLFE_R_CMDQ_INT_STATUS, 0, 7),
	[DLFE_F_CMDQ_INT_CLEAR] = PMIO_FIELD_DESC(DLFE_R_CMDQ_INT_CLEAR, 0, 7),
	/* COMMON_CTRL_C_LOADER */
	[DLFE_F_C_LOADER_ENABLE] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_ENABLE, 0, 0),
	[DLFE_F_C_LOADER_RESET] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_RESET, 0, 0),
	[DLFE_F_C_LOADER_FAST_MODE] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_FAST_MODE, 0, 0),
	[DLFE_F_C_LOADER_REMAP_TO_SHADOW_EN] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_EN, 0, 0),
	[DLFE_F_C_LOADER_REMAP_TO_DIRECT_EN] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_EN, 8, 8),
	[DLFE_F_C_LOADER_REMAP_SETSEL_EN] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_EN, 16, 16),
	[DLFE_F_C_LOADER_ACCESS_INTERVAL] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_ACCESS_INTERVAL, 0, 3),
	[DLFE_F_C_LOADER_REMAP_00_SETA_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_00_ADDR, 0, 15),
	[DLFE_F_C_LOADER_REMAP_00_SETB_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_00_ADDR, 16, 31),
	[DLFE_F_C_LOADER_REMAP_01_SETA_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_01_ADDR, 0, 15),
	[DLFE_F_C_LOADER_REMAP_01_SETB_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_01_ADDR, 16, 31),
	[DLFE_F_C_LOADER_REMAP_02_SETA_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_02_ADDR, 0, 15),
	[DLFE_F_C_LOADER_REMAP_02_SETB_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_02_ADDR, 16, 31),
	[DLFE_F_C_LOADER_REMAP_03_SETA_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_03_ADDR, 0, 15),
	[DLFE_F_C_LOADER_REMAP_03_SETB_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_03_ADDR, 16, 31),
	[DLFE_F_C_LOADER_REMAP_04_SETA_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_04_ADDR, 0, 15),
	[DLFE_F_C_LOADER_REMAP_04_SETB_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_04_ADDR, 16, 31),
	[DLFE_F_C_LOADER_REMAP_05_SETA_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_05_ADDR, 0, 15),
	[DLFE_F_C_LOADER_REMAP_05_SETB_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_05_ADDR, 16, 31),
	[DLFE_F_C_LOADER_REMAP_06_SETA_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_06_ADDR, 0, 15),
	[DLFE_F_C_LOADER_REMAP_06_SETB_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_06_ADDR, 16, 31),
	[DLFE_F_C_LOADER_REMAP_07_SETA_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_07_ADDR, 0, 15),
	[DLFE_F_C_LOADER_REMAP_07_SETB_ADDR] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_REMAP_07_ADDR, 16, 31),
	[DLFE_F_C_LOADER_BUSY] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_DEBUG_STATUS, 0, 0),
	[DLFE_F_C_LOADER_NUM_OF_HEADER_TO_REQ] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 0, 13),
	[DLFE_F_C_LOADER_NUM_OF_HEADER_REQED] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 16, 29),
	[DLFE_F_C_LOADER_NUM_OF_HEADER_APBED] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 0, 13),
	[DLFE_F_C_LOADER_NUM_OF_HEADER_SKIPED] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 16, 29),
	[DLFE_F_C_LOADER_HEADER_CRC_SEED] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_HEADER_CRC_SEED, 0, 31),
	[DLFE_F_C_LOADER_PAYLOAD_CRC_SEED] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_PAYLOAD_CRC_SEED, 0, 31),
	[DLFE_F_C_LOADER_HEADER_CRC_RESULT] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_HEADER_CRC_RESULT, 0, 31),
	[DLFE_F_C_LOADER_PAYLOAD_CRC_RESULT] = PMIO_FIELD_DESC(DLFE_R_C_LOADER_PAYLOAD_CRC_RESULT, 0, 31),
	/* COMMON_CTRL_COREX */
	[DLFE_F_COREX_ENABLE] = PMIO_FIELD_DESC(DLFE_R_COREX_ENABLE, 0, 0),
	[DLFE_F_COREX_RESET] = PMIO_FIELD_DESC(DLFE_R_COREX_RESET, 0, 0),
	[DLFE_F_COREX_FAST_MODE] = PMIO_FIELD_DESC(DLFE_R_COREX_FAST_MODE, 0, 0),
	[DLFE_F_COREX_UPDATE_TYPE_0] = PMIO_FIELD_DESC(DLFE_R_COREX_UPDATE_TYPE_0, 0, 1),
	[DLFE_F_COREX_UPDATE_TYPE_1] = PMIO_FIELD_DESC(DLFE_R_COREX_UPDATE_TYPE_1, 0, 1),
	[DLFE_F_COREX_UPDATE_MODE_0] = PMIO_FIELD_DESC(DLFE_R_COREX_UPDATE_MODE_0, 0, 0),
	[DLFE_F_COREX_UPDATE_MODE_1] = PMIO_FIELD_DESC(DLFE_R_COREX_UPDATE_MODE_1, 0, 0),
	[DLFE_F_COREX_START_0] = PMIO_FIELD_DESC(DLFE_R_COREX_START_0, 0, 0),
	[DLFE_F_COREX_START_1] = PMIO_FIELD_DESC(DLFE_R_COREX_START_1, 0, 0),
	[DLFE_F_COREX_COPY_FROM_IP_0] = PMIO_FIELD_DESC(DLFE_R_COREX_COPY_FROM_IP_0, 0, 0),
	[DLFE_F_COREX_COPY_FROM_IP_1] = PMIO_FIELD_DESC(DLFE_R_COREX_COPY_FROM_IP_1, 0, 0),
	[DLFE_F_COREX_BUSY_0] = PMIO_FIELD_DESC(DLFE_R_COREX_STATUS_0, 0, 0),
	[DLFE_F_COREX_IP_SET_0] = PMIO_FIELD_DESC(DLFE_R_COREX_STATUS_0, 1, 1),
	[DLFE_F_COREX_BUSY_1] = PMIO_FIELD_DESC(DLFE_R_COREX_STATUS_1, 0, 0),
	[DLFE_F_COREX_IP_SET_1] = PMIO_FIELD_DESC(DLFE_R_COREX_STATUS_1, 1, 1),
	[DLFE_F_COREX_PRE_ADDR_CONFIG] = PMIO_FIELD_DESC(DLFE_R_COREX_PRE_ADDR_CONFIG, 0, 31),
	[DLFE_F_COREX_PRE_DATA_CONFIG] = PMIO_FIELD_DESC(DLFE_R_COREX_PRE_DATA_CONFIG, 0, 31),
	[DLFE_F_COREX_POST_ADDR_CONFIG] = PMIO_FIELD_DESC(DLFE_R_COREX_POST_ADDR_CONFIG, 0, 31),
	[DLFE_F_COREX_POST_DATA_CONFIG] = PMIO_FIELD_DESC(DLFE_R_COREX_POST_DATA_CONFIG, 0, 31),
	[DLFE_F_COREX_PRE_CONFIG_EN] = PMIO_FIELD_DESC(DLFE_R_COREX_PRE_POST_CONFIG_EN, 0, 0),
	[DLFE_F_COREX_POST_CONFIG_EN] = PMIO_FIELD_DESC(DLFE_R_COREX_PRE_POST_CONFIG_EN, 1, 1),
	[DLFE_F_COREX_TYPE_WRITE] = PMIO_FIELD_DESC(DLFE_R_COREX_TYPE_WRITE, 0, 31),
	[DLFE_F_COREX_TYPE_WRITE_TRIGGER] = PMIO_FIELD_DESC(DLFE_R_COREX_TYPE_WRITE_TRIGGER, 0, 0),
	[DLFE_F_COREX_TYPE_READ] = PMIO_FIELD_DESC(DLFE_R_COREX_TYPE_READ, 0, 31),
	[DLFE_F_COREX_TYPE_READ_OFFSET] = PMIO_FIELD_DESC(DLFE_R_COREX_TYPE_READ_OFFSET, 0, 8),
	[DLFE_F_COREX_INT] = PMIO_FIELD_DESC(DLFE_R_COREX_INT, 0, 8),
	[DLFE_F_COREX_INT_STATUS] = PMIO_FIELD_DESC(DLFE_R_COREX_INT_STATUS, 0, 8),
	[DLFE_F_COREX_INT_CLEAR] = PMIO_FIELD_DESC(DLFE_R_COREX_INT_CLEAR, 0, 8),
	[DLFE_F_COREX_INT_ENABLE] = PMIO_FIELD_DESC(DLFE_R_COREX_INT_ENABLE, 0, 8),
	/* COMMON_CTRL_INT */
	[DLFE_F_INT_REQ_INT0] = PMIO_FIELD_DESC(DLFE_R_INT_REQ_INT0, 0, 31),
	[DLFE_F_INT_REQ_INT0_ENABLE] = PMIO_FIELD_DESC(DLFE_R_INT_REQ_INT0_ENABLE, 0, 31),
	[DLFE_F_INT_REQ_INT0_STATUS] = PMIO_FIELD_DESC(DLFE_R_INT_REQ_INT0_STATUS, 0, 31),
	[DLFE_F_INT_REQ_INT0_CLEAR] = PMIO_FIELD_DESC(DLFE_R_INT_REQ_INT0_CLEAR, 0, 31),
	[DLFE_F_INT_REQ_INT1] = PMIO_FIELD_DESC(DLFE_R_INT_REQ_INT1, 0, 31),
	[DLFE_F_INT_REQ_INT1_ENABLE] = PMIO_FIELD_DESC(DLFE_R_INT_REQ_INT1_ENABLE, 0, 31),
	[DLFE_F_INT_REQ_INT1_STATUS] = PMIO_FIELD_DESC(DLFE_R_INT_REQ_INT1_STATUS, 0, 31),
	[DLFE_F_INT_REQ_INT1_CLEAR] = PMIO_FIELD_DESC(DLFE_R_INT_REQ_INT1_CLEAR, 0, 31),
	[DLFE_F_INT_HIST_CURINT0] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_CURINT0, 0, 31),
	[DLFE_F_INT_HIST_CURINT0_ENABLE] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_CURINT0_ENABLE, 0, 31),
	[DLFE_F_INT_HIST_CURINT0_STATUS] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_CURINT0_STATUS, 0, 31),
	[DLFE_F_INT_HIST_CURINT1] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_CURINT1, 0, 31),
	[DLFE_F_INT_HIST_CURINT1_ENABLE] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_CURINT1_ENABLE, 0, 31),
	[DLFE_F_INT_HIST_CURINT1_STATUS] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_CURINT1_STATUS, 0, 31),
	[DLFE_F_INT_HIST_00_FRAME_ID] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_00_FRAME_ID, 0, 15),
	[DLFE_F_INT_HIST_00_INT0] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_00_INT0, 0, 31),
	[DLFE_F_INT_HIST_00_INT1] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_00_INT1, 0, 31),
	[DLFE_F_INT_HIST_01_FRAME_ID] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_01_FRAME_ID, 0, 15),
	[DLFE_F_INT_HIST_01_INT0] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_01_INT0, 0, 31),
	[DLFE_F_INT_HIST_01_INT1] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_01_INT1, 0, 31),
	[DLFE_F_INT_HIST_02_FRAME_ID] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_02_FRAME_ID, 0, 15),
	[DLFE_F_INT_HIST_02_INT0] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_02_INT0, 0, 31),
	[DLFE_F_INT_HIST_02_INT1] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_02_INT1, 0, 31),
	[DLFE_F_INT_HIST_03_FRAME_ID] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_03_FRAME_ID, 0, 15),
	[DLFE_F_INT_HIST_03_INT0] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_03_INT0, 0, 31),
	[DLFE_F_INT_HIST_03_INT1] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_03_INT1, 0, 31),
	[DLFE_F_INT_HIST_04_FRAME_ID] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_04_FRAME_ID, 0, 15),
	[DLFE_F_INT_HIST_04_INT0] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_04_INT0, 0, 31),
	[DLFE_F_INT_HIST_04_INT1] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_04_INT1, 0, 31),
	[DLFE_F_INT_HIST_05_FRAME_ID] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_05_FRAME_ID, 0, 15),
	[DLFE_F_INT_HIST_05_INT0] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_05_INT0, 0, 31),
	[DLFE_F_INT_HIST_05_INT1] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_05_INT1, 0, 31),
	[DLFE_F_INT_HIST_06_FRAME_ID] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_06_FRAME_ID, 0, 15),
	[DLFE_F_INT_HIST_06_INT0] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_06_INT0, 0, 31),
	[DLFE_F_INT_HIST_06_INT1] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_06_INT1, 0, 31),
	[DLFE_F_INT_HIST_07_FRAME_ID] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_07_FRAME_ID, 0, 15),
	[DLFE_F_INT_HIST_07_INT0] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_07_INT0, 0, 31),
	[DLFE_F_INT_HIST_07_INT1] = PMIO_FIELD_DESC(DLFE_R_INT_HIST_07_INT1, 0, 31),
	/* COMMON_CTRL_SECU */
	[DLFE_F_SECU_CTRL_SEQID] = PMIO_FIELD_DESC(DLFE_R_SECU_CTRL_SEQID, 0, 2),
	[DLFE_F_SECU_CTRL_TZINFO_SEQID_0] = PMIO_FIELD_DESC(DLFE_R_SECU_CTRL_TZINFO_SEQID_0, 0, 31),
	[DLFE_F_SECU_CTRL_TZINFO_SEQID_1] = PMIO_FIELD_DESC(DLFE_R_SECU_CTRL_TZINFO_SEQID_1, 0, 31),
	[DLFE_F_SECU_CTRL_TZINFO_SEQID_2] = PMIO_FIELD_DESC(DLFE_R_SECU_CTRL_TZINFO_SEQID_2, 0, 31),
	[DLFE_F_SECU_CTRL_TZINFO_SEQID_3] = PMIO_FIELD_DESC(DLFE_R_SECU_CTRL_TZINFO_SEQID_3, 0, 31),
	[DLFE_F_SECU_CTRL_TZINFO_SEQID_4] = PMIO_FIELD_DESC(DLFE_R_SECU_CTRL_TZINFO_SEQID_4, 0, 31),
	[DLFE_F_SECU_CTRL_TZINFO_SEQID_5] = PMIO_FIELD_DESC(DLFE_R_SECU_CTRL_TZINFO_SEQID_5, 0, 31),
	[DLFE_F_SECU_CTRL_TZINFO_SEQID_6] = PMIO_FIELD_DESC(DLFE_R_SECU_CTRL_TZINFO_SEQID_6, 0, 31),
	[DLFE_F_SECU_CTRL_TZINFO_SEQID_7] = PMIO_FIELD_DESC(DLFE_R_SECU_CTRL_TZINFO_SEQID_7, 0, 31),
	[DLFE_F_SECU_OTF_SEQ_ID_PROT_ENABLE] = PMIO_FIELD_DESC(DLFE_R_SECU_OTF_SEQ_ID_PROT_ENABLE, 0, 0),
	/* COMMON_CTRL_PERF */
	[DLFE_F_PERF_MONITOR_ENABLE] = PMIO_FIELD_DESC(DLFE_R_PERF_MONITOR_ENABLE, 0, 4),
	[DLFE_F_PERF_MONITOR_CLEAR] = PMIO_FIELD_DESC(DLFE_R_PERF_MONITOR_CLEAR, 0, 4),
	[DLFE_F_PERF_MONITOR_INT_USER_SEL] = PMIO_FIELD_DESC(DLFE_R_PERF_MONITOR_INT_USER_SEL, 0, 5),
	[DLFE_F_PERF_MONITOR_INT_START] = PMIO_FIELD_DESC(DLFE_R_PERF_MONITOR_INT_START, 0, 31),
	[DLFE_F_PERF_MONITOR_INT_END] = PMIO_FIELD_DESC(DLFE_R_PERF_MONITOR_INT_END, 0, 31),
	[DLFE_F_PERF_MONITOR_INT_USER] = PMIO_FIELD_DESC(DLFE_R_PERF_MONITOR_INT_USER, 0, 31),
	[DLFE_F_PERF_MONITOR_PROCESS_PRE_CONFIG] = PMIO_FIELD_DESC(DLFE_R_PERF_MONITOR_PROCESS_PRE_CONFIG, 0, 31),
	[DLFE_F_PERF_MONITOR_PROCESS_FRAME] = PMIO_FIELD_DESC(DLFE_R_PERF_MONITOR_PROCESS_FRAME, 0, 31),
	/* COMMON_CTRL_DEBUG */
	[DLFE_F_IP_MICRO] = PMIO_FIELD_DESC(DLFE_R_IP_VERSION, 0, 15),
	[DLFE_F_IP_MINOR] = PMIO_FIELD_DESC(DLFE_R_IP_VERSION, 16, 23),
	[DLFE_F_IP_MAJOR] = PMIO_FIELD_DESC(DLFE_R_IP_VERSION, 24, 31),
	[DLFE_F_CTRL_MICRO] = PMIO_FIELD_DESC(DLFE_R_COMMON_CTRL_VERSION, 0, 15),
	[DLFE_F_CTRL_MINOR] = PMIO_FIELD_DESC(DLFE_R_COMMON_CTRL_VERSION, 16, 23),
	[DLFE_F_CTRL_MAJOR] = PMIO_FIELD_DESC(DLFE_R_COMMON_CTRL_VERSION, 24, 31),
	[DLFE_F_QCH_STATUS] = PMIO_FIELD_DESC(DLFE_R_QCH_STATUS, 0, 3),
	[DLFE_F_IDLENESS_STATUS] = PMIO_FIELD_DESC(DLFE_R_IDLENESS_STATUS, 0, 0),
	[DLFE_F_CHAIN_IDLENESS_STATUS] = PMIO_FIELD_DESC(DLFE_R_IDLENESS_STATUS, 16, 16),
	[DLFE_F_IP_BUSY_MONITOR_0] = PMIO_FIELD_DESC(DLFE_R_IP_BUSY_MONITOR_0, 0, 31),
	[DLFE_F_IP_BUSY_MONITOR_1] = PMIO_FIELD_DESC(DLFE_R_IP_BUSY_MONITOR_1, 0, 31),
	[DLFE_F_IP_BUSY_MONITOR_2] = PMIO_FIELD_DESC(DLFE_R_IP_BUSY_MONITOR_2, 0, 31),
	[DLFE_F_IP_BUSY_MONITOR_3] = PMIO_FIELD_DESC(DLFE_R_IP_BUSY_MONITOR_3, 0, 31),
	[DLFE_F_IP_STALL_OUT_STATUS_0] = PMIO_FIELD_DESC(DLFE_R_IP_STALL_OUT_STATUS_0, 0, 31),
	[DLFE_F_IP_STALL_OUT_STATUS_1] = PMIO_FIELD_DESC(DLFE_R_IP_STALL_OUT_STATUS_1, 0, 31),
	[DLFE_F_IP_STALL_OUT_STATUS_2] = PMIO_FIELD_DESC(DLFE_R_IP_STALL_OUT_STATUS_2, 0, 31),
	[DLFE_F_IP_STALL_OUT_STATUS_3] = PMIO_FIELD_DESC(DLFE_R_IP_STALL_OUT_STATUS_3, 0, 31),
	[DLFE_F_STOPEN_CRC_STOP_VALID_COUNT] = PMIO_FIELD_DESC(DLFE_R_STOPEN_CRC_STOP_VALID_COUNT, 0, 27),
	[DLFE_F_SFR_ACCESS_LOG_ENABLE] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_ENABLE, 0, 0),
	[DLFE_F_SFR_ACCESS_LOG_CLEAR] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_CLEAR, 0, 0),
	[DLFE_F_SFR_ACCESS_LOG_0] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_0, 8, 31),
	[DLFE_F_SFR_ACCESS_LOG_0_ADJUST_RANGE] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_0, 0, 7),
	[DLFE_F_SFR_ACCESS_LOG_0_ADDRESS] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_0_ADDRESS, 0, 31),
	[DLFE_F_SFR_ACCESS_LOG_1] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_1, 8, 31),
	[DLFE_F_SFR_ACCESS_LOG_1_ADJUST_RANGE] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_1, 0, 7),
	[DLFE_F_SFR_ACCESS_LOG_1_ADDRESS] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_1_ADDRESS, 0, 31),
	[DLFE_F_SFR_ACCESS_LOG_2] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_2, 8, 31),
	[DLFE_F_SFR_ACCESS_LOG_2_ADJUST_RANGE] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_2, 0, 7),
	[DLFE_F_SFR_ACCESS_LOG_2_ADDRESS] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_2_ADDRESS, 0, 31),
	[DLFE_F_SFR_ACCESS_LOG_3] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_3, 8, 31),
	[DLFE_F_SFR_ACCESS_LOG_3_ADJUST_RANGE] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_3, 0, 7),
	[DLFE_F_SFR_ACCESS_LOG_3_ADDRESS] = PMIO_FIELD_DESC(DLFE_R_SFR_ACCESS_LOG_3_ADDRESS, 0, 31),
	[DLFE_F_IP_ROL_RESET] = PMIO_FIELD_DESC(DLFE_R_IP_ROL_RESET, 0, 0),
	[DLFE_F_IP_ROL_MODE] = PMIO_FIELD_DESC(DLFE_R_IP_ROL_MODE, 0, 1),
	[DLFE_F_IP_ROL_SELECT] = PMIO_FIELD_DESC(DLFE_R_IP_ROL_SELECT, 0, 18),
	[DLFE_F_IP_INT_SRC_SEL] = PMIO_FIELD_DESC(DLFE_R_IP_INT_ON_COL_ROW, 0, 1),
	[DLFE_F_IP_INT_COL_EN] = PMIO_FIELD_DESC(DLFE_R_IP_INT_ON_COL_ROW, 8, 8),
	[DLFE_F_IP_INT_ROW_EN] = PMIO_FIELD_DESC(DLFE_R_IP_INT_ON_COL_ROW, 16, 16),
	[DLFE_F_IP_INT_COL_POS] = PMIO_FIELD_DESC(DLFE_R_IP_INT_ON_COL_ROW_POS, 0, 15),
	[DLFE_F_IP_INT_ROW_POS] = PMIO_FIELD_DESC(DLFE_R_IP_INT_ON_COL_ROW_POS, 16, 31),
	[DLFE_F_FREEZE_FOR_DEBUG] = PMIO_FIELD_DESC(DLFE_R_FREEZE_FOR_DEBUG, 0, 0),
	[DLFE_F_FREEZE_BY_SFR_ENABLE] = PMIO_FIELD_DESC(DLFE_R_FREEZE_EXTENSION_ENABLE, 0, 0),
	[DLFE_F_FREEZE_BY_INT1_ENABLE] = PMIO_FIELD_DESC(DLFE_R_FREEZE_EXTENSION_ENABLE, 8, 8),
	[DLFE_F_FREEZE_BY_INT0_ENABLE] = PMIO_FIELD_DESC(DLFE_R_FREEZE_EXTENSION_ENABLE, 16, 16),
	[DLFE_F_FREEZE_SRC_SEL] = PMIO_FIELD_DESC(DLFE_R_FREEZE_EN, 0, 1),
	[DLFE_F_FREEZE_EN] = PMIO_FIELD_DESC(DLFE_R_FREEZE_EN, 8, 8),
	[DLFE_F_FREEZE_COL_POS] = PMIO_FIELD_DESC(DLFE_R_FREEZE_COL_ROW_POS, 0, 15),
	[DLFE_F_FREEZE_ROW_POS] = PMIO_FIELD_DESC(DLFE_R_FREEZE_COL_ROW_POS, 16, 31),
	[DLFE_F_FREEZE_CORRUPTED_ENABLE] = PMIO_FIELD_DESC(DLFE_R_FREEZE_CORRUPTED_ENABLE, 0, 987654321),
	/* CINFIFO0_CURR */
	[DLFE_F_YUV_DLFECINFIFOCURR_ENABLE] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_ENABLE, 0, 0),
	[DLFE_F_YUV_DLFECINFIFOCURR_STALL_BEFORE_FRAME_START_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_CONFIG, 0, 0),
	[DLFE_F_YUV_DLFECINFIFOCURR_AUTO_RECOVERY_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_CONFIG, 1, 1),
	[DLFE_F_YUV_DLFECINFIFOCURR_ROL_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_CONFIG, 2, 2),
	[DLFE_F_YUV_DLFECINFIFOCURR_ROL_RESET_ON_FRAME_START] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_CONFIG, 3, 3),
	[DLFE_F_YUV_DLFECINFIFOCURR_DEBUG_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_CONFIG, 4, 4),
	[DLFE_F_YUV_DLFECINFIFOCURR_STRGEN_MODE_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_CONFIG, 5, 5),
	[DLFE_F_YUV_DLFECINFIFOCURR_STRGEN_MODE_DATA_TYPE] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_CONFIG, 6, 6),
	[DLFE_F_YUV_DLFECINFIFOCURR_STRGEN_MODE_DATA] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_CONFIG, 16, 23),
	[DLFE_F_YUV_DLFECINFIFOCURR_STALL_THROTTLE_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_STALL_CTRL, 0, 0),
	[DLFE_F_YUV_DLFECINFIFOCURR_INTERVAL_VBLANK] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_INTERVAL_VBLANK, 0, 31),
	[DLFE_F_YUV_DLFECINFIFOCURR_INTERVAL_HBLANK] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_INTERVALS, 0, 15),
	[DLFE_F_YUV_DLFECINFIFOCURR_INTERVAL_PIXEL] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_INTERVALS, 16, 31),
	[DLFE_F_YUV_DLFECINFIFOCURR_OP_STATE_MONITOR] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_STATUS, 0, 8),
	[DLFE_F_YUV_DLFECINFIFOCURR_ERROR_STATE_MONITOR] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_STATUS, 16, 24),
	[DLFE_F_YUV_DLFECINFIFOCURR_COL_CNT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_INPUT_CNT, 0, 15),
	[DLFE_F_YUV_DLFECINFIFOCURR_ROW_CNT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_INPUT_CNT, 16, 31),
	[DLFE_F_YUV_DLFECINFIFOCURR_STALL_CNT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_STALL_CNT, 0, 31),
	[DLFE_F_YUV_DLFECINFIFOCURR_FIFO_FULLNESS] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_FIFO_FULLNESS, 0, 4),
	[DLFE_F_YUV_DLFECINFIFOCURR_INT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_INT, 0, 3),
	[DLFE_F_YUV_DLFECINFIFOCURR_INT_ENABLE] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_INT_ENABLE, 0, 3),
	[DLFE_F_YUV_DLFECINFIFOCURR_INT_STATUS] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_INT_STATUS, 0, 3),
	[DLFE_F_YUV_DLFECINFIFOCURR_INT_CLEAR] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_INT_CLEAR, 0, 3),
	[DLFE_F_YUV_DLFECINFIFOCURR_CORRUPTED_COND_ENABLE] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_CORRUPTED_COND_ENABLE, 0, 3),
	[DLFE_F_YUV_DLFECINFIFOCURR_ROL_SELECT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_ROL_SELECT, 0, 3),
	[DLFE_F_YUV_DLFECINFIFOCURR_CRC_SEED] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_STREAM_CRC, 0, 7),
	[DLFE_F_YUV_DLFECINFIFOCURR_CRC_RESULT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOCURR_STREAM_CRC, 8, 15),
	/* CINFIFO1_PREV */
	[DLFE_F_YUV_DLFECINFIFOPREV_ENABLE] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_ENABLE, 0, 0),
	[DLFE_F_YUV_DLFECINFIFOPREV_STALL_BEFORE_FRAME_START_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_CONFIG, 0, 0),
	[DLFE_F_YUV_DLFECINFIFOPREV_AUTO_RECOVERY_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_CONFIG, 1, 1),
	[DLFE_F_YUV_DLFECINFIFOPREV_ROL_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_CONFIG, 2, 2),
	[DLFE_F_YUV_DLFECINFIFOPREV_ROL_RESET_ON_FRAME_START] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_CONFIG, 3, 3),
	[DLFE_F_YUV_DLFECINFIFOPREV_DEBUG_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_CONFIG, 4, 4),
	[DLFE_F_YUV_DLFECINFIFOPREV_STRGEN_MODE_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_CONFIG, 5, 5),
	[DLFE_F_YUV_DLFECINFIFOPREV_STRGEN_MODE_DATA_TYPE] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_CONFIG, 6, 6),
	[DLFE_F_YUV_DLFECINFIFOPREV_STRGEN_MODE_DATA] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_CONFIG, 16, 23),
	[DLFE_F_YUV_DLFECINFIFOPREV_STALL_THROTTLE_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_STALL_CTRL, 0, 0),
	[DLFE_F_YUV_DLFECINFIFOPREV_INTERVAL_VBLANK] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_INTERVAL_VBLANK, 0, 31),
	[DLFE_F_YUV_DLFECINFIFOPREV_INTERVAL_HBLANK] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_INTERVALS, 0, 15),
	[DLFE_F_YUV_DLFECINFIFOPREV_INTERVAL_PIXEL] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_INTERVALS, 16, 31),
	[DLFE_F_YUV_DLFECINFIFOPREV_OP_STATE_MONITOR] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_STATUS, 0, 8),
	[DLFE_F_YUV_DLFECINFIFOPREV_ERROR_STATE_MONITOR] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_STATUS, 16, 24),
	[DLFE_F_YUV_DLFECINFIFOPREV_COL_CNT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_INPUT_CNT, 0, 15),
	[DLFE_F_YUV_DLFECINFIFOPREV_ROW_CNT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_INPUT_CNT, 16, 31),
	[DLFE_F_YUV_DLFECINFIFOPREV_STALL_CNT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_STALL_CNT, 0, 31),
	[DLFE_F_YUV_DLFECINFIFOPREV_FIFO_FULLNESS] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_FIFO_FULLNESS, 0, 4),
	[DLFE_F_YUV_DLFECINFIFOPREV_INT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_INT, 0, 3),
	[DLFE_F_YUV_DLFECINFIFOPREV_INT_ENABLE] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_INT_ENABLE, 0, 3),
	[DLFE_F_YUV_DLFECINFIFOPREV_INT_STATUS] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_INT_STATUS, 0, 3),
	[DLFE_F_YUV_DLFECINFIFOPREV_INT_CLEAR] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_INT_CLEAR, 0, 3),
	[DLFE_F_YUV_DLFECINFIFOPREV_CORRUPTED_COND_ENABLE] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_CORRUPTED_COND_ENABLE, 0, 3),
	[DLFE_F_YUV_DLFECINFIFOPREV_ROL_SELECT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_ROL_SELECT, 0, 3),
	[DLFE_F_YUV_DLFECINFIFOPREV_CRC_SEED] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_STREAM_CRC, 0, 7),
	[DLFE_F_YUV_DLFECINFIFOPREV_CRC_RESULT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECINFIFOPREV_STREAM_CRC, 8, 15),
	/* COUTFIFO0_WGT */
	[DLFE_F_YUV_DLFECOUTFIFOWGT_ENABLE] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_ENABLE, 0, 0),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_VVALID_RISE_AT_FIRST_DATA_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_CONFIG, 0, 0),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_AUTO_RECOVERY_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_CONFIG, 1, 1),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_ROL_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_CONFIG, 2, 2),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_ROL_RESET_ON_FRAME_START] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_CONFIG, 3, 3),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_DEBUG_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_CONFIG, 4, 4),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_BACK_STALL_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_CONFIG, 5, 5),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_STALL_THROTTLE_EN] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_STALL_CTRL, 0, 0),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_INTERVAL_VBLANK] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_INTERVAL_VBLANK, 0, 31),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_INTERVAL_HBLANK] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_INTERVALS, 0, 15),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_INTERVAL_PIXEL] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_INTERVALS, 16, 31),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_OP_STATE_MONITOR] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_STATUS, 0, 4),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_ERROR_STATE_MONITOR] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_STATUS, 16, 23),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_COL_CNT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_INPUT_CNT, 0, 15),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_ROW_CNT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_INPUT_CNT, 16, 31),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_STALL_CNT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_STALL_CNT, 0, 31),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_FIFO_FULLNESS] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_FIFO_FULLNESS, 0, 4),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_INT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_INT, 0, 2),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_INT_ENABLE] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_INT_ENABLE, 0, 2),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_INT_STATUS] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_INT_STATUS, 0, 2),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_INT_CLEAR] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_INT_CLEAR, 0, 2),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_CORRUPTED_COND_ENABLE] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_CORRUPTED_COND_ENABLE, 0, 2),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_ROL_SELECT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_ROL_SELECT, 0, 2),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_CRC_SEED] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_STREAM_CRC, 0, 7),
	[DLFE_F_YUV_DLFECOUTFIFOWGT_CRC_RESULT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFECOUTFIFOWGT_STREAM_CRC, 8, 15),
	/* RDMA_C_LOADER */
	[DLFE_F_STAT_RDMACL_EN] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_EN, 0, 0),
	[DLFE_F_STAT_RDMACL_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_EN, 1, 1),
	[DLFE_F_STAT_RDMACL_DATA_FORMAT_BAYER] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_DATA_FORMAT, 0, 4),
	[DLFE_F_STAT_RDMACL_DATA_FORMAT_YUV] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_DATA_FORMAT, 8, 13),
	[DLFE_F_STAT_RDMACL_DATA_FORMAT_RGB] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_DATA_FORMAT, 16, 19),
	[DLFE_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_DATA_FORMAT, 21, 21),
	[DLFE_F_STAT_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_DATA_FORMAT, 22, 22),
	[DLFE_F_STAT_RDMACL_DATA_BIT_CROP_OFF] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_DATA_FORMAT, 28, 28),
	[DLFE_F_STAT_RDMACL_WIDTH] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_WIDTH, 0, 16),
	[DLFE_F_STAT_RDMACL_HEIGHT] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_HEIGHT, 0, 13),
	[DLFE_F_STAT_RDMACL_IMG_STRIDE_1P] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_STRIDE_1P, 0, 18),
	[DLFE_F_STAT_RDMACL_MAX_MO] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_MAX_MO, 0, 8),
	[DLFE_F_STAT_RDMACL_QURGENT_MO] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_MAX_MO, 16, 24),
	[DLFE_F_STAT_RDMACL_LINEGAP] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_LINEGAP, 0, 15),
	[DLFE_F_STAT_RDMACL_BUSINFO] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_BUSINFO, 0, 10),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[DLFE_F_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[DLFE_F_STAT_RDMACL_IMG_CRC_1P] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_IMG_CRC_1P, 0, 31),
	[DLFE_F_STAT_RDMACL_MON_STATUS0] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_MON_STATUS0, 0, 31),
	[DLFE_F_STAT_RDMACL_MON_STATUS1] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_MON_STATUS1, 0, 31),
	[DLFE_F_STAT_RDMACL_MON_STATUS2] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_MON_STATUS2, 0, 31),
	[DLFE_F_STAT_RDMACL_MON_STATUS3] = PMIO_FIELD_DESC(DLFE_R_STAT_RDMACL_MON_STATUS3, 0, 31),
	/* CORE */
	[DLFE_F_YUV_DLFEWAVELET_BYPASS] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_BYPASS, 0, 0),
	[DLFE_F_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF00] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF, 0, 7),
	[DLFE_F_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF01] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF, 8, 15),
	[DLFE_F_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF10] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF, 16, 23),
	[DLFE_F_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF11] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_LLVAR_Y_COEF, 24, 31),
	[DLFE_F_YUV_DLFEWAVELET_WT_LLVAR_RIGHT_SHIFT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_LLVAR_RIGHT_SHIFT, 0, 4),
	[DLFE_F_YUV_DLFEWAVELET_WT_LLVAR_BIT_LIMIT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_LLVAR_RIGHT_SHIFT, 5, 8),
	[DLFE_F_YUV_DLFEWAVELET_WT_Y_COEF00] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_Y_COEF, 0, 7),
	[DLFE_F_YUV_DLFEWAVELET_WT_Y_COEF01] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_Y_COEF, 8, 15),
	[DLFE_F_YUV_DLFEWAVELET_WT_Y_COEF10] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_Y_COEF, 16, 23),
	[DLFE_F_YUV_DLFEWAVELET_WT_Y_COEF11] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_Y_COEF, 24, 31),
	[DLFE_F_YUV_DLFEWAVELET_WT_UV_COEF00] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_UV_COEF, 0, 7),
	[DLFE_F_YUV_DLFEWAVELET_WT_UV_COEF10] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_UV_COEF, 8, 15),
	[DLFE_F_YUV_DLFEWAVELET_WT_NNCORE_RIGHT_SHIFT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_NNCORE_RIGHT_SHIFT, 0, 4),
	[DLFE_F_YUV_DLFEWAVELET_WT_NNCORE_BIT_LIMIT] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFEWAVELET_WT_NNCORE_RIGHT_SHIFT, 5, 8),
	[DLFE_F_YUV_DLFENOISELUT_BYPASS] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BYPASS, 0, 0),
	[DLFE_F_YUV_DLFENOISELUT_BINNING_X] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BINNING, 0, 14),
	[DLFE_F_YUV_DLFENOISELUT_BINNING_Y] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BINNING, 15, 29),
	[DLFE_F_YUV_DLFENOISELUT_RADIAL_CENTER_X] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_RADIAL_CENTER, 0, 15),
	[DLFE_F_YUV_DLFENOISELUT_RADIAL_CENTER_Y] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_RADIAL_CENTER, 16, 31),
	[DLFE_F_YUV_DLFENOISELUT_BIQUAD_FACTOR_A_Y] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BIQUAD_FACTOR_Y, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_BIQUAD_FACTOR_B_Y] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BIQUAD_FACTOR_Y, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_BIQUAD_SCALE_SHIFT_ADDER] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BIQUAD_SCALE_SHIFT_ADDER_HF, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_RADIAL_THRESH_LIMIT_Y] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_RADIAL_THRESH_LIMIT_HF, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_1, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_1, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_2, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_5] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_2, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_6] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_3, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_7] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_3, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_8] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_4, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_9] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_4, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_10] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_5, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_11] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_5, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_12] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_6, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_13] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_6, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_14] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_7, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_15] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_7, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_16] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_8, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_17] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_8, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_18] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_9, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_19] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_9, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_20] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_10, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_21] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_10, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_22] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_11, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_23] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_11, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_24] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_12, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_25] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_12, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_26] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_13, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_27] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_13, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_28] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_14, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_29] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_14, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_30] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_15, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_31] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_15, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_32] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_16, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_33] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_16, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_34] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_17, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_35] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_17, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_36] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_18, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_37] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_18, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_38] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_19, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_39] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_19, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_40] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_20, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_41] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_20, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_42] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_21, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_43] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_21, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_44] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_22, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_45] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_22, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_46] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_23, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_47] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_23, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_48] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_24, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_49] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_24, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_50] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_25, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_51] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_25, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_52] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_26, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_53] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_26, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_54] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_27, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_55] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_27, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_56] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_28, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_57] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_28, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_58] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_29, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_59] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_29, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_60] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_30, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_61] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_30, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_62] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_31, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_X_0_63] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_X_31, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_1, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_1, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_2, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_5] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_2, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_6] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_3, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_7] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_3, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_8] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_4, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_9] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_4, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_10] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_5, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_11] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_5, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_12] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_6, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_13] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_6, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_14] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_7, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_15] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_7, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_16] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_8, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_17] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_8, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_18] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_9, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_19] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_9, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_20] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_10, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_21] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_10, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_22] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_11, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_23] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_11, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_24] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_12, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_25] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_12, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_26] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_13, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_27] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_13, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_28] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_14, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_29] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_14, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_30] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_15, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_31] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_15, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_32] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_16, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_33] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_16, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_34] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_17, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_35] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_17, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_36] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_18, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_37] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_18, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_38] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_19, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_39] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_19, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_40] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_20, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_41] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_20, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_42] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_21, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_43] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_21, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_44] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_22, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_45] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_22, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_46] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_23, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_47] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_23, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_48] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_24, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_49] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_24, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_50] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_25, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_51] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_25, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_52] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_26, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_53] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_26, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_54] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_27, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_55] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_27, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_56] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_28, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_57] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_28, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_58] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_29, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_59] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_29, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_60] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_30, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_61] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_30, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_62] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_31, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_0_63] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_Y_31, 16, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_1, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_1, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_2, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_5] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_2, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_6] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_3, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_7] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_3, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_8] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_4, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_9] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_4, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_10] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_5, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_11] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_5, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_12] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_6, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_13] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_6, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_14] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_7, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_15] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_7, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_16] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_8, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_17] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_8, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_18] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_9, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_19] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_9, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_20] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_10, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_21] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_10, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_22] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_11, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_23] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_11, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_24] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_12, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_25] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_12, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_26] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_13, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_27] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_13, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_28] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_14, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_29] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_14, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_30] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_15, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_31] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_15, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_32] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_16, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_33] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_16, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_34] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_17, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_35] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_17, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_36] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_18, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_37] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_18, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_38] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_19, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_39] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_19, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_40] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_20, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_41] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_20, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_42] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_21, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_43] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_21, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_44] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_22, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_45] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_22, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_46] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_23, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_47] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_23, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_48] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_24, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_49] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_24, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_50] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_25, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_51] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_25, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_52] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_26, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_53] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_26, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_54] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_27, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_55] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_27, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_56] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_28, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_57] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_28, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_58] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_29, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_59] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_29, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_60] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_30, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_61] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_30, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_62] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_31, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_0_63] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_31, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_5] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_6] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_7] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_8] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_1, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_9] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_1, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_10] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_1, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_11] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_1, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_12] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_1, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_13] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_1, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_14] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_1, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_15] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_1, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_16] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_2, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_17] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_2, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_18] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_2, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_19] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_2, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_20] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_2, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_21] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_2, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_22] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_2, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_23] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_2, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_24] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_3, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_25] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_3, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_26] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_3, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_27] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_3, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_28] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_3, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_29] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_3, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_30] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_3, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_31] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_3, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_32] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_4, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_33] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_4, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_34] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_4, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_35] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_4, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_36] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_4, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_37] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_4, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_38] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_4, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_39] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_4, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_40] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_5, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_41] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_5, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_42] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_5, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_43] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_5, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_44] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_5, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_45] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_5, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_46] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_5, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_47] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_5, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_48] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_6, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_49] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_6, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_50] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_6, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_51] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_6, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_52] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_6, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_53] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_6, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_54] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_6, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_55] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_6, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_56] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_7, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_57] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_7, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_58] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_7, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_59] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_7, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_60] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_7, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_61] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_7, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_62] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_7, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_0_63] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_7, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_1, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_1, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_2, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_5] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_2, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_6] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_3, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_7] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_3, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_8] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_4, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_9] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_4, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_10] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_5, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_11] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_5, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_12] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_6, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_13] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_6, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_14] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_7, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_15] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_7, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_16] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_8, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_17] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_8, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_18] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_9, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_19] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_9, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_20] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_10, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_21] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_10, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_22] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_11, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_23] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_11, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_24] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_12, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_25] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_12, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_26] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_13, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_27] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_13, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_28] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_14, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_29] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_14, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_30] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_15, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_31] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_15, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_32] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_16, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_33] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_16, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_34] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_17, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_35] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_17, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_36] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_18, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_37] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_18, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_38] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_19, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_39] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_19, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_40] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_20, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_41] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_20, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_42] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_21, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_43] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_21, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_44] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_22, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_45] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_22, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_46] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_23, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_47] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_23, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_48] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_24, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_49] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_24, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_50] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_25, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_51] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_25, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_52] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_26, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_53] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_26, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_54] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_27, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_55] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_27, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_56] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_28, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_57] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_28, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_58] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_29, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_59] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_29, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_60] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_30, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_61] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_30, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_62] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_31, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_0_63] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SLOPE_INV_31, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_5] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_6] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_7] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_8] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_1, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_9] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_1, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_10] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_1, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_11] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_1, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_12] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_1, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_13] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_1, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_14] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_1, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_15] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_1, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_16] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_2, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_17] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_2, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_18] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_2, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_19] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_2, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_20] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_2, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_21] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_2, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_22] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_2, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_23] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_2, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_24] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_3, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_25] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_3, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_26] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_3, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_27] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_3, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_28] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_3, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_29] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_3, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_30] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_3, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_31] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_3, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_32] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_4, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_33] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_4, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_34] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_4, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_35] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_4, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_36] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_4, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_37] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_4, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_38] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_4, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_39] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_4, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_40] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_5, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_41] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_5, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_42] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_5, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_43] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_5, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_44] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_5, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_45] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_5, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_46] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_5, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_47] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_5, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_48] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_6, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_49] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_6, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_50] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_6, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_51] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_6, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_52] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_6, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_53] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_6, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_54] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_6, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_55] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_6, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_56] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_7, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_57] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_7, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_58] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_7, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_59] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_7, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_60] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_7, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_61] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_7, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_62] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_7, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_0_63] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_DEGAMMA_LUT_SHIFT_INV_7, 28, 31),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_0_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_0, 0, 9),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_0_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_0, 10, 19),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_0_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_0, 20, 29),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_0_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_1, 0, 9),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_0_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_1, 10, 19),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_1_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_1, 20, 29),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_1_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_2, 0, 9),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_1_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_2, 10, 19),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_1_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_2, 20, 29),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_1_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_3, 0, 9),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_2_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_3, 10, 19),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_2_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_3, 20, 29),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_2_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_4, 0, 9),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_2_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_4, 10, 19),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_2_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_4, 20, 29),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_3_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_5, 0, 9),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_3_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_5, 10, 19),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_3_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_5, 20, 29),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_3_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_6, 0, 9),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_3_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_6, 10, 19),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_4_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_6, 20, 29),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_4_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_7, 0, 9),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_4_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_7, 10, 19),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_4_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_7, 20, 29),
	[DLFE_F_YUV_DLFENOISELUT_BOX_FILTER_4_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_BOX_FILTER_8, 0, 9),
	[DLFE_F_YUV_DLFENOISELUT_FILTER_NORM_FACTOR] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_FILTER_NORM_FACTOR, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_X_0, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_X_0, 12, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_0, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_0, 12, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_X_1, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_X_1, 12, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_1, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_1, 12, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_X_2, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_5] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_X_2, 12, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_2, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_5] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_2, 12, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_6] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_X_3, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_X_0_7] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_X_3, 12, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_6] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_3, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_0_7] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_3, 12, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_POST_0, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_POST_0, 12, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_POST_1, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_POST_1, 12, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_POST_2, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_5] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_POST_2, 12, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_6] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_POST_3, 0, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_Y_POST_0_7] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_Y_POST_3, 12, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_FACTOR_Y] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_FACTOR, 0, 5),
	[DLFE_F_YUV_DLFENOISELUT_STD_SHIFTER_Y] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_FACTOR, 6, 7),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SLOPE_0, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SLOPE_0, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SLOPE_1, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SLOPE_1, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SLOPE_2, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_5] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SLOPE_2, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_6] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SLOPE_3, 0, 12),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SLOPE_0_7] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SLOPE_3, 16, 28),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_0] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SHIFT, 0, 3),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_1] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SHIFT, 4, 7),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_2] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SHIFT, 8, 11),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_3] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SHIFT, 12, 15),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_4] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SHIFT, 16, 19),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_5] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SHIFT, 20, 23),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_6] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SHIFT, 24, 27),
	[DLFE_F_YUV_DLFENOISELUT_STD_LUT_SHIFT_0_7] = PMIO_FIELD_DESC(DLFE_R_YUV_DLFENOISELUT_STD_LUT_SHIFT, 28, 31),
	/* SRAM_ACCESS */
	[DLFE_F_MODEL_DATA_SETA_ACCESS] = PMIO_FIELD_DESC(DLFE_R_MODEL_DATA_SETA_ACCESS, 0, 0),
	[DLFE_F_MODEL_DATA_SETA_DATA] = PMIO_FIELD_DESC(DLFE_R_MODEL_DATA_SETA_DATA, 0, 31),
	[DLFE_F_BUFFER_INSTRUCTION_BASE_ADDR] = PMIO_FIELD_DESC(DLFE_R_BUFFER_INSTRUCTION_BASE_ADDR, 0, 31),
	[DLFE_F_BUFFER_MODEL_BASE_ADDR] = PMIO_FIELD_DESC(DLFE_R_BUFFER_MODEL_BASE_ADDR, 0, 31),
	[DLFE_F_BUFFER_INPUT_BASE_ADDR] = PMIO_FIELD_DESC(DLFE_R_BUFFER_INPUT_BASE_ADDR, 0, 31),
	[DLFE_F_BUFFER_OUTPUT_BASE_ADDR] = PMIO_FIELD_DESC(DLFE_R_BUFFER_OUTPUT_BASE_ADDR, 0, 31),
	[DLFE_F_IP_VERSION] = PMIO_FIELD_DESC(DLFE_R_IP_VERSIONN, 0, 31),
	[DLFE_F_IP_BLOCK_ID_CODE] = PMIO_FIELD_DESC(DLFE_R_IP_BLOCK_ID_CODE, 0, 31),
	[DLFE_F_RD_OUTSTANDING] = PMIO_FIELD_DESC(DLFE_R_RD_OUTSTANDING, 0, 0),
	[DLFE_F_WR_OUTSTANDING] = PMIO_FIELD_DESC(DLFE_R_WR_OUTSTANDING, 0, 0),
};

static const struct pmio_range dlfe_readable_ranges[] = {
	pmio_reg_range(DLFE_R_CMDQ_ENABLE, DLFE_R_CMDQ_STOP_CRPT_ENABLE),
	pmio_reg_range(DLFE_R_TRANS_STOP_REQ, DLFE_R_CMDQ_QUE_CMD_L),
	pmio_reg_range(DLFE_R_CMDQ_LOCK, DLFE_R_CMDQ_TS_SEQ_END_POINT),
	pmio_reg_range(DLFE_R_CMDQ_CTRL_SETSEL_EN, DLFE_R_CMDQ_SETSEL),
	pmio_reg_range(DLFE_R_CMDQ_DEBUG_STATUS_TIME_SLICE, DLFE_R_CMDQ_FRAME_COUNTER_INC_TYPE),
	pmio_reg_range(DLFE_R_CMDQ_FRAME_COUNTER, DLFE_R_CMDQ_INT_STATUS),
	pmio_reg_range(DLFE_R_C_LOADER_ENABLE, DLFE_R_C_LOADER_ENABLE),
	pmio_reg_range(DLFE_R_C_LOADER_FAST_MODE, DLFE_R_COREX_ENABLE),
	pmio_reg_range(DLFE_R_COREX_FAST_MODE, DLFE_R_COREX_UPDATE_MODE_1),
	pmio_reg_range(DLFE_R_COREX_STATUS_0, DLFE_R_COREX_PRE_POST_CONFIG_EN),
	pmio_reg_range(DLFE_R_COREX_TYPE_READ, DLFE_R_COREX_INT_STATUS),
	pmio_reg_range(DLFE_R_COREX_INT_ENABLE, DLFE_R_INT_REQ_INT0_STATUS),
	pmio_reg_range(DLFE_R_INT_REQ_INT1, DLFE_R_INT_REQ_INT1_STATUS),
	pmio_reg_range(DLFE_R_INT_HIST_CURINT0, DLFE_R_PERF_MONITOR_ENABLE),
	pmio_reg_range(DLFE_R_PERF_MONITOR_INT_USER_SEL, DLFE_R_SFR_ACCESS_LOG_ENABLE),
	pmio_reg_range(DLFE_R_SFR_ACCESS_LOG_0, DLFE_R_SFR_ACCESS_LOG_3_ADDRESS),
	pmio_reg_range(DLFE_R_IP_ROL_MODE, DLFE_R_IP_INT_ON_COL_ROW_POS),
	pmio_reg_range(DLFE_R_FREEZE_EXTENSION_ENABLE, DLFE_R_YUV_DLFECOUTFIFOWGT_INT_STATUS),
};

static const struct pmio_access_table dlfe_readable_ranges_table = {
	.yes_ranges = dlfe_readable_ranges,
	.n_yes_ranges = ARRAY_SIZE(dlfe_readable_ranges),
	.no_ranges	= dlfe_readable_ranges,
	.n_no_ranges = ARRAY_SIZE(dlfe_readable_ranges),
};

static const struct pmio_range dlfe_writable_ranges[] = {
	pmio_reg_range(DLFE_R_CMDQ_ENABLE, DLFE_R_TRANS_STOP_REQ),
	pmio_reg_range(DLFE_R_IP_CLOCK_DOWN_MODE, DLFE_R_DEBUG_SEL),
	pmio_reg_range(DLFE_R_CMDQ_QUE_CMD_H, DLFE_R_CMDQ_CTRL_SETSEL_EN),
	pmio_reg_range(DLFE_R_CMDQ_PUSH_BACK_TO_QUEUE, DLFE_R_CMDQ_HOLD_MARK_QUEUE_URGENT),
	pmio_reg_range(DLFE_R_CMDQ_VHD_CONTROL, DLFE_R_CMDQ_FRAME_COUNTER_RESET),
	pmio_reg_range(DLFE_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG, DLFE_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG),
	pmio_reg_range(DLFE_R_CMDQ_QUEUE_1_RPTR_FOR_DEBUG, DLFE_R_CMDQ_QUEUE_1_RPTR_FOR_DEBUG),
	pmio_reg_range(DLFE_R_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG, DLFE_R_CMDQ_QUEUE_URGENT_RPTR_FOR_DEBUG),
	pmio_reg_range(DLFE_R_CMDQ_INT_ENABLE, DLFE_R_CMDQ_INT_ENABLE),
	pmio_reg_range(DLFE_R_CMDQ_INT_CLEAR, DLFE_R_C_LOADER_REMAP_07_ADDR),
	pmio_reg_range(DLFE_R_C_LOADER_HEADER_CRC_SEED, DLFE_R_C_LOADER_PAYLOAD_CRC_SEED),
	pmio_reg_range(DLFE_R_COREX_ENABLE, DLFE_R_COREX_COPY_FROM_IP_1),
	pmio_reg_range(DLFE_R_COREX_PRE_ADDR_CONFIG, DLFE_R_COREX_TYPE_WRITE_TRIGGER),
	pmio_reg_range(DLFE_R_COREX_TYPE_READ_OFFSET, DLFE_R_COREX_TYPE_READ_OFFSET),
	pmio_reg_range(DLFE_R_COREX_INT_CLEAR, DLFE_R_COREX_INT_ENABLE),
	pmio_reg_range(DLFE_R_INT_REQ_INT0_ENABLE, DLFE_R_INT_REQ_INT0_ENABLE),
	pmio_reg_range(DLFE_R_INT_REQ_INT0_CLEAR, DLFE_R_INT_REQ_INT0_CLEAR),
	pmio_reg_range(DLFE_R_INT_REQ_INT1_ENABLE, DLFE_R_INT_REQ_INT1_ENABLE),
	pmio_reg_range(DLFE_R_INT_REQ_INT1_CLEAR, DLFE_R_INT_REQ_INT1_CLEAR),
	pmio_reg_range(DLFE_R_INT_HIST_CURINT0_ENABLE, DLFE_R_INT_HIST_CURINT0_ENABLE),
	pmio_reg_range(DLFE_R_INT_HIST_CURINT1_ENABLE, DLFE_R_INT_HIST_CURINT1_ENABLE),
	pmio_reg_range(DLFE_R_SECU_CTRL_SEQID, DLFE_R_PERF_MONITOR_INT_USER_SEL),
	pmio_reg_range(DLFE_R_STOPEN_CRC_STOP_VALID_COUNT, DLFE_R_SFR_ACCESS_LOG_CLEAR),
	pmio_reg_range(DLFE_R_SFR_ACCESS_LOG_0, DLFE_R_SFR_ACCESS_LOG_0_ADDRESS),
	pmio_reg_range(DLFE_R_SFR_ACCESS_LOG_1, DLFE_R_SFR_ACCESS_LOG_1_ADDRESS),
	pmio_reg_range(DLFE_R_SFR_ACCESS_LOG_2, DLFE_R_SFR_ACCESS_LOG_2_ADDRESS),
	pmio_reg_range(DLFE_R_SFR_ACCESS_LOG_3, DLFE_R_YUV_DLFECINFIFOCURR_INTERVALS),
	pmio_reg_range(DLFE_R_YUV_DLFECINFIFOCURR_INT_ENABLE, DLFE_R_YUV_DLFECINFIFOCURR_INT_ENABLE),
	pmio_reg_range(DLFE_R_YUV_DLFECINFIFOCURR_INT_CLEAR, DLFE_R_YUV_DLFECINFIFOCURR_STREAM_CRC),
	pmio_reg_range(DLFE_R_YUV_DLFECINFIFOPREV_ENABLE, DLFE_R_YUV_DLFECINFIFOPREV_INTERVALS),
	pmio_reg_range(DLFE_R_YUV_DLFECINFIFOPREV_INT_ENABLE, DLFE_R_YUV_DLFECINFIFOPREV_INT_ENABLE),
	pmio_reg_range(DLFE_R_YUV_DLFECINFIFOPREV_INT_CLEAR, DLFE_R_YUV_DLFECINFIFOPREV_STREAM_CRC),
	pmio_reg_range(DLFE_R_YUV_DLFECOUTFIFOWGT_ENABLE, DLFE_R_YUV_DLFECOUTFIFOWGT_INTERVALS),
	pmio_reg_range(DLFE_R_YUV_DLFECOUTFIFOWGT_INT_ENABLE, DLFE_R_YUV_DLFECOUTFIFOWGT_INT_ENABLE),
	pmio_reg_range(DLFE_R_YUV_DLFECOUTFIFOWGT_INT_CLEAR, DLFE_R_YUV_DLFECOUTFIFOWGT_STREAM_CRC),
	pmio_reg_range(DLFE_R_STAT_RDMACL_EN, DLFE_R_STAT_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B),
	pmio_reg_range(DLFE_R_YUV_DLFEWAVELET_BYPASS, DLFE_R_BUFFER_OUTPUT_BASE_ADDR),
};

static const struct pmio_access_table dlfe_writable_ranges_table = {
	.yes_ranges = dlfe_writable_ranges,
	.n_yes_ranges = ARRAY_SIZE(dlfe_writable_ranges),
	.no_ranges	= dlfe_writable_ranges,
	.n_no_ranges = ARRAY_SIZE(dlfe_writable_ranges),
};

static const struct pmio_range dlfe_volatile_ranges[] = {
	pmio_reg_range(DLFE_R_TRANS_STOP_REQ_RDY, DLFE_R_TRANS_STOP_REQ_RDY),
	pmio_reg_range(DLFE_R_CHAIN_DEBUG_CNT_VAL, DLFE_R_CHAIN_DEBUG_CNT_VAL),
	pmio_reg_range(DLFE_R_CMDQ_SETSEL, DLFE_R_CMDQ_SETSEL),
	pmio_reg_range(DLFE_R_CMDQ_DEBUG_STATUS_TIME_SLICE, DLFE_R_CMDQ_DEBUG_STATUS_PRE_LOAD),
	pmio_reg_range(DLFE_R_CMDQ_FRAME_COUNTER, DLFE_R_CMDQ_QUEUE_0_INFO),
	pmio_reg_range(DLFE_R_CMDQ_DEBUG_QUE_0_CMD_H, DLFE_R_CMDQ_QUEUE_1_INFO),
	pmio_reg_range(DLFE_R_CMDQ_DEBUG_QUE_1_CMD_H, DLFE_R_CMDQ_QUEUE_URGENT_INFO),
	pmio_reg_range(DLFE_R_CMDQ_DEBUG_QUE_URGENT_CMD_H, DLFE_R_CMDQ_INT),
	pmio_reg_range(DLFE_R_CMDQ_INT_STATUS, DLFE_R_CMDQ_INT_STATUS),
	pmio_reg_range(DLFE_R_C_LOADER_DEBUG_STATUS, DLFE_R_C_LOADER_DEBUG_HEADER_APB_COUNTER),
	pmio_reg_range(DLFE_R_C_LOADER_HEADER_CRC_RESULT, DLFE_R_C_LOADER_PAYLOAD_CRC_RESULT),
	pmio_reg_range(DLFE_R_COREX_STATUS_0, DLFE_R_COREX_STATUS_1),
	pmio_reg_range(DLFE_R_COREX_TYPE_READ, DLFE_R_COREX_TYPE_READ),
	pmio_reg_range(DLFE_R_COREX_INT, DLFE_R_COREX_INT_STATUS),
	pmio_reg_range(DLFE_R_INT_REQ_INT0, DLFE_R_INT_REQ_INT0),
	pmio_reg_range(DLFE_R_INT_REQ_INT0_STATUS, DLFE_R_INT_REQ_INT0_STATUS),
	pmio_reg_range(DLFE_R_INT_REQ_INT1, DLFE_R_INT_REQ_INT1),
	pmio_reg_range(DLFE_R_INT_REQ_INT1_STATUS, DLFE_R_INT_REQ_INT1_STATUS),
	pmio_reg_range(DLFE_R_INT_HIST_CURINT0, DLFE_R_INT_HIST_CURINT0),
	pmio_reg_range(DLFE_R_INT_HIST_CURINT0_STATUS, DLFE_R_INT_HIST_CURINT1),
	pmio_reg_range(DLFE_R_INT_HIST_CURINT1_STATUS, DLFE_R_INT_HIST_07_INT1),
	pmio_reg_range(DLFE_R_PERF_MONITOR_INT_START, DLFE_R_IP_STALL_OUT_STATUS_3),
	pmio_reg_range(DLFE_R_SFR_ACCESS_LOG_0, DLFE_R_SFR_ACCESS_LOG_0),
	pmio_reg_range(DLFE_R_SFR_ACCESS_LOG_1, DLFE_R_SFR_ACCESS_LOG_1),
	pmio_reg_range(DLFE_R_SFR_ACCESS_LOG_2, DLFE_R_SFR_ACCESS_LOG_2),
	pmio_reg_range(DLFE_R_SFR_ACCESS_LOG_3, DLFE_R_SFR_ACCESS_LOG_3),
	pmio_reg_range(DLFE_R_YUV_DLFECINFIFOCURR_STATUS, DLFE_R_YUV_DLFECINFIFOCURR_INT),
	pmio_reg_range(DLFE_R_YUV_DLFECINFIFOCURR_INT_STATUS, DLFE_R_YUV_DLFECINFIFOCURR_INT_STATUS),
	pmio_reg_range(DLFE_R_YUV_DLFECINFIFOCURR_STREAM_CRC, DLFE_R_YUV_DLFECINFIFOCURR_STREAM_CRC),
	pmio_reg_range(DLFE_R_YUV_DLFECINFIFOPREV_STATUS, DLFE_R_YUV_DLFECINFIFOPREV_INT),
	pmio_reg_range(DLFE_R_YUV_DLFECINFIFOPREV_INT_STATUS, DLFE_R_YUV_DLFECINFIFOPREV_INT_STATUS),
	pmio_reg_range(DLFE_R_YUV_DLFECINFIFOPREV_STREAM_CRC, DLFE_R_YUV_DLFECINFIFOPREV_STREAM_CRC),
	pmio_reg_range(DLFE_R_YUV_DLFECOUTFIFOWGT_STATUS, DLFE_R_YUV_DLFECOUTFIFOWGT_INT),
	pmio_reg_range(DLFE_R_YUV_DLFECOUTFIFOWGT_INT_STATUS, DLFE_R_YUV_DLFECOUTFIFOWGT_INT_STATUS),
	pmio_reg_range(DLFE_R_YUV_DLFECOUTFIFOWGT_STREAM_CRC, DLFE_R_YUV_DLFECOUTFIFOWGT_STREAM_CRC),
	pmio_reg_range(DLFE_R_STAT_RDMACL_IMG_CRC_1P, DLFE_R_STAT_RDMACL_MON_STATUS3),
};

static const struct pmio_access_table dlfe_volatile_ranges_table = {
	.yes_ranges = dlfe_volatile_ranges,
	.n_yes_ranges = ARRAY_SIZE(dlfe_volatile_ranges),
	.no_ranges	= dlfe_volatile_ranges,
	.n_no_ranges = ARRAY_SIZE(dlfe_volatile_ranges),
};

static const struct pmio_range dlfe_cacheable_ranges[] = {
};

static const struct pmio_access_table dlfe_cacheable_ranges_table = {
	.yes_ranges = dlfe_cacheable_ranges,
	.n_yes_ranges = ARRAY_SIZE(dlfe_cacheable_ranges),
	.no_ranges	= dlfe_cacheable_ranges,
	.n_no_ranges = ARRAY_SIZE(dlfe_cacheable_ranges),
};

static const struct pmio_range dlfe_none_ranges[] = {
};

static const struct pmio_access_table dlfe_none_ranges_table = {
	.yes_ranges = dlfe_none_ranges,
	.n_yes_ranges = ARRAY_SIZE(dlfe_none_ranges),
	.no_ranges	= dlfe_none_ranges,
	.n_no_ranges = ARRAY_SIZE(dlfe_none_ranges),
};

#endif
