<stg><name>hls_main</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8 %v1) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %v2) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %v3) nounwind, !map !17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 0) nounwind, !map !21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hls_main_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %v3_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v3) nounwind

]]></Node>
<StgValue><ssdm name="v3_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %v2_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v2) nounwind

]]></Node>
<StgValue><ssdm name="v2_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %v1_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %v1) nounwind

]]></Node>
<StgValue><ssdm name="v1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp = mul i8 %v3_read, %v2_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_1 = add i8 %tmp, %v1_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8">
<![CDATA[
:10  ret i8 %tmp_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="13" name="v1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="v1"/></StgValue>
</port>
<port id="14" name="v2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="v2"/></StgValue>
</port>
<port id="15" name="v3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="v3"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="17" from="_ssdm_op_SpecBitsMap" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="18" from="v1" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="19" from="_ssdm_op_SpecBitsMap" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="20" from="v2" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="21" from="_ssdm_op_SpecBitsMap" to="StgValue_4" fromId="16" toId="4">
</dataflow>
<dataflow id="22" from="v3" to="StgValue_4" fromId="15" toId="4">
</dataflow>
<dataflow id="23" from="_ssdm_op_SpecBitsMap" to="StgValue_5" fromId="16" toId="5">
</dataflow>
<dataflow id="25" from="StgValue_24" to="StgValue_5" fromId="24" toId="5">
</dataflow>
<dataflow id="27" from="_ssdm_op_SpecTopModule" to="StgValue_6" fromId="26" toId="6">
</dataflow>
<dataflow id="29" from="hls_main_str" to="StgValue_6" fromId="28" toId="6">
</dataflow>
<dataflow id="31" from="_ssdm_op_Read.ap_auto.i8" to="v3_read" fromId="30" toId="7">
</dataflow>
<dataflow id="32" from="v3" to="v3_read" fromId="15" toId="7">
</dataflow>
<dataflow id="33" from="_ssdm_op_Read.ap_auto.i8" to="v2_read" fromId="30" toId="8">
</dataflow>
<dataflow id="34" from="v2" to="v2_read" fromId="14" toId="8">
</dataflow>
<dataflow id="35" from="_ssdm_op_Read.ap_auto.i8" to="v1_read" fromId="30" toId="9">
</dataflow>
<dataflow id="36" from="v1" to="v1_read" fromId="13" toId="9">
</dataflow>
<dataflow id="37" from="v3_read" to="tmp" fromId="7" toId="10">
</dataflow>
<dataflow id="38" from="v2_read" to="tmp" fromId="8" toId="10">
</dataflow>
<dataflow id="39" from="tmp" to="tmp_1" fromId="10" toId="11">
</dataflow>
<dataflow id="40" from="v1_read" to="tmp_1" fromId="9" toId="11">
</dataflow>
<dataflow id="41" from="tmp_1" to="StgValue_12" fromId="11" toId="12">
</dataflow>
</dataflows>


</stg>
