I 000051 55 620           1661519574441 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 32))
	(_version vef)
	(_time 1661519574443 2022.08.26 10:12:54)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 04025702515355130703175e5c0207020d02520705)
	(_ent
		(_time 1661519574413)
	)
	(_object
		(_type(_int ~STRING~13 0 33(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 33(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 34(_arch(_uni((i 32))))))
		(_prcs
			(p1(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
	)
	(_use(std(standard)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 793           1661527592362 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 32))
	(_version vef)
	(_time 1661527592363 2022.08.26 12:26:32)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 06060400515157110509155c5e0005000f00500507)
	(_ent
		(_time 1661527592360)
	)
	(_object
		(_type(_int ~STRING~13 0 33(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 33(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 34(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 38(_prcs 0)))
		(_var(_int dummy -3 0 39(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 998           1661527603344 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 32))
	(_version vef)
	(_time 1661527603345 2022.08.26 12:26:43)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code dfd0db8dd8888ec8dcd0cc8587d9dcd9d6d989dcde)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 33(_array -1((_to i 1 i 11)))))
		(_cnst(_int mensaje 0 0 33(_arch(_string \"hola, mundo"\))))
		(_sig(_int canal -1 0 34(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 38(_prcs 0)))
		(_var(_int dummy -3 0 39(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 37(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661528038290 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 32))
	(_version vef)
	(_time 1661528038291 2022.08.26 12:33:58)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code e8ede9bbb1bfb9ffebe7fbb2b0eeebeee1eebeebe9)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 33(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 33(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 34(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 38(_prcs 0)))
		(_var(_int dummy -3 0 39(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 37(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661530649074 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661530649075 2022.08.26 13:17:29)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 36306133616167213539256c6e3035303f30603537)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 1094          1661531039219 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531039220 2022.08.26 13:23:59)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 4212114011151355411551181a4441444b44144143)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_sig(_int i -2 0 36(_arch(_uni((i 3))))))
		(_var(_int linea -3 0 40(_prcs 0)))
		(_var(_int dummy -4 0 41(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 39(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 1097          1661531096395 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531096396 2022.08.26 13:24:56)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code a5f7f5f2f1f2f4b2a6f1b6fffda3a6a3aca3f3a6a4)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_sig(_int i -2 0 36(_arch(_uni((i 3))))))
		(_var(_int linea -3 0 40(_prcs 0)))
		(_var(_int dummy -4 0 41(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 39(_prcs(_wait_for)(_trgt(0)(1))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 988           1661531240569 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531240570 2022.08.26 13:27:20)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code d1d6d583818680c6d2dec28b89d7d2d7d8d787d2d0)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661531282843 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531282844 2022.08.26 13:28:02)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code db8fd889d88c8accd8d4c88183ddd8ddd2dd8dd8da)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661531327086 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531327087 2022.08.26 13:28:47)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code c5c5c390919294d2c6cad69f9dc3c6c3ccc393c6c4)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661531348906 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531348907 2022.08.26 13:29:08)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code f9adf4a9a1aea8eefaf6eaa3a1fffafff0ffaffaf8)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661531383064 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531383065 2022.08.26 13:29:43)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 66633666313137716569753c3e6065606f60306567)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661531941536 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661531941537 2022.08.26 13:39:01)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code faaffcaafaadabedf9f5e9a0a2fcf9fcf3fcacf9fb)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661532013421 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661532013422 2022.08.26 13:40:13)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code bdefebe9b8eaecaabeb2aee7e5bbbebbb4bbebbebc)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1661875371909 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661875371910 2022.08.30 13:02:51)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 51065c5201060046525e420b095752575857075250)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000044 55 551           1661875539582 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1661875539583 2022.08.30 13:05:39)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 494c4f4b151e195a4b1e58134d4f4d4a4b4f484f1c)
	(_ent
		(_time 1661875539577)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000045 55 860           1661875544616 test
(_unit VHDL(test_bench_and2 0 27(test 0 32))
	(_version vef)
	(_time 1661875544617 2022.08.30 13:05:44)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code f0f3a5a0f5a6a7e7f4a1b6aaa3f6f5f6a5f6f3f6f8)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 39(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 33(_arch(_uni))))
		(_sig(_int s_input2 -1 0 33(_arch(_uni))))
		(_sig(_int s_output -1 0 33(_arch(_uni))))
		(_cnst(_int retardo -2 0 34(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(0)))))
			(line__37(_arch 1 0 37(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000045 55 860           1661875558047 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1661875558048 2022.08.30 13:05:58)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 6e6e3c6e3e3839796a3f28343d686b683b686d6866)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000051 55 999           1661875719879 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1661875719880 2022.08.30 13:08:39)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 92c2909dc1c5c385919d81c8ca9491949b94c49193)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000045 55 860           1661875719905 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1661875719906 2022.08.30 13:08:39)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code b1e0b2e5b5e7e6a6b5e0f7ebe2b7b4b7e4b7b2b7b9)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000044 55 551           1661875719927 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1661875719928 2022.08.30 13:08:39)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code c191c794959691d2c396d09bc5c7c5c2c3c7c0c794)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000045 55 860           1661875861096 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1661875861097 2022.08.30 13:11:01)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 35336730356362223164736f66333033603336333d)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000045 55 860           1661875880900 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1661875880901 2022.08.30 13:11:20)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 9998ce9695cfce8e9dc8dfc3ca9f9c9fcc9f9a9f91)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000053 55 1449          1662479506708 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 0 32))
	(_version vef)
	(_time 1662479506709 2022.09.06 12:51:46)
	(_source(\../src/p2_ej1.vhd\))
	(_parameters tan)
	(_code 86d6838886d1d490838190dcd18082808080808082)
	(_ent
		(_time 1662479506685)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 0 33(_arch(_uni))))
		(_sig(_int B -1 0 33(_arch(_uni))))
		(_sig(_int C -1 0 33(_arch(_uni))))
		(_sig(_int D -1 0 33(_arch(_uni))))
		(_sig(_int Qint -1 0 34(_arch(_uni))))
		(_sig(_int QbarInt -1 0 34(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__37(_arch 1 0 37(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__38(_arch 2 0 38(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__39(_arch 3 0 39(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__40(_arch 4 0 40(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__41(_arch 5 0 41(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__42(_arch 6 0 42(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__43(_arch 7 0 43(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000053 55 1449          1662479549301 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 0 31))
	(_version vef)
	(_time 1662479549302 2022.09.06 12:52:29)
	(_source(\../src/p2_ej1.vhd\))
	(_parameters tan)
	(_code e8e7ebbbe6bfbafeedeffeb2bfeeeceeeeeeeeeeec)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 0 32(_arch(_uni))))
		(_sig(_int B -1 0 32(_arch(_uni))))
		(_sig(_int C -1 0 32(_arch(_uni))))
		(_sig(_int D -1 0 32(_arch(_uni))))
		(_sig(_int Qint -1 0 33(_arch(_uni))))
		(_sig(_int QbarInt -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 0 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 0 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 0 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 0 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 0 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 0 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000053 55 1467          1662479680939 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1662479680940 2022.09.06 12:54:40)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 212e7425267673372426377b762725272727272725)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1205          1662479869434 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1662479869435 2022.09.06 12:57:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 65653065653332726364233f306363636362616360)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1662480023656 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1662480023657 2022.09.06 13:00:23)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code df8cdf8d8c8988c8d9de99858ad9d9d9d9d8dbd9da)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1662480136207 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1662480136208 2022.09.06 13:02:16)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 828dd58c85d4d5958483c4d8d78484848485868487)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 37(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 38(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000053 55 1467          1662736894816 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1662736894817 2022.09.09 12:21:34)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 7b7c7e7a2f2c296d7e7c6d212c7d7f7d7d7d7d7d7f)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000051 55 1022          1662736894877 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 64))
	(_version vef)
	(_time 1662736894878 2022.09.09 12:21:34)
	(_source(\../src/ejercicio1.vhd\(\../src/Test_DFF.vhd\)))
	(_parameters tan)
	(_code aaadaefdaafdfbbda9a5b9f0f2aca9aca3acfca9ab)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 65(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 65(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 66(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 70(_prcs 0)))
		(_var(_int dummy -3 1 71(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 69(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000051 55 999           1662736915873 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1662736915874 2022.09.09 12:21:55)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code b2b2b4e6e1e5e3a5b1bda1e8eab4b1b4bbb4e4b1b3)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
V 000045 55 860           1662736915905 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1662736915906 2022.09.09 12:21:55)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code d1d0d683d58786c6d580978b82d7d4d784d7d2d7d9)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
V 000044 55 551           1662736915928 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1662736915929 2022.09.09 12:21:55)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code f1f1f3a1a5a6a1e2f3a6e0abf5f7f5f2f3f7f0f7a4)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
V 000053 55 1467          1662736915956 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1662736915957 2022.09.09 12:21:55)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 10101017164742061517064a471614161616161614)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
V 000051 55 1022          1662736915997 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 1 64))
	(_version vef)
	(_time 1662736915998 2022.09.09 12:21:55)
	(_source(\../src/ejercicio1.vhd\(\../src/Test_DFF.vhd\)))
	(_parameters tan)
	(_code 2f2f2e2b28787e382c203c7577292c292629792c2e)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 1 65(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 1 65(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 1 66(_arch(_uni((i 32))))))
		(_var(_int linea -2 1 70(_prcs 0)))
		(_var(_int dummy -3 1 71(_prcs 0)))
		(_prcs
			(p1(_arch 0 1 69(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000047 55 1205          1662737126450 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1662737126451 2022.09.09 12:25:26)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 444a1146451213534114021e114242424243404241)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000051 55 2534          1662738030580 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1662738030581 2022.09.09 12:40:30)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 01015407015751170305195e580752070006050702)
	(_ent
		(_time 1662738030575)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1433          1662738084660 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1662738084661 2022.09.09 12:41:24)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code 4f4b424d1c1918584a1f09154d494e484b494c4947)
	(_ent
		(_time 1662738084644)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663082272096 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663082272097 2022.09.13 12:17:52)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7a7f2c7b2e2c2d6d7f2a3c202f7c7c7c7c7d7e7c7f)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663082312545 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663082312546 2022.09.13 12:18:32)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 70247d71752627677520362a257676767677747675)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663082863943 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663082863945 2022.09.13 12:27:43)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 5e5a595d0e0809495b0e18040b58585858595a585b)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663082989284 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663082989287 2022.09.13 12:29:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code fef8a9aeaea8a9e9fbaeb8a4abf8f8f8f8f9faf8fb)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1264          1663083175530 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083175531 2022.09.13 12:32:55)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 78297879752e2f6f7e7e3e222d7e7e7e7e7f7c7e7d)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1204          1663083277116 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083277117 2022.09.13 12:34:37)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 525d57515504054554541408075454545455565457)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1204          1663083329134 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083329135 2022.09.13 12:35:29)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 8182d68f85d7d6968787c7dbd48787878786858784)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1264          1663083399690 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083399691 2022.09.13 12:36:39)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 24252020257273332222627e712222222223202221)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083491158 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083491159 2022.09.13 12:38:11)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 71257070752726667777372b247777777776757774)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083560625 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083560626 2022.09.13 12:39:20)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code beedbeeaeee8e9a9b8b8f8e4ebb8b8b8b8b9bab8bb)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083583845 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083583846 2022.09.13 12:39:43)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 8085d28e85d6d7978681c6dad58686868687848685)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083666450 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083666451 2022.09.13 12:41:06)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 222224262574753524236478772424242425262427)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083702820 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083702821 2022.09.13 12:41:42)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 393e3d3c356f6e2e3f387f636c3f3f3f3f3e3d3f3c)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083755973 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083755974 2022.09.13 12:42:35)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code ce9a9c9b9e9899d9c8cd88949bc8c8c8c8c9cac8cb)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083769100 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083769101 2022.09.13 12:42:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 222525262574753524216478772424242425262427)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083778071 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083778072 2022.09.13 12:42:58)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 2b2e292f7c7d7c3c2d286d717e2d2d2d2d2c2f2d2e)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1264          1663083911716 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663083911717 2022.09.13 12:45:11)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 34303031356263233237726e613232323233303231)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(reloj(_arch 0 0 37(_prcs(_simple)(_trgt(2))(_sens(2)))))
			(Stimulus(_arch 1 0 42(_prcs(_wait_for)(_trgt(0)(1)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 2 -1)
)
I 000047 55 1194          1663085160005 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085160006 2022.09.13 13:06:00)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 5c580b5f0a0a0b4b5a0f1a06095a5a5a5a5b585a59)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1194          1663085201136 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085201137 2022.09.13 13:06:41)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 01525107055756160752475b540707070706050704)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1194          1663085373281 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085373282 2022.09.13 13:09:33)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 6e6e3e6e3e383979696b28343b68686868696a686b)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663085408195 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085408196 2022.09.13 13:10:08)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code d8dfd98ad58e8fcfdfdc9e828ddededededfdcdedd)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663085500922 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085500923 2022.09.13 13:11:40)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 07070301055150100003415d520101010100030102)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663085549672 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085549673 2022.09.13 13:12:29)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 75702474752322627271332f207373737372717370)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663085639790 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085639791 2022.09.13 13:13:59)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 828dd38c85d4d5958586c4d8d78484848485868487)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000047 55 1205          1663085749664 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663085749667 2022.09.13 13:15:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b5b1e3e1b5e3e2a2b2b1f3efe0b3b3b3b3b2b1b3b0)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1433          1663339888066 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1663339888067 2022.09.16 11:51:28)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code 45464547451312524015031f47434442414346434d)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000047 55 1398          1663343224924 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1663343224925 2022.09.16 12:47:04)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code d1d48083d58786c6d481978bd3d7d0d6d5d7d2d7d9)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
	)
	(_model . Driver 1 -1)
)
V 000047 55 1433          1663343249719 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1663343249720 2022.09.16 12:47:29)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code aea1fcf9fef8f9b9abfee8f4aca8afa9aaa8ada8a6)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000051 55 999           1663890629345 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1663890629346 2022.09.22 20:50:29)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 585f5c5b010f094f5b574b02005e5b5e515e0e5b59)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
V 000045 55 860           1663890629362 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1663890629363 2022.09.22 20:50:29)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 686e6d68653e3f7f6c392e323b6e6d6e3d6e6b6e60)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
V 000044 55 551           1663890629378 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1663890629379 2022.09.22 20:50:29)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 77707776252027647520662d737173747571767122)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
V 000053 55 1467          1663890629392 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1663890629393 2022.09.22 20:50:29)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 8780828986d0d591828091ddd08183818181818183)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1205          1663890629406 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663890629407 2022.09.22 20:50:29)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 9690939995c0c1819192d0ccc39090909091929093)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000051 55 2534          1663890629420 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1663890629421 2022.09.22 20:50:29)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code a6a1f4f1a1f0f6b0a4a2bef9ffa0f5a0a7a1a2a0a5)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
V 000047 55 1433          1663890629427 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1663890629428 2022.09.22 20:50:29)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code a6a0a3f1a5f0f1b1a3f6e0fca4a0a7a1a2a0a5a0ae)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
V 000048 55 376           1663890629443 pruebas
(_unit VHDL(pruebas 0 27(pruebas 0 32))
	(_version vef)
	(_time 1663890629444 2022.09.22 20:50:29)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code b6b0b7e3b2e0e7a0b3b9a4ece6b1b5b1b6b1b4b1b3)
	(_ent
		(_time 1663890629441)
	)
	(_object
		(_sig(_int c -1 0 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1663890703106 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663890703107 2022.09.22 20:51:43)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 6e6b6b6e3e396e78383a7c343e686a686b683a6838)
	(_ent
		(_time 1663890703104)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663890710443 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663890710444 2022.09.22 20:51:50)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 0e0c5f085e590e18585a1c545e080a080b085a0858)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000047 55 1205          1663897485358 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897485359 2022.09.22 22:44:45)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a8fef9ffa5feffbfaff8eef2fdaeaeaeaeafacaead)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897609942 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897609943 2022.09.22 22:46:49)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 4a444b481e1c1d5d4d1a0c101f4c4c4c4c4d4e4c4f)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897635721 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897635722 2022.09.22 22:47:15)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code ffaef2afaca9a8e8f8afb9a5aaf9f9f9f9f8fbf9fa)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897642857 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897642858 2022.09.22 22:47:22)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e4e2e5b7e5b2b3f3e3b4a2beb1e2e2e2e2e3e0e2e1)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897699424 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897699425 2022.09.22 22:48:19)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code d687d084d58081c1d186908c83d0d0d0d0d1d2d0d3)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897737929 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897737930 2022.09.22 22:48:57)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 3a35373f6e6c6d2d3d6a7c606f3c3c3c3c3d3e3c3f)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897759365 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897759366 2022.09.22 22:49:19)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f8abafa8f5aeafefffa8bea2adfefefefefffcfefd)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897781451 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897781452 2022.09.22 22:49:41)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 45414247451312524215031f104343434342414340)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897808427 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897808428 2022.09.22 22:50:08)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 9e90c991cec8c98999ced8c4cb98989898999a989b)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897833781 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897833782 2022.09.22 22:50:33)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code adfcfffafcfbfabaaafdebf7f8ababababaaa9aba8)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897860220 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897860221 2022.09.22 22:51:00)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code f3f2f1a3f5a5a4e4f4a3b5a9a6f5f5f5f5f4f7f5f6)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663897917131 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663897917132 2022.09.22 22:51:57)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 3d3e3c386c6b6a2a3a6d7b67683b3b3b3b3a393b38)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898042676 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898042677 2022.09.22 22:54:02)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a8adfaffa5feffbfaffbeef2fdaeaeaeaeafacaead)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898150279 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898150280 2022.09.22 22:55:50)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 01520107055756160652475b540707070706050704)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898176109 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898176110 2022.09.22 22:56:16)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e6e2eab5e5b0b1f1e1b5a0bcb3e0e0e0e0e1e2e0e3)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898196819 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898196820 2022.09.22 22:56:36)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code c5cac890c59392d2c296839f90c3c3c3c3c2c1c3c0)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898224389 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898224390 2022.09.22 22:57:04)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7f2e7e7e2c292868782c39252a79797979787b797a)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898272515 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898272516 2022.09.22 22:57:52)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7c29797d2a2a2b6b7b2f3a26297a7a7a7a7b787a79)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898310463 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898310464 2022.09.22 22:58:30)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code adaeacfafcfbfabaaafeebf7f8ababababaaa9aba8)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898317467 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898317468 2022.09.22 22:58:37)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 15141012154342021246534f401313131312111310)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898335094 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898335095 2022.09.22 22:58:55)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code eeb8efbdbeb8b9f9e9bda8b4bbe8e8e8e8e9eae8eb)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898357850 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898357851 2022.09.22 22:59:17)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code cc9d9d999a9a9bdbcb9f8a9699cacacacacbc8cac9)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898370101 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898370102 2022.09.22 22:59:30)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a6a3f7f1a5f0f1b1a1f5e0fcf3a0a0a0a0a1a2a0a3)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898436653 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898436654 2022.09.22 23:00:36)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code a8acaeffa5feffbfaffbeef2fdaeaeaeaeafacaead)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898448564 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898448565 2022.09.22 23:00:48)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 2b2a2e2f7c7d7c3c2c786d717e2d2d2d2d2c2f2d2e)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898471949 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898471950 2022.09.22 23:01:11)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 89dcde8785dfde9e8edacfd3dc8f8f8f8f8e8d8f8c)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898524463 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898524464 2022.09.22 23:02:04)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 9d929092cccbca8a9acedbc7c89b9b9b9b9a999b98)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898550795 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898550796 2022.09.22 23:02:30)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 85d4818b85d3d29282d6c3dfd08383838382818380)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898567236 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898567237 2022.09.22 23:02:47)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code bbbfbfefecedecacbce8fde1eebdbdbdbdbcbfbdbe)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898585485 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898585486 2022.09.22 23:03:05)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 05050903055352120256435f500303030302010300)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898602916 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898602917 2022.09.22 23:03:22)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 124745151544450515415448471414141415161417)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898611565 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898611566 2022.09.22 23:03:31)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code e3b0b3b0e5b5b4f4e4b0a5b9b6e5e5e5e5e4e7e5e6)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898619876 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898619877 2022.09.22 23:03:39)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 5b0a0a580c0d0c4c5c081d010e5d5d5d5d5c5f5d5e)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898694738 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898694739 2022.09.22 23:04:54)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code c7c2c192c59190d0c094819d92c1c1c1c1c0c3c1c2)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898982895 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898982896 2022.09.22 23:09:42)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 636c6f636535347464302539366565656564676566)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663898998678 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663898998679 2022.09.22 23:09:58)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 085c0a0e055e5f1f0f5b4e525d0e0e0e0e0f0c0e0d)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663899009519 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663899009520 2022.09.22 23:10:09)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 64356064653233736337223e316262626263606261)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663899033091 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663899033092 2022.09.22 23:10:33)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7e7d297f2e282969792d38242b78787878797a787b)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000047 55 1205          1663899112202 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663899112203 2022.09.22 23:11:52)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 838c868d85d5d49484d0c5d9d68585858584878586)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000047 55 1205          1663899146499 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1663899146500 2022.09.22 23:12:26)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 7c7b7f7d2a2a2b6b7b2f3a26297a7a7a7a7b787a79)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000048 55 718           1663899180379 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899180380 2022.09.22 23:13:00)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code cfc1999a9c98cfd9999bdd959fc9cbc9cac99bc999)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899257133 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899257134 2022.09.22 23:14:17)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 9dc99e92ccca9d8bcbc98fc7cd9b999b989bc99bcb)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899315647 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899315648 2022.09.22 23:15:15)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 313e6634356631276765236b613735373437653767)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899326493 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899326494 2022.09.22 23:15:26)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 8dd88f83dcda8d9bdbd99fd7dd8b898b888bd98bdb)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899355175 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899355176 2022.09.22 23:15:55)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 9c999e93cacb9c8acac88ec6cc9a989a999ac89aca)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899406360 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899406361 2022.09.22 23:16:46)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 90c0c19f95c79086c6c482cac09694969596c496c6)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899472217 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899472218 2022.09.22 23:17:52)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code d3838181d584d3c58587c18983d5d7d5d6d587d585)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899489628 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899489629 2022.09.22 23:18:09)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code d1d3d683d586d1c78785c38b81d7d5d7d4d785d787)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899509205 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899509206 2022.09.22 23:18:29)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 4b444f491c1c4b5d1d1f59111b4d4f4d4e4d1f4d1d)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000048 55 718           1663899588924 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899588925 2022.09.22 23:19:48)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code b2e7b1e6b5e5b2a4e4e6a0e8e2b4b6b4b7b4e6b4e4)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
V 000048 55 718           1663899612595 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1663899612596 2022.09.22 23:20:12)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 2a2e2a2e7e7d2a3c7c7e38707a2c2e2c2f2c7e2c7c)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 999           1664291725577 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1664291725578 2022.09.27 12:15:25)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code eaebeab9eabdbbfde9e5f9b0b2ece9ece3ecbce9eb)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000045 55 860           1664291725663 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1664291725664 2022.09.27 12:15:25)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 48484a4a451e1f5f4c190e121b4e4d4e1d4e4b4e40)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000044 55 551           1664291725697 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1664291725698 2022.09.27 12:15:25)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 67666067353037746530763d636163646561666132)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1664291725729 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1664291725730 2022.09.27 12:15:25)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 8687848886d1d490838190dcd18082808080808082)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1205          1664291725768 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1664291725769 2022.09.27 12:15:25)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b5b5b7e1b5e3e2a2b2e6f3efe0b3b3b3b3b2b1b3b0)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2534          1664291725799 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291725800 2022.09.27 12:15:25)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code d4d58186d18284c2d6d0cc8b8dd287d2d5d3d0d2d7)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1433          1664291725813 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1664291725814 2022.09.27 12:15:25)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code e4e4e6b7e5b2b3f3e1b4a2bee6e2e5e3e0e2e7e2ec)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000048 55 376           1664291725855 pruebas
(_unit VHDL(pruebas 0 27(pruebas 0 32))
	(_version vef)
	(_time 1664291725856 2022.09.27 12:15:25)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 0303040402555215060c1159530400040304010406)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 0 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1664291725883 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1664291725884 2022.09.27 12:15:25)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 131210141544130545470149431517151615471545)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 2099          1664291784946 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291784947 2022.09.27 12:16:24)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code c9ca9c9cc49e99dfcdc6db9690cfc8cfcdcfcdcfcc)
	(_ent
		(_time 1664291784938)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_implicit)
					(_port
						((X)(X))
						((Y)(Y))
						((Cin)(Cin))
						((Cout)(Cout))
						((Sum)(Sum))
					)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_implicit)
					(_port
						((X)(X))
						((Y)(Y))
						((Cin)(Cin))
						((Cout)(Cout))
						((Sum)(Sum))
					)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 999           1664291843098 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1664291843099 2022.09.27 12:17:23)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code f6f4f3a6a1a1a7e1f5f9e5acaef0f5f0fff0a0f5f7)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
I 000045 55 860           1664291843117 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1664291843118 2022.09.27 12:17:23)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 05060003055352120154435f56030003500306030d)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
I 000044 55 551           1664291843132 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1664291843133 2022.09.27 12:17:23)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 15171512454245061742044f111311161713141340)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
I 000053 55 1467          1664291843148 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1664291843149 2022.09.27 12:17:23)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code 34363131366366223133226e633230323232323230)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
I 000047 55 1205          1664291843168 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1664291843169 2022.09.27 12:17:23)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code 44474146451213534317021e114242424243404241)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
I 000051 55 2534          1664291843183 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291843184 2022.09.27 12:17:23)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code 535101505105034551574b0c0a5500555254575550)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000047 55 1433          1664291843189 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1664291843190 2022.09.27 12:17:23)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code 53505650550504445603150951555254575550555b)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
I 000048 55 376           1664291843201 pruebas
(_unit VHDL(pruebas 0 27(pruebas 0 32))
	(_version vef)
	(_time 1664291843202 2022.09.27 12:17:23)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 6360626262353275666c7139336460646364616466)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 0 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
I 000048 55 718           1664291843207 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1664291843208 2022.09.27 12:17:23)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code 636166636534637535377139336567656665376535)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 2099          1664291843234 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291843235 2022.09.27 12:17:23)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 8280828c84d5d294868d90dddb8483848684868487)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_implicit)
					(_port
						((X)(X))
						((Y)(Y))
						((Cin)(Cin))
						((Cout)(Cout))
						((Sum)(Sum))
					)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_implicit)
					(_port
						((X)(X))
						((Y)(Y))
						((Cin)(Cin))
						((Cout)(Cout))
						((Sum)(Sum))
					)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000049 55 711           1664291843281 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1664291843282 2022.09.27 12:17:23)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code b1b3b6e4b5e6b6a7e2bfa0ebe4b7b5b7b4b6b3b7b7)
	(_ent
		(_time 1664291843274)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 711           1664291854269 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1664291854270 2022.09.27 12:17:34)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 9a9acf94cecd9d8cc9948bc0cf9c9e9c9f9d989c9c)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000049 55 711           1664291862108 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1664291862109 2022.09.27 12:17:42)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 3d3369396c6a3a2b6e332c67683b393b383a3f3b3b)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
V 000051 55 999           1664291866501 ejercicio1
(_unit VHDL(ejercicio1 0 27(ejercicio1 0 33))
	(_version vef)
	(_time 1664291866502 2022.09.27 12:17:46)
	(_source(\../src/ejercicio1.vhd\))
	(_parameters tan)
	(_code 646b326431333573676b773e3c6267626d62326765)
	(_ent
		(_time 1661527592359)
	)
	(_object
		(_type(_int ~STRING~13 0 34(_array -1((_to i 1 i 12)))))
		(_cnst(_int mensaje 0 0 34(_arch(_string \"hola, mundo!"\))))
		(_sig(_int canal -1 0 35(_arch(_uni((i 32))))))
		(_var(_int linea -2 0 39(_prcs 0)))
		(_var(_int dummy -3 0 40(_prcs 0)))
		(_prcs
			(p1(_arch 0 0 38(_prcs(_wait_for)(_trgt(0))(_mon))))
		)
		(_subprogram
			(_ext WRITE(1 21))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext std.TEXTIO.LINE(1 LINE)))
		(_type(_ext std.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext std.TEXTIO.TEXT(1 TEXT)))
		(_var(_ext std.TEXTIO.OUTPUT(1 OUTPUT)))
	)
	(_use(std(standard))(std(TEXTIO)))
	(_model . ejercicio1 1 -1)
)
V 000045 55 860           1664291866525 test
(_unit VHDL(test_bench_and2 0 27(test 0 31))
	(_version vef)
	(_time 1664291866526 2022.09.27 12:17:46)
	(_source(\../src/test_bench_and2.vhd\))
	(_parameters tan)
	(_code 838dd48d85d5d49487d2c5d9d0858685d68580858b)
	(_ent
		(_time 1661875371936)
	)
	(_inst dut 0 38(_ent . and2 rtl)
		(_port
			((input1)(s_input1))
			((input2)(s_input2))
			((output)(s_output))
		)
	)
	(_object
		(_sig(_int s_input1 -1 0 32(_arch(_uni))))
		(_sig(_int s_input2 -1 0 32(_arch(_uni))))
		(_sig(_int s_output -1 0 32(_arch(_uni))))
		(_cnst(_int retardo -2 0 33(_arch((ns 4621819117588971520)))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(0)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.TIME(0 TIME)))
	)
	(_use(std(standard)))
	(_model . test 2 -1)
)
V 000044 55 551           1664291866543 rtl
(_unit VHDL(and2 0 27(rtl 0 36))
	(_version vef)
	(_time 1664291866544 2022.09.27 12:17:46)
	(_source(\../src/and2.vhd\))
	(_parameters tan)
	(_code 939cc19cc5c4c38091c482c99795979091959295c6)
	(_ent
		(_time 1661875539576)
	)
	(_object
		(_port(_int input1 -1 0 29(_ent(_in))))
		(_port(_int input2 -1 0 29(_ent(_in))))
		(_port(_int output -1 0 30(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 1 -1)
)
V 000053 55 1467          1664291866558 flujodedatos
(_unit VHDL(dff 0 27(flujodedatos 1 31))
	(_version vef)
	(_time 1664291866559 2022.09.27 12:17:46)
	(_source(\../src/p2_ej1.vhd\(\../src/DFF.vhd\)))
	(_parameters tan)
	(_code a2adf5f5a6f5f0b4a7a5b4f8f5a4a6a4a4a4a4a4a6)
	(_ent
		(_time 1662479506684)
	)
	(_object
		(_port(_int Preset -1 0 28(_ent(_in))))
		(_port(_int Clear -1 0 28(_ent(_in))))
		(_port(_int Clock -1 0 28(_ent(_in))))
		(_port(_int Data -1 0 28(_ent(_in))))
		(_port(_int Q -1 0 28(_ent(_out))))
		(_port(_int QBar -1 0 29(_ent(_out))))
		(_sig(_int A -1 1 32(_arch(_uni))))
		(_sig(_int B -1 1 32(_arch(_uni))))
		(_sig(_int C -1 1 32(_arch(_uni))))
		(_sig(_int D -1 1 32(_arch(_uni))))
		(_sig(_int Qint -1 1 33(_arch(_uni))))
		(_sig(_int QbarInt -1 1 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(6))(_sens(0)(7)(9)))))
			(line__36(_arch 1 1 36(_assignment(_trgt(7))(_sens(1)(2)(6)))))
			(line__37(_arch 2 1 37(_assignment(_trgt(8))(_sens(2)(7)(9)))))
			(line__38(_arch 3 1 38(_assignment(_trgt(9))(_sens(1)(3)(8)))))
			(line__39(_arch 4 1 39(_assignment(_trgt(10))(_sens(0)(7)(11)))))
			(line__40(_arch 5 1 40(_assignment(_trgt(11))(_sens(1)(8)(10)))))
			(line__41(_arch 6 1 41(_assignment(_alias((Q)(Qint)))(_trgt(4))(_sens(10)))))
			(line__42(_arch 7 1 42(_assignment(_alias((QBar)(QbarInt)))(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . flujodedatos 8 -1)
)
V 000047 55 1205          1664291866574 Driver
(_unit VHDL(test_dff 0 27(driver 0 29))
	(_version vef)
	(_time 1664291866575 2022.09.27 12:17:46)
	(_source(\../src/Test_DFF.vhd\))
	(_parameters tan)
	(_code b2bce5e6b5e4e5a5b5e1f4e8e7b4b4b4b4b5b6b4b7)
	(_ent
		(_time 1662479835393)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 31(_ent (_in))))
				(_port(_int Clear -1 0 31(_ent (_in))))
				(_port(_int Clock -1 0 31(_ent (_in))))
				(_port(_int Data -1 0 31(_ent (_in))))
				(_port(_int Q -1 0 31(_ent (_out))))
				(_port(_int Qbar -1 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp DFF)
		(_port
			((Preset)(Preset))
			((Clear)(Clear))
			((Clock)(Clock))
			((Data)(Data))
			((Q)(Q))
			((Qbar)(Qbar))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_sig(_int Preset -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clear -1 0 33(_arch(_uni((i 1))))))
		(_sig(_int Clock -1 0 34(_arch(_uni))))
		(_sig(_int Data -1 0 34(_arch(_uni))))
		(_sig(_int Q -1 0 34(_arch(_uni))))
		(_sig(_int QBar -1 0 34(_arch(_uni))))
		(_prcs
			(Stimulus(_arch 0 0 44(_prcs(_wait_for)(_trgt(0)(1)(2)(3)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . Driver 1 -1)
)
V 000051 55 2534          1664291866588 Estructura
(_unit VHDL(latch8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291866589 2022.09.27 12:17:46)
	(_source(\../src/Latch8.vhd\))
	(_parameters tan)
	(_code c2cdc297c19492d4c0c6da9d9bc491c4c3c5c6c4c1)
	(_ent
		(_time 1662738030574)
	)
	(_comp
		(DFF
			(_object
				(_port(_int Preset -1 0 33(_ent (_in))))
				(_port(_int Clear -1 0 33(_ent (_in))))
				(_port(_int Clock -1 0 33(_ent (_in))))
				(_port(_int Data -1 0 33(_ent (_in))))
				(_port(_int Q -1 0 33(_ent (_out))))
				(_port(_int QBar -1 0 33(_ent (_out))))
			)
		)
	)
	(_inst F7 0 37(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(7)))
			((Q)(Q(7)))
			((QBar)(QBar(7)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F6 0 38(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(6)))
			((Q)(Q(6)))
			((QBar)(QBar(6)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F5 0 39(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(5)))
			((Q)(Q(5)))
			((QBar)(QBar(5)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F4 0 40(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(4)))
			((Q)(Q(4)))
			((QBar)(QBar(4)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F3 0 41(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(3)))
			((Q)(Q(3)))
			((QBar)(QBar(3)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F2 0 42(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(2)))
			((Q)(Q(2)))
			((QBar)(QBar(2)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F1 0 43(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(1)))
			((Q)(Q(1)))
			((QBar)(QBar(1)))
		)
		(_use(_ent . DFF)
		)
	)
	(_inst F0 0 44(_comp DFF)
		(_port
			((Preset)(Pre))
			((Clear)(Clr))
			((Clock)(Clk))
			((Data)(D(0)))
			((Q)(Q(0)))
			((QBar)(QBar(0)))
		)
		(_use(_ent . DFF)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 28(_ent(_in))))
		(_port(_int Clk -1 0 28(_ent(_in))))
		(_port(_int Pre -1 0 28(_ent(_in))))
		(_port(_int Clr -1 0 28(_ent(_in))))
		(_port(_int Q 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int QBar 1 0 35(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
V 000047 55 1433          1664291866594 Driver
(_unit VHDL(test_latch8 0 27(driver 0 29))
	(_version vef)
	(_time 1664291866595 2022.09.27 12:17:46)
	(_source(\../src/Test_latch8.vhd\))
	(_parameters tan)
	(_code c2cc9597c59495d5c7928498c0c4c3c5c6c4c1c4ca)
	(_ent
		(_time 1662738084643)
	)
	(_comp
		(Latch8
			(_object
				(_port(_int D 0 0 31(_ent (_in))))
				(_port(_int Clk -1 0 31(_ent (_in))))
				(_port(_int Pre -1 0 31(_ent (_in))))
				(_port(_int Clr -1 0 31(_ent (_in))))
				(_port(_int Q 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Latch8)
		(_port
			((D)(D))
			((Clk)(Clk))
			((Pre)(Pre))
			((Clr)(Clr))
			((Q)(Q))
		)
		(_use(_ent . Latch8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int D 1 0 33(_arch(_uni))))
		(_sig(_int Q 1 0 33(_arch(_uni))))
		(_sig(_int Clk -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Pre -1 0 34(_arch(_uni((i 1))))))
		(_sig(_int Clr -1 0 34(_arch(_uni((i 1))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon)(_read(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(16777216 16842752)
		(1684107084 1767982624 6579564)
	)
	(_model . Driver 1 -1)
)
V 000048 55 376           1664291866610 pruebas
(_unit VHDL(pruebas 0 27(pruebas 0 32))
	(_version vef)
	(_time 1664291866611 2022.09.27 12:17:46)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code d1df8282d28780c7d4dec38b81d6d2d6d1d6d3d6d4)
	(_ent
		(_time 1663890629440)
	)
	(_object
		(_sig(_int c -1 0 33(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
)
V 000048 55 718           1664291866616 Ejemplo
(_unit VHDL(demora 0 4(ejemplo 0 7))
	(_version vef)
	(_time 1664291866617 2022.09.27 12:17:46)
	(_source(\../src/Demora.vhd\))
	(_parameters tan)
	(_code e1eeb6b2e5b6e1f7b7b5f3bbb1e7e5e7e4e7b5e7b7)
	(_ent
		(_time 1663890703103)
	)
	(_object
		(_sig(_int A -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int B -1 0 8(_arch(_uni((i 2))))))
		(_sig(_int C -1 0 8(_arch(_uni((i 2))))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(0)))))
			(line__11(_arch 1 0 11(_assignment(_trgt(1))(_sens(0)))))
			(line__12(_arch 2 0 12(_assignment(_trgt(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Ejemplo 3 -1)
)
I 000051 55 1883          1664291866631 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291866632 2022.09.27 12:17:46)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code f1fea3a1f4a6a1e7f5fee3aea8f7f0f7f5f7f5f7f4)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
V 000049 55 711           1664291866658 ecuacion
(_unit VHDL(fulladder 0 27(ecuacion 0 31))
	(_version vef)
	(_time 1664291866659 2022.09.27 12:17:46)
	(_source(\../src/FullAdder.vhd\))
	(_parameters tan)
	(_code 101f421615471706431e014a451614161517121616)
	(_ent
		(_time 1664291843273)
	)
	(_object
		(_port(_int X -1 0 28(_ent(_in))))
		(_port(_int Y -1 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum -1 0 28(_ent(_out))))
		(_prcs
			(line__33(_arch 0 0 33(_assignment(_trgt(4))(_sens(0)(1)(2)))))
			(line__34(_arch 1 0 34(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ecuacion 2 -1)
)
I 000051 55 1883          1664291870394 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291870395 2022.09.27 12:17:50)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code a6f1f5f1a4f1f6b0a2a9b4f9ffa0a7a0a2a0a2a0a3)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 1883          1664291877728 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664291877729 2022.09.27 12:17:57)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 46134f4444111650424954191f4047404240424043)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000051 55 1883          1664292037592 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664292037593 2022.09.27 12:20:37)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code babfb3eeefedeaacbeb5a8e5e3bcbbbcbebcbebcbf)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1384          1664292413216 Driver
(_unit VHDL(test_adder8 0 27(driver 0 29))
	(_version vef)
	(_time 1664292413217 2022.09.27 12:26:53)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code 0352030505555414060f4559530507050705060401)
	(_ent
		(_time 1664292413211)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 31(_ent (_in))))
				(_port(_int B 0 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 33(_arch(_uni))))
		(_sig(_int B 1 0 33(_arch(_uni))))
		(_sig(_int Sum 1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
V 000051 55 1883          1664292427392 Estructura
(_unit VHDL(adder8 0 27(estructura 0 31))
	(_version vef)
	(_time 1664292427393 2022.09.27 12:27:07)
	(_source(\../src/Adder8.vhd\))
	(_parameters tan)
	(_code 5f5b0c5c0d080f495b504d0006595e595b595b595a)
	(_ent
		(_time 1664291784937)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int X -1 0 33(_ent (_in))))
				(_port(_int Y -1 0 33(_ent (_in))))
				(_port(_int Cin -1 0 33(_ent (_in))))
				(_port(_int Cout -1 0 33(_ent (_out))))
				(_port(_int Sum -1 0 33(_ent (_out))))
			)
		)
	)
	(_generate Stages 0 37(_for 2 )
		(_generate LowBit 0 39(_if 1)
			(_inst FA 0 41(_comp FullAdder)
				(_port
					((X)(A(0)))
					((Y)(B(0)))
					((Cin)(Cin))
					((Cout)(C(0)))
					((Sum)(Sum(0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_generate OtherBits 0 44(_if 2)
			(_inst FA 0 46(_comp FullAdder)
				(_port
					((X)(A(_object 0)))
					((Y)(B(_object 0)))
					((Cin)(C(_index 3)))
					((Cout)(C(_object 0)))
					((Sum)(Sum(_object 0)))
				)
				(_use(_ent . FullAdder)
				)
			)
		)
		(_object
			(_cnst(_int i 2 0 38(_arch)))
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 28(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int Cin -1 0 28(_ent(_in))))
		(_port(_int Cout -1 0 28(_ent(_out))))
		(_port(_int Sum 0 0 28(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 35(_array -1((_dto i 7 i 0)))))
		(_sig(_int C 1 0 35(_arch(_uni))))
		(_type(_int ~INTEGER~range~7~downto~0~13 0 38(_scalar (_dto i 7 i 0))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_alias((Cout)(C(7))))(_trgt(3))(_sens(5(7))))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
		(_type(_ext std.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard)))
	(_model . Estructura 4 -1)
)
I 000047 55 1384          1664293854744 Driver
(_unit VHDL(test_adder8 0 27(driver 0 29))
	(_version vef)
	(_time 1664293854745 2022.09.27 12:50:54)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code feaff8aeaea8a9e9fbf2b8a4aef8faf8faf8fbf9fc)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 31(_ent (_in))))
				(_port(_int B 0 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 33(_arch(_uni))))
		(_sig(_int B 1 0 33(_arch(_uni))))
		(_sig(_int Sum 1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
V 000047 55 1384          1664293935081 Driver
(_unit VHDL(test_adder8 0 27(driver 0 29))
	(_version vef)
	(_time 1664293935082 2022.09.27 12:52:15)
	(_source(\../src/Test_Adder8.vhd\))
	(_parameters tan)
	(_code d6d38184d58081c1d3da908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1664292413210)
	)
	(_comp
		(Adder8
			(_object
				(_port(_int A 0 0 31(_ent (_in))))
				(_port(_int B 0 0 31(_ent (_in))))
				(_port(_int Cin -1 0 31(_ent (_in))))
				(_port(_int Cout -1 0 31(_ent (_out))))
				(_port(_int Sum 0 0 31(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp Adder8)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Cout)(Cout))
			((Sum)(Sum))
		)
		(_use(_ent . Adder8)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int A 1 0 33(_arch(_uni))))
		(_sig(_int B 1 0 33(_arch(_uni))))
		(_sig(_int Sum 1 0 33(_arch(_uni))))
		(_sig(_int Cin -1 0 34(_arch(_uni((i 0))))))
		(_sig(_int Cout -1 0 34(_arch(_uni((i 0))))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~134 0 38(_array -1((_dto i 7 i 0)))))
		(_var(_int Temp 2 0 38(_prcs 0)))
		(_prcs
			(Stimulus(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)(1))(_read(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_static
		(0 0)
		(0 16777216)
	)
	(_model . Driver 1 -1)
)
