
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version O-2018.06-SP5-5 for linux64 - Sep 04, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# .tcl file
read_verilog {my_design.v combo.v}
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/class.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/standard.sldb'
  Loading link library 'class'
  Loading link library 'gtech'
Loading verilog files: '/home1/std6/ASIC/2024_4_1_ASICFrontEnd/Design/rtl/my_design.v' '/home1/std6/ASIC/2024_4_1_ASICFrontEnd/Design/rtl/combo.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home1/std6/ASIC/2024_4_1_ASICFrontEnd/Design/rtl/my_design.v
Compiling source file /home1/std6/ASIC/2024_4_1_ASICFrontEnd/Design/rtl/combo.v

Inferred memory devices in process
	in routine my_design line 21 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/Design/rtl/my_design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R1_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine my_design line 30 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/Design/rtl/my_design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R2_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine my_design line 39 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/Design/rtl/my_design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R3_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine my_design line 48 in file
		'/home1/std6/ASIC/2024_4_1_ASICFrontEnd/Design/rtl/my_design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       R4_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home1/std6/ASIC/2024_4_1_ASICFrontEnd/Design/rtl/my_design.db:my_design'
Loaded 2 designs.
Current design is 'my_design'.
my_design combo
current_design my_design
Current design is 'my_design'.
{my_design}
link

  Linking design 'my_design'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  class (library)             /tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/class.db

1
check_design
 
****************************************
check_design summary:
Version:     O-2018.06-SP5-5
Date:        Wed Apr  3 21:24:24 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      4
    Shorted outputs (LINT-31)                                       4

Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'combo', cell 'B_2' does not drive any nets. (LINT-1)
Warning: In design 'combo', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'my_design', output port 'out3[4]' is connected directly to output port 'out3[0]'. (LINT-31)
Warning: In design 'my_design', output port 'out3[4]' is connected directly to output port 'out3[1]'. (LINT-31)
Warning: In design 'my_design', output port 'out3[4]' is connected directly to output port 'out3[2]'. (LINT-31)
Warning: In design 'my_design', output port 'out3[4]' is connected directly to output port 'out3[3]'. (LINT-31)
1
write_file -format ddc -hier -output unmapped/my_design_unmapped.ddc
Writing ddc file 'unmapped/my_design_unmapped.ddc'.
1
# 
source my_design.con
Error: could not open script file "my_design.con" (CMD-015)
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'combo'
  Processing 'my_design'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'my_design' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'my_design_DW01_sub_0'
  Processing 'combo_DW01_addsub_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'my_design'
  Mapping 'my_design'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     306.0      0.00       0.0       0.0                          
    0:00:00     302.0      0.00       0.0       0.0                          
    0:00:00     302.0      0.00       0.0       0.0                          
    0:00:00     302.0      0.00       0.0       0.0                          
    0:00:00     302.0      0.00       0.0       0.0                          
    0:00:00     302.0      0.00       0.0       0.0                          
    0:00:00     302.0      0.00       0.0       0.0                          
    0:00:00     302.0      0.00       0.0       0.0                          
    0:00:00     302.0      0.00       0.0       0.0                          
    0:00:00     302.0      0.00       0.0       0.0                          
    0:00:00     302.0      0.00       0.0       0.0                          
Loading db file '/tools/synopsys/syn/O-2018.06-SP5-5/libraries/syn/class.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
write_file -f verilog -hier -output net/my_design_net.v
Writing verilog file '/home1/std6/ASIC/2024_4_1_ASICFrontEnd/Design/syn/net/my_design_net.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -f ddc -hier -output mapped/my_design_mapped.ddc
Writing ddc file 'mapped/my_design_mapped.ddc'.
1
1
Warning: Cannot use command line editor for terminal type 'xterm-256color'.  (UI-74)
dc_shell> 
Thank you...
