Classic Timing Analyzer report for Lab4
Sun Oct 25 17:28:41 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                   ; To                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.467 ns                         ; CLK                                                                                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 13.790 ns                        ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                              ; 111[1]                                                                                                            ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 11.545 ns                        ; CLK                                                                                    ; data[4]                                                                                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 5.468 ns                         ; CLK                                                                                    ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                         ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 166.64 MHz ( period = 6.001 ns ) ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                        ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                         ; CLK        ; CLK      ; 1975         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                        ;                                                                                                                   ;            ;          ; 1975         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                              ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 166.64 MHz ( period = 6.001 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.293 ns                ;
; N/A                                     ; 173.88 MHz ( period = 5.751 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 1.044 ns                ;
; N/A                                     ; 175.50 MHz ( period = 5.698 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 0.969 ns                ;
; N/A                                     ; 175.72 MHz ( period = 5.691 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 0.962 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 0.953 ns                ;
; N/A                                     ; 176.99 MHz ( period = 5.650 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 0.921 ns                ;
; N/A                                     ; 181.62 MHz ( period = 5.506 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 183.69 MHz ( period = 5.444 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 0.716 ns                ;
; N/A                                     ; 184.40 MHz ( period = 5.423 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; CLK        ; CLK      ; None                        ; None                      ; 0.695 ns                ;
; N/A                                     ; 184.43 MHz ( period = 5.422 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; CLK        ; CLK      ; None                        ; None                      ; 0.694 ns                ;
; N/A                                     ; 184.77 MHz ( period = 5.412 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 0.684 ns                ;
; N/A                                     ; 184.84 MHz ( period = 5.410 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.007 ns                ;
; N/A                                     ; 187.41 MHz ( period = 5.336 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.044 ns                ;
; N/A                                     ; 190.11 MHz ( period = 5.260 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                                                         ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.355 ns                ;
; N/A                                     ; 190.19 MHz ( period = 5.258 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; 190.19 MHz ( period = 5.258 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.353 ns                ;
; N/A                                     ; 190.26 MHz ( period = 5.256 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.930 ns                ;
; N/A                                     ; 190.59 MHz ( period = 5.247 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]~DUPLICATE                                                         ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.344 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.925 ns                ;
; N/A                                     ; 190.84 MHz ( period = 5.240 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.996 ns                ;
; N/A                                     ; 190.99 MHz ( period = 5.236 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 191.42 MHz ( period = 5.224 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE                                                         ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.393 ns                ;
; N/A                                     ; 192.09 MHz ( period = 5.206 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.979 ns                ;
; N/A                                     ; 192.75 MHz ( period = 5.188 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                                                         ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.347 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.965 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.886 ns                ;
; N/A                                     ; 193.72 MHz ( period = 5.162 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]~DUPLICATE                                                         ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.333 ns                ;
; N/A                                     ; 193.72 MHz ( period = 5.162 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.883 ns                ;
; N/A                                     ; 194.10 MHz ( period = 5.152 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.878 ns                ;
; N/A                                     ; 196.31 MHz ( period = 5.094 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 196.31 MHz ( period = 5.094 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.923 ns                ;
; N/A                                     ; 196.77 MHz ( period = 5.082 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.912 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.875 ns                ;
; N/A                                     ; 200.48 MHz ( period = 4.988 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 2.870 ns                ;
; N/A                                     ; 201.05 MHz ( period = 4.974 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.863 ns                ;
; N/A                                     ; 201.13 MHz ( period = 4.972 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.862 ns                ;
; N/A                                     ; 203.25 MHz ( period = 4.920 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.836 ns                ;
; N/A                                     ; 207.04 MHz ( period = 4.830 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.791 ns                ;
; N/A                                     ; 210.08 MHz ( period = 4.760 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.756 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.731 ns                ;
; N/A                                     ; 213.58 MHz ( period = 4.682 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.717 ns                ;
; N/A                                     ; 213.86 MHz ( period = 4.676 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.714 ns                ;
; N/A                                     ; 214.22 MHz ( period = 4.668 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; 214.41 MHz ( period = 4.664 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.708 ns                ;
; N/A                                     ; 215.33 MHz ( period = 4.644 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.698 ns                ;
; N/A                                     ; 216.08 MHz ( period = 4.628 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.690 ns                ;
; N/A                                     ; 216.92 MHz ( period = 4.610 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.681 ns                ;
; N/A                                     ; 218.72 MHz ( period = 4.572 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.662 ns                ;
; N/A                                     ; 220.36 MHz ( period = 4.538 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.645 ns                ;
; N/A                                     ; 220.65 MHz ( period = 4.532 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; CLK        ; CLK      ; None                        ; None                      ; 1.643 ns                ;
; N/A                                     ; 221.73 MHz ( period = 4.510 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.631 ns                ;
; N/A                                     ; 222.02 MHz ( period = 4.504 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 1.629 ns                ;
; N/A                                     ; 224.42 MHz ( period = 4.456 ns )                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.747 ns                ;
; N/A                                     ; 224.82 MHz ( period = 4.448 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; 226.55 MHz ( period = 4.414 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 1.584 ns                ;
; N/A                                     ; 226.86 MHz ( period = 4.408 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; CLK        ; CLK      ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; 226.96 MHz ( period = 4.406 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.579 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.566 ns                ;
; N/A                                     ; 229.41 MHz ( period = 4.359 ns )                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.650 ns                ;
; N/A                                     ; 229.67 MHz ( period = 4.354 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.553 ns                ;
; N/A                                     ; 230.41 MHz ( period = 4.340 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.694 ns                ;
; N/A                                     ; 230.84 MHz ( period = 4.332 ns )                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A                                     ; 231.48 MHz ( period = 4.320 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.536 ns                ;
; N/A                                     ; 231.48 MHz ( period = 4.320 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.536 ns                ;
; N/A                                     ; 231.70 MHz ( period = 4.316 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.534 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; CLK        ; CLK      ; None                        ; None                      ; 1.527 ns                ;
; N/A                                     ; 232.67 MHz ( period = 4.298 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; CLK        ; CLK      ; None                        ; None                      ; 1.526 ns                ;
; N/A                                     ; 237.42 MHz ( period = 4.212 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 1.483 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; CLK        ; CLK      ; None                        ; None                      ; 1.481 ns                ;
; N/A                                     ; 238.10 MHz ( period = 4.200 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 1.477 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 1.485 ns                ;
; N/A                                     ; 239.01 MHz ( period = 4.184 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 1.469 ns                ;
; N/A                                     ; 240.67 MHz ( period = 4.155 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.509 ns                ;
; N/A                                     ; 240.91 MHz ( period = 4.151 ns )                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 1.443 ns                ;
; N/A                                     ; 241.20 MHz ( period = 4.146 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; CLK        ; CLK      ; None                        ; None                      ; 1.450 ns                ;
; N/A                                     ; 241.66 MHz ( period = 4.138 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 1.446 ns                ;
; N/A                                     ; 241.90 MHz ( period = 4.134 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 1.444 ns                ;
; N/A                                     ; 242.66 MHz ( period = 4.121 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.475 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 1.436 ns                ;
; N/A                                     ; 242.95 MHz ( period = 4.116 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; CLK        ; CLK      ; None                        ; None                      ; 1.435 ns                ;
; N/A                                     ; 243.31 MHz ( period = 4.110 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.431 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 1.425 ns                ;
; N/A                                     ; 244.26 MHz ( period = 4.094 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 1.424 ns                ;
; N/A                                     ; 247.04 MHz ( period = 4.048 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.400 ns                ;
; N/A                                     ; 249.25 MHz ( period = 4.012 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 1.383 ns                ;
; N/A                                     ; 249.81 MHz ( period = 4.003 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; CLK        ; CLK      ; None                        ; None                      ; 1.358 ns                ;
; N/A                                     ; 250.31 MHz ( period = 3.995 ns )                    ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; CLK        ; CLK      ; None                        ; None                      ; 1.287 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; CLK        ; CLK      ; None                        ; None                      ; 1.302 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; CLK        ; CLK      ; None                        ; None                      ; 1.333 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 1.317 ns                ;
; N/A                                     ; 259.20 MHz ( period = 3.858 ns )                    ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; CLK        ; CLK      ; None                        ; None                      ; 1.213 ns                ;
; N/A                                     ; 259.47 MHz ( period = 3.854 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; CLK        ; CLK      ; None                        ; None                      ; 1.304 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; CLK        ; CLK      ; None                        ; None                      ; 1.299 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 1.299 ns                ;
; N/A                                     ; 260.42 MHz ( period = 3.840 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 1.297 ns                ;
; N/A                                     ; 261.92 MHz ( period = 3.818 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; CLK        ; CLK      ; None                        ; None                      ; 1.286 ns                ;
; N/A                                     ; 262.74 MHz ( period = 3.806 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[4]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.657 ns                ;
; N/A                                     ; 270.71 MHz ( period = 3.694 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[6]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.601 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[7]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.577 ns                ;
; N/A                                     ; 277.01 MHz ( period = 3.610 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 1.182 ns                ;
; N/A                                     ; 281.85 MHz ( period = 3.548 ns )                    ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 1.151 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[5]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.525 ns                ;
; N/A                                     ; 287.03 MHz ( period = 3.484 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.641 ns                ;
; N/A                                     ; 289.02 MHz ( period = 3.460 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[3]                            ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.484 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.616 ns                ;
; N/A                                     ; 292.14 MHz ( period = 3.423 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.601 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 295.16 MHz ( period = 3.388 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 295.68 MHz ( period = 3.382 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.560 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.145 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.145 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.145 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.145 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.145 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.145 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.145 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.145 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 297.71 MHz ( period = 3.359 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.126 ns                ;
; N/A                                     ; 297.80 MHz ( period = 3.358 ns )                    ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]~DUPLICATE                                                         ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 1.536 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.195 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.195 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.195 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.195 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.195 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.195 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.195 ns                ;
; N/A                                     ; 298.15 MHz ( period = 3.354 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.195 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.134 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.134 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.134 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.134 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.134 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.134 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.134 ns                ;
; N/A                                     ; 303.67 MHz ( period = 3.293 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.134 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 305.16 MHz ( period = 3.277 ns )                    ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[4]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; CLK        ; CLK      ; None                        ; None                      ; 1.390 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[6]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; CLK        ; CLK      ; None                        ; None                      ; 1.364 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.940 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.940 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.940 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.940 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.940 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.940 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.940 ns                ;
; N/A                                     ; 315.26 MHz ( period = 3.172 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.940 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.925 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.925 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.925 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.925 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.925 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.925 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.925 ns                ;
; N/A                                     ; 316.76 MHz ( period = 3.157 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.925 ns                ;
; N/A                                     ; 317.86 MHz ( period = 3.146 ns )                    ; lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[7]                            ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; CLK        ; CLK      ; None                        ; None                      ; 1.328 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 318.07 MHz ( period = 3.144 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.980 ns                ;
; N/A                                     ; 325.52 MHz ( period = 3.072 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 325.52 MHz ( period = 3.072 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 325.52 MHz ( period = 3.072 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 325.52 MHz ( period = 3.072 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 325.52 MHz ( period = 3.072 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 325.52 MHz ( period = 3.072 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 325.52 MHz ( period = 3.072 ns )                    ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; CLK        ; CLK      ; None                        ; None                      ; 3.914 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                   ;                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                              ; To                                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 2.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 2.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 2.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 2.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 2.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 2.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]           ; CLK        ; CLK      ; None                       ; None                       ; 2.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 2.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]           ; CLK        ; CLK      ; None                       ; None                       ; 2.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK        ; CLK      ; None                       ; None                       ; 2.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]           ; CLK        ; CLK      ; None                       ; None                       ; 2.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 2.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK        ; CLK      ; None                       ; None                       ; 2.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]           ; CLK        ; CLK      ; None                       ; None                       ; 2.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLK        ; CLK      ; None                       ; None                       ; 3.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 2.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.363 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]           ; CLK        ; CLK      ; None                       ; None                       ; 2.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK        ; CLK      ; None                       ; None                       ; 3.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK        ; CLK      ; None                       ; None                       ; 2.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] ; CLK        ; CLK      ; None                       ; None                       ; 3.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg0      ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg1      ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg2      ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg3      ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg4      ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg5      ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg6      ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_6l71:auto_generated|ram_block1a0~porta_address_reg7      ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; CLK        ; CLK      ; None                       ; None                       ; 3.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK        ; CLK      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK        ; CLK      ; None                       ; None                       ; 3.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK        ; CLK      ; None                       ; None                       ; 3.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]                            ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.292 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                               ;                                                           ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                             ;
+-------+--------------+------------+------+-----------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                        ; To Clock ;
+-------+--------------+------------+------+-----------------------------------------------------------+----------+
; N/A   ; None         ; 4.467 ns   ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]           ; CLK      ;
; N/A   ; None         ; 4.462 ns   ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]           ; CLK      ;
; N/A   ; None         ; 4.433 ns   ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]           ; CLK      ;
; N/A   ; None         ; 4.388 ns   ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]           ; CLK      ;
; N/A   ; None         ; 4.380 ns   ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]           ; CLK      ;
; N/A   ; None         ; 4.303 ns   ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]           ; CLK      ;
; N/A   ; None         ; 2.805 ns   ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]           ; CLK      ;
; N/A   ; None         ; 2.754 ns   ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]           ; CLK      ;
; N/A   ; None         ; 2.719 ns   ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]           ; CLK      ;
; N/A   ; None         ; 2.622 ns   ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]           ; CLK      ;
; N/A   ; None         ; 2.566 ns   ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]           ; CLK      ;
; N/A   ; None         ; 2.059 ns   ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 2.042 ns   ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 1.982 ns   ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 1.881 ns   ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 1.860 ns   ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; 1.854 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]           ; CLK      ;
; N/A   ; None         ; 1.778 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 1.777 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]           ; CLK      ;
; N/A   ; None         ; 1.764 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]           ; CLK      ;
; N/A   ; None         ; 1.745 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 1.744 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]           ; CLK      ;
; N/A   ; None         ; 1.660 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 1.660 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]           ; CLK      ;
; N/A   ; None         ; 1.649 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 1.649 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]           ; CLK      ;
; N/A   ; None         ; 1.639 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 1.638 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]           ; CLK      ;
; N/A   ; None         ; 1.636 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 1.635 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]           ; CLK      ;
; N/A   ; None         ; 1.586 ns   ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 1.577 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 1.575 ns   ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]           ; CLK      ;
; N/A   ; None         ; 1.530 ns   ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 1.525 ns   ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; 1.495 ns   ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 1.448 ns   ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 1.444 ns   ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 1.424 ns   ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 1.419 ns   ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 1.403 ns   ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 1.393 ns   ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 1.376 ns   ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 1.374 ns   ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 1.349 ns   ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 1.346 ns   ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 1.330 ns   ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 1.312 ns   ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 1.309 ns   ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 1.300 ns   ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 1.294 ns   ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 1.285 ns   ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 1.253 ns   ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 1.244 ns   ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 1.237 ns   ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 1.229 ns   ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; 1.157 ns   ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 1.138 ns   ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 1.132 ns   ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 1.121 ns   ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 1.107 ns   ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 1.094 ns   ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 1.081 ns   ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 1.069 ns   ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 1.047 ns   ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 1.044 ns   ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; 1.013 ns   ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 1.013 ns   ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 0.998 ns   ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 0.978 ns   ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 0.924 ns   ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; 0.920 ns   ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 0.911 ns   ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 0.888 ns   ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 0.871 ns   ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 0.821 ns   ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 0.780 ns   ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 0.771 ns   ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 0.748 ns   ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 0.748 ns   ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 0.740 ns   ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; 0.739 ns   ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 0.706 ns   ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 0.668 ns   ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 0.645 ns   ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 0.642 ns   ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 0.543 ns   ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 0.541 ns   ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 0.533 ns   ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 0.517 ns   ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 0.456 ns   ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; 0.385 ns   ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 0.351 ns   ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 0.347 ns   ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 0.260 ns   ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 0.257 ns   ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]           ; CLK      ;
; N/A   ; None         ; 0.225 ns   ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK      ;
; N/A   ; None         ; 0.104 ns   ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 0.102 ns   ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK      ;
; N/A   ; None         ; 0.087 ns   ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 0.084 ns   ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK      ;
; N/A   ; None         ; 0.082 ns   ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A   ; None         ; 0.018 ns   ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]           ; CLK      ;
; N/A   ; None         ; -0.045 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK      ;
; N/A   ; None         ; -0.048 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
+-------+--------------+------------+------+-----------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                   ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 13.790 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                              ; 111[1]     ; CLK        ;
; N/A                                     ; None                                                ; 13.763 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                              ; 010[2]     ; CLK        ;
; N/A                                     ; None                                                ; 13.643 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]                              ; 011[3]     ; CLK        ;
; N/A                                     ; None                                                ; 13.631 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                              ; 010[3]     ; CLK        ;
; N/A                                     ; None                                                ; 13.544 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]                              ; 110[0]     ; CLK        ;
; N/A                                     ; None                                                ; 13.538 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]                              ; 110[1]     ; CLK        ;
; N/A                                     ; None                                                ; 13.453 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8]                              ; 000[8]     ; CLK        ;
; N/A                                     ; None                                                ; 13.384 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]                              ; 100[3]     ; CLK        ;
; N/A                                     ; None                                                ; 13.343 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                              ; 110[4]     ; CLK        ;
; N/A                                     ; None                                                ; 13.287 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]                              ; 100[1]     ; CLK        ;
; N/A                                     ; None                                                ; 13.270 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0]                              ; 000[0]     ; CLK        ;
; N/A                                     ; None                                                ; 13.224 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6]                              ; 100[6]     ; CLK        ;
; N/A                                     ; None                                                ; 13.221 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]                              ; 110[3]     ; CLK        ;
; N/A                                     ; None                                                ; 13.206 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6]                              ; 010[6]     ; CLK        ;
; N/A                                     ; None                                                ; 13.204 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]                              ; 101[3]     ; CLK        ;
; N/A                                     ; None                                                ; 13.163 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8]                              ; 110[8]     ; CLK        ;
; N/A                                     ; None                                                ; 13.103 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8]                              ; 111[8]     ; CLK        ;
; N/A                                     ; None                                                ; 13.100 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6]                              ; 111[6]     ; CLK        ;
; N/A                                     ; None                                                ; 13.076 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]                                        ; word1[8]   ; CLK        ;
; N/A                                     ; None                                                ; 13.050 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7]                              ; 001[7]     ; CLK        ;
; N/A                                     ; None                                                ; 13.048 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3]                              ; 001[3]     ; CLK        ;
; N/A                                     ; None                                                ; 13.045 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]                              ; 100[2]     ; CLK        ;
; N/A                                     ; None                                                ; 13.028 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]                              ; 101[4]     ; CLK        ;
; N/A                                     ; None                                                ; 12.991 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]                                        ; word1[4]   ; CLK        ;
; N/A                                     ; None                                                ; 12.972 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7]                              ; 101[7]     ; CLK        ;
; N/A                                     ; None                                                ; 12.969 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8]                              ; 010[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.904 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1]                              ; 000[1]     ; CLK        ;
; N/A                                     ; None                                                ; 12.885 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]                              ; 100[4]     ; CLK        ;
; N/A                                     ; None                                                ; 12.882 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2]                              ; 001[2]     ; CLK        ;
; N/A                                     ; None                                                ; 12.880 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3]                              ; 000[3]     ; CLK        ;
; N/A                                     ; None                                                ; 12.853 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]                                        ; word1[3]   ; CLK        ;
; N/A                                     ; None                                                ; 12.852 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7]                              ; 110[7]     ; CLK        ;
; N/A                                     ; None                                                ; 12.850 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]                              ; 111[4]     ; CLK        ;
; N/A                                     ; None                                                ; 12.837 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]                              ; 111[5]     ; CLK        ;
; N/A                                     ; None                                                ; 12.826 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6]                              ; 101[6]     ; CLK        ;
; N/A                                     ; None                                                ; 12.806 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7]                              ; 010[7]     ; CLK        ;
; N/A                                     ; None                                                ; 12.801 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6]                              ; 110[6]     ; CLK        ;
; N/A                                     ; None                                                ; 12.798 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]                                        ; word1[5]   ; CLK        ;
; N/A                                     ; None                                                ; 12.793 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                              ; 100[5]     ; CLK        ;
; N/A                                     ; None                                                ; 12.786 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8]                              ; 001[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.784 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]                                        ; word1[7]   ; CLK        ;
; N/A                                     ; None                                                ; 12.783 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]                              ; 111[3]     ; CLK        ;
; N/A                                     ; None                                                ; 12.783 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                              ; 101[5]     ; CLK        ;
; N/A                                     ; None                                                ; 12.777 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2]                              ; 000[2]     ; CLK        ;
; N/A                                     ; None                                                ; 12.765 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8]                              ; 100[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.754 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8]                              ; 011[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.725 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7]                              ; 111[7]     ; CLK        ;
; N/A                                     ; None                                                ; 12.725 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                              ; 110[2]     ; CLK        ;
; N/A                                     ; None                                                ; 12.719 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                              ; 011[0]     ; CLK        ;
; N/A                                     ; None                                                ; 12.712 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]                              ; 010[5]     ; CLK        ;
; N/A                                     ; None                                                ; 12.686 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]                              ; 100[0]     ; CLK        ;
; N/A                                     ; None                                                ; 12.672 ns  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]                              ; 110[5]     ; CLK        ;
; N/A                                     ; None                                                ; 12.672 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6]                              ; 001[6]     ; CLK        ;
; N/A                                     ; None                                                ; 12.641 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8]                              ; 101[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.616 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 100[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.570 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]                                        ; word1[6]   ; CLK        ;
; N/A                                     ; None                                                ; 12.567 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5]                              ; 000[5]     ; CLK        ;
; N/A                                     ; None                                                ; 12.563 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]                              ; 011[2]     ; CLK        ;
; N/A                                     ; None                                                ; 12.547 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4]                              ; 001[4]     ; CLK        ;
; N/A                                     ; None                                                ; 12.534 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]                              ; 011[4]     ; CLK        ;
; N/A                                     ; None                                                ; 12.515 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5]                              ; 001[5]     ; CLK        ;
; N/A                                     ; None                                                ; 12.480 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7]                              ; 000[7]     ; CLK        ;
; N/A                                     ; None                                                ; 12.473 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]                              ; 111[0]     ; CLK        ;
; N/A                                     ; None                                                ; 12.470 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 100[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.453 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6]                              ; 011[6]     ; CLK        ;
; N/A                                     ; None                                                ; 12.437 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 100[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.429 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 100[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.397 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]                              ; 011[5]     ; CLK        ;
; N/A                                     ; None                                                ; 12.394 ns  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7]                              ; 100[7]     ; CLK        ;
; N/A                                     ; None                                                ; 12.387 ns  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]                              ; 111[2]     ; CLK        ;
; N/A                                     ; None                                                ; 12.378 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                              ; 011[1]     ; CLK        ;
; N/A                                     ; None                                                ; 12.371 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]                              ; 101[2]     ; CLK        ;
; N/A                                     ; None                                                ; 12.366 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                              ; 001[0]     ; CLK        ;
; N/A                                     ; None                                                ; 12.349 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]                              ; 010[4]     ; CLK        ;
; N/A                                     ; None                                                ; 12.348 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                              ; 010[0]     ; CLK        ;
; N/A                                     ; None                                                ; 12.345 ns  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1]                              ; 001[1]     ; CLK        ;
; N/A                                     ; None                                                ; 12.344 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]                              ; 101[0]     ; CLK        ;
; N/A                                     ; None                                                ; 12.335 ns  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                              ; 101[1]     ; CLK        ;
; N/A                                     ; None                                                ; 12.328 ns  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                              ; 010[1]     ; CLK        ;
; N/A                                     ; None                                                ; 12.281 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                        ; 100[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.266 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                        ; 100[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.255 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6]                              ; 000[6]     ; CLK        ;
; N/A                                     ; None                                                ; 12.229 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]                                        ; data[4]    ; CLK        ;
; N/A                                     ; None                                                ; 12.227 ns  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7]                              ; 011[7]     ; CLK        ;
; N/A                                     ; None                                                ; 12.141 ns  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4]                              ; 000[4]     ; CLK        ;
; N/A                                     ; None                                                ; 12.100 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; 100[8]     ; CLK        ;
; N/A                                     ; None                                                ; 12.052 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; 100[8]     ; CLK        ;
; N/A                                     ; None                                                ; 11.931 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; 100[8]     ; CLK        ;
; N/A                                     ; None                                                ; 11.898 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 100[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.752 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 100[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.733 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 101[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.719 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 100[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.711 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 100[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.703 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]                                        ; data[6]    ; CLK        ;
; N/A                                     ; None                                                ; 11.690 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 110[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.675 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                        ; data[0]    ; CLK        ;
; N/A                                     ; None                                                ; 11.663 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]                                        ; data[8]    ; CLK        ;
; N/A                                     ; None                                                ; 11.605 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 100[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.577 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 110[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.564 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 101[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.563 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                        ; 100[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.553 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 010[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.548 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                        ; 100[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.536 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 111[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.532 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 101[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.524 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 101[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.508 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]                                        ; data[7]    ; CLK        ;
; N/A                                     ; None                                                ; 11.484 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 110[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.476 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 110[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.459 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 100[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.439 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE                              ; data[1]    ; CLK        ;
; N/A                                     ; None                                                ; 11.427 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]                                        ; address[4] ; CLK        ;
; N/A                                     ; None                                                ; 11.426 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 100[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.418 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 100[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.408 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 010[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.398 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                        ; 101[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.382 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; 100[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.376 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 010[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.373 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                        ; 110[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.369 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 111[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.360 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                        ; 101[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.355 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                        ; 110[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.334 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; 100[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.331 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 010[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.323 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 010[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.305 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 010[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.294 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 111[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.286 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 111[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.270 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                        ; 100[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.255 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                        ; 100[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.243 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 111[2]     ; CLK        ;
; N/A                                     ; None                                                ; 11.231 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 010[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.218 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                        ; 010[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.213 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; 100[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.210 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 111[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.204 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                        ; 010[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.201 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                        ; 111[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.195 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 111[8]     ; CLK        ;
; N/A                                     ; None                                                ; 11.193 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]                                        ; data[3]    ; CLK        ;
; N/A                                     ; None                                                ; 11.190 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 111[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.187 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 111[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.168 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]                                        ; address[6] ; CLK        ;
; N/A                                     ; None                                                ; 11.165 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                        ; 111[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.160 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 010[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.154 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 010[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.146 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 010[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.135 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; 110[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.089 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; 100[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.087 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; 110[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.083 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 010[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.076 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 111[2]     ; CLK        ;
; N/A                                     ; None                                                ; 11.075 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 010[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.050 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; 111[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.043 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 111[4]     ; CLK        ;
; N/A                                     ; None                                                ; 11.041 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; 100[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.041 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                        ; 010[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.039 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; 010[0]     ; CLK        ;
; N/A                                     ; None                                                ; 11.028 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 111[8]     ; CLK        ;
; N/A                                     ; None                                                ; 11.027 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                        ; 010[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.026 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; 101[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.023 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 111[5]     ; CLK        ;
; N/A                                     ; None                                                ; 11.020 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]                                        ; 111[7]     ; CLK        ;
; N/A                                     ; None                                                ; 11.015 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 101[2]     ; CLK        ;
; N/A                                     ; None                                                ; 11.002 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; 111[1]     ; CLK        ;
; N/A                                     ; None                                                ; 11.001 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 111[2]     ; CLK        ;
; N/A                                     ; None                                                ; 10.997 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 101[8]     ; CLK        ;
; N/A                                     ; None                                                ; 10.996 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 111[0]     ; CLK        ;
; N/A                                     ; None                                                ; 10.993 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 111[2]     ; CLK        ;
; N/A                                     ; None                                                ; 10.991 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; 010[0]     ; CLK        ;
; N/A                                     ; None                                                ; 10.978 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] ; 101[5]     ; CLK        ;
; N/A                                     ; None                                                ; 10.973 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 101[3]     ; CLK        ;
; N/A                                     ; None                                                ; 10.970 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                        ; 010[7]     ; CLK        ;
; N/A                                     ; None                                                ; 10.968 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 111[4]     ; CLK        ;
; N/A                                     ; None                                                ; 10.966 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; 110[4]     ; CLK        ;
; N/A                                     ; None                                                ; 10.960 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 111[4]     ; CLK        ;
; N/A                                     ; None                                                ; 10.958 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 010[2]     ; CLK        ;
; N/A                                     ; None                                                ; 10.956 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                        ; 010[7]     ; CLK        ;
; N/A                                     ; None                                                ; 10.953 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 111[8]     ; CLK        ;
; N/A                                     ; None                                                ; 10.948 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 111[5]     ; CLK        ;
; N/A                                     ; None                                                ; 10.946 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]~DUPLICATE                              ; data[5]    ; CLK        ;
; N/A                                     ; None                                                ; 10.945 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                        ; 111[7]     ; CLK        ;
; N/A                                     ; None                                                ; 10.945 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 111[8]     ; CLK        ;
; N/A                                     ; None                                                ; 10.940 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 111[5]     ; CLK        ;
; N/A                                     ; None                                                ; 10.937 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]                                        ; 111[7]     ; CLK        ;
; N/A                                     ; None                                                ; 10.936 ns  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE                              ; data[2]    ; CLK        ;
; N/A                                     ; None                                                ; 10.920 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 101[0]     ; CLK        ;
; N/A                                     ; None                                                ; 10.920 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; 100[5]     ; CLK        ;
; N/A                                     ; None                                                ; 10.911 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 010[3]     ; CLK        ;
; N/A                                     ; None                                                ; 10.908 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                        ; 111[2]     ; CLK        ;
; N/A                                     ; None                                                ; 10.908 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 111[3]     ; CLK        ;
; N/A                                     ; None                                                ; 10.899 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 110[1]     ; CLK        ;
; N/A                                     ; None                                                ; 10.896 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 001[0]     ; CLK        ;
; N/A                                     ; None                                                ; 10.886 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 001[5]     ; CLK        ;
; N/A                                     ; None                                                ; 10.881 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; 111[1]     ; CLK        ;
; N/A                                     ; None                                                ; 10.876 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 001[4]     ; CLK        ;
; N/A                                     ; None                                                ; 10.875 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                        ; 111[4]     ; CLK        ;
; N/A                                     ; None                                                ; 10.872 ns  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]                                        ; 111[2]     ; CLK        ;
; N/A                                     ; None                                                ; 10.870 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] ; 010[0]     ; CLK        ;
; N/A                                     ; None                                                ; 10.868 ns  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                        ; 010[8]     ; CLK        ;
; N/A                                     ; None                                                ; 10.862 ns  ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] ; 010[1]     ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                        ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------------------------------+------------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 11.545 ns       ; CLK  ; data[4] ;
; N/A   ; None              ; 11.001 ns       ; CLK  ; data[8] ;
; N/A   ; None              ; 10.902 ns       ; CLK  ; data[6] ;
; N/A   ; None              ; 10.829 ns       ; CLK  ; data[7] ;
; N/A   ; None              ; 10.816 ns       ; CLK  ; data[0] ;
; N/A   ; None              ; 10.641 ns       ; CLK  ; data[1] ;
; N/A   ; None              ; 10.530 ns       ; CLK  ; data[3] ;
; N/A   ; None              ; 10.154 ns       ; CLK  ; data[5] ;
; N/A   ; None              ; 10.145 ns       ; CLK  ; data[2] ;
+-------+-------------------+-----------------+------+---------+


+-----------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                    ;
+---------------+-------------+-----------+------+-----------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                        ; To Clock ;
+---------------+-------------+-----------+------+-----------------------------------------------------------+----------+
; N/A           ; None        ; 5.468 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 5.454 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 5.249 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 5.217 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 5.168 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 5.038 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 5.008 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 4.941 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 4.919 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 4.898 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 4.887 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6]           ; CLK      ;
; N/A           ; None        ; 4.884 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 4.875 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 4.863 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 4.856 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 4.853 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 4.850 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 4.824 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 4.817 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 4.775 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]           ; CLK      ;
; N/A           ; None        ; 4.775 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]           ; CLK      ;
; N/A           ; None        ; 4.749 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 4.745 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 4.733 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5]           ; CLK      ;
; N/A           ; None        ; 4.695 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 4.676 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 4.670 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 4.660 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 4.653 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8]           ; CLK      ;
; N/A           ; None        ; 4.646 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 4.627 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 4.622 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 4.612 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 4.608 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7]           ; CLK      ;
; N/A           ; None        ; 4.588 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 4.558 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 4.554 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 4.544 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 4.544 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 4.532 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 4.500 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 4.487 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 4.485 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; 4.464 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 4.415 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 4.403 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 4.397 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 4.376 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 4.359 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 4.335 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 4.314 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 4.305 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 4.303 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; 4.290 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 4.274 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 4.273 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 4.258 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 4.257 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 4.254 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 4.253 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; 4.215 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 4.205 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 4.205 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 4.186 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 4.169 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 4.164 ns  ; CLK  ; regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 4.163 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 4.133 ns  ; CLK  ; regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 4.096 ns  ; CLK  ; regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; 4.078 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 3.995 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; 3.793 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 3.766 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] ; CLK      ;
; N/A           ; None        ; 3.762 ns  ; CLK  ; regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; 3.704 ns  ; CLK  ; regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 3.608 ns  ; CLK  ; regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 3.552 ns  ; CLK  ; regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; 3.545 ns  ; CLK  ; regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; 3.172 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]           ; CLK      ;
; N/A           ; None        ; 3.170 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]~DUPLICATE ; CLK      ;
; N/A           ; None        ; 2.918 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]           ; CLK      ;
; N/A           ; None        ; 2.917 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]~DUPLICATE ; CLK      ;
; N/A           ; None        ; 2.906 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]           ; CLK      ;
; N/A           ; None        ; 2.905 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE ; CLK      ;
; N/A           ; None        ; 2.890 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE ; CLK      ;
; N/A           ; None        ; 2.890 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]           ; CLK      ;
; N/A           ; None        ; 2.826 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]           ; CLK      ;
; N/A           ; None        ; 2.825 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]~DUPLICATE ; CLK      ;
; N/A           ; None        ; 2.813 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]~DUPLICATE ; CLK      ;
; N/A           ; None        ; 2.813 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]           ; CLK      ;
; N/A           ; None        ; 2.812 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7]           ; CLK      ;
; N/A           ; None        ; 2.811 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]           ; CLK      ;
; N/A           ; None        ; 2.810 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE ; CLK      ;
; N/A           ; None        ; 2.735 ns  ; CLK  ; lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8]           ; CLK      ;
; N/A           ; None        ; 2.231 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6]           ; CLK      ;
; N/A           ; None        ; 2.196 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5]           ; CLK      ;
; N/A           ; None        ; 2.169 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]           ; CLK      ;
; N/A           ; None        ; 2.116 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4]           ; CLK      ;
; N/A           ; None        ; 2.071 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]           ; CLK      ;
; N/A           ; None        ; 0.734 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]           ; CLK      ;
; N/A           ; None        ; 0.660 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]           ; CLK      ;
; N/A           ; None        ; 0.453 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]           ; CLK      ;
; N/A           ; None        ; 0.406 ns  ; CLK  ; lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]           ; CLK      ;
; N/A           ; None        ; 0.383 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]           ; CLK      ;
; N/A           ; None        ; 0.382 ns  ; CLK  ; lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]           ; CLK      ;
+---------------+-------------+-----------+------+-----------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Oct 25 17:28:41 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only
Info: Timing Analysis is analyzing one or more registers as latches
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]~DUPLICATE is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]~DUPLICATE is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2]~DUPLICATE is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5]~DUPLICATE is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4]~DUPLICATE is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[6]~DUPLICATE is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3]~DUPLICATE is a latch
    Info: Register lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[8] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[6] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1] is a latch
    Info: Register regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0] is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode38w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode28w[3]" as buffer
    Info: Detected gated clock "regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode1w[3]" as buffer
    Info: Detected gated clock "inst29" as buffer
    Info: Detected ripple clock "lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_59j:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "inst50[2]~10" as buffer
    Info: Detected gated clock "inst50[1]~8" as buffer
    Info: Detected gated clock "inst50[0]~9" as buffer
    Info: Detected gated clock "inst27" as buffer
    Info: Detected gated clock "lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "inst33" as buffer
    Info: Detected ripple clock "lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" as buffer
Info: Clock "CLK" has Internal fmax of 166.64 MHz between source register "lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]" and destination memory "lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7" (period= 6.001 ns)
    Info: + Longest register to memory delay is 1.293 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 1; REG Node = 'lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]'
        Info: 2: + IC(0.292 ns) + CELL(0.053 ns) = 0.345 ns; Loc. = LCCOMB_X19_Y13_N6; Fanout = 3; COMB Node = 'inst50[7]~11'
        Info: 3: + IC(0.845 ns) + CELL(0.103 ns) = 1.293 ns; Loc. = M4K_X20_Y12; Fanout = 9; MEM Node = 'lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7'
        Info: Total cell delay = 0.156 ns ( 12.06 % )
        Info: Total interconnect delay = 1.137 ns ( 87.94 % )
    Info: - Smallest clock skew is -4.592 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 2.340 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.662 ns) + CELL(0.481 ns) = 2.340 ns; Loc. = M4K_X20_Y12; Fanout = 9; MEM Node = 'lpm_ram_dq0:inst20|altsyncram:altsyncram_component|altsyncram_f1d1:auto_generated|ram_block1a0~porta_address_reg7'
            Info: Total cell delay = 1.335 ns ( 57.05 % )
            Info: Total interconnect delay = 1.005 ns ( 42.95 % )
        Info: - Longest clock path from clock "CLK" to source register is 6.932 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(1.376 ns) + CELL(0.712 ns) = 2.942 ns; Loc. = LCFF_X19_Y13_N1; Fanout = 23; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: 3: + IC(0.687 ns) + CELL(0.346 ns) = 3.975 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 4; COMB Node = 'inst29'
            Info: 4: + IC(1.395 ns) + CELL(0.000 ns) = 5.370 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'inst29~clkctrl'
            Info: 5: + IC(0.895 ns) + CELL(0.667 ns) = 6.932 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 1; REG Node = 'lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[7]'
            Info: Total cell delay = 2.579 ns ( 37.20 % )
            Info: Total interconnect delay = 4.353 ns ( 62.80 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]" and destination pin or register "regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]" for clock "CLK" (Hold time is 4.658 ns)
    Info: + Largest clock skew is 7.005 ns
        Info: + Longest clock path from clock "CLK" to destination register is 9.853 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(1.376 ns) + CELL(0.712 ns) = 2.942 ns; Loc. = LCFF_X19_Y13_N3; Fanout = 23; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]'
            Info: 3: + IC(0.666 ns) + CELL(0.346 ns) = 3.954 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 4; COMB Node = 'inst27'
            Info: 4: + IC(0.312 ns) + CELL(0.761 ns) = 5.027 ns; Loc. = LCFF_X22_Y13_N27; Fanout = 4; REG Node = 'lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]'
            Info: 5: + IC(0.557 ns) + CELL(0.272 ns) = 5.856 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 10; COMB Node = 'inst50[1]~8'
            Info: 6: + IC(0.614 ns) + CELL(0.228 ns) = 6.698 ns; Loc. = LCCOMB_X23_Y13_N30; Fanout = 10; COMB Node = 'regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]'
            Info: 7: + IC(1.573 ns) + CELL(0.000 ns) = 8.271 ns; Loc. = CLKCTRL_G5; Fanout = 9; COMB Node = 'regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3]~clkctrl'
            Info: 8: + IC(0.915 ns) + CELL(0.667 ns) = 9.853 ns; Loc. = LCFF_X25_Y12_N17; Fanout = 1; REG Node = 'regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]'
            Info: Total cell delay = 3.840 ns ( 38.97 % )
            Info: Total interconnect delay = 6.013 ns ( 61.03 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.848 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'
            Info: 2: + IC(1.376 ns) + CELL(0.618 ns) = 2.848 ns; Loc. = LCFF_X19_Y13_N1; Fanout = 23; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 51.69 % )
            Info: Total interconnect delay = 1.376 ns ( 48.31 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 2.402 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N1; Fanout = 23; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0]'
        Info: 2: + IC(0.635 ns) + CELL(0.053 ns) = 0.688 ns; Loc. = LCCOMB_X23_Y13_N6; Fanout = 24; COMB Node = 'lpm_compare3:inst58|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]'
        Info: 3: + IC(0.636 ns) + CELL(0.053 ns) = 1.377 ns; Loc. = LCCOMB_X23_Y12_N12; Fanout = 8; COMB Node = 'inst53[1]~16'
        Info: 4: + IC(0.479 ns) + CELL(0.546 ns) = 2.402 ns; Loc. = LCFF_X25_Y12_N17; Fanout = 1; REG Node = 'regs:inst1|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 0.652 ns ( 27.14 % )
        Info: Total interconnect delay = 1.750 ns ( 72.86 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]" (data pin = "CLK", clock pin = "CLK") is 4.467 ns
    Info: + Longest pin to register delay is 7.711 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(4.415 ns) + CELL(0.366 ns) = 5.635 ns; Loc. = LCCOMB_X23_Y13_N4; Fanout = 16; COMB Node = 'inst14'
        Info: 3: + IC(0.692 ns) + CELL(0.272 ns) = 6.599 ns; Loc. = LCCOMB_X23_Y12_N24; Fanout = 8; COMB Node = 'inst53[2]~15'
        Info: 4: + IC(0.566 ns) + CELL(0.546 ns) = 7.711 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 1; REG Node = 'lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 2.038 ns ( 26.43 % )
        Info: Total interconnect delay = 5.673 ns ( 73.57 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.334 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(1.360 ns) + CELL(0.225 ns) = 2.439 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 4; COMB Node = 'inst29'
        Info: 3: + IC(0.228 ns) + CELL(0.667 ns) = 3.334 ns; Loc. = LCFF_X23_Y13_N19; Fanout = 1; REG Node = 'lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.746 ns ( 52.37 % )
        Info: Total interconnect delay = 1.588 ns ( 47.63 % )
Info: tco from clock "CLK" to destination pin "111[1]" through register "regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]" is 13.790 ns
    Info: + Longest clock path from clock "CLK" to source register is 9.818 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(1.376 ns) + CELL(0.712 ns) = 2.942 ns; Loc. = LCFF_X19_Y13_N3; Fanout = 23; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]'
        Info: 3: + IC(0.666 ns) + CELL(0.346 ns) = 3.954 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 4; COMB Node = 'inst27'
        Info: 4: + IC(0.312 ns) + CELL(0.761 ns) = 5.027 ns; Loc. = LCFF_X22_Y13_N27; Fanout = 4; REG Node = 'lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 5: + IC(0.557 ns) + CELL(0.272 ns) = 5.856 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 10; COMB Node = 'inst50[1]~8'
        Info: 6: + IC(0.819 ns) + CELL(0.154 ns) = 6.829 ns; Loc. = LCCOMB_X22_Y12_N30; Fanout = 10; COMB Node = 'regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]'
        Info: 7: + IC(1.415 ns) + CELL(0.000 ns) = 8.244 ns; Loc. = CLKCTRL_G12; Fanout = 9; COMB Node = 'regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode78w[3]~clkctrl'
        Info: 8: + IC(0.907 ns) + CELL(0.667 ns) = 9.818 ns; Loc. = LCFF_X26_Y16_N1; Fanout = 1; REG Node = 'regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 3.766 ns ( 38.36 % )
        Info: Total interconnect delay = 6.052 ns ( 61.64 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y16_N1; Fanout = 1; REG Node = 'regs:inst1|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 2: + IC(1.724 ns) + CELL(2.154 ns) = 3.878 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = '111[1]'
        Info: Total cell delay = 2.154 ns ( 55.54 % )
        Info: Total interconnect delay = 1.724 ns ( 44.46 % )
Info: Longest tpd from source pin "CLK" to destination pin "data[4]" is 11.545 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'
    Info: 2: + IC(4.415 ns) + CELL(0.366 ns) = 5.635 ns; Loc. = LCCOMB_X23_Y13_N4; Fanout = 16; COMB Node = 'inst14'
    Info: 3: + IC(0.693 ns) + CELL(0.378 ns) = 6.706 ns; Loc. = LCCOMB_X23_Y12_N0; Fanout = 19; COMB Node = 'inst53[4]~13'
    Info: 4: + IC(2.887 ns) + CELL(1.952 ns) = 11.545 ns; Loc. = PIN_U6; Fanout = 0; PIN Node = 'data[4]'
    Info: Total cell delay = 3.550 ns ( 30.75 % )
    Info: Total interconnect delay = 7.995 ns ( 69.25 % )
Info: th for register "regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "CLK", clock pin = "CLK") is 5.468 ns
    Info: + Longest clock path from clock "CLK" to destination register is 10.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(1.376 ns) + CELL(0.712 ns) = 2.942 ns; Loc. = LCFF_X19_Y13_N3; Fanout = 23; REG Node = 'lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1]'
        Info: 3: + IC(0.666 ns) + CELL(0.346 ns) = 3.954 ns; Loc. = LCCOMB_X21_Y13_N12; Fanout = 4; COMB Node = 'inst27'
        Info: 4: + IC(0.312 ns) + CELL(0.761 ns) = 5.027 ns; Loc. = LCFF_X22_Y13_N27; Fanout = 4; REG Node = 'lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 5: + IC(0.557 ns) + CELL(0.272 ns) = 5.856 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 10; COMB Node = 'inst50[1]~8'
        Info: 6: + IC(0.988 ns) + CELL(0.053 ns) = 6.897 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 10; COMB Node = 'regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]'
        Info: 7: + IC(1.583 ns) + CELL(0.000 ns) = 8.480 ns; Loc. = CLKCTRL_G7; Fanout = 9; COMB Node = 'regs:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode68w[3]~clkctrl'
        Info: 8: + IC(0.894 ns) + CELL(0.667 ns) = 10.041 ns; Loc. = LCFF_X21_Y17_N1; Fanout = 1; REG Node = 'regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 3.665 ns ( 36.50 % )
        Info: Total interconnect delay = 6.376 ns ( 63.50 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.722 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'CLK'
        Info: 2: + IC(1.403 ns) + CELL(0.346 ns) = 2.603 ns; Loc. = LCCOMB_X23_Y13_N14; Fanout = 17; COMB Node = 'inst33'
        Info: 3: + IC(0.601 ns) + CELL(0.053 ns) = 3.257 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 11; COMB Node = 'inst53[0]~17'
        Info: 4: + IC(0.919 ns) + CELL(0.546 ns) = 4.722 ns; Loc. = LCFF_X21_Y17_N1; Fanout = 1; REG Node = 'regs:inst1|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.799 ns ( 38.10 % )
        Info: Total interconnect delay = 2.923 ns ( 61.90 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Sun Oct 25 17:28:41 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


