
embedded_labor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000005be  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00800060  000005be  00000652  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000e  00800076  00800076  00000668  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000668  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000698  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000098  00000000  00000000  000006d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000dbb  00000000  00000000  0000076c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000077f  00000000  00000000  00001527  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000830  00000000  00000000  00001ca6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000015c  00000000  00000000  000024d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004a6  00000000  00000000  00002634  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000515  00000000  00000000  00002ada  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  00002fef  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	ce c2       	rjmp	.+1436   	; 0x5a6 <__vector_4>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	96 c1       	rjmp	.+812    	; 0x33a <__vector_6>
   e:	fb c1       	rjmp	.+1014   	; 0x406 <__vector_7>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	5c c1       	rjmp	.+696    	; 0x2cc <__vector_9>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	22 c0       	rjmp	.+68     	; 0x5c <__bad_interrupt>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ee eb       	ldi	r30, 0xBE	; 190
  3a:	f5 e0       	ldi	r31, 0x05	; 5
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	a6 37       	cpi	r26, 0x76	; 118
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	20 e0       	ldi	r18, 0x00	; 0
  4a:	a6 e7       	ldi	r26, 0x76	; 118
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	a4 38       	cpi	r26, 0x84	; 132
  54:	b2 07       	cpc	r27, r18
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	d7 d0       	rcall	.+430    	; 0x208 <main>
  5a:	af c2       	rjmp	.+1374   	; 0x5ba <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <int2ascii>:
	
	lcd_cmd(cmd);
}

void lcd_clear() {
	lcd_cmd(0x01);
  5e:	fb 01       	movw	r30, r22
  60:	13 82       	std	Z+3, r1	; 0x03
  62:	99 e2       	ldi	r25, 0x29	; 41
  64:	89 9f       	mul	r24, r25
  66:	91 2d       	mov	r25, r1
  68:	11 24       	eor	r1, r1
  6a:	92 95       	swap	r25
  6c:	9f 70       	andi	r25, 0x0F	; 15
  6e:	20 e3       	ldi	r18, 0x30	; 48
  70:	29 0f       	add	r18, r25
  72:	20 83       	st	Z, r18
  74:	24 e6       	ldi	r18, 0x64	; 100
  76:	92 9f       	mul	r25, r18
  78:	80 19       	sub	r24, r0
  7a:	11 24       	eor	r1, r1
  7c:	9d ec       	ldi	r25, 0xCD	; 205
  7e:	89 9f       	mul	r24, r25
  80:	91 2d       	mov	r25, r1
  82:	11 24       	eor	r1, r1
  84:	96 95       	lsr	r25
  86:	96 95       	lsr	r25
  88:	96 95       	lsr	r25
  8a:	20 e3       	ldi	r18, 0x30	; 48
  8c:	29 0f       	add	r18, r25
  8e:	21 83       	std	Z+1, r18	; 0x01
  90:	99 0f       	add	r25, r25
  92:	29 2f       	mov	r18, r25
  94:	22 0f       	add	r18, r18
  96:	22 0f       	add	r18, r18
  98:	92 0f       	add	r25, r18
  9a:	89 1b       	sub	r24, r25
  9c:	80 5d       	subi	r24, 0xD0	; 208
  9e:	82 83       	std	Z+2, r24	; 0x02
  a0:	08 95       	ret

000000a2 <lcd_text>:
  a2:	dc 01       	movw	r26, r24
  a4:	8c 91       	ld	r24, X
  a6:	88 23       	and	r24, r24
  a8:	31 f1       	breq	.+76     	; 0xf6 <lcd_text+0x54>
  aa:	fd 01       	movw	r30, r26
  ac:	40 e0       	ldi	r20, 0x00	; 0
  ae:	92 b3       	in	r25, 0x12	; 18
  b0:	93 70       	andi	r25, 0x03	; 3
  b2:	92 bb       	out	0x12, r25	; 18
  b4:	92 9a       	sbi	0x12, 2	; 18
  b6:	93 9a       	sbi	0x12, 3	; 18
  b8:	22 b3       	in	r18, 0x12	; 18
  ba:	90 81       	ld	r25, Z
  bc:	90 7f       	andi	r25, 0xF0	; 240
  be:	92 2b       	or	r25, r18
  c0:	92 bb       	out	0x12, r25	; 18
  c2:	93 98       	cbi	0x12, 3	; 18
  c4:	93 9a       	sbi	0x12, 3	; 18
  c6:	92 b3       	in	r25, 0x12	; 18
  c8:	9f 70       	andi	r25, 0x0F	; 15
  ca:	92 bb       	out	0x12, r25	; 18
  cc:	82 b3       	in	r24, 0x12	; 18
  ce:	90 81       	ld	r25, Z
  d0:	50 e1       	ldi	r21, 0x10	; 16
  d2:	95 9f       	mul	r25, r21
  d4:	90 01       	movw	r18, r0
  d6:	11 24       	eor	r1, r1
  d8:	28 2b       	or	r18, r24
  da:	22 bb       	out	0x12, r18	; 18
  dc:	93 98       	cbi	0x12, 3	; 18
  de:	89 e9       	ldi	r24, 0x99	; 153
  e0:	93 e0       	ldi	r25, 0x03	; 3
  e2:	01 97       	sbiw	r24, 0x01	; 1
  e4:	f1 f7       	brne	.-4      	; 0xe2 <lcd_text+0x40>
  e6:	00 c0       	rjmp	.+0      	; 0xe8 <lcd_text+0x46>
  e8:	4f 5f       	subi	r20, 0xFF	; 255
  ea:	fd 01       	movw	r30, r26
  ec:	e4 0f       	add	r30, r20
  ee:	f1 1d       	adc	r31, r1
  f0:	80 81       	ld	r24, Z
  f2:	81 11       	cpse	r24, r1
  f4:	dc cf       	rjmp	.-72     	; 0xae <lcd_text+0xc>
  f6:	08 95       	ret

000000f8 <lcd_cmd>:
  f8:	92 b3       	in	r25, 0x12	; 18
  fa:	93 70       	andi	r25, 0x03	; 3
  fc:	92 bb       	out	0x12, r25	; 18
  fe:	93 9a       	sbi	0x12, 3	; 18
 100:	92 b3       	in	r25, 0x12	; 18
 102:	28 2f       	mov	r18, r24
 104:	20 7f       	andi	r18, 0xF0	; 240
 106:	92 2b       	or	r25, r18
 108:	92 bb       	out	0x12, r25	; 18
 10a:	93 98       	cbi	0x12, 3	; 18
 10c:	93 9a       	sbi	0x12, 3	; 18
 10e:	92 b3       	in	r25, 0x12	; 18
 110:	9f 70       	andi	r25, 0x0F	; 15
 112:	92 bb       	out	0x12, r25	; 18
 114:	22 b3       	in	r18, 0x12	; 18
 116:	30 e1       	ldi	r19, 0x10	; 16
 118:	83 9f       	mul	r24, r19
 11a:	c0 01       	movw	r24, r0
 11c:	11 24       	eor	r1, r1
 11e:	82 2b       	or	r24, r18
 120:	82 bb       	out	0x12, r24	; 18
 122:	93 98       	cbi	0x12, 3	; 18
 124:	89 e9       	ldi	r24, 0x99	; 153
 126:	93 e0       	ldi	r25, 0x03	; 3
 128:	01 97       	sbiw	r24, 0x01	; 1
 12a:	f1 f7       	brne	.-4      	; 0x128 <lcd_cmd+0x30>
 12c:	00 c0       	rjmp	.+0      	; 0x12e <lcd_cmd+0x36>
 12e:	08 95       	ret

00000130 <lcd_set_cursor>:
 130:	88 23       	and	r24, r24
 132:	21 f0       	breq	.+8      	; 0x13c <lcd_set_cursor+0xc>
 134:	81 30       	cpi	r24, 0x01	; 1
 136:	21 f4       	brne	.+8      	; 0x140 <lcd_set_cursor+0x10>
 138:	80 ec       	ldi	r24, 0xC0	; 192
 13a:	03 c0       	rjmp	.+6      	; 0x142 <lcd_set_cursor+0x12>
 13c:	80 e8       	ldi	r24, 0x80	; 128
 13e:	01 c0       	rjmp	.+2      	; 0x142 <lcd_set_cursor+0x12>
 140:	80 e0       	ldi	r24, 0x00	; 0
 142:	60 31       	cpi	r22, 0x10	; 16
 144:	08 f4       	brcc	.+2      	; 0x148 <lcd_set_cursor+0x18>
 146:	86 2b       	or	r24, r22
 148:	d7 df       	rcall	.-82     	; 0xf8 <lcd_cmd>
 14a:	08 95       	ret

0000014c <lcd_init>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 14c:	8f ef       	ldi	r24, 0xFF	; 255
 14e:	95 e3       	ldi	r25, 0x35	; 53
 150:	01 97       	sbiw	r24, 0x01	; 1
 152:	f1 f7       	brne	.-4      	; 0x150 <lcd_init+0x4>
 154:	00 c0       	rjmp	.+0      	; 0x156 <lcd_init+0xa>
 156:	00 00       	nop
}

void lcd_init(void)
{
	_delay_ms(15);			// wait 15ms
	PORTD &= ~(0b11111100);	// clear bits 2...7 of PORTD
 158:	82 b3       	in	r24, 0x12	; 18
 15a:	83 70       	andi	r24, 0x03	; 3
 15c:	82 bb       	out	0x12, r24	; 18
	PORTD |= E;				// rising edge of E
 15e:	93 9a       	sbi	0x12, 3	; 18
	PORTD |= RESET;			// set soft reset command
 160:	82 b3       	in	r24, 0x12	; 18
 162:	80 63       	ori	r24, 0x30	; 48
 164:	82 bb       	out	0x12, r24	; 18
	PORTD &= ~E;			// falling edge of E
 166:	93 98       	cbi	0x12, 3	; 18
 168:	8f ef       	ldi	r24, 0xFF	; 255
 16a:	91 e1       	ldi	r25, 0x11	; 17
 16c:	01 97       	sbiw	r24, 0x01	; 1
 16e:	f1 f7       	brne	.-4      	; 0x16c <lcd_init+0x20>
 170:	00 c0       	rjmp	.+0      	; 0x172 <lcd_init+0x26>
 172:	00 00       	nop
	_delay_ms(5);			// wait 5ms
	
	PORTD |= E;				// rising edge of E
 174:	93 9a       	sbi	0x12, 3	; 18
	PORTD |= RESET;			// set soft reset command
 176:	82 b3       	in	r24, 0x12	; 18
 178:	80 63       	ori	r24, 0x30	; 48
 17a:	82 bb       	out	0x12, r24	; 18
	PORTD &= ~E;			// falling edge of E
 17c:	93 98       	cbi	0x12, 3	; 18
 17e:	83 e3       	ldi	r24, 0x33	; 51
 180:	97 e0       	ldi	r25, 0x07	; 7
 182:	01 97       	sbiw	r24, 0x01	; 1
 184:	f1 f7       	brne	.-4      	; 0x182 <lcd_init+0x36>
	_delay_ms(2);			// wait 2ms
	
	PORTD |= E;				// rising edge of E
 186:	93 9a       	sbi	0x12, 3	; 18
	PORTD |= RESET;			// set soft reset command
 188:	82 b3       	in	r24, 0x12	; 18
 18a:	80 63       	ori	r24, 0x30	; 48
 18c:	82 bb       	out	0x12, r24	; 18
	PORTD &= ~E;			// falling edge of E
 18e:	93 98       	cbi	0x12, 3	; 18
 190:	89 e9       	ldi	r24, 0x99	; 153
 192:	93 e0       	ldi	r25, 0x03	; 3
 194:	01 97       	sbiw	r24, 0x01	; 1
 196:	f1 f7       	brne	.-4      	; 0x194 <lcd_init+0x48>
 198:	00 c0       	rjmp	.+0      	; 0x19a <lcd_init+0x4e>
	_delay_ms(1);			// wait 2ms
	
	PORTD &= ~(0b11111100);	// clear bits 2...7 of PORTD
 19a:	82 b3       	in	r24, 0x12	; 18
 19c:	83 70       	andi	r24, 0x03	; 3
 19e:	82 bb       	out	0x12, r24	; 18
	PORTD |= E;				// rising edge of E
 1a0:	93 9a       	sbi	0x12, 3	; 18
	PORTD |= (1<<PD5);		// set 4 bit interface
 1a2:	95 9a       	sbi	0x12, 5	; 18
	PORTD &= ~E;			// falling edge of E
 1a4:	93 98       	cbi	0x12, 3	; 18
 1a6:	89 e9       	ldi	r24, 0x99	; 153
 1a8:	93 e0       	ldi	r25, 0x03	; 3
 1aa:	01 97       	sbiw	r24, 0x01	; 1
 1ac:	f1 f7       	brne	.-4      	; 0x1aa <lcd_init+0x5e>
 1ae:	00 c0       	rjmp	.+0      	; 0x1b0 <lcd_init+0x64>
	_delay_ms(1);			// wait 2ms
	
	lcd_cmd(0x28);			// set 4 bit interface, 2 lines 5x7 dots
 1b0:	88 e2       	ldi	r24, 0x28	; 40
 1b2:	a2 df       	rcall	.-188    	; 0xf8 <lcd_cmd>
	lcd_cmd(0x08);			// LCD off
 1b4:	88 e0       	ldi	r24, 0x08	; 8
 1b6:	a0 df       	rcall	.-192    	; 0xf8 <lcd_cmd>
	lcd_cmd(0x01);			// clear LCD
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	9e df       	rcall	.-196    	; 0xf8 <lcd_cmd>
	lcd_cmd(0x06);			// ENTRY MODE: no shift, increase
 1bc:	86 e0       	ldi	r24, 0x06	; 6
 1be:	9c df       	rcall	.-200    	; 0xf8 <lcd_cmd>
	lcd_cmd(0x0F);			// LCD on
 1c0:	8f e0       	ldi	r24, 0x0F	; 15
 1c2:	9a df       	rcall	.-204    	; 0xf8 <lcd_cmd>
 1c4:	83 e3       	ldi	r24, 0x33	; 51
 1c6:	97 e0       	ldi	r25, 0x07	; 7
 1c8:	01 97       	sbiw	r24, 0x01	; 1
 1ca:	f1 f7       	brne	.-4      	; 0x1c8 <lcd_init+0x7c>
 1cc:	08 95       	ret

000001ce <timer_intr_init>:
volatile uint8_t ctrl_reg = 0x00;		// register for general control exchange

void timer_intr_init(void)
{
	/* Timer0 settings */
	TCCR0 = (1 << CS01);	// prescaler 8
 1ce:	82 e0       	ldi	r24, 0x02	; 2
 1d0:	83 bf       	out	0x33, r24	; 51
	
	/* Timer1 settings */
    TCCR1A = 0x00;				// Set Timer1 to CTC mode (WGM12), 
 1d2:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = (1 << WGM12);
 1d4:	88 e0       	ldi	r24, 0x08	; 8
 1d6:	8e bd       	out	0x2e, r24	; 46
    TCCR1B |= (1 << CS11) | (1 << CS10);	// prescaler 64 (for 1 ms interrupt)
 1d8:	8e b5       	in	r24, 0x2e	; 46
 1da:	83 60       	ori	r24, 0x03	; 3
 1dc:	8e bd       	out	0x2e, r24	; 46
    /* Set the compare values for OCR1A and OCR1B */
    OCR1A = 56;		// 3,686,400 / ?64 * 1,000 - 1 = 57,6 ~= 56
 1de:	88 e3       	ldi	r24, 0x38	; 56
 1e0:	90 e0       	ldi	r25, 0x00	; 0
 1e2:	9b bd       	out	0x2b, r25	; 43
 1e4:	8a bd       	out	0x2a, r24	; 42
    OCR1B = 56;		// 3,686,400 / ?64 * 1,000 - 1 = 57,6 ~= 56
 1e6:	99 bd       	out	0x29, r25	; 41
 1e8:	88 bd       	out	0x28, r24	; 40
	
	/* Timer2 settings */
	TCCR2 = (1 << WGM21) | (1 << WGM20) | (1 << COM21) | (1 << CS21);		// enable fast pwm, with clear oc2 at compare match, prescaler 8
 1ea:	8a e6       	ldi	r24, 0x6A	; 106
 1ec:	85 bd       	out	0x25, r24	; 37
	
	TIMSK |= (1 << TOIE2) | (1 << OCIE1B) | (1 << OCIE1A) | (1 << TOIE0);	// overflow interrupt
 1ee:	89 b7       	in	r24, 0x39	; 57
 1f0:	89 65       	ori	r24, 0x59	; 89
 1f2:	89 bf       	out	0x39, r24	; 57
	sei();													// global interrupt enable
 1f4:	78 94       	sei
 1f6:	08 95       	ret

000001f8 <adc_init>:
}

void adc_init(void) 
{
	ADMUX |= (1 << REFS0) | (1 << ADLAR);	// AVcc as reference, left adjust -> 8 bit result
 1f8:	87 b1       	in	r24, 0x07	; 7
 1fa:	80 66       	ori	r24, 0x60	; 96
 1fc:	87 b9       	out	0x07, r24	; 7
	ADCSRA |= (1 << ADEN) | (1 << ADPS2) | (1 << ADPS1) | (1 << ADFR);	// prescaler to 64, free running, enable adc, start conversion
 1fe:	86 b1       	in	r24, 0x06	; 6
 200:	86 6a       	ori	r24, 0xA6	; 166
 202:	86 b9       	out	0x06, r24	; 6
	
	ADCSRA |= (1 << ADSC);	// start conversion
 204:	36 9a       	sbi	0x06, 6	; 6
 206:	08 95       	ret

00000208 <main>:

volatile TurnSigState turn_sig_state = TS_IDLE;				// initial state is always idle
volatile ButtonState ts_btn_state = BTN_RELEASED;		// initial state is always idle

int main(void)
{
 208:	cf 93       	push	r28
 20a:	df 93       	push	r29
 20c:	cd b7       	in	r28, 0x3d	; 61
 20e:	de b7       	in	r29, 0x3e	; 62
 210:	61 97       	sbiw	r28, 0x11	; 17
 212:	0f b6       	in	r0, 0x3f	; 63
 214:	f8 94       	cli
 216:	de bf       	out	0x3e, r29	; 62
 218:	0f be       	out	0x3f, r0	; 63
 21a:	cd bf       	out	0x3d, r28	; 61
	uint8_t AD_val = 0;				// define var ad value
	char lcd_str[17];
	
	DDRD |= 0xFC;					// set bits 2...7 as outputs
 21c:	81 b3       	in	r24, 0x11	; 17
 21e:	8c 6f       	ori	r24, 0xFC	; 252
 220:	81 bb       	out	0x11, r24	; 17
	DDRB |= (1 << PB4);				// PB4 as output
 222:	bc 9a       	sbi	0x17, 4	; 23
	DDRC &= ~(1 << PC0);			// PC0 as input
 224:	a0 98       	cbi	0x14, 0	; 20
	PORTC |= (1 << PC2);			// PC2 as input
 226:	aa 9a       	sbi	0x15, 2	; 21
	
	timer_intr_init();				// init timer counter interrupts
 228:	d2 df       	rcall	.-92     	; 0x1ce <timer_intr_init>
	lcd_init();						// init LCD
 22a:	90 df       	rcall	.-224    	; 0x14c <lcd_init>
	adc_init();						// init analog digital converter
 22c:	e5 df       	rcall	.-54     	; 0x1f8 <adc_init>
	
	while (TRUE)
	{
		if ((lcd_stat_reg & (1 << TURN_SIG))) {
 22e:	80 91 82 00 	lds	r24, 0x0082	; 0x800082 <lcd_stat_reg>
 232:	81 ff       	sbrs	r24, 1
 234:	07 c0       	rjmp	.+14     	; 0x244 <main+0x3c>
			lcd_set_cursor(0, 0);			// write to the first column of the first row
 236:	60 e0       	ldi	r22, 0x00	; 0
 238:	80 e0       	ldi	r24, 0x00	; 0
 23a:	7a df       	rcall	.-268    	; 0x130 <lcd_set_cursor>
			lcd_text("ON ");				// put value to LCD
 23c:	82 e6       	ldi	r24, 0x62	; 98
 23e:	90 e0       	ldi	r25, 0x00	; 0
 240:	30 df       	rcall	.-416    	; 0xa2 <lcd_text>
 242:	06 c0       	rjmp	.+12     	; 0x250 <main+0x48>
		}
		else {
			lcd_set_cursor(0, 0);			// write to the first column of the first row
 244:	60 e0       	ldi	r22, 0x00	; 0
 246:	80 e0       	ldi	r24, 0x00	; 0
 248:	73 df       	rcall	.-282    	; 0x130 <lcd_set_cursor>
			lcd_text("OFF");				// put value to LCD
 24a:	86 e6       	ldi	r24, 0x66	; 102
 24c:	90 e0       	ldi	r25, 0x00	; 0
 24e:	29 df       	rcall	.-430    	; 0xa2 <lcd_text>
		}
		
		if ((lcd_stat_reg & (1 << STEERING))) {
 250:	80 91 82 00 	lds	r24, 0x0082	; 0x800082 <lcd_stat_reg>
 254:	84 ff       	sbrs	r24, 4
 256:	07 c0       	rjmp	.+14     	; 0x266 <main+0x5e>
			lcd_set_cursor(0, 4);			// write to the fourth column of the first row
 258:	64 e0       	ldi	r22, 0x04	; 4
 25a:	80 e0       	ldi	r24, 0x00	; 0
 25c:	69 df       	rcall	.-302    	; 0x130 <lcd_set_cursor>
			lcd_text("TRUE ");				// put value to LCD
 25e:	8a e6       	ldi	r24, 0x6A	; 106
 260:	90 e0       	ldi	r25, 0x00	; 0
 262:	1f df       	rcall	.-450    	; 0xa2 <lcd_text>
 264:	06 c0       	rjmp	.+12     	; 0x272 <main+0x6a>
		}
		else {
			lcd_set_cursor(0, 4);			// write to the fourth column of the first row
 266:	64 e0       	ldi	r22, 0x04	; 4
 268:	80 e0       	ldi	r24, 0x00	; 0
 26a:	62 df       	rcall	.-316    	; 0x130 <lcd_set_cursor>
			lcd_text("FALSE");				// put value to LCD
 26c:	80 e7       	ldi	r24, 0x70	; 112
 26e:	90 e0       	ldi	r25, 0x00	; 0
 270:	18 df       	rcall	.-464    	; 0xa2 <lcd_text>
		}
		
		AD_val = ADCH;
 272:	85 b1       	in	r24, 0x05	; 5
		int2ascii(AD_val, lcd_str);			// convert int to ascii representation
 274:	be 01       	movw	r22, r28
 276:	6f 5f       	subi	r22, 0xFF	; 255
 278:	7f 4f       	sbci	r23, 0xFF	; 255
 27a:	f1 de       	rcall	.-542    	; 0x5e <int2ascii>
		lcd_set_cursor(1, 0);				// write to the first column of the second row
 27c:	60 e0       	ldi	r22, 0x00	; 0
 27e:	81 e0       	ldi	r24, 0x01	; 1
 280:	57 df       	rcall	.-338    	; 0x130 <lcd_set_cursor>
		lcd_text(lcd_str);					// put value to LCD
 282:	ce 01       	movw	r24, r28
 284:	01 96       	adiw	r24, 0x01	; 1
 286:	0d df       	rcall	.-486    	; 0xa2 <lcd_text>
		
		int2ascii(turn_sig_state, lcd_str);	// convert int to ascii representation
 288:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <turn_sig_state>
 28c:	be 01       	movw	r22, r28
 28e:	6f 5f       	subi	r22, 0xFF	; 255
 290:	7f 4f       	sbci	r23, 0xFF	; 255
 292:	e5 de       	rcall	.-566    	; 0x5e <int2ascii>
		lcd_set_cursor(1, 4);				// write to the first column of the second row
 294:	64 e0       	ldi	r22, 0x04	; 4
 296:	81 e0       	ldi	r24, 0x01	; 1
 298:	4b df       	rcall	.-362    	; 0x130 <lcd_set_cursor>
		lcd_text(lcd_str);					// put value to lcd
 29a:	ce 01       	movw	r24, r28
 29c:	01 96       	adiw	r24, 0x01	; 1
 29e:	01 df       	rcall	.-510    	; 0xa2 <lcd_text>
		
		int2ascii(ts_btn_state, lcd_str);	// convert int to ascii representation
 2a0:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 2a4:	be 01       	movw	r22, r28
 2a6:	6f 5f       	subi	r22, 0xFF	; 255
 2a8:	7f 4f       	sbci	r23, 0xFF	; 255
 2aa:	d9 de       	rcall	.-590    	; 0x5e <int2ascii>
		lcd_set_cursor(1, 8);				// write to the first column of the second row
 2ac:	68 e0       	ldi	r22, 0x08	; 8
 2ae:	81 e0       	ldi	r24, 0x01	; 1
 2b0:	3f df       	rcall	.-386    	; 0x130 <lcd_set_cursor>
		lcd_text(lcd_str);					// put value to lcd
 2b2:	ce 01       	movw	r24, r28
 2b4:	01 96       	adiw	r24, 0x01	; 1
 2b6:	f5 de       	rcall	.-534    	; 0xa2 <lcd_text>
 2b8:	2f ef       	ldi	r18, 0xFF	; 255
 2ba:	8f e1       	ldi	r24, 0x1F	; 31
 2bc:	91 e0       	ldi	r25, 0x01	; 1
 2be:	21 50       	subi	r18, 0x01	; 1
 2c0:	80 40       	sbci	r24, 0x00	; 0
 2c2:	90 40       	sbci	r25, 0x00	; 0
 2c4:	e1 f7       	brne	.-8      	; 0x2be <main+0xb6>
 2c6:	00 c0       	rjmp	.+0      	; 0x2c8 <main+0xc0>
 2c8:	00 00       	nop
 2ca:	b1 cf       	rjmp	.-158    	; 0x22e <main+0x26>

000002cc <__vector_9>:
		_delay_ms(100);
	}
}

ISR (TIMER0_OVF_vect)
{
 2cc:	1f 92       	push	r1
 2ce:	0f 92       	push	r0
 2d0:	0f b6       	in	r0, 0x3f	; 63
 2d2:	0f 92       	push	r0
 2d4:	11 24       	eor	r1, r1
 2d6:	8f 93       	push	r24
	static uint8_t steering_initiated = FALSE;	// var to tell if steering process is initiated

	/* steering processing */
	if (!steering_initiated) {
 2d8:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <steering_initiated.1773>
 2dc:	81 11       	cpse	r24, r1
 2de:	15 c0       	rjmp	.+42     	; 0x30a <__vector_9+0x3e>
		if (!(((127 - 42) < ADCH) && (ADCH < (127 + 42)))) {
 2e0:	85 b1       	in	r24, 0x05	; 5
 2e2:	86 35       	cpi	r24, 0x56	; 86
 2e4:	18 f0       	brcs	.+6      	; 0x2ec <__vector_9+0x20>
 2e6:	85 b1       	in	r24, 0x05	; 5
 2e8:	89 3a       	cpi	r24, 0xA9	; 169
 2ea:	48 f0       	brcs	.+18     	; 0x2fe <__vector_9+0x32>
			/* steering process is initiated -> not -10° < lw < 10° */
			steering_initiated = TRUE;
 2ec:	81 e0       	ldi	r24, 0x01	; 1
 2ee:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <steering_initiated.1773>
			lcd_stat_reg &= ~(1 << STEERING);	// unset steering done
 2f2:	80 91 82 00 	lds	r24, 0x0082	; 0x800082 <lcd_stat_reg>
 2f6:	8f 7e       	andi	r24, 0xEF	; 239
 2f8:	80 93 82 00 	sts	0x0082, r24	; 0x800082 <lcd_stat_reg>
 2fc:	18 c0       	rjmp	.+48     	; 0x32e <__vector_9+0x62>
				
		}
		else {
			ctrl_reg &= ~(1 << TURN_OFF_TS);	// unset turn off turn signal
 2fe:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <ctrl_reg>
 302:	8b 7f       	andi	r24, 0xFB	; 251
 304:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <ctrl_reg>
 308:	12 c0       	rjmp	.+36     	; 0x32e <__vector_9+0x62>
		}
	}
	else {
		if (((127 - 42) < ADCH) && (ADCH < (127 + 42))) {
 30a:	85 b1       	in	r24, 0x05	; 5
 30c:	86 35       	cpi	r24, 0x56	; 86
 30e:	78 f0       	brcs	.+30     	; 0x32e <__vector_9+0x62>
 310:	85 b1       	in	r24, 0x05	; 5
 312:	89 3a       	cpi	r24, 0xA9	; 169
 314:	60 f4       	brcc	.+24     	; 0x32e <__vector_9+0x62>
			/* steering done -> -10° < lw < 10° */
			steering_initiated = FALSE;
 316:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <steering_initiated.1773>
			lcd_stat_reg |= (1 << STEERING);	// set steering done
 31a:	80 91 82 00 	lds	r24, 0x0082	; 0x800082 <lcd_stat_reg>
 31e:	80 61       	ori	r24, 0x10	; 16
 320:	80 93 82 00 	sts	0x0082, r24	; 0x800082 <lcd_stat_reg>
			ctrl_reg |= (1 << TURN_OFF_TS);		// set turn off turn signal
 324:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <ctrl_reg>
 328:	84 60       	ori	r24, 0x04	; 4
 32a:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <ctrl_reg>
		}
	}
}
 32e:	8f 91       	pop	r24
 330:	0f 90       	pop	r0
 332:	0f be       	out	0x3f, r0	; 63
 334:	0f 90       	pop	r0
 336:	1f 90       	pop	r1
 338:	18 95       	reti

0000033a <__vector_6>:

ISR (TIMER1_COMPA_vect)
{
 33a:	1f 92       	push	r1
 33c:	0f 92       	push	r0
 33e:	0f b6       	in	r0, 0x3f	; 63
 340:	0f 92       	push	r0
 342:	11 24       	eor	r1, r1
 344:	8f 93       	push	r24
 346:	9f 93       	push	r25
	/* ISR primarily used for debouncing */
	//static ButtonState ts_btn_state = IDLE_BTN;		// initial state is always idle
	static uint16_t ctr = 0;
	
	/* turn signal state machine */
	switch (ts_btn_state) {
 348:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 34c:	82 30       	cpi	r24, 0x02	; 2
 34e:	79 f1       	breq	.+94     	; 0x3ae <__vector_6+0x74>
 350:	18 f4       	brcc	.+6      	; 0x358 <__vector_6+0x1e>
 352:	81 30       	cpi	r24, 0x01	; 1
 354:	31 f0       	breq	.+12     	; 0x362 <__vector_6+0x28>
 356:	50 c0       	rjmp	.+160    	; 0x3f8 <__vector_6+0xbe>
 358:	83 30       	cpi	r24, 0x03	; 3
 35a:	49 f0       	breq	.+18     	; 0x36e <__vector_6+0x34>
 35c:	84 30       	cpi	r24, 0x04	; 4
 35e:	69 f1       	breq	.+90     	; 0x3ba <__vector_6+0x80>
 360:	4b c0       	rjmp	.+150    	; 0x3f8 <__vector_6+0xbe>
		case BTN_RELEASED:
			if (!(PINC & (1 << PC2))) {
 362:	9a 99       	sbic	0x13, 2	; 19
 364:	49 c0       	rjmp	.+146    	; 0x3f8 <__vector_6+0xbe>
				/* if button is pressed, start debouncing */
				ts_btn_state = BTN_PRESSED_DB;
 366:	83 e0       	ldi	r24, 0x03	; 3
 368:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
 36c:	45 c0       	rjmp	.+138    	; 0x3f8 <__vector_6+0xbe>
			}
			break;
		case BTN_PRESSED_DB:
			/* debouncing */
			if (ctr > DB_TIME_MS) {
 36e:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <ctr.1779>
 372:	90 91 7f 00 	lds	r25, 0x007F	; 0x80007f <ctr.1779+0x1>
 376:	83 33       	cpi	r24, 0x33	; 51
 378:	91 05       	cpc	r25, r1
 37a:	98 f0       	brcs	.+38     	; 0x3a2 <__vector_6+0x68>
				if (!(PINC & (1 << PC2))) {
 37c:	9a 99       	sbic	0x13, 2	; 19
 37e:	09 c0       	rjmp	.+18     	; 0x392 <__vector_6+0x58>
					/* debounce successful -> set button state and go to pressed state*/
					btn_stat_reg |= (1 << TS_BTN);
 380:	80 91 83 00 	lds	r24, 0x0083	; 0x800083 <btn_stat_reg>
 384:	82 60       	ori	r24, 0x02	; 2
 386:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <btn_stat_reg>
					ts_btn_state = BTN_PRESSED;
 38a:	82 e0       	ldi	r24, 0x02	; 2
 38c:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
 390:	03 c0       	rjmp	.+6      	; 0x398 <__vector_6+0x5e>
				}
				else {
					/* debounce unsuccessful -> back to not pressed */
					ts_btn_state = BTN_RELEASED;
 392:	81 e0       	ldi	r24, 0x01	; 1
 394:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
				}
				/* reset db counter */
				ctr = 0;
 398:	10 92 7f 00 	sts	0x007F, r1	; 0x80007f <ctr.1779+0x1>
 39c:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <ctr.1779>
 3a0:	2b c0       	rjmp	.+86     	; 0x3f8 <__vector_6+0xbe>
			}
			else {
				ctr += 1;
 3a2:	01 96       	adiw	r24, 0x01	; 1
 3a4:	90 93 7f 00 	sts	0x007F, r25	; 0x80007f <ctr.1779+0x1>
 3a8:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <ctr.1779>
 3ac:	25 c0       	rjmp	.+74     	; 0x3f8 <__vector_6+0xbe>
			}
			break;
		case BTN_PRESSED:
			/* check if button is released*/
			if (PINC & (1 << PC2)) {
 3ae:	9a 9b       	sbis	0x13, 2	; 19
 3b0:	23 c0       	rjmp	.+70     	; 0x3f8 <__vector_6+0xbe>
				/* if so, reset button state and go to released */
				ts_btn_state = BTN_RELEASED_DB;
 3b2:	84 e0       	ldi	r24, 0x04	; 4
 3b4:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
 3b8:	1f c0       	rjmp	.+62     	; 0x3f8 <__vector_6+0xbe>
			}
			break;
		case BTN_RELEASED_DB:
			/* button release debounce (prevents strange behavior)*/
			if (ctr > DB_TIME_MS) {
 3ba:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <ctr.1779>
 3be:	90 91 7f 00 	lds	r25, 0x007F	; 0x80007f <ctr.1779+0x1>
 3c2:	83 33       	cpi	r24, 0x33	; 51
 3c4:	91 05       	cpc	r25, r1
 3c6:	98 f0       	brcs	.+38     	; 0x3ee <__vector_6+0xb4>
				if (PINC & (1 << PC2)) {
 3c8:	9a 9b       	sbis	0x13, 2	; 19
 3ca:	09 c0       	rjmp	.+18     	; 0x3de <__vector_6+0xa4>
					/* debounce successful -> set button state and go to pressed state*/
					btn_stat_reg &= ~(1 << TS_BTN);
 3cc:	80 91 83 00 	lds	r24, 0x0083	; 0x800083 <btn_stat_reg>
 3d0:	8d 7f       	andi	r24, 0xFD	; 253
 3d2:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <btn_stat_reg>
					ts_btn_state = BTN_RELEASED;
 3d6:	81 e0       	ldi	r24, 0x01	; 1
 3d8:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
 3dc:	03 c0       	rjmp	.+6      	; 0x3e4 <__vector_6+0xaa>
				}
				else {
					/* debounce unsuccessful -> back to pressed */
					ts_btn_state = BTN_PRESSED;
 3de:	82 e0       	ldi	r24, 0x02	; 2
 3e0:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
				}
				/* reset db counter */
				ctr = 0;
 3e4:	10 92 7f 00 	sts	0x007F, r1	; 0x80007f <ctr.1779+0x1>
 3e8:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <ctr.1779>
 3ec:	05 c0       	rjmp	.+10     	; 0x3f8 <__vector_6+0xbe>
			}
			else {
				ctr += 1;
 3ee:	01 96       	adiw	r24, 0x01	; 1
 3f0:	90 93 7f 00 	sts	0x007F, r25	; 0x80007f <ctr.1779+0x1>
 3f4:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <ctr.1779>
			}
		default:
			break;
	}
}
 3f8:	9f 91       	pop	r25
 3fa:	8f 91       	pop	r24
 3fc:	0f 90       	pop	r0
 3fe:	0f be       	out	0x3f, r0	; 63
 400:	0f 90       	pop	r0
 402:	1f 90       	pop	r1
 404:	18 95       	reti

00000406 <__vector_7>:

ISR (TIMER1_COMPB_vect)
{
 406:	1f 92       	push	r1
 408:	0f 92       	push	r0
 40a:	0f b6       	in	r0, 0x3f	; 63
 40c:	0f 92       	push	r0
 40e:	11 24       	eor	r1, r1
 410:	2f 93       	push	r18
 412:	3f 93       	push	r19
 414:	4f 93       	push	r20
 416:	8f 93       	push	r24
 418:	9f 93       	push	r25
	static uint16_t ctr = 0, comf_ctr = 0, desc_ctr = 0;
	static uint8_t go_to_cont = FALSE;
	static uint8_t exit_cont = FALSE;
	
	/* turn signal state machine */
	switch (turn_sig_state) {
 41a:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <turn_sig_state>
 41e:	82 30       	cpi	r24, 0x02	; 2
 420:	a1 f0       	breq	.+40     	; 0x44a <__vector_7+0x44>
 422:	83 30       	cpi	r24, 0x03	; 3
 424:	09 f4       	brne	.+2      	; 0x428 <__vector_7+0x22>
 426:	71 c0       	rjmp	.+226    	; 0x50a <__stack+0xab>
 428:	81 30       	cpi	r24, 0x01	; 1
 42a:	09 f0       	breq	.+2      	; 0x42e <__vector_7+0x28>
 42c:	b2 c0       	rjmp	.+356    	; 0x592 <__stack+0x133>
		case TS_IDLE:
			if (btn_stat_reg & (1 << TS_BTN)) {
 42e:	80 91 83 00 	lds	r24, 0x0083	; 0x800083 <btn_stat_reg>
 432:	81 ff       	sbrs	r24, 1
 434:	ae c0       	rjmp	.+348    	; 0x592 <__stack+0x133>
				/* if button is pressed and valid, go to comfort mode */
				turn_sig_state = TS_COMF;
 436:	82 e0       	ldi	r24, 0x02	; 2
 438:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <turn_sig_state>
				
				/* initially turn on LED */
				PORTB |= (1 << PB4);
 43c:	c4 9a       	sbi	0x18, 4	; 24
				lcd_stat_reg |= (1 << TURN_SIG);
 43e:	80 91 82 00 	lds	r24, 0x0082	; 0x800082 <lcd_stat_reg>
 442:	82 60       	ori	r24, 0x02	; 2
 444:	80 93 82 00 	sts	0x0082, r24	; 0x800082 <lcd_stat_reg>
 448:	a4 c0       	rjmp	.+328    	; 0x592 <__stack+0x133>
			}
			break;
		case TS_COMF:
			/* only allow check during the first second */
			if ((comf_ctr < (1000 - DB_TIME_MS)) && (btn_stat_reg & (1 << TS_BTN))) {
 44a:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <comf_ctr.1792>
 44e:	90 91 7d 00 	lds	r25, 0x007D	; 0x80007d <comf_ctr.1792+0x1>
 452:	86 3b       	cpi	r24, 0xB6	; 182
 454:	23 e0       	ldi	r18, 0x03	; 3
 456:	92 07       	cpc	r25, r18
 458:	c0 f4       	brcc	.+48     	; 0x48a <__stack+0x2b>
 45a:	20 91 83 00 	lds	r18, 0x0083	; 0x800083 <btn_stat_reg>
 45e:	21 ff       	sbrs	r18, 1
 460:	14 c0       	rjmp	.+40     	; 0x48a <__stack+0x2b>
				desc_ctr += 1;
 462:	20 91 7a 00 	lds	r18, 0x007A	; 0x80007a <desc_ctr.1793>
 466:	30 91 7b 00 	lds	r19, 0x007B	; 0x80007b <desc_ctr.1793+0x1>
 46a:	2f 5f       	subi	r18, 0xFF	; 255
 46c:	3f 4f       	sbci	r19, 0xFF	; 255
 46e:	30 93 7b 00 	sts	0x007B, r19	; 0x80007b <desc_ctr.1793+0x1>
 472:	20 93 7a 00 	sts	0x007A, r18	; 0x80007a <desc_ctr.1793>
				
				/* check if button is held for 1 second minus debounce time */
				if (desc_ctr >= (1000 - DB_TIME_MS)) {
 476:	26 3b       	cpi	r18, 0xB6	; 182
 478:	33 40       	sbci	r19, 0x03	; 3
 47a:	38 f0       	brcs	.+14     	; 0x48a <__stack+0x2b>
					go_to_cont = TRUE;
 47c:	21 e0       	ldi	r18, 0x01	; 1
 47e:	20 93 79 00 	sts	0x0079, r18	; 0x800079 <go_to_cont.1794>
				}
			}
			
			/* 5 because initial state is on, so we just need 5 instead of 6 led toggles */
			if (comf_ctr < 5) {
 482:	85 30       	cpi	r24, 0x05	; 5
 484:	91 05       	cpc	r25, r1
 486:	20 f0       	brcs	.+8      	; 0x490 <__stack+0x31>
 488:	2a c0       	rjmp	.+84     	; 0x4de <__stack+0x7f>
 48a:	85 30       	cpi	r24, 0x05	; 5
 48c:	91 05       	cpc	r25, r1
 48e:	18 f5       	brcc	.+70     	; 0x4d6 <__stack+0x77>
				if (ctr > 500) {
 490:	20 91 77 00 	lds	r18, 0x0077	; 0x800077 <ctr.1791>
 494:	30 91 78 00 	lds	r19, 0x0078	; 0x800078 <ctr.1791+0x1>
 498:	25 3f       	cpi	r18, 0xF5	; 245
 49a:	41 e0       	ldi	r20, 0x01	; 1
 49c:	34 07       	cpc	r19, r20
 49e:	a0 f0       	brcs	.+40     	; 0x4c8 <__stack+0x69>
					comf_ctr += 1;
 4a0:	01 96       	adiw	r24, 0x01	; 1
 4a2:	90 93 7d 00 	sts	0x007D, r25	; 0x80007d <comf_ctr.1792+0x1>
 4a6:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <comf_ctr.1792>
					ctr = 0;
 4aa:	10 92 78 00 	sts	0x0078, r1	; 0x800078 <ctr.1791+0x1>
 4ae:	10 92 77 00 	sts	0x0077, r1	; 0x800077 <ctr.1791>
					
					PORTB ^= (1 << PB4);				// toggle led
 4b2:	98 b3       	in	r25, 0x18	; 24
 4b4:	80 e1       	ldi	r24, 0x10	; 16
 4b6:	89 27       	eor	r24, r25
 4b8:	88 bb       	out	0x18, r24	; 24
					lcd_stat_reg ^= (1 << TURN_SIG);	// toggle status register
 4ba:	90 91 82 00 	lds	r25, 0x0082	; 0x800082 <lcd_stat_reg>
 4be:	82 e0       	ldi	r24, 0x02	; 2
 4c0:	89 27       	eor	r24, r25
 4c2:	80 93 82 00 	sts	0x0082, r24	; 0x800082 <lcd_stat_reg>
 4c6:	65 c0       	rjmp	.+202    	; 0x592 <__stack+0x133>
				}
				else {
					ctr += 1;
 4c8:	2f 5f       	subi	r18, 0xFF	; 255
 4ca:	3f 4f       	sbci	r19, 0xFF	; 255
 4cc:	30 93 78 00 	sts	0x0078, r19	; 0x800078 <ctr.1791+0x1>
 4d0:	20 93 77 00 	sts	0x0077, r18	; 0x800077 <ctr.1791>
 4d4:	5e c0       	rjmp	.+188    	; 0x592 <__stack+0x133>
				}
			}
			else {
				/* check if we go to continuous or if we stop */
				if (go_to_cont) {
 4d6:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <go_to_cont.1794>
 4da:	88 23       	and	r24, r24
 4dc:	31 f0       	breq	.+12     	; 0x4ea <__stack+0x8b>
					turn_sig_state = TS_CONT;
 4de:	83 e0       	ldi	r24, 0x03	; 3
 4e0:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <turn_sig_state>
					go_to_cont = FALSE;
 4e4:	10 92 79 00 	sts	0x0079, r1	; 0x800079 <go_to_cont.1794>
 4e8:	03 c0       	rjmp	.+6      	; 0x4f0 <__stack+0x91>
				}
				else {
					turn_sig_state = TS_IDLE;
 4ea:	81 e0       	ldi	r24, 0x01	; 1
 4ec:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <turn_sig_state>
				}
				
				/* comfort mode done -> reset all counters */
				desc_ctr = 0;
 4f0:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <desc_ctr.1793+0x1>
 4f4:	10 92 7a 00 	sts	0x007A, r1	; 0x80007a <desc_ctr.1793>
				comf_ctr = 0;
 4f8:	10 92 7d 00 	sts	0x007D, r1	; 0x80007d <comf_ctr.1792+0x1>
 4fc:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <comf_ctr.1792>
				ctr = 0;
 500:	10 92 78 00 	sts	0x0078, r1	; 0x800078 <ctr.1791+0x1>
 504:	10 92 77 00 	sts	0x0077, r1	; 0x800077 <ctr.1791>
 508:	44 c0       	rjmp	.+136    	; 0x592 <__stack+0x133>
			}
			break;
		case TS_CONT:
			if (ctr > 500) {
 50a:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <ctr.1791>
 50e:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <ctr.1791+0x1>
 512:	85 3f       	cpi	r24, 0xF5	; 245
 514:	21 e0       	ldi	r18, 0x01	; 1
 516:	92 07       	cpc	r25, r18
 518:	78 f0       	brcs	.+30     	; 0x538 <__stack+0xd9>
				PORTB ^= (1 << PB4);				// toggle led
 51a:	98 b3       	in	r25, 0x18	; 24
 51c:	80 e1       	ldi	r24, 0x10	; 16
 51e:	89 27       	eor	r24, r25
 520:	88 bb       	out	0x18, r24	; 24
				lcd_stat_reg ^= (1 << TURN_SIG);	// toggle status register
 522:	90 91 82 00 	lds	r25, 0x0082	; 0x800082 <lcd_stat_reg>
 526:	82 e0       	ldi	r24, 0x02	; 2
 528:	89 27       	eor	r24, r25
 52a:	80 93 82 00 	sts	0x0082, r24	; 0x800082 <lcd_stat_reg>
				ctr = 0;
 52e:	10 92 78 00 	sts	0x0078, r1	; 0x800078 <ctr.1791+0x1>
 532:	10 92 77 00 	sts	0x0077, r1	; 0x800077 <ctr.1791>
 536:	05 c0       	rjmp	.+10     	; 0x542 <__stack+0xe3>
			}
			else {
				ctr += 1;
 538:	01 96       	adiw	r24, 0x01	; 1
 53a:	90 93 78 00 	sts	0x0078, r25	; 0x800078 <ctr.1791+0x1>
 53e:	80 93 77 00 	sts	0x0077, r24	; 0x800077 <ctr.1791>
			}
			
			/* check if either button is pressed again or steering is done*/
			if ((btn_stat_reg & (1 << TS_BTN)) || ctrl_reg & (1 << TURN_OFF_TS)) {
 542:	80 91 83 00 	lds	r24, 0x0083	; 0x800083 <btn_stat_reg>
 546:	81 fd       	sbrc	r24, 1
 548:	04 c0       	rjmp	.+8      	; 0x552 <__stack+0xf3>
 54a:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <ctrl_reg>
 54e:	82 ff       	sbrs	r24, 2
 550:	04 c0       	rjmp	.+8      	; 0x55a <__stack+0xfb>
				exit_cont = TRUE;
 552:	81 e0       	ldi	r24, 0x01	; 1
 554:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__data_end>
 558:	04 c0       	rjmp	.+8      	; 0x562 <__stack+0x103>
			}
			
			/* button condition is required so loop does not instantly start again */
			if (exit_cont && !(btn_stat_reg & (1 << TS_BTN)))
 55a:	80 91 76 00 	lds	r24, 0x0076	; 0x800076 <__data_end>
 55e:	88 23       	and	r24, r24
 560:	c1 f0       	breq	.+48     	; 0x592 <__stack+0x133>
 562:	80 91 83 00 	lds	r24, 0x0083	; 0x800083 <btn_stat_reg>
 566:	81 fd       	sbrc	r24, 1
 568:	14 c0       	rjmp	.+40     	; 0x592 <__stack+0x133>
			{
				ctrl_reg &= ~(1 << TURN_OFF_TS);	// unset turn off turn signal
 56a:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <ctrl_reg>
 56e:	8b 7f       	andi	r24, 0xFB	; 251
 570:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <ctrl_reg>
				
				ctr = 0;
 574:	10 92 78 00 	sts	0x0078, r1	; 0x800078 <ctr.1791+0x1>
 578:	10 92 77 00 	sts	0x0077, r1	; 0x800077 <ctr.1791>
				turn_sig_state = TS_IDLE;
 57c:	81 e0       	ldi	r24, 0x01	; 1
 57e:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <turn_sig_state>
				exit_cont = FALSE;
 582:	10 92 76 00 	sts	0x0076, r1	; 0x800076 <__data_end>
				/* manually turn off led */
				PORTB &= ~(1 << PB4);
 586:	c4 98       	cbi	0x18, 4	; 24
				lcd_stat_reg &= ~(1 << TURN_SIG);
 588:	80 91 82 00 	lds	r24, 0x0082	; 0x800082 <lcd_stat_reg>
 58c:	8d 7f       	andi	r24, 0xFD	; 253
 58e:	80 93 82 00 	sts	0x0082, r24	; 0x800082 <lcd_stat_reg>
			
			break;
		default:
			break;
	}
}
 592:	9f 91       	pop	r25
 594:	8f 91       	pop	r24
 596:	4f 91       	pop	r20
 598:	3f 91       	pop	r19
 59a:	2f 91       	pop	r18
 59c:	0f 90       	pop	r0
 59e:	0f be       	out	0x3f, r0	; 63
 5a0:	0f 90       	pop	r0
 5a2:	1f 90       	pop	r1
 5a4:	18 95       	reti

000005a6 <__vector_4>:

ISR (TIMER2_OVF_vect)
{
 5a6:	1f 92       	push	r1
 5a8:	0f 92       	push	r0
 5aa:	0f b6       	in	r0, 0x3f	; 63
 5ac:	0f 92       	push	r0
 5ae:	11 24       	eor	r1, r1
	
 5b0:	0f 90       	pop	r0
 5b2:	0f be       	out	0x3f, r0	; 63
 5b4:	0f 90       	pop	r0
 5b6:	1f 90       	pop	r1
 5b8:	18 95       	reti

000005ba <_exit>:
 5ba:	f8 94       	cli

000005bc <__stop_program>:
 5bc:	ff cf       	rjmp	.-2      	; 0x5bc <__stop_program>
