	component fpgaSynth is
		port (
			clk_clk                           : in    std_logic                     := 'X';             -- clk
			i2c_serial_sda_in                 : in    std_logic                     := 'X';             -- sda_in
			i2c_serial_scl_in                 : in    std_logic                     := 'X';             -- scl_in
			i2c_serial_sda_oe                 : out   std_logic;                                        -- sda_oe
			i2c_serial_scl_oe                 : out   std_logic;                                        -- scl_oe
			key_external_connection_export    : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- export
			keycode_0_export                  : out   std_logic_vector(7 downto 0);                     -- export
			keycode_1_export                  : out   std_logic_vector(7 downto 0);                     -- export
			keycode_2_export                  : out   std_logic_vector(7 downto 0);                     -- export
			keycode_3_export                  : out   std_logic_vector(7 downto 0);                     -- export
			led_export                        : out   std_logic_vector(9 downto 0);                     -- export
			octave_export                     : out   std_logic_vector(2 downto 0);                     -- export
			reset_reset_n                     : in    std_logic                     := 'X';             -- reset_n
			sdram_clk_clk                     : out   std_logic;                                        -- clk
			sdram_wire_addr                   : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba                     : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n                  : out   std_logic;                                        -- cas_n
			sdram_wire_cke                    : out   std_logic;                                        -- cke
			sdram_wire_cs_n                   : out   std_logic;                                        -- cs_n
			sdram_wire_dq                     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm                    : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n                  : out   std_logic;                                        -- ras_n
			sdram_wire_we_n                   : out   std_logic;                                        -- we_n
			spi0_MISO                         : in    std_logic                     := 'X';             -- MISO
			spi0_MOSI                         : out   std_logic;                                        -- MOSI
			spi0_SCLK                         : out   std_logic;                                        -- SCLK
			spi0_SS_n                         : out   std_logic;                                        -- SS_n
			switch_external_connection_export : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			usb_gpx_export                    : in    std_logic                     := 'X';             -- export
			usb_irq_export                    : in    std_logic                     := 'X';             -- export
			usb_rst_export                    : out   std_logic                                         -- export
		);
	end component fpgaSynth;

