;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -8, <-20
	DJN -1, @-20
	SUB -1, <-12
	SUB -1, <-12
	SUB @124, 106
	ADD @0, @0
	JMP -100, -609
	SUB <0, @2
	ADD 10, 30
	SUB <0, @2
	DAT #10, #30
	JMN 270, 0
	SUB -7, <-25
	MOV <0, @2
	SUB -7, <-25
	CMP -207, <-120
	SUB #72, @10
	JMP <727, 100
	SUB @124, 106
	JMP 0, <2
	MOV @124, 106
	JMP 0, <2
	MOV 210, 60
	ADD -207, <-120
	ADD 10, 30
	CMP -72, <-325
	SUB @0, <2
	SUB @727, 100
	JMN 30, 9
	ADD 10, 30
	JMP 0, #2
	JMP 0, #2
	SUB @1, 3
	SPL 0, <402
	SUB -207, <-120
	SUB -207, <-120
	SUB 266, 0
	SUB <0, @2
	SUB -72, <-325
	DJN 0, <402
	SPL 0, <402
	SUB -4, <-20
	JMP 0, #2
	SUB -4, <-20
	SUB -7, <-25
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-26
	MOV -8, <-20
	DJN -1, @-20
	SUB -1, <-12
	SUB -1, <-12
	SUB @124, 106
	ADD @0, @0
	JMP -100, -609
