;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <332
	SUB @237, @106
	ADD 10, 20
	SPL @72, #200
	SPL <127, 106
	SUB -0, 96
	SUB -0, 96
	SPL 0, <332
	SUB -7, <-120
	MOV -7, <-20
	SPL <0, #2
	MOV -1, <-20
	SUB <0, @2
	SPL -0, 96
	ADD 10, 20
	SUB 10, 20
	SUB @-127, 100
	SUB #12, 0
	SUB @0, @2
	MOV #0, 300
	SUB @0, @2
	ADD <-30, 9
	MOV -7, <-20
	SUB 18, @-15
	SLT <300, 92
	SUB 2, @10
	ADD <-30, 9
	SPL @72, #200
	SUB 300, 0
	MOV -1, <-20
	MOV -7, <-20
	SUB 2, @10
	ADD <-30, 9
	ADD 1, 20
	DJN 0, <332
	SPL 0, <332
	SPL 0, <332
	SUB @237, @106
	SPL 0, <332
	SUB @237, @106
	ADD 10, 20
	ADD @127, 106
	MOV -7, <-20
	CMP -277, <-127
	CMP -277, <-127
	SUB #72, @200
	MOV #277, <1
