

================================================================
== Synthesis Summary Report of 'vram_add'
================================================================
+ General Information: 
    * Date:           Mon Nov 25 19:23:46 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        hls_component
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |   Modules  |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |    |           |          |     |
    |   & Loops  |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT   | URAM|
    +------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |+ vram_add  |  Timing|  -0.12|        2|   5.556|         -|        1|     -|       yes|     -|   -|  392 (~0%)|  68 (~0%)|    -|
    +------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 64       |
| indat     | ap_none | in        | 55       |
| vram_read | ap_none | in        | 64       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+-------------+
| Argument  | Direction | Datatype    |
+-----------+-----------+-------------+
| vram_read | in        | ap_uint<64> |
| indat     | in        | ap_int<55>  |
| return    | out       | ap_uint<64> |
+-----------+-----------+-------------+

* SW-to-HW Mapping
+-----------+--------------+---------+
| Argument  | HW Interface | HW Type |
+-----------+--------------+---------+
| vram_read | vram_read    | port    |
| indat     | indat        | port    |
| return    | ap_return    | port    |
+-----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+--------------------------+-----+--------+------------+-----+--------+---------+
| Name                     | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+--------------------------+-----+--------+------------+-----+--------+---------+
| + vram_add               | 0   |        |            |     |        |         |
|   add_64s_64ns_64_3_1_U1 |     |        | vram_write | add | fabric | 2       |
+--------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------+-------------------------------------+
| Type      | Options                       | Location                            |
+-----------+-------------------------------+-------------------------------------+
| interface | mode=ap_ctrl_none port=return | vram_add.cpp:10 in vram_add, return |
| pipeline  |                               | vram_add.cpp:11 in vram_add         |
+-----------+-------------------------------+-------------------------------------+


