#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Dec 17 12:54:22 2022
# Process ID: 2656
# Current directory: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16464 E:\EDA\Ubuntu_share\vivado_files\E906_FPGA_1\E906_FPGA_1.xpr
# Log file: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/vivado.log
# Journal file: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1\vivado.jou
# Running On: LAPTOP-95S8QNHA, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 25480 MB
#-----------------------------------------------------------
start_gui
open_project E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.USE_RESET {false}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 10
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files/sim_scripts -ip_user_files_dir E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files -ipstatic_source_dir E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/modelsim} {questa=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/questa} {riviera=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/riviera} {activehdl=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.USE_LOCKED {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.USE_RESET {true} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {5.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {129.198} CONFIG.CLKOUT1_PHASE_ERROR {89.971}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 10
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files/sim_scripts -ip_user_files_dir E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files -ipstatic_source_dir E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/modelsim} {questa=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/questa} {riviera=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/riviera} {activehdl=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reorder_files -fileset constrs_1 -before E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20.000} CONFIG.MMCM_CLKFBOUT_MULT_F {4.250} CONFIG.MMCM_CLKOUT0_DIVIDE_F {42.500} CONFIG.CLKOUT1_JITTER {155.788} CONFIG.CLKOUT1_PHASE_ERROR {94.329}] [get_ips clk_wiz_0]
generate_target all [get_files  E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 10
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files/sim_scripts -ip_user_files_dir E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files -ipstatic_source_dir E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/modelsim} {questa=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/questa} {riviera=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/riviera} {activehdl=E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
