{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493523893792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493523893808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 22:44:53 2017 " "Processing started: Sat Apr 29 22:44:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493523893808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493523893808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493523893809 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Quartus II" 0 -1 1493523895117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1493523895333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevelColor " "Found entity 1: TopLevelColor" {  } { { "topLevel_color.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/topLevel_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_module " "Found entity 1: io_module" {  } { { "io_module.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/io_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getcenters.sv 1 1 " "Found 1 design units, including 1 entities, in source file getcenters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getCenters " "Found entity 1: getCenters" {  } { { "getCenters.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/getCenters.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectstart.sv 1 1 " "Found 1 design units, including 1 entities, in source file detectstart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectStart " "Found entity 1: DetectStart" {  } { { "DetectStart.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DetectStart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ColorDetection " "Found entity 1: ColorDetection" {  } { { "Color_Detection.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_clubber.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_clubber.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ColorClubber " "Found entity 1: ColorClubber" {  } { { "Color_Clubber.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Clubber.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937459 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" Color_Checker.sv(24) " "Verilog HDL syntax error at Color_Checker.sv(24) near text \".\";  expecting \")\"" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493523937464 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" Color_Checker.sv(26) " "Verilog HDL syntax error at Color_Checker.sv(26) near text \"else\";  expecting \"end\"" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493523937464 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" Color_Checker.sv(26) " "Verilog HDL syntax error at Color_Checker.sv(26) near text \".\";  expecting \")\"" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493523937465 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" Color_Checker.sv(28) " "Verilog HDL syntax error at Color_Checker.sv(28) near text \"else\";  expecting \"end\"" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493523937465 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" Color_Checker.sv(28) " "Verilog HDL syntax error at Color_Checker.sv(28) near text \".\";  expecting \")\"" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493523937465 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" Color_Checker.sv(30) " "Verilog HDL syntax error at Color_Checker.sv(30) near text \"else\";  expecting \"end\"" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493523937465 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" Color_Checker.sv(30) " "Verilog HDL syntax error at Color_Checker.sv(30) near text \".\";  expecting \")\"" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493523937465 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" Color_Checker.sv(32) " "Verilog HDL syntax error at Color_Checker.sv(32) near text \"else\";  expecting \"end\"" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493523937465 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" Color_Checker.sv(32) " "Verilog HDL syntax error at Color_Checker.sv(32) near text \".\";  expecting \")\"" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493523937466 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" Color_Checker.sv(34) " "Verilog HDL syntax error at Color_Checker.sv(34) near text \"else\";  expecting \"end\"" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1493523937466 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ColorChecker Color_Checker.sv(1) " "Ignored design unit \"ColorChecker\" at Color_Checker.sv(1) due to previous errors" {  } { { "Color_Checker.sv" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Color_Checker.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1493523937467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_checker.sv 0 0 " "Found 0 design units, including 0 entities, in source file color_checker.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file stack_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_RAM " "Found entity 1: Stack_RAM" {  } { { "Stack_RAM.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Stack_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Found entity 1: DE2_CCD" {  } { { "DE2_CCD.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/DE2_CCD.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_CCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1493523937577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/RAW2RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/CCD_Capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937638 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_DATA_REQ.v " "Can't analyze file -- file VGA_DATA_REQ.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1493523937651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "D:/University of Illinois/Spring 2017/ECE 385/Final_Project/Rubik-s-Cube-Solver-using-FPGA-master/Rubik-s-Cube-Solver-using-FPGA-master/Camera Module/Camera_Module_CD/DE2_CCD/Mirror_Col.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493523937659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493523937659 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 11 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493523938147 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 29 22:45:38 2017 " "Processing ended: Sat Apr 29 22:45:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493523938147 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493523938147 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493523938147 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493523938147 ""}
