<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>nanofip: settings Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&nbsp;Unit&nbsp;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Design&nbsp;Unit&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Design&nbsp;Unit&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>settings Entity Reference</h1><!-- doxytag: class="settings" --><!-- doxytag: inherits="settings::rtl" -->Settings generator.  
<a href="#_details">More...</a>
<p>
<div class="dynheader">
Inheritance diagram for settings:</div>
<div class="dynsection">

<p><center><img src="classsettings.png" usemap="#settings_map" border="0" alt=""></center>
<map name="settings_map">
<area href="classsettings_1_1rtl.html" alt="rtl" shape="rect" coords="0,0,54,24">
</map>
</div>

<p>
<a href="classsettings-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Architectures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings_1_1rtl.html">rtl</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Architecture </b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Architecture of <a class="el" href="classsettings.html" title="Settings generator.">settings</a>.  <a href="classsettings_1_1rtl.html#_details">More...</a><br></td></tr>
<br>
<br>
<tr><td colspan="2"><br><h2>Libraries</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="dc40931273a8420e6fb52edf643d8434"></a><!-- doxytag: member="settings::IEEE" ref="dc40931273a8420e6fb52edf643d8434" args="" -->
<a class="el" href="classsettings.html#dc40931273a8420e6fb52edf643d8434">IEEE</a>&nbsp;</td><td class="memItemRight" valign="bottom"></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Standard library. <br></td></tr>
<tr><td colspan="2"><br><h2>Packages</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6e6dbf4edd4b5ccd41b622bf4fb719b1"></a><!-- doxytag: member="settings::STD_LOGIC_1164" ref="6e6dbf4edd4b5ccd41b622bf4fb719b1" args="" -->
<a class="el" href="classsettings.html#6e6dbf4edd4b5ccd41b622bf4fb719b1">STD_LOGIC_1164</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Standard packages std_logic definitions. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1e61bc47f00cd334923e39274a78319b"></a><!-- doxytag: member="settings::NUMERIC_STD" ref="1e61bc47f00cd334923e39274a78319b" args="" -->
<a class="el" href="classsettings.html#1e61bc47f00cd334923e39274a78319b">NUMERIC_STD</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">conversion functions <br></td></tr>
<tr><td colspan="2"><br><h2>Ports</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="eada434ddff982265d4a93768632e621"></a><!-- doxytag: member="settings::clk" ref="eada434ddff982265d4a93768632e621" args="std_logic;" -->
<a class="el" href="classsettings.html#eada434ddff982265d4a93768632e621">clk</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock used for generating id's. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#86bd95576cadeb8a7e995298c93ff28a">rate_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">1</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bit rate.  <a href="#86bd95576cadeb8a7e995298c93ff28a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#127cb67599c7d32ba06f7aca3f7688e3">subs_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Subscriber number coding.  <a href="#127cb67599c7d32ba06f7aca3f7688e3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#8dfbf706b81484c1dfd914dbeafcbe70">s_id_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">1</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Identification selection.  <a href="#8dfbf706b81484c1dfd914dbeafcbe70"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#fd74b63cd2f8988aea89a9e9ed460069">m_id_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Model identification <a class="el" href="classsettings.html" title="Settings generator.">settings</a>.  <a href="#fd74b63cd2f8988aea89a9e9ed460069"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#7a47a9e840e411e7cdd4d5af3de127c5">c_id_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constructor identification <a class="el" href="classsettings.html" title="Settings generator.">settings</a>.  <a href="#7a47a9e840e411e7cdd4d5af3de127c5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#a13d99f0c38c90b6d12550fd3ecf3088">p3_lgth_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">2</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Produced variable data length.  <a href="#a13d99f0c38c90b6d12550fd3ecf3088"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#c41a2793ee79a7d0fb315d0454ec48e8">slone_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stand-alone mode.  <a href="#c41a2793ee79a7d0fb315d0454ec48e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#306487cf7b87d7bb520e1abb8ae8cc53">nostat_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No NanoFIP status transmission.  <a href="#306487cf7b87d7bb520e1abb8ae8cc53"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#45f0c8d500f32747931078653f235841">req_id</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Request generation of Model and Constructor ID.  <a href="#45f0c8d500f32747931078653f235841"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#84eb2b01adfe092f5b34d521055e5bae">settings_rate</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">1</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bit rate.  <a href="#84eb2b01adfe092f5b34d521055e5bae"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#a4508efd02661bf302035735a990ff13">settings_subs</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Subscriber number.  <a href="#a4508efd02661bf302035735a990ff13"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#8d56a1dd43826fc7605fc27e85c0d611">settings_model_id</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Model identification.  <a href="#8d56a1dd43826fc7605fc27e85c0d611"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#9f6f38d0834b7ab587db555674e74ee6">settings_const_id</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constructor identification.  <a href="#9f6f38d0834b7ab587db555674e74ee6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#55f79df8b01fcb373947ac147ecef70f">settings_p3_lgth</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"># of bytes incl status  <a href="#55f79df8b01fcb373947ac147ecef70f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#969dbbb6626e720fe663c1a3323b0f2d">settings_slone</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stand-alone mode.  <a href="#969dbbb6626e720fe663c1a3323b0f2d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classsettings.html#24616ca1ff8b3faf4b39da507f243530">settings_nostat</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No NanoFIP status transmission.  <a href="#24616ca1ff8b3faf4b39da507f243530"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Settings generator. 
<p>
Used in the NanoFIP design. <br>
 The Settings unit generates the constants used inside the design. Some inputs are directly taken over from the input pins as they don't need any treatment.<p>
SEE mitigation techniques used:<ul>
<li>mostly combinatiorial logic <br>
</li><li>registered constructor and model id regenerated on request <br>
</li></ul>
<p>
<dl class="author" compact><dt><b>Author:</b></dt><dd>Erik van der Bij (<a href="mailto:Erik.van.der.Bij@cern.ch">Erik.van.der.Bij@cern.ch</a>)</dd></dl>
<dl class="date" compact><dt><b>Date:</b></dt><dd>10/07/2009</dd></dl>
<dl class="version" compact><dt><b>Version:</b></dt><dd>v0.01</dd></dl>
<b>Dependencies:</b><br>
 none <br>
<p>
<b>References:</b><br>
<p>
<b>Modified by:</b><br>
 Erik van der Bij <br>
<br>
<b>Last changes:</b><br>
 10/07/2009 v0.01 EB First version <br>
 <dl class="todo" compact><dt><b><a class="el" href="todo.html#_todo000008">Todo:</a></b></dt><dd>Create testbench and simulate <br>
 </dd></dl>
Entity declaration for <a class="el" href="classsettings.html" title="Settings generator.">settings</a> 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00063">63</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="7a47a9e840e411e7cdd4d5af3de127c5"></a><!-- doxytag: member="settings::c_id_i" ref="7a47a9e840e411e7cdd4d5af3de127c5" args="std_logic_vector(3 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#7a47a9e840e411e7cdd4d5af3de127c5">c_id_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constructor identification <a class="el" href="classsettings.html" title="Settings generator.">settings</a>. 
<p>
Identification variable <a class="el" href="classsettings.html" title="Settings generator.">settings</a>. Connect the ID inputs either to Gnd, Vcc, S_ID[0] or S_ID[1] to obtain different values for the Model data (i=0,1,2,3).<br>
 C_ID[i] connected to: Gnd S_ID0 SID1 Vcc <br>
 Constructor[2*i] 0 1 0 1 <br>
 Constructor[2*i+1] 0 0 1 1 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00105">105</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="fd74b63cd2f8988aea89a9e9ed460069"></a><!-- doxytag: member="settings::m_id_i" ref="fd74b63cd2f8988aea89a9e9ed460069" args="std_logic_vector(3 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#fd74b63cd2f8988aea89a9e9ed460069">m_id_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">3</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Model identification <a class="el" href="classsettings.html" title="Settings generator.">settings</a>. 
<p>
Identification variable <a class="el" href="classsettings.html" title="Settings generator.">settings</a>. Connect the ID inputs either to Gnd, Vcc, S_ID[0] or S_ID[1] to obtain different values for the Model data (i=0,1,2,3).<br>
 M_ID[i] connected to: Gnd S_ID0 SID1 Vcc <br>
 Model [2*i] 0 1 0 1 <br>
 Model [2*i+1] 0 0 1 1 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00097">97</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="306487cf7b87d7bb520e1abb8ae8cc53"></a><!-- doxytag: member="settings::nostat_i" ref="306487cf7b87d7bb520e1abb8ae8cc53" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#306487cf7b87d7bb520e1abb8ae8cc53">nostat_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No NanoFIP status transmission. 
<p>
No NanoFIP status transmission If connected to Vcc, disables sending of NanoFIP status together with the produced data. 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00128">128</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="a13d99f0c38c90b6d12550fd3ecf3088"></a><!-- doxytag: member="settings::p3_lgth_i" ref="a13d99f0c38c90b6d12550fd3ecf3088" args="std_logic_vector(2 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#a13d99f0c38c90b6d12550fd3ecf3088">p3_lgth_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">2</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Produced variable data length. 
<p>
Produced variable data length <br>
 000: 2 Bytes <br>
 001: 8 Bytes <br>
 010: 16 Bytes <br>
 011: 32 Bytes <br>
 100: 64 Bytes <br>
 101: 124 Bytes <br>
 110: reserved, do not use <br>
 111: reserved, do not use <br>
 Actual size: +1 NanoFIP Status byte +1 MPS Status byte (last transmitted) Note: when SLONE=Vcc, p3_lgth_i should be set to 000. 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00118">118</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="86bd95576cadeb8a7e995298c93ff28a"></a><!-- doxytag: member="settings::rate_i" ref="86bd95576cadeb8a7e995298c93ff28a" args="std_logic_vector(1 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#86bd95576cadeb8a7e995298c93ff28a">rate_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">1</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit rate. 
<p>
Bit rate <br>
 00: 31.25 kbit/s <br>
 01: 1 Mbit/s <br>
 10: 2.5 Mbit/s <br>
 11: reserved, do not use 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00083">83</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="45f0c8d500f32747931078653f235841"></a><!-- doxytag: member="settings::req_id" ref="45f0c8d500f32747931078653f235841" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#45f0c8d500f32747931078653f235841">req_id</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Request generation of Model and Constructor ID. 
<p>
When high, will refresh settings_model/const_id within two clock cycles 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00135">135</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="8dfbf706b81484c1dfd914dbeafcbe70"></a><!-- doxytag: member="settings::s_id_o" ref="8dfbf706b81484c1dfd914dbeafcbe70" args="std_logic_vector(1 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#8dfbf706b81484c1dfd914dbeafcbe70">s_id_o</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">1</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Identification selection. 
<p>
Identification selection (see M_ID, C_ID) 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00089">89</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="9f6f38d0834b7ab587db555674e74ee6"></a><!-- doxytag: member="settings::settings_const_id" ref="9f6f38d0834b7ab587db555674e74ee6" args="std_logic_vector(7 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#9f6f38d0834b7ab587db555674e74ee6">settings_const_id</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constructor identification. 
<p>
Constructor Identification. Second byte. First byte is not settable. Used for production of Identification Variable (10xyh). 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00151">151</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="8d56a1dd43826fc7605fc27e85c0d611"></a><!-- doxytag: member="settings::settings_model_id" ref="8d56a1dd43826fc7605fc27e85c0d611" args="std_logic_vector(7 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#8d56a1dd43826fc7605fc27e85c0d611">settings_model_id</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Model identification. 
<p>
Model Identification. First byte. Second byte is not settable. Used for production of Identification Variable (10xyh). 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00147">147</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="24616ca1ff8b3faf4b39da507f243530"></a><!-- doxytag: member="settings::settings_nostat" ref="24616ca1ff8b3faf4b39da507f243530" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#24616ca1ff8b3faf4b39da507f243530">settings_nostat</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No NanoFIP status transmission. 
<p>
No NanoFIP status transmission when 1. Straight copy of input pin (allows for further treatment if needed).<br>
 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00178">178</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="55f79df8b01fcb373947ac147ecef70f"></a><!-- doxytag: member="settings::settings_p3_lgth" ref="55f79df8b01fcb373947ac147ecef70f" args="std_logic_vector(7 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#55f79df8b01fcb373947ac147ecef70f">settings_p3_lgth</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
# of bytes incl status 
<p>
Produced variable data length, based on p3_lgth_i and nostat_i inputs. <br>
 Outputs the number of data bytes, including the NanoFIP status and the MPS Status and can be used as the second byte sent and for variable length counting purposes. <br>
 <code> p3_lgth nostat=0 nostat=1 <br>
 000: 2 Bytes =&gt; 4 3 <br>
 001: 8 Bytes =&gt; 10 9 <br>
 010: 16 Bytes =&gt; 18 17 <br>
 011: 32 Bytes =&gt; 34 33 <br>
 100: 64 Bytes =&gt; 66 65 <br>
 101: 124 Bytes =&gt; 126 125 <br>
 110: reserved =&gt; 126 125 do not use - mapped onto 101 <br>
 111: reserved =&gt; 126 125 do not use - mapped onto 111 <br>
 </code> Note: when SLONE=Vcc, p3_lgth_i should be set to 000. 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00168">168</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="84eb2b01adfe092f5b34d521055e5bae"></a><!-- doxytag: member="settings::settings_rate" ref="84eb2b01adfe092f5b34d521055e5bae" args="std_logic_vector(1 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#84eb2b01adfe092f5b34d521055e5bae">settings_rate</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">1</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit rate. 
<p>
Bit rate. Straight copy of input pins (allows for further treatment if needed). 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00139">139</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="969dbbb6626e720fe663c1a3323b0f2d"></a><!-- doxytag: member="settings::settings_slone" ref="969dbbb6626e720fe663c1a3323b0f2d" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#969dbbb6626e720fe663c1a3323b0f2d">settings_slone</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stand-alone mode. 
<p>
Stand-alone mode. If connected to Vcc, disables sending of NanoFIP status together with the produced data.<br>
 Straight copy of input pin (allows for further treatment if needed). 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00174">174</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="a4508efd02661bf302035735a990ff13"></a><!-- doxytag: member="settings::settings_subs" ref="a4508efd02661bf302035735a990ff13" args="std_logic_vector(7 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#a4508efd02661bf302035735a990ff13">settings_subs</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Subscriber number. 
<p>
Subscriber number. Station address. Straight copy of input pins (allows for further treatment if needed). 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00143">143</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="c41a2793ee79a7d0fb315d0454ec48e8"></a><!-- doxytag: member="settings::slone_i" ref="c41a2793ee79a7d0fb315d0454ec48e8" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#c41a2793ee79a7d0fb315d0454ec48e8">slone_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stand-alone mode. 
<p>
Stand-alone mode If connected to Vcc, disables sending of NanoFIP status together with the produced data. 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00123">123</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="127cb67599c7d32ba06f7aca3f7688e3"></a><!-- doxytag: member="settings::subs_i" ref="127cb67599c7d32ba06f7aca3f7688e3" args="std_logic_vector(7 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsettings.html#127cb67599c7d32ba06f7aca3f7688e3">subs_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Subscriber number coding. 
<p>
Subscriber number coding. Station address. 
<p>Definition at line <a class="el" href="settings_8vhd_source.html#l00086">86</a> of file <a class="el" href="settings_8vhd_source.html">settings.vhd</a>.</p>

</div>
</div><p>
<hr>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="settings_8vhd_source.html">settings.vhd</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Fri Jul 10 10:46:28 2009 for nanofip by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
