<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 15.20-p005_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID pgmicro02)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Thu Mar 23 05:33:17 2023</TD></TR>
<TR><TD>#  Design:          /TD><TD>miniMIPS_chip</TD></TR>
<TR><TD>#  Command:    </TD><TD>check_design -all</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Instance Pin Check Summary</H3>
<a name="sameDriver"></a>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Instances with multiple input pins tied together</B></P></CAPTION>
    <TR>
    <TD><B>Inst</B><BR></TD>
    <TD><B>Net</B><BR></TD>
    <TD><B>Term</B><BR></TD>
    <TD><B>Term...</B><BR></TD>
    <TR>
    <TD>minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2621<BR></TD>
    <TD>minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1369<BR></TD>
    <TD>A<BR></TD>
    <TD>D<BR></TD>
    <TR>
    <TD>minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_g2642<BR></TD>
    <TD>minimips_core_instance/U4_ex_U1_alu_final_adder_add_125_73_n_1394<BR></TD>
    <TD>A<BR></TD>
    <TD>D<BR></TD>
</TABLE>
<a name="inFloating"></a>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Floating Instance terminals</B></P></CAPTION>
    <TR>
    <TD><B>TieHi/TieLo</B><BR></TD>
    <TD><B>Term Type</B><BR></TD>
    <TD><B>Term Name</B><BR></TD>
    <TD><B>Inst Type</B><BR></TD>
    <TD><B>Inst Name</B><BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_31<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_30<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_29<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_28<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_27<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_26<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_25<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_24<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_23<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_22<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_21<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_20<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_19<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_18<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_17<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_16<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_15<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_14<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_13<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_12<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_11<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_10<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_9<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_8<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_7<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_6<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_5<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_4<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_3<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_2<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_1<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_0<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_31<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_30<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_29<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_28<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_27<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_26<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_25<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_24<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_23<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_22<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_21<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_20<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_19<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_18<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_17<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_16<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_15<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_14<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_13<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_12<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_11<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_10<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_9<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_8<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_7<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_6<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_5<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_4<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_3<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_2<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_1<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_adr_O_0<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_r_w_O<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>EN<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_req_O<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_it_mat_I<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_ack_I<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_reset_I<BR></TD>
    <TR>
    <TD><BR></TD>
    <TD>Input<BR></TD>
    <TD>PI<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_clock_I<BR></TD>
</TABLE>
<a name="floatingIo"></a>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Floating IO terms</B></P></CAPTION>
    <TR>
    <TD><B>Term Type</B><BR></TD>
    <TD><B>Term Name</B><BR></TD>
    <TD><B>Inst Type</B><BR></TD>
    <TD><B>Inst Name</B><BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_31<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_30<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_29<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_28<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_27<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_26<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_25<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_24<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_23<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_22<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_21<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_20<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_19<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_18<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_17<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_16<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_15<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_14<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_13<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_12<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_11<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_10<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_9<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_8<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_7<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_6<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_5<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_4<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_3<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_2<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_1<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_data_IO_0<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_it_mat_I<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_ram_ack_I<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_reset_I<BR></TD>
    <TR>
    <TD>Output<BR></TD>
    <TD>PO<BR></TD>
    <TD>Io <BR></TD>
    <TD>IOPADS_INST/PAD_clock_I<BR></TD>
</TABLE>

</BODY>
</HTML>
