#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1875a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1875770 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x18830e0 .functor NOT 1, L_0x18bb1e0, C4<0>, C4<0>, C4<0>;
L_0x18baf70 .functor XOR 25, L_0x18bae30, L_0x18baed0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x18bb0d0 .functor XOR 25, L_0x18baf70, L_0x18bb030, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x18b7c30_0 .net *"_ivl_10", 24 0, L_0x18bb030;  1 drivers
v0x18b7d30_0 .net *"_ivl_12", 24 0, L_0x18bb0d0;  1 drivers
v0x18b7e10_0 .net *"_ivl_2", 24 0, L_0x18bad90;  1 drivers
v0x18b7ed0_0 .net *"_ivl_4", 24 0, L_0x18bae30;  1 drivers
v0x18b7fb0_0 .net *"_ivl_6", 24 0, L_0x18baed0;  1 drivers
v0x18b80e0_0 .net *"_ivl_8", 24 0, L_0x18baf70;  1 drivers
v0x18b81c0_0 .net "a", 0 0, v0x18b64f0_0;  1 drivers
v0x18b8260_0 .net "b", 0 0, v0x18b65b0_0;  1 drivers
v0x18b8300_0 .net "c", 0 0, v0x18b6650_0;  1 drivers
v0x18b8430_0 .var "clk", 0 0;
v0x18b84d0_0 .net "d", 0 0, v0x18b6790_0;  1 drivers
v0x18b8570_0 .net "e", 0 0, v0x18b6880_0;  1 drivers
v0x18b8610_0 .net "out_dut", 24 0, L_0x18bac30;  1 drivers
v0x18b86b0_0 .net "out_ref", 24 0, L_0x18839a0;  1 drivers
v0x18b8750_0 .var/2u "stats1", 159 0;
v0x18b8810_0 .var/2u "strobe", 0 0;
v0x18b88d0_0 .net "tb_match", 0 0, L_0x18bb1e0;  1 drivers
v0x18b8990_0 .net "tb_mismatch", 0 0, L_0x18830e0;  1 drivers
L_0x18bad90 .concat [ 25 0 0 0], L_0x18839a0;
L_0x18bae30 .concat [ 25 0 0 0], L_0x18839a0;
L_0x18baed0 .concat [ 25 0 0 0], L_0x18bac30;
L_0x18bb030 .concat [ 25 0 0 0], L_0x18839a0;
L_0x18bb1e0 .cmp/eeq 25, L_0x18bad90, L_0x18bb0d0;
S_0x188c400 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x1875770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x188cea0 .functor NOT 25, L_0x18b94d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x18839a0 .functor XOR 25, L_0x188cea0, L_0x18b9620, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1883350_0 .net *"_ivl_0", 4 0, L_0x18b8a70;  1 drivers
v0x18833f0_0 .net *"_ivl_10", 24 0, L_0x18b94d0;  1 drivers
v0x18b5780_0 .net *"_ivl_12", 24 0, L_0x188cea0;  1 drivers
v0x18b5840_0 .net *"_ivl_14", 24 0, L_0x18b9620;  1 drivers
v0x18b5920_0 .net *"_ivl_2", 4 0, L_0x18b8c20;  1 drivers
v0x18b5a50_0 .net *"_ivl_4", 4 0, L_0x18b8e40;  1 drivers
v0x18b5b30_0 .net *"_ivl_6", 4 0, L_0x18b9060;  1 drivers
v0x18b5c10_0 .net *"_ivl_8", 4 0, L_0x18b92b0;  1 drivers
v0x18b5cf0_0 .net "a", 0 0, v0x18b64f0_0;  alias, 1 drivers
v0x18b5db0_0 .net "b", 0 0, v0x18b65b0_0;  alias, 1 drivers
v0x18b5e70_0 .net "c", 0 0, v0x18b6650_0;  alias, 1 drivers
v0x18b5f30_0 .net "d", 0 0, v0x18b6790_0;  alias, 1 drivers
v0x18b5ff0_0 .net "e", 0 0, v0x18b6880_0;  alias, 1 drivers
v0x18b60b0_0 .net "out", 24 0, L_0x18839a0;  alias, 1 drivers
LS_0x18b8a70_0_0 .concat [ 1 1 1 1], v0x18b64f0_0, v0x18b64f0_0, v0x18b64f0_0, v0x18b64f0_0;
LS_0x18b8a70_0_4 .concat [ 1 0 0 0], v0x18b64f0_0;
L_0x18b8a70 .concat [ 4 1 0 0], LS_0x18b8a70_0_0, LS_0x18b8a70_0_4;
LS_0x18b8c20_0_0 .concat [ 1 1 1 1], v0x18b65b0_0, v0x18b65b0_0, v0x18b65b0_0, v0x18b65b0_0;
LS_0x18b8c20_0_4 .concat [ 1 0 0 0], v0x18b65b0_0;
L_0x18b8c20 .concat [ 4 1 0 0], LS_0x18b8c20_0_0, LS_0x18b8c20_0_4;
LS_0x18b8e40_0_0 .concat [ 1 1 1 1], v0x18b6650_0, v0x18b6650_0, v0x18b6650_0, v0x18b6650_0;
LS_0x18b8e40_0_4 .concat [ 1 0 0 0], v0x18b6650_0;
L_0x18b8e40 .concat [ 4 1 0 0], LS_0x18b8e40_0_0, LS_0x18b8e40_0_4;
LS_0x18b9060_0_0 .concat [ 1 1 1 1], v0x18b6790_0, v0x18b6790_0, v0x18b6790_0, v0x18b6790_0;
LS_0x18b9060_0_4 .concat [ 1 0 0 0], v0x18b6790_0;
L_0x18b9060 .concat [ 4 1 0 0], LS_0x18b9060_0_0, LS_0x18b9060_0_4;
LS_0x18b92b0_0_0 .concat [ 1 1 1 1], v0x18b6880_0, v0x18b6880_0, v0x18b6880_0, v0x18b6880_0;
LS_0x18b92b0_0_4 .concat [ 1 0 0 0], v0x18b6880_0;
L_0x18b92b0 .concat [ 4 1 0 0], LS_0x18b92b0_0_0, LS_0x18b92b0_0_4;
LS_0x18b94d0_0_0 .concat [ 5 5 5 5], L_0x18b92b0, L_0x18b9060, L_0x18b8e40, L_0x18b8c20;
LS_0x18b94d0_0_4 .concat [ 5 0 0 0], L_0x18b8a70;
L_0x18b94d0 .concat [ 20 5 0 0], LS_0x18b94d0_0_0, LS_0x18b94d0_0_4;
LS_0x18b9620_0_0 .concat [ 1 1 1 1], v0x18b6880_0, v0x18b6790_0, v0x18b6650_0, v0x18b65b0_0;
LS_0x18b9620_0_4 .concat [ 1 1 1 1], v0x18b64f0_0, v0x18b6880_0, v0x18b6790_0, v0x18b6650_0;
LS_0x18b9620_0_8 .concat [ 1 1 1 1], v0x18b65b0_0, v0x18b64f0_0, v0x18b6880_0, v0x18b6790_0;
LS_0x18b9620_0_12 .concat [ 1 1 1 1], v0x18b6650_0, v0x18b65b0_0, v0x18b64f0_0, v0x18b6880_0;
LS_0x18b9620_0_16 .concat [ 1 1 1 1], v0x18b6790_0, v0x18b6650_0, v0x18b65b0_0, v0x18b64f0_0;
LS_0x18b9620_0_20 .concat [ 1 1 1 1], v0x18b6880_0, v0x18b6790_0, v0x18b6650_0, v0x18b65b0_0;
LS_0x18b9620_0_24 .concat [ 1 0 0 0], v0x18b64f0_0;
LS_0x18b9620_1_0 .concat [ 4 4 4 4], LS_0x18b9620_0_0, LS_0x18b9620_0_4, LS_0x18b9620_0_8, LS_0x18b9620_0_12;
LS_0x18b9620_1_4 .concat [ 4 4 1 0], LS_0x18b9620_0_16, LS_0x18b9620_0_20, LS_0x18b9620_0_24;
L_0x18b9620 .concat [ 16 9 0 0], LS_0x18b9620_1_0, LS_0x18b9620_1_4;
S_0x18b6250 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x1875770;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x18b64f0_0 .var "a", 0 0;
v0x18b65b0_0 .var "b", 0 0;
v0x18b6650_0 .var "c", 0 0;
v0x18b66f0_0 .net "clk", 0 0, v0x18b8430_0;  1 drivers
v0x18b6790_0 .var "d", 0 0;
v0x18b6880_0 .var "e", 0 0;
E_0x18893c0/0 .event negedge, v0x18b66f0_0;
E_0x18893c0/1 .event posedge, v0x18b66f0_0;
E_0x18893c0 .event/or E_0x18893c0/0, E_0x18893c0/1;
S_0x18b6940 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x1875770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x18ba9f0 .functor NOT 25, L_0x18ba740, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x18bac30 .functor XOR 25, L_0x18ba9f0, L_0x18baab0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x18b6c20_0 .net *"_ivl_0", 4 0, L_0x18b9890;  1 drivers
v0x18b6d00_0 .net *"_ivl_10", 24 0, L_0x18ba740;  1 drivers
v0x18b6de0_0 .net *"_ivl_2", 4 0, L_0x18b9b80;  1 drivers
v0x18b6ed0_0 .net *"_ivl_4", 4 0, L_0x18b9e70;  1 drivers
v0x18b6fb0_0 .net *"_ivl_6", 4 0, L_0x18ba160;  1 drivers
v0x18b70e0_0 .net *"_ivl_8", 4 0, L_0x18ba450;  1 drivers
v0x18b71c0_0 .net "a", 0 0, v0x18b64f0_0;  alias, 1 drivers
v0x18b72b0_0 .net "b", 0 0, v0x18b65b0_0;  alias, 1 drivers
v0x18b73a0_0 .net "c", 0 0, v0x18b6650_0;  alias, 1 drivers
v0x18b74d0_0 .net "d", 0 0, v0x18b6790_0;  alias, 1 drivers
v0x18b75c0_0 .net "e", 0 0, v0x18b6880_0;  alias, 1 drivers
v0x18b76b0_0 .net "out", 24 0, L_0x18bac30;  alias, 1 drivers
v0x18b7790_0 .net "vector1", 24 0, L_0x18ba9f0;  1 drivers
v0x18b7870_0 .net "vector2", 24 0, L_0x18baab0;  1 drivers
LS_0x18b9890_0_0 .concat [ 1 1 1 1], v0x18b64f0_0, v0x18b64f0_0, v0x18b64f0_0, v0x18b64f0_0;
LS_0x18b9890_0_4 .concat [ 1 0 0 0], v0x18b64f0_0;
L_0x18b9890 .concat [ 4 1 0 0], LS_0x18b9890_0_0, LS_0x18b9890_0_4;
LS_0x18b9b80_0_0 .concat [ 1 1 1 1], v0x18b65b0_0, v0x18b65b0_0, v0x18b65b0_0, v0x18b65b0_0;
LS_0x18b9b80_0_4 .concat [ 1 0 0 0], v0x18b65b0_0;
L_0x18b9b80 .concat [ 4 1 0 0], LS_0x18b9b80_0_0, LS_0x18b9b80_0_4;
LS_0x18b9e70_0_0 .concat [ 1 1 1 1], v0x18b6650_0, v0x18b6650_0, v0x18b6650_0, v0x18b6650_0;
LS_0x18b9e70_0_4 .concat [ 1 0 0 0], v0x18b6650_0;
L_0x18b9e70 .concat [ 4 1 0 0], LS_0x18b9e70_0_0, LS_0x18b9e70_0_4;
LS_0x18ba160_0_0 .concat [ 1 1 1 1], v0x18b6790_0, v0x18b6790_0, v0x18b6790_0, v0x18b6790_0;
LS_0x18ba160_0_4 .concat [ 1 0 0 0], v0x18b6790_0;
L_0x18ba160 .concat [ 4 1 0 0], LS_0x18ba160_0_0, LS_0x18ba160_0_4;
LS_0x18ba450_0_0 .concat [ 1 1 1 1], v0x18b6880_0, v0x18b6880_0, v0x18b6880_0, v0x18b6880_0;
LS_0x18ba450_0_4 .concat [ 1 0 0 0], v0x18b6880_0;
L_0x18ba450 .concat [ 4 1 0 0], LS_0x18ba450_0_0, LS_0x18ba450_0_4;
LS_0x18ba740_0_0 .concat [ 5 5 5 5], L_0x18ba450, L_0x18ba160, L_0x18b9e70, L_0x18b9b80;
LS_0x18ba740_0_4 .concat [ 5 0 0 0], L_0x18b9890;
L_0x18ba740 .concat [ 20 5 0 0], LS_0x18ba740_0_0, LS_0x18ba740_0_4;
LS_0x18baab0_0_0 .concat [ 1 1 1 1], v0x18b6880_0, v0x18b6790_0, v0x18b6650_0, v0x18b65b0_0;
LS_0x18baab0_0_4 .concat [ 1 1 1 1], v0x18b64f0_0, v0x18b6880_0, v0x18b6790_0, v0x18b6650_0;
LS_0x18baab0_0_8 .concat [ 1 1 1 1], v0x18b65b0_0, v0x18b64f0_0, v0x18b6880_0, v0x18b6790_0;
LS_0x18baab0_0_12 .concat [ 1 1 1 1], v0x18b6650_0, v0x18b65b0_0, v0x18b64f0_0, v0x18b6880_0;
LS_0x18baab0_0_16 .concat [ 1 1 1 1], v0x18b6790_0, v0x18b6650_0, v0x18b65b0_0, v0x18b64f0_0;
LS_0x18baab0_0_20 .concat [ 1 1 1 1], v0x18b6880_0, v0x18b6790_0, v0x18b6650_0, v0x18b65b0_0;
LS_0x18baab0_0_24 .concat [ 1 0 0 0], v0x18b64f0_0;
LS_0x18baab0_1_0 .concat [ 4 4 4 4], LS_0x18baab0_0_0, LS_0x18baab0_0_4, LS_0x18baab0_0_8, LS_0x18baab0_0_12;
LS_0x18baab0_1_4 .concat [ 4 4 1 0], LS_0x18baab0_0_16, LS_0x18baab0_0_20, LS_0x18baab0_0_24;
L_0x18baab0 .concat [ 16 9 0 0], LS_0x18baab0_1_0, LS_0x18baab0_1_4;
S_0x18b7a10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1875770;
 .timescale -12 -12;
E_0x1888f40 .event anyedge, v0x18b8810_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18b8810_0;
    %nor/r;
    %assign/vec4 v0x18b8810_0, 0;
    %wait E_0x1888f40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18b6250;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18893c0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x18b6880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b6790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b6650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b65b0_0, 0;
    %assign/vec4 v0x18b64f0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1875770;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b8430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b8810_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1875770;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x18b8430_0;
    %inv;
    %store/vec4 v0x18b8430_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1875770;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18b66f0_0, v0x18b8990_0, v0x18b81c0_0, v0x18b8260_0, v0x18b8300_0, v0x18b84d0_0, v0x18b8570_0, v0x18b86b0_0, v0x18b8610_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1875770;
T_5 ;
    %load/vec4 v0x18b8750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x18b8750_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18b8750_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x18b8750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b8750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18b8750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b8750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1875770;
T_6 ;
    %wait E_0x18893c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b8750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b8750_0, 4, 32;
    %load/vec4 v0x18b88d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x18b8750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b8750_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b8750_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b8750_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x18b86b0_0;
    %load/vec4 v0x18b86b0_0;
    %load/vec4 v0x18b8610_0;
    %xor;
    %load/vec4 v0x18b86b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x18b8750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b8750_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x18b8750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b8750_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/vector5/iter0/response13/top_module.sv";
