<!doctype html>
<html lang="en"><head><meta charSet="utf-8"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><meta name="viewport" content="width=device-width, initial-scale=1"/><title>Mochawesome Report</title><link rel="stylesheet" href="assets/app.css"/></head><body data-raw="{&quot;stats&quot;:{&quot;suites&quot;:55,&quot;tests&quot;:186,&quot;passes&quot;:182,&quot;pending&quot;:4,&quot;failures&quot;:0,&quot;start&quot;:&quot;2022-07-25T21:09:36.444Z&quot;,&quot;end&quot;:&quot;2022-07-25T21:09:47.260Z&quot;,&quot;duration&quot;:10816,&quot;testsRegistered&quot;:188,&quot;passPercent&quot;:98.91304347826086,&quot;pendingPercent&quot;:2.127659574468085,&quot;other&quot;:0,&quot;hasOther&quot;:false,&quot;skipped&quot;:2,&quot;hasSkipped&quot;:true},&quot;results&quot;:[{&quot;uuid&quot;:&quot;6188a8d2-14eb-4828-a406-0247613e39a7&quot;,&quot;title&quot;:&quot;&quot;,&quot;fullFile&quot;:&quot;&quot;,&quot;file&quot;:&quot;&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Get top level VHDL&quot;,&quot;fullTitle&quot;:&quot;Get top level VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\nlibrary ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\nentity test_entity_name is\ngeneric (\n    a : integer;\n    b : unsigned;\n    c : signed;\n    d : std_logic;\n    e : std_logic_vector;\n    f : std_logic_vector(5 downto 0)\n  );\nport(\n  g : in std_logic;\n  h : out std_logic;\n  i : inout std_logic\n);\nend test_entity_name;  \narchitecture e_arch of test_entity_name is\nbegin \nend e_arch;\n`;\nconst expected = &#x27;test_entity_name&#x27;;\nconst current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VHDL);\n(0, assert_1.equal)(current, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fea0ef8d-5f20-4730-9e92-4e7336f42fb9&quot;,&quot;parentUUID&quot;:&quot;6188a8d2-14eb-4828-a406-0247613e39a7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:true},{&quot;title&quot;:&quot;Get top level Verilog&quot;,&quot;fullTitle&quot;:&quot;Get top level Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\nmodule test_entity_name2 \n    #(\n        parameter a=8,\n        parameter b=9,\n        parameter c=10, d=11\n    )\n    (\n        input e,\n        output f,\n        input reg g,\n        input wire h,\n        input reg [7:0] i, j,\n        input wire [9:0] k,\n        output wire [9:0] l\n    );  \n\n    function [7:0] sum;  \n        input [7:0] a, b;  \n        begin  \n            sum = a + b;  \n        end  \n    endfunction\n\n    wire m;\n    wire n, p;\n    reg [1:0] q;\n\n    localparam r = 2;\n\n    always @(posedge a) begin : label_0\n    end\n\n    always_comb begin\n    end\n\n    always_ff begin : label_1\n    end\n\n    always_latch begin\n    end\n\n    test_entity_name \n    #(\n      .a(a ),\n      .b(b ),\n      .c(c ),\n      .d (d )\n    )\n    test_entity_name_dut (\n      .e (e ),\n      .f (f ),\n      .g (g ),\n      .h (h ),\n      .i (i ),\n      .j (j ),\n      .k (k ),\n      .l  ( l)\n    );\n  \nendmodule\n`;\nconst expected = &#x27;test_entity_name2&#x27;;\nconst current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VERILOG);\n(0, assert_1.equal)(current, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;896c7974-d5f9-4b4e-98ae-4590eb683583&quot;,&quot;parentUUID&quot;:&quot;6188a8d2-14eb-4828-a406-0247613e39a7&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:true}],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;8e29d3ce-28b2-42e0-b347-c5deda7bd9a4&quot;,&quot;title&quot;:&quot;Check diagram generator&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/diagram.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/diagram.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;With ports and generics and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator With ports and generics and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:262,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;015ec3e5-bfb8-4a32-89a6-39df4784dbaf&quot;,&quot;parentUUID&quot;:&quot;8e29d3ce-28b2-42e0-b347-c5deda7bd9a4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Only ports and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Only ports and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:8,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3f4437c8-0352-456f-aa82-a28647106b30&quot;,&quot;parentUUID&quot;:&quot;8e29d3ce-28b2-42e0-b347-c5deda7bd9a4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Only generics and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Only generics and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:7,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 2;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bb7ebccd-bf24-4879-b746-cb4816757df0&quot;,&quot;parentUUID&quot;:&quot;8e29d3ce-28b2-42e0-b347-c5deda7bd9a4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Empty and color&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator Empty and color&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:3,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 3;\nconst OPT = {\n    blackandwhite: false\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;70e976d8-6c55-415e-979b-34eb3f2c769f&quot;,&quot;parentUUID&quot;:&quot;8e29d3ce-28b2-42e0-b347-c5deda7bd9a4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;With ports and generics and black and white&quot;,&quot;fullTitle&quot;:&quot;Check diagram generator With ports and generics and black and white&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:10,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 4;\nconst OPT = {\n    blackandwhite: true\n};\nconst hdl_element = new common_hdl.Hdl_element(general_1.HDL_LANG.VHDL, common_hdl.TYPE_HDL_ELEMENT.ENTITY);\n// Ports\nhdl_element.add_port(port_input);\nhdl_element.add_port(port_output);\n// Generics\nhdl_element.add_generic(generic_0);\nhdl_element.add_generic(generic_1);\nconst svg_diagram = diagram.diagram_generator(hdl_element, OPT);\nconst file_o = paht_lib.join(C_OUTPUT_BASE_PATH, `output_${test_index}.svg`);\nfs.writeFileSync(file_o, svg_diagram);\ncheck_test(test_index);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;88277bf6-b0c5-46d4-b93e-9ba6eb0922f5&quot;,&quot;parentUUID&quot;:&quot;8e29d3ce-28b2-42e0-b347-c5deda7bd9a4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;015ec3e5-bfb8-4a32-89a6-39df4784dbaf&quot;,&quot;3f4437c8-0352-456f-aa82-a28647106b30&quot;,&quot;bb7ebccd-bf24-4879-b746-cb4816757df0&quot;,&quot;70e976d8-6c55-415e-979b-34eb3f2c769f&quot;,&quot;88277bf6-b0c5-46d4-b93e-9ba6eb0922f5&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:290,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;e9cc0f14-6cc5-411f-abff-71ae66217b98&quot;,&quot;title&quot;:&quot;Check documenter creator with html&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/documenter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/documenter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Entity VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Entity VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:755,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ad4867a4-7d8e-482b-896f-396b1799e1af&quot;,&quot;parentUUID&quot;:&quot;e9cc0f14-6cc5-411f-abff-71ae66217b98&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Package VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:378,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c5434403-9de3-4bb5-af14-a2a4345a8081&quot;,&quot;parentUUID&quot;:&quot;e9cc0f14-6cc5-411f-abff-71ae66217b98&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Module Verilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Module Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:966,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VERILOG;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b3d09e8a-8574-4381-b54f-9a734f9942d1&quot;,&quot;parentUUID&quot;:&quot;e9cc0f14-6cc5-411f-abff-71ae66217b98&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Package SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:284,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d46a462c-f909-45fb-8cac-4f61346455b3&quot;,&quot;parentUUID&quot;:&quot;e9cc0f14-6cc5-411f-abff-71ae66217b98&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Interface SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with html Interface SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:269,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;interface&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b3aa51f0-a72d-4972-8356-797d0bbf4b03&quot;,&quot;parentUUID&quot;:&quot;e9cc0f14-6cc5-411f-abff-71ae66217b98&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;ad4867a4-7d8e-482b-896f-396b1799e1af&quot;,&quot;c5434403-9de3-4bb5-af14-a2a4345a8081&quot;,&quot;b3d09e8a-8574-4381-b54f-9a734f9942d1&quot;,&quot;d46a462c-f909-45fb-8cac-4f61346455b3&quot;,&quot;b3aa51f0-a72d-4972-8356-797d0bbf4b03&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:2652,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;c2e720f3-ef97-4ad4-a3c5-bcd23c0145f9&quot;,&quot;title&quot;:&quot;Check documenter creator with markdown&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/documenter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/documenter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Entity VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Entity VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:270,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;41c76e81-db34-4cdb-bf96-952410a528a8&quot;,&quot;parentUUID&quot;:&quot;c2e720f3-ef97-4ad4-a3c5-bcd23c0145f9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package VHDL&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Package VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:280,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VHDL;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;848a1470-4c42-4623-bac1-9978da2d7b86&quot;,&quot;parentUUID&quot;:&quot;c2e720f3-ef97-4ad4-a3c5-bcd23c0145f9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Module Verilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Module Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:499,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.VERILOG;\nconst hdl_type = &#x27;entity&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;452a8bd5-60da-4afd-ab87-10d184c8892d&quot;,&quot;parentUUID&quot;:&quot;c2e720f3-ef97-4ad4-a3c5-bcd23c0145f9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Package SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Package SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:267,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;package&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5edfd6b9-3ec5-48f2-af44-42e44b170322&quot;,&quot;parentUUID&quot;:&quot;c2e720f3-ef97-4ad4-a3c5-bcd23c0145f9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Interface SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check documenter creator with markdown Interface SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:265,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const hdl_lang = general_1.HDL_LANG.SYSTEMVERILOG;\nconst hdl_type = &#x27;interface&#x27;;\nawait run(hdl_type, hdl_lang, output_type_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0eb39cf6-d2f6-49ed-b6d6-ded6fbafd355&quot;,&quot;parentUUID&quot;:&quot;c2e720f3-ef97-4ad4-a3c5-bcd23c0145f9&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;41c76e81-db34-4cdb-bf96-952410a528a8&quot;,&quot;848a1470-4c42-4623-bac1-9978da2d7b86&quot;,&quot;452a8bd5-60da-4afd-ab87-10d184c8892d&quot;,&quot;5edfd6b9-3ec5-48f2-af44-42e44b170322&quot;,&quot;0eb39cf6-d2f6-49ed-b6d6-ded6fbafd355&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1581,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;67bb1408-c888-41ba-add5-1a74b7a99c0f&quot;,&quot;title&quot;:&quot;Test Doxygen elements single line and only 1 element in the description.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/doxygen.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/doxygen.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Testing author&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing author&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;87de3884-96fb-4792-b377-ef33cb010b5d&quot;,&quot;parentUUID&quot;:&quot;67bb1408-c888-41ba-add5-1a74b7a99c0f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing version&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing version&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b77706e6-17fd-4abb-b319-60932ff1580b&quot;,&quot;parentUUID&quot;:&quot;67bb1408-c888-41ba-add5-1a74b7a99c0f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing project&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7c7a0ff0-4393-428d-9d19-fb66f1693349&quot;,&quot;parentUUID&quot;:&quot;67bb1408-c888-41ba-add5-1a74b7a99c0f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing copyright&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing copyright&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b3e06a31-c00f-4920-9940-dde4d5970aa5&quot;,&quot;parentUUID&quot;:&quot;67bb1408-c888-41ba-add5-1a74b7a99c0f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing brief&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing brief&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;918559b0-5ce5-42ab-9d46-92c13d3703ea&quot;,&quot;parentUUID&quot;:&quot;67bb1408-c888-41ba-add5-1a74b7a99c0f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing details&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing details&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a7d5586a-8145-46e0-92ca-4c44961397fb&quot;,&quot;parentUUID&quot;:&quot;67bb1408-c888-41ba-add5-1a74b7a99c0f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_begin&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing custom_section_begin&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3c856c2d-dde7-491a-b5b0-1460c2f025a5&quot;,&quot;parentUUID&quot;:&quot;67bb1408-c888-41ba-add5-1a74b7a99c0f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_end&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements single line and only 1 element in the description. Testing custom_section_end&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e1ee6c66-3f16-4d6d-b6e3-9aea9f44e911&quot;,&quot;parentUUID&quot;:&quot;67bb1408-c888-41ba-add5-1a74b7a99c0f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;87de3884-96fb-4792-b377-ef33cb010b5d&quot;,&quot;b77706e6-17fd-4abb-b319-60932ff1580b&quot;,&quot;7c7a0ff0-4393-428d-9d19-fb66f1693349&quot;,&quot;b3e06a31-c00f-4920-9940-dde4d5970aa5&quot;,&quot;918559b0-5ce5-42ab-9d46-92c13d3703ea&quot;,&quot;a7d5586a-8145-46e0-92ca-4c44961397fb&quot;,&quot;3c856c2d-dde7-491a-b5b0-1460c2f025a5&quot;,&quot;e1ee6c66-3f16-4d6d-b6e3-9aea9f44e911&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;51ce044c-c460-43a9-8b0c-c86e890c04ce&quot;,&quot;title&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/doxygen.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/doxygen.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Testing author&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing author&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;235dbe53-43a3-4bb7-97d0-b3446f0d37e5&quot;,&quot;parentUUID&quot;:&quot;51ce044c-c460-43a9-8b0c-c86e890c04ce&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing version&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing version&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;daf13c63-610d-4a41-b84d-946f6a478dc8&quot;,&quot;parentUUID&quot;:&quot;51ce044c-c460-43a9-8b0c-c86e890c04ce&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing project&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing project&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;084f11ed-bf88-4960-a1e1-79c752454aa3&quot;,&quot;parentUUID&quot;:&quot;51ce044c-c460-43a9-8b0c-c86e890c04ce&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing copyright&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing copyright&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1c65bda9-0abb-4b61-a948-e77f0ccbc442&quot;,&quot;parentUUID&quot;:&quot;51ce044c-c460-43a9-8b0c-c86e890c04ce&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing brief&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing brief&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bd9ccd01-75cd-4462-9bdb-1f742bd9aa8b&quot;,&quot;parentUUID&quot;:&quot;51ce044c-c460-43a9-8b0c-c86e890c04ce&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing details&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing details&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;cae85198-588e-4305-9281-fe3368ce14a5&quot;,&quot;parentUUID&quot;:&quot;51ce044c-c460-43a9-8b0c-c86e890c04ce&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_begin&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing custom_section_begin&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e3c3d036-3227-40e6-bb01-c52e4ab2afed&quot;,&quot;parentUUID&quot;:&quot;51ce044c-c460-43a9-8b0c-c86e890c04ce&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Testing custom_section_end&quot;,&quot;fullTitle&quot;:&quot;Test Doxygen elements multi line and only 1 element in the description. Testing custom_section_end&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const result = (0, doxygen_parser_1.parse_doxygen)(element.input);\n(0, assert_1.equal)(result.element_list[0].description, element.output);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d90eb7c8-8824-49d9-8aaa-5d1ceebb0655&quot;,&quot;parentUUID&quot;:&quot;51ce044c-c460-43a9-8b0c-c86e890c04ce&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;235dbe53-43a3-4bb7-97d0-b3446f0d37e5&quot;,&quot;daf13c63-610d-4a41-b84d-946f6a478dc8&quot;,&quot;084f11ed-bf88-4960-a1e1-79c752454aa3&quot;,&quot;1c65bda9-0abb-4b61-a948-e77f0ccbc442&quot;,&quot;bd9ccd01-75cd-4462-9bdb-1f742bd9aa8b&quot;,&quot;cae85198-588e-4305-9281-fe3368ce14a5&quot;,&quot;e3c3d036-3227-40e6-bb01-c52e4ab2afed&quot;,&quot;d90eb7c8-8824-49d9-8aaa-5d1ceebb0655&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;title&quot;:&quot;Check sections creator with html&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/section_creator.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/section_creator.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Title section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Title section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;title\&quot;;\nconst section = creator.get_title_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;45cb6ea6-32a1-4686-9b1c-c648365917f3&quot;,&quot;parentUUID&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Input section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Input section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;input\&quot;;\nconst file_path = \&quot;/example/of/sample.vhd\&quot;;\nconst section = creator.get_input_section(file_path, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6911e438-9096-4c3c-ba50-56d7cdad8f49&quot;,&quot;parentUUID&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Info section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Info section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;info\&quot;;\nconst section = creator.get_info_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d2eb9012-56bc-4c65-adb5-d86c2f37a86a&quot;,&quot;parentUUID&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Diagram section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Diagram section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst section_name = \&quot;diagram\&quot;;\nconst svg_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;input_path.svg&#x27;);\nconst section = creator.get_diagram_section(hdl_element, configuration, svg_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;76e0a388-2b6b-4c39-919d-4217d724ae31&quot;,&quot;parentUUID&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom begin section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Custom begin section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:105,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_begin\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_begin&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;112a1722-7915-43e0-869d-ac94fda18356&quot;,&quot;parentUUID&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom end section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Custom end section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_end\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_end&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d75d40c1-c6c6-44cc-afa6-2de9f956930a&quot;,&quot;parentUUID&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Description section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Description section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;if (configuration.output_type === common_documenter.doc_output_type.MARKDOWN) {\n    this.skip();\n}\nconst section_name = \&quot;description\&quot;;\nconst section = creator.get_description_section(hdl_element, configuration, C_OUTPUT_BASE_PATH);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;701662ed-db80-457f-819f-d354b543dde0&quot;,&quot;parentUUID&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Port section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Port section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;port\&quot;;\nconst section = creator.get_in_out_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f1f18d9a-710c-4201-a585-0957cadfa7f5&quot;,&quot;parentUUID&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Signal-constant section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Signal-constant section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;signal_constant\&quot;;\nconst section = creator.get_signal_constant_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8d906934-3005-4e14-8bb8-70896943cda1&quot;,&quot;parentUUID&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Process section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Process section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;process\&quot;;\nconst section = creator.get_process_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;64d865ca-c137-4b29-864f-cf2046916ce6&quot;,&quot;parentUUID&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Function section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Function section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;function\&quot;;\nconst section = creator.get_function_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8963876f-8190-45d6-9e2c-5c5e301505ec&quot;,&quot;parentUUID&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Instantiation section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with html Instantiation section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;instantiation\&quot;;\nconst section = creator.get_instantiation_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a4732c9a-2495-4a2a-92c3-568787afff4f&quot;,&quot;parentUUID&quot;:&quot;992af8ab-f9a4-4c12-9c39-e67499fa45be&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;45cb6ea6-32a1-4686-9b1c-c648365917f3&quot;,&quot;6911e438-9096-4c3c-ba50-56d7cdad8f49&quot;,&quot;d2eb9012-56bc-4c65-adb5-d86c2f37a86a&quot;,&quot;112a1722-7915-43e0-869d-ac94fda18356&quot;,&quot;d75d40c1-c6c6-44cc-afa6-2de9f956930a&quot;,&quot;701662ed-db80-457f-819f-d354b543dde0&quot;,&quot;f1f18d9a-710c-4201-a585-0957cadfa7f5&quot;,&quot;8d906934-3005-4e14-8bb8-70896943cda1&quot;,&quot;64d865ca-c137-4b29-864f-cf2046916ce6&quot;,&quot;8963876f-8190-45d6-9e2c-5c5e301505ec&quot;,&quot;a4732c9a-2495-4a2a-92c3-568787afff4f&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;76e0a388-2b6b-4c39-919d-4217d724ae31&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:127,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;title&quot;:&quot;Check sections creator with markdown&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/documenter/section_creator.spec.ts&quot;,&quot;file&quot;:&quot;/tests/documenter/section_creator.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Title section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Title section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;title\&quot;;\nconst section = creator.get_title_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6fc7a095-f05b-4024-b707-d5ec838f75af&quot;,&quot;parentUUID&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Input section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Input section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;input\&quot;;\nconst file_path = \&quot;/example/of/sample.vhd\&quot;;\nconst section = creator.get_input_section(file_path, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;86f44d9e-dce5-4c00-97ba-ba3166e28cf8&quot;,&quot;parentUUID&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Info section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Info section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;info\&quot;;\nconst section = creator.get_info_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1625f25e-15c1-4ce3-be8f-1eb9e9d3249e&quot;,&quot;parentUUID&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Diagram section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Diagram section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst section_name = \&quot;diagram\&quot;;\nconst svg_path = paht_lib.join(C_OUTPUT_BASE_PATH, &#x27;input_path.svg&#x27;);\nconst section = creator.get_diagram_section(hdl_element, configuration, svg_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;37bca265-e6bd-4092-a6d4-9be1c05ac72f&quot;,&quot;parentUUID&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom begin section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Custom begin section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_begin\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_begin&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;351c2418-6448-4ae9-a539-be15dfca5258&quot;,&quot;parentUUID&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Custom end section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Custom end section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;custom_section_end\&quot;;\nconst input_path = paht_lib.join(__dirname, &#x27;section_creator&#x27;, &#x27;helpers&#x27;, &#x27;input_path.vhd&#x27;);\nconst section = creator.get_custom_section(&#x27;custom_section_end&#x27;, hdl_element, configuration, input_path);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;780184cc-8c32-4106-b75e-8f84f476c956&quot;,&quot;parentUUID&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Description section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Description section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;if (configuration.output_type === common_documenter.doc_output_type.MARKDOWN) {\n    this.skip();\n}\nconst section_name = \&quot;description\&quot;;\nconst section = creator.get_description_section(hdl_element, configuration, C_OUTPUT_BASE_PATH);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8d987419-176d-4332-b200-ac77800c777e&quot;,&quot;parentUUID&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Port section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Port section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;port\&quot;;\nconst section = creator.get_in_out_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d6658954-a54d-4e0c-82d4-4bb6782dca79&quot;,&quot;parentUUID&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Signal-constant section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Signal-constant section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:2,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;signal_constant\&quot;;\nconst section = creator.get_signal_constant_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c27d3ef7-dfb6-4ceb-9710-ee2ac1caeb6c&quot;,&quot;parentUUID&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Process section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Process section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;process\&quot;;\nconst section = creator.get_process_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7bc496c2-e97f-468a-9aa6-0421e5ca4d13&quot;,&quot;parentUUID&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Function section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Function section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;function\&quot;;\nconst section = creator.get_function_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;54790766-a861-4b95-aab5-9531adb23214&quot;,&quot;parentUUID&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Instantiation section&quot;,&quot;fullTitle&quot;:&quot;Check sections creator with markdown Instantiation section&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const section_name = \&quot;instantiation\&quot;;\nconst section = creator.get_instantiation_section(hdl_element, configuration);\nsave_output(section, section_name, configuration.output_type);\ncheck(section_name, configuration.output_type, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d3f3676f-b850-4291-b4f7-189fe56e3d11&quot;,&quot;parentUUID&quot;:&quot;21c0d629-0910-4b01-8c27-f94fb6039936&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;6fc7a095-f05b-4024-b707-d5ec838f75af&quot;,&quot;86f44d9e-dce5-4c00-97ba-ba3166e28cf8&quot;,&quot;1625f25e-15c1-4ce3-be8f-1eb9e9d3249e&quot;,&quot;351c2418-6448-4ae9-a539-be15dfca5258&quot;,&quot;780184cc-8c32-4106-b75e-8f84f476c956&quot;,&quot;d6658954-a54d-4e0c-82d4-4bb6782dca79&quot;,&quot;c27d3ef7-dfb6-4ceb-9710-ee2ac1caeb6c&quot;,&quot;7bc496c2-e97f-468a-9aa6-0421e5ca4d13&quot;,&quot;54790766-a861-4b95-aab5-9531adb23214&quot;,&quot;d3f3676f-b850-4291-b4f7-189fe56e3d11&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;37bca265-e6bd-4092-a6d4-9be1c05ac72f&quot;,&quot;8d987419-176d-4332-b200-ac77800c777e&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:5,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;80ecf5e0-873c-4d59-b30e-3fcc32351e97&quot;,&quot;title&quot;:&quot;Check standalone VHDL formatter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/formatter/formatter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/formatter/formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check align comments true, indentation and keyworks lowercase&quot;,&quot;fullTitle&quot;:&quot;Check standalone VHDL formatter Check align comments true, indentation and keyworks lowercase&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:25,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst options = {\n    remove_comments: false,\n    remove_asserts: false,\n    remove_report: false,\n    check_alias: false,\n    align_comments: true,\n    sign_align_settings: {\n        is_regional: true,\n        is_all: true,\n        mode: common.ALIGN_MODE.LOCAL,\n        keyWords: [\&quot;FUNCTION\&quot;, \&quot;IMPURE FUNCTION\&quot;, \&quot;GENERIC\&quot;, \&quot;PORT\&quot;, \&quot;PROCEDURE\&quot;]\n    },\n    keyword_case: common.LETTER_CASE.LOWERCASE,\n    type_name_case: common.LETTER_CASE.LOWERCASE,\n    indentation: \&quot;    \&quot;,\n    new_line_settings: {\n        new_line_after: [\&quot;;\&quot;, \&quot;then\&quot;],\n        no_new_line_after: []\n    },\n    end_of_line: \&quot;\\n\&quot;\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;26458951-2815-4819-9de2-bbdf6edbc70e&quot;,&quot;parentUUID&quot;:&quot;80ecf5e0-873c-4d59-b30e-3fcc32351e97&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check align comments false, indentation and keyworks uppercase&quot;,&quot;fullTitle&quot;:&quot;Check standalone VHDL formatter Check align comments false, indentation and keyworks uppercase&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:4,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst options = {\n    remove_comments: false,\n    remove_asserts: false,\n    remove_report: false,\n    check_alias: false,\n    align_comments: false,\n    sign_align_settings: {\n        is_regional: true,\n        is_all: true,\n        mode: common.ALIGN_MODE.LOCAL,\n        keyWords: [\&quot;FUNCTION\&quot;, \&quot;IMPURE FUNCTION\&quot;, \&quot;GENERIC\&quot;, \&quot;PORT\&quot;, \&quot;PROCEDURE\&quot;]\n    },\n    keyword_case: common.LETTER_CASE.UPPERCASE,\n    type_name_case: common.LETTER_CASE.UPPERCASE,\n    indentation: \&quot;      \&quot;,\n    new_line_settings: {\n        new_line_after: [\&quot;;\&quot;, \&quot;then\&quot;],\n        no_new_line_after: []\n    },\n    end_of_line: \&quot;\\n\&quot;\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;31e1f54b-84b8-4c71-8587-2dc49562d7fa&quot;,&quot;parentUUID&quot;:&quot;80ecf5e0-873c-4d59-b30e-3fcc32351e97&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;26458951-2815-4819-9de2-bbdf6edbc70e&quot;,&quot;31e1f54b-84b8-4c71-8587-2dc49562d7fa&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:29,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;5b8e0b43-2ffa-494e-ac94-6b20c96e533b&quot;,&quot;title&quot;:&quot;Check istyle formatter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/formatter/formatter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/formatter/formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check ansi with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check ansi with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:18,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;aec935b4-c86f-424b-a835-614a4ae33c8b&quot;,&quot;parentUUID&quot;:&quot;5b8e0b43-2ffa-494e-ac94-6b20c96e533b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check kr with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check kr with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b70dffb0-c7dd-4295-baa5-30480e7eb690&quot;,&quot;parentUUID&quot;:&quot;5b8e0b43-2ffa-494e-ac94-6b20c96e533b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check gnu with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check gnu with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:12,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f17aa271-a6a9-4d9f-a107-35caa6795624&quot;,&quot;parentUUID&quot;:&quot;5b8e0b43-2ffa-494e-ac94-6b20c96e533b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check onlyindent with indent = 2&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check onlyindent with indent = 2&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index;\nconst options = { style: style_inst, indent_size: 2 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;52d2a3dc-f715-417d-89ba-f2e9019b7521&quot;,&quot;parentUUID&quot;:&quot;5b8e0b43-2ffa-494e-ac94-6b20c96e533b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check ansi with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check ansi with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:10,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0ddf9af1-0f82-4bf6-b068-b2c29c0beb33&quot;,&quot;parentUUID&quot;:&quot;5b8e0b43-2ffa-494e-ac94-6b20c96e533b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check kr with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check kr with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:10,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a4830044-d1c8-4e83-b248-1186e04eb3aa&quot;,&quot;parentUUID&quot;:&quot;5b8e0b43-2ffa-494e-ac94-6b20c96e533b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check gnu with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check gnu with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:10,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bc3fc959-37db-4d10-8946-507c27097800&quot;,&quot;parentUUID&quot;:&quot;5b8e0b43-2ffa-494e-ac94-6b20c96e533b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check onlyindent with indent = 6&quot;,&quot;fullTitle&quot;:&quot;Check istyle formatter Check onlyindent with indent = 6&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:11,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = index + style_list.length;\nconst options = { style: style_inst, indent_size: 6 };\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2a7ee09a-2442-4ff2-939b-e9992c95fc55&quot;,&quot;parentUUID&quot;:&quot;5b8e0b43-2ffa-494e-ac94-6b20c96e533b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;aec935b4-c86f-424b-a835-614a4ae33c8b&quot;,&quot;b70dffb0-c7dd-4295-baa5-30480e7eb690&quot;,&quot;f17aa271-a6a9-4d9f-a107-35caa6795624&quot;,&quot;52d2a3dc-f715-417d-89ba-f2e9019b7521&quot;,&quot;0ddf9af1-0f82-4bf6-b068-b2c29c0beb33&quot;,&quot;a4830044-d1c8-4e83-b248-1186e04eb3aa&quot;,&quot;bc3fc959-37db-4d10-8946-507c27097800&quot;,&quot;2a7ee09a-2442-4ff2-939b-e9992c95fc55&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:93,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;44105c78-65e8-4791-8844-d10a6edd6f8e&quot;,&quot;title&quot;:&quot;Check s3sv formatter&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/formatter/formatter.spec.ts&quot;,&quot;file&quot;:&quot;/tests/formatter/formatter.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check config 0&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:131,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nconst options = {\n    python3_path: \&quot;\&quot;,\n    use_tabs: false,\n    indent_size: 2,\n    one_bind_per_line: true,\n    one_decl_per_line: true\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;43bc2d7a-104c-4a12-865d-b5f8bc317382&quot;,&quot;parentUUID&quot;:&quot;44105c78-65e8-4791-8844-d10a6edd6f8e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check config 1&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:127,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 1;\nconst options = {\n    python3_path: \&quot;\&quot;,\n    use_tabs: true,\n    indent_size: 4,\n    one_bind_per_line: true,\n    one_decl_per_line: true\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9e134377-0e47-4708-b4be-9f93da3fd8bf&quot;,&quot;parentUUID&quot;:&quot;44105c78-65e8-4791-8844-d10a6edd6f8e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check config 2 and bad python3 path&quot;,&quot;fullTitle&quot;:&quot;Check s3sv formatter Check config 2 and bad python3 path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:146,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 2;\nconst options = {\n    python3_path: \&quot;asdf\&quot;,\n    use_tabs: true,\n    indent_size: 2,\n    one_bind_per_line: false,\n    one_decl_per_line: true\n};\nawait format_and_check(formatter_name, language, test_index, options);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f3cb7bd9-b69d-4d6b-873d-b4a8972c6922&quot;,&quot;parentUUID&quot;:&quot;44105c78-65e8-4791-8844-d10a6edd6f8e&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;43bc2d7a-104c-4a12-865d-b5f8bc317382&quot;,&quot;9e134377-0e47-4708-b4be-9f93da3fd8bf&quot;,&quot;f3cb7bd9-b69d-4d6b-873d-b4a8972c6922&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:404,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;388a9184-7741-4aa3-a4b2-61a7c4262e88&quot;,&quot;title&quot;:&quot;Check FSM for vhdl&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/fsm.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/fsm.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Normal&quot;,&quot;fullTitle&quot;:&quot;Check FSM for vhdl Normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:174,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nawait parse_fsm(lang_inst, test_index);\ncheck_test(test_index, lang_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a829d8f9-1d01-4408-aee1-4972517d6e21&quot;,&quot;parentUUID&quot;:&quot;388a9184-7741-4aa3-a4b2-61a7c4262e88&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;a829d8f9-1d01-4408-aee1-4972517d6e21&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:174,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;d660e21d-6b5a-42c3-8489-a989ac31e8c3&quot;,&quot;title&quot;:&quot;Check FSM for verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/fsm.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/fsm.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Normal&quot;,&quot;fullTitle&quot;:&quot;Check FSM for verilog Normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:335,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const test_index = 0;\nawait parse_fsm(lang_inst, test_index);\ncheck_test(test_index, lang_inst);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4f9797e1-2993-4747-9a85-de75ba011ea4&quot;,&quot;parentUUID&quot;:&quot;d660e21d-6b5a-42c3-8489-a989ac31e8c3&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;4f9797e1-2993-4747-9a85-de75ba011ea4&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:335,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;8fe2eff1-e18f-44dd-9007-367e0403cd41&quot;,&quot;title&quot;:&quot;Check entity Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;b8e0df16-b0d1-48b9-b2ff-5eebc2981559&quot;,&quot;title&quot;:&quot;Check entity.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. \&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:193,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c6df4f08-bd88-44ff-ae9f-49319ee24544&quot;,&quot;parentUUID&quot;:&quot;b8e0df16-b0d1-48b9-b2ff-5eebc2981559&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_entity_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f154aa3f-4b00-48f8-815d-1dc27a7abc2e&quot;,&quot;parentUUID&quot;:&quot;b8e0df16-b0d1-48b9-b2ff-5eebc2981559&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check entity. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.ENTITY);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2dba5d96-576b-47ef-be77-b089505185e9&quot;,&quot;parentUUID&quot;:&quot;b8e0df16-b0d1-48b9-b2ff-5eebc2981559&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f154aa3f-4b00-48f8-815d-1dc27a7abc2e&quot;,&quot;2dba5d96-576b-47ef-be77-b089505185e9&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;08b75c16-02d8-45bb-a564-abf0dde61e2f&quot;,&quot;title&quot;:&quot;Check generic.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. \&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:225,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_generic_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f7361d0b-00c1-45a3-8ce2-1dfcad412858&quot;,&quot;parentUUID&quot;:&quot;08b75c16-02d8-45bb-a564-abf0dde61e2f&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;8\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5f13a6d8-fb99-40c3-82e0-10126f15cf69&quot;,&quot;parentUUID&quot;:&quot;08b75c16-02d8-45bb-a564-abf0dde61e2f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;9\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d4302094-0c13-4f76-9224-4121fee4725b&quot;,&quot;parentUUID&quot;:&quot;08b75c16-02d8-45bb-a564-abf0dde61e2f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check multiple declarations and default value in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;10\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;93a44891-19a6-4c68-ac25-558d0fe6bb62&quot;,&quot;parentUUID&quot;:&quot;08b75c16-02d8-45bb-a564-abf0dde61e2f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check generic. Check multiple declarations and default value in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;11\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;07ea5fc8-20d2-414b-a8d1-58fb8659def0&quot;,&quot;parentUUID&quot;:&quot;08b75c16-02d8-45bb-a564-abf0dde61e2f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;5f13a6d8-fb99-40c3-82e0-10126f15cf69&quot;,&quot;d4302094-0c13-4f76-9224-4121fee4725b&quot;,&quot;93a44891-19a6-4c68-ac25-558d0fe6bb62&quot;,&quot;07ea5fc8-20d2-414b-a8d1-58fb8659def0&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;9cc4c3bf-40fe-46cd-9345-3cbeac4cebb1&quot;,&quot;title&quot;:&quot;Check port.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. \&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:188,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_port_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;11a5c6ae-2877-47db-9ae7-4da25fc5ae16&quot;,&quot;parentUUID&quot;:&quot;9cc4c3bf-40fe-46cd-9345-3cbeac4cebb1&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check input port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5476c27e-d975-41c8-be6a-3dba6ff7a7fc&quot;,&quot;parentUUID&quot;:&quot;9cc4c3bf-40fe-46cd-9345-3cbeac4cebb1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check output port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;output\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e5136e93-e4ca-49cb-981a-86b25ea205a4&quot;,&quot;parentUUID&quot;:&quot;9cc4c3bf-40fe-46cd-9345-3cbeac4cebb1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input reg port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input reg port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;g\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;da251830-3904-4819-933a-95e1bf7139b2&quot;,&quot;parentUUID&quot;:&quot;9cc4c3bf-40fe-46cd-9345-3cbeac4cebb1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input wire port&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input wire port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;h\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;209f563c-7f40-4fcd-a7f6-e324b46dc088&quot;,&quot;parentUUID&quot;:&quot;9cc4c3bf-40fe-46cd-9345-3cbeac4cebb1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input multiple reg array 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input multiple reg array 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[4];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;i\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;[7:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;dea407e9-83f8-43bc-9281-bde65517cff2&quot;,&quot;parentUUID&quot;:&quot;9cc4c3bf-40fe-46cd-9345-3cbeac4cebb1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input multiple reg array 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input multiple reg array 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;pending&quot;,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:true,&quot;code&quot;:&quot;this.skip();\nconst actual = element_array[5];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;j\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;[7:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8c4d89d2-4a51-4c11-b1ca-721573b67a3f&quot;,&quot;parentUUID&quot;:&quot;9cc4c3bf-40fe-46cd-9345-3cbeac4cebb1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check input wire array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check input wire array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[6];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;k\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;input\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire [9:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d673ed99-d782-40b6-87e5-86ba0a753668&quot;,&quot;parentUUID&quot;:&quot;9cc4c3bf-40fe-46cd-9345-3cbeac4cebb1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output wire array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check port. Check output wire array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[7];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;l\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;output\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;wire [9:0]\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b0044189-75cb-40db-8ece-510f4ec688e8&quot;,&quot;parentUUID&quot;:&quot;9cc4c3bf-40fe-46cd-9345-3cbeac4cebb1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;5476c27e-d975-41c8-be6a-3dba6ff7a7fc&quot;,&quot;e5136e93-e4ca-49cb-981a-86b25ea205a4&quot;,&quot;da251830-3904-4819-933a-95e1bf7139b2&quot;,&quot;209f563c-7f40-4fcd-a7f6-e324b46dc088&quot;,&quot;dea407e9-83f8-43bc-9281-bde65517cff2&quot;,&quot;d673ed99-d782-40b6-87e5-86ba0a753668&quot;,&quot;b0044189-75cb-40db-8ece-510f4ec688e8&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[&quot;8c4d89d2-4a51-4c11-b1ca-721573b67a3f&quot;],&quot;skipped&quot;:[],&quot;duration&quot;:2,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;9ee3721f-f049-4a86-8a65-329887391970&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:214,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;510aa14c-8ac8-4d9e-afdf-bbf6c42a57d3&quot;,&quot;parentUUID&quot;:&quot;9ee3721f-f049-4a86-8a65-329887391970&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;m\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7d848e86-8553-4637-be51-e7d34808e0ff&quot;,&quot;parentUUID&quot;:&quot;9ee3721f-f049-4a86-8a65-329887391970&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;n\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;005b1c5f-6abd-4abb-bce1-ade0d35dbf44&quot;,&quot;parentUUID&quot;:&quot;9ee3721f-f049-4a86-8a65-329887391970&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;p\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;wire\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f75fac72-c96a-43fa-b143-c3f8e87396b3&quot;,&quot;parentUUID&quot;:&quot;9ee3721f-f049-4a86-8a65-329887391970&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check array&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check signal. Check array&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;q\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;reg [1:0]\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d955460f-db6b-4ea8-9812-2d1b6aae2901&quot;,&quot;parentUUID&quot;:&quot;9ee3721f-f049-4a86-8a65-329887391970&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;7d848e86-8553-4637-be51-e7d34808e0ff&quot;,&quot;005b1c5f-6abd-4abb-bce1-ade0d35dbf44&quot;,&quot;f75fac72-c96a-43fa-b143-c3f8e87396b3&quot;,&quot;d955460f-db6b-4ea8-9812-2d1b6aae2901&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f5de71f6-05b2-4fea-8c2d-925db54d779c&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:189,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fa26a447-96cf-4673-a6e2-ce498b203fc9&quot;,&quot;parentUUID&quot;:&quot;f5de71f6-05b2-4fea-8c2d-925db54d779c&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;r\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;2\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2d6e0283-3567-4780-9720-3429762b8862&quot;,&quot;parentUUID&quot;:&quot;f5de71f6-05b2-4fea-8c2d-925db54d779c&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;2d6e0283-3567-4780-9720-3429762b8862&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;ddea8e18-1ff6-47cb-a4b1-ccfc534c4295&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:238,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a60fecc2-ed5d-4c6e-bedc-d9589967f481&quot;,&quot;parentUUID&quot;:&quot;ddea8e18-1ff6-47cb-a4b1-ccfc534c4295&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;sum\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(input [7:0] a, b;)\&quot;,\n    return: \&quot;return ([7:0])\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1d63b19d-79e4-437d-b5d2-c564eeed76d2&quot;,&quot;parentUUID&quot;:&quot;ddea8e18-1ff6-47cb-a4b1-ccfc534c4295&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;1d63b19d-79e4-437d-b5d2-c564eeed76d2&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;546561bd-737e-465f-9a52-e3e3dfef92d1&quot;,&quot;title&quot;:&quot;Check always.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check always.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. \&quot;before all\&quot; hook in \&quot;Check always.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:235,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_process_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3d950bb1-157d-4167-a32a-4515169a1dbf&quot;,&quot;parentUUID&quot;:&quot;546561bd-737e-465f-9a52-e3e3dfef92d1&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check always with sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always with sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;@(posedge a)\&quot;,\n    type: \&quot;always\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8cd417ac-b2d1-4f1a-8ceb-d5e59f271fc4&quot;,&quot;parentUUID&quot;:&quot;546561bd-737e-465f-9a52-e3e3dfef92d1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_comb without sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_comb without sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_comb\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d13b41a7-92e7-41c1-bc19-9f96f4be69c7&quot;,&quot;parentUUID&quot;:&quot;546561bd-737e-465f-9a52-e3e3dfef92d1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_ff without sensitive list and with label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_ff without sensitive list and with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_ff\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;755b097a-b7a3-4169-9948-9002c7dc6432&quot;,&quot;parentUUID&quot;:&quot;546561bd-737e-465f-9a52-e3e3dfef92d1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check always_latch without sensitive list and label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check always. Check always_latch without sensitive list and label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;always_latch\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;59d08ab2-d1ad-4db0-8942-d279d2afc683&quot;,&quot;parentUUID&quot;:&quot;546561bd-737e-465f-9a52-e3e3dfef92d1&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;8cd417ac-b2d1-4f1a-8ceb-d5e59f271fc4&quot;,&quot;d13b41a7-92e7-41c1-bc19-9f96f4be69c7&quot;,&quot;755b097a-b7a3-4169-9948-9002c7dc6432&quot;,&quot;59d08ab2-d1ad-4db0-8942-d279d2afc683&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;383d3c39-08fd-452c-8c9b-04ee10f5347b&quot;,&quot;title&quot;:&quot;Check instantiation.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check instantiation. \&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:298,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_instantiation_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f146f356-c9b9-46b4-a443-1bcf7d19bb37&quot;,&quot;parentUUID&quot;:&quot;383d3c39-08fd-452c-8c9b-04ee10f5347b&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with label&quot;,&quot;fullTitle&quot;:&quot;Check entity Verilog Check instantiation. Check with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;test_entity_name_dut\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;test_entity_name\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c713f960-9f5e-4ce8-90cf-afb19f1f141a&quot;,&quot;parentUUID&quot;:&quot;383d3c39-08fd-452c-8c9b-04ee10f5347b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;c713f960-9f5e-4ce8-90cf-afb19f1f141a&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;b7160434-efdb-488b-b26e-b4522da919f7&quot;,&quot;title&quot;:&quot;Check interface declaration Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;7326dfd3-8e34-415e-b9a1-234c710fbb26&quot;,&quot;title&quot;:&quot;Check global.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check global.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. \&quot;before all\&quot; hook in \&quot;Check global.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:237,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3ed4ab4f-1059-4819-9c7a-ab87247eee11&quot;,&quot;parentUUID&quot;:&quot;7326dfd3-8e34-415e-b9a1-234c710fbb26&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;85eafa53-0c49-43dd-b32e-af140b16241d&quot;,&quot;parentUUID&quot;:&quot;7326dfd3-8e34-415e-b9a1-234c710fbb26&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is interface declaration&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check global. Check type is interface declaration&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.INTERFACE_DECLARATION);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;28bfaff5-e501-444a-a961-ecd0efe67a0e&quot;,&quot;parentUUID&quot;:&quot;7326dfd3-8e34-415e-b9a1-234c710fbb26&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;85eafa53-0c49-43dd-b32e-af140b16241d&quot;,&quot;28bfaff5-e501-444a-a961-ecd0efe67a0e&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2c665bca-b17d-427b-a997-96a48a9b4e4b&quot;,&quot;title&quot;:&quot;Check interfaces.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check interfaces.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. \&quot;before all\&quot; hook in \&quot;Check interfaces.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:292,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_interface_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;86c92160-94db-4cc7-bcff-6551fb2c1678&quot;,&quot;parentUUID&quot;:&quot;2c665bca-b17d-427b-a997-96a48a9b4e4b&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check interface 0&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. Check interface 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;check_interface(element_array[0], \&quot;interface_0\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d2c98a67-cd5c-47af-9cda-0e0bda8cd5c6&quot;,&quot;parentUUID&quot;:&quot;2c665bca-b17d-427b-a997-96a48a9b4e4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check interface 1&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check interfaces. Check interface 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;check_interface(element_array[1], \&quot;interface_1\&quot;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5e3dc660-26e8-4137-9c07-922853736b3d&quot;,&quot;parentUUID&quot;:&quot;2c665bca-b17d-427b-a997-96a48a9b4e4b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;d2c98a67-cd5c-47af-9cda-0e0bda8cd5c6&quot;,&quot;5e3dc660-26e8-4137-9c07-922853736b3d&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;c38a8349-0f0c-406c-bfb4-25f3f46d1225&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_interface.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:218,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;515cf9b4-c035-44d7-8f23-e454caedf958&quot;,&quot;parentUUID&quot;:&quot;c38a8349-0f0c-406c-bfb4-25f3f46d1225&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check interface declaration Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst logic_item_0 = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.LOGIC,\n    info: {\n        position: {\n            line: 9,\n            column: 0\n        },\n        name: \&quot;l_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;logic\&quot;\n};\nconst logic_item_1 = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.LOGIC,\n    info: {\n        position: {\n            line: 10,\n            column: 0\n        },\n        name: \&quot;l_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;logic\&quot;\n};\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;slot_t\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    logic: [logic_item_0, logic_item_1]\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4e7ecd23-c579-4d05-b618-7f72f9fedad8&quot;,&quot;parentUUID&quot;:&quot;c38a8349-0f0c-406c-bfb4-25f3f46d1225&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;4e7ecd23-c579-4d05-b618-7f72f9fedad8&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;2877880a-584e-4d8e-91ec-e101cd08ddfc&quot;,&quot;title&quot;:&quot;Check package Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;f36ab28b-c9f9-476f-bd9f-8d2f1e054a1f&quot;,&quot;title&quot;:&quot;Check package.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check package.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. \&quot;before all\&quot; hook in \&quot;Check package.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:299,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b53b709e-317a-43d8-b49c-2f7345de8aea&quot;,&quot;parentUUID&quot;:&quot;f36ab28b-c9f9-476f-bd9f-8d2f1e054a1f&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_pkg&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c4738280-05c6-4545-8635-cb249deddc05&quot;,&quot;parentUUID&quot;:&quot;f36ab28b-c9f9-476f-bd9f-8d2f1e054a1f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is package&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check package. Check type is package&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.PACKAGE);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;69c01977-8685-4442-9348-e7759a728441&quot;,&quot;parentUUID&quot;:&quot;f36ab28b-c9f9-476f-bd9f-8d2f1e054a1f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;c4738280-05c6-4545-8635-cb249deddc05&quot;,&quot;69c01977-8685-4442-9348-e7759a728441&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;6f5ddd8b-c960-4c74-99b7-bf2c07cfa625&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:231,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f376490f-2f57-4b29-bc24-49c0535e0370&quot;,&quot;parentUUID&quot;:&quot;6f5ddd8b-c960-4c74-99b7-bf2c07cfa625&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;8\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d5744d8d-5948-4ea2-ae7a-3bb80b225b6d&quot;,&quot;parentUUID&quot;:&quot;6f5ddd8b-c960-4c74-99b7-bf2c07cfa625&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;9\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7a7e390c-5777-4479-96e7-0b551d87a50b&quot;,&quot;parentUUID&quot;:&quot;6f5ddd8b-c960-4c74-99b7-bf2c07cfa625&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    default_value: \&quot;10\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ba7178aa-e318-4760-9efa-f99da47593bd&quot;,&quot;parentUUID&quot;:&quot;6f5ddd8b-c960-4c74-99b7-bf2c07cfa625&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;d5744d8d-5948-4ea2-ae7a-3bb80b225b6d&quot;,&quot;7a7e390c-5777-4479-96e7-0b551d87a50b&quot;,&quot;ba7178aa-e318-4760-9efa-f99da47593bd&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;573f0436-0531-4e8f-a4de-bf3e4324ca54&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:294,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;48df6131-b7d4-497f-b44d-2d5324cbedf4&quot;,&quot;parentUUID&quot;:&quot;573f0436-0531-4e8f-a4de-bf3e4324ca54&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;sum\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(input [7:0] a, b;)\&quot;,\n    return: \&quot;return ([7:0])\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9a305a07-f4ab-4ade-bb92-d24b81f06de2&quot;,&quot;parentUUID&quot;:&quot;573f0436-0531-4e8f-a4de-bf3e4324ca54&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9a305a07-f4ab-4ade-bb92-d24b81f06de2&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;53b8c754-d0d8-48d8-974c-e5a8c7ac0dca&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_verilog_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:210,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bb0be639-bc2c-4846-93c8-da89f984ef5f&quot;,&quot;parentUUID&quot;:&quot;53b8c754-d0d8-48d8-974c-e5a8c7ac0dca&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;op_list\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;enum {ADD, SUB}\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;89090a32-af53-4ac6-bbe9-984193879abd&quot;,&quot;parentUUID&quot;:&quot;53b8c754-d0d8-48d8-974c-e5a8c7ac0dca&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package Verilog Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;port_t\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;struct {logic [4:0] a, b; logic [9:0] m;}\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d7bc7eb5-798a-4103-be42-1006733e4de9&quot;,&quot;parentUUID&quot;:&quot;53b8c754-d0d8-48d8-974c-e5a8c7ac0dca&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;89090a32-af53-4ac6-bbe9-984193879abd&quot;,&quot;d7bc7eb5-798a-4103-be42-1006733e4de9&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;6da2b166-a117-42ea-82ff-539634179b70&quot;,&quot;title&quot;:&quot;Check entity VHDL&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;ad07f344-523a-4fe0-8559-493259e30fa0&quot;,&quot;title&quot;:&quot;Check entity.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. \&quot;before all\&quot; hook in \&quot;Check entity.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d8c690bd-5683-47dc-9ee8-0d13c55f5d0f&quot;,&quot;parentUUID&quot;:&quot;ad07f344-523a-4fe0-8559-493259e30fa0&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_entity_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9d4529e0-024f-4949-815a-b18abacfcd8a&quot;,&quot;parentUUID&quot;:&quot;ad07f344-523a-4fe0-8559-493259e30fa0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check entity. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common.TYPE_HDL_ELEMENT.ENTITY);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;56993832-8fb7-449f-b11d-34cc6b7af660&quot;,&quot;parentUUID&quot;:&quot;ad07f344-523a-4fe0-8559-493259e30fa0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9d4529e0-024f-4949-815a-b18abacfcd8a&quot;,&quot;56993832-8fb7-449f-b11d-34cc6b7af660&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;6cbe0f14-1c23-458b-9d4d-3859799bf04f&quot;,&quot;title&quot;:&quot;Check generic.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. \&quot;before all\&quot; hook in \&quot;Check generic.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_generic_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d6f8fbe3-6075-4eba-af55-1f9f71178616&quot;,&quot;parentUUID&quot;:&quot;6cbe0f14-1c23-458b-9d4d-3859799bf04f&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;integer\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;210fda03-ad26-4ce0-a366-53a79aed6f6c&quot;,&quot;parentUUID&quot;:&quot;6cbe0f14-1c23-458b-9d4d-3859799bf04f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7ef48d84-c290-4a59-b9bb-923dc48dde84&quot;,&quot;parentUUID&quot;:&quot;6cbe0f14-1c23-458b-9d4d-3859799bf04f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check multiple declarations and default value in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: &#x27;\&quot;1\&quot;&#x27;,\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;71c67dc5-35e7-4f39-89ce-d86338b1b7de&quot;,&quot;parentUUID&quot;:&quot;6cbe0f14-1c23-458b-9d4d-3859799bf04f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multiple declarations and default value in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check generic. Check multiple declarations and default value in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;\&quot;,\n    default_value: &#x27;\&quot;1\&quot;&#x27;,\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_generic(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6ca798db-6cf2-4cc6-9725-61aec4bd6032&quot;,&quot;parentUUID&quot;:&quot;6cbe0f14-1c23-458b-9d4d-3859799bf04f&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;210fda03-ad26-4ce0-a366-53a79aed6f6c&quot;,&quot;7ef48d84-c290-4a59-b9bb-923dc48dde84&quot;,&quot;71c67dc5-35e7-4f39-89ce-d86338b1b7de&quot;,&quot;6ca798db-6cf2-4cc6-9725-61aec4bd6032&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;72e08984-7e8e-43f4-bdc9-7d5198fab8d5&quot;,&quot;title&quot;:&quot;Check port.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. \&quot;before all\&quot; hook in \&quot;Check port.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_port_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;64be7a99-3f38-4cb9-b529-91ebcf978255&quot;,&quot;parentUUID&quot;:&quot;72e08984-7e8e-43f4-bdc9-7d5198fab8d5&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check input port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check input port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;x\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8045e03c-21a7-4593-86d4-22b421a6013f&quot;,&quot;parentUUID&quot;:&quot;72e08984-7e8e-43f4-bdc9-7d5198fab8d5&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check output port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check output port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;y\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;out\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;096c254c-b7fe-4c50-a802-29d6a1ad31df&quot;,&quot;parentUUID&quot;:&quot;72e08984-7e8e-43f4-bdc9-7d5198fab8d5&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check inout port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check inout port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;z\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;inout\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fd2ee9a4-460f-489d-8b0f-05619f35e3b2&quot;,&quot;parentUUID&quot;:&quot;72e08984-7e8e-43f4-bdc9-7d5198fab8d5&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check std_logic_vector port&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check std_logic_vector port&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[3];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;m\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;\&quot;,\n    type: \&quot;std_logic_vector(31 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;dde2f20f-5f10-44f9-a629-42ddd3864f49&quot;,&quot;parentUUID&quot;:&quot;72e08984-7e8e-43f4-bdc9-7d5198fab8d5&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check port with default value&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check port with default value&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[4];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: &#x27;\&quot;0010\&quot;&#x27;,\n    type: \&quot;std_logic_vector(31 downto 0)\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c9ecfb47-2c19-4a7e-8929-72b3aa7ecd5b&quot;,&quot;parentUUID&quot;:&quot;72e08984-7e8e-43f4-bdc9-7d5198fab8d5&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multi declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check multi declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[5];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a5f16f24-2dbf-4e26-930c-666e23ecdf07&quot;,&quot;parentUUID&quot;:&quot;72e08984-7e8e-43f4-bdc9-7d5198fab8d5&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multi declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check port. Check multi declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[6];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PORT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    direction: \&quot;in\&quot;,\n    default_value: \&quot;&#x27;1&#x27;\&quot;,\n    type: \&quot;std_logic\&quot;,\n    subtype: \&quot;\&quot;\n};\ncheck_port(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c742898c-e5d4-4a43-9138-b0b566a28fd9&quot;,&quot;parentUUID&quot;:&quot;72e08984-7e8e-43f4-bdc9-7d5198fab8d5&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;8045e03c-21a7-4593-86d4-22b421a6013f&quot;,&quot;096c254c-b7fe-4c50-a802-29d6a1ad31df&quot;,&quot;fd2ee9a4-460f-489d-8b0f-05619f35e3b2&quot;,&quot;dde2f20f-5f10-44f9-a629-42ddd3864f49&quot;,&quot;c9ecfb47-2c19-4a7e-8929-72b3aa7ecd5b&quot;,&quot;a5f16f24-2dbf-4e26-930c-666e23ecdf07&quot;,&quot;c742898c-e5d4-4a43-9138-b0b566a28fd9&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;4c43e94c-a329-49aa-9e27-00b7ad690576&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;32f26272-b422-4871-98a4-faab4e81a0d9&quot;,&quot;parentUUID&quot;:&quot;4c43e94c-a329-49aa-9e27-00b7ad690576&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;4bcca7ac-ee5e-48e2-a9a9-17191e2416bc&quot;,&quot;parentUUID&quot;:&quot;4c43e94c-a329-49aa-9e27-00b7ad690576&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8dad2d66-caea-45e4-b950-2f31396c931c&quot;,&quot;parentUUID&quot;:&quot;4c43e94c-a329-49aa-9e27-00b7ad690576&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f7242762-59d2-421b-a46d-fe56a5d0c378&quot;,&quot;parentUUID&quot;:&quot;4c43e94c-a329-49aa-9e27-00b7ad690576&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;4bcca7ac-ee5e-48e2-a9a9-17191e2416bc&quot;,&quot;8dad2d66-caea-45e4-b950-2f31396c931c&quot;,&quot;f7242762-59d2-421b-a46d-fe56a5d0c378&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;77345a44-457a-4cd2-ac51-2e88bd954358&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e255d922-4c2f-437c-9369-38f2df1abfa3&quot;,&quot;parentUUID&quot;:&quot;77345a44-457a-4cd2-ac51-2e88bd954358&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8b39f69a-9a6a-41bd-87d5-f63e639a0de3&quot;,&quot;parentUUID&quot;:&quot;77345a44-457a-4cd2-ac51-2e88bd954358&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check constant. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d959f164-9c8a-4ca1-a5c9-66e351cf00d1&quot;,&quot;parentUUID&quot;:&quot;77345a44-457a-4cd2-ac51-2e88bd954358&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;8b39f69a-9a6a-41bd-87d5-f63e639a0de3&quot;,&quot;d959f164-9c8a-4ca1-a5c9-66e351cf00d1&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;fc72d46a-c25c-4563-803a-44d9e41e287d&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7e174016-5dc4-4a13-afa7-644b2813e280&quot;,&quot;parentUUID&quot;:&quot;fc72d46a-c25c-4563-803a-44d9e41e287d&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;state_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;(INIT, END)\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;76ca4efb-15c7-4751-bac1-bdf26fee5bbc&quot;,&quot;parentUUID&quot;:&quot;fc72d46a-c25c-4563-803a-44d9e41e287d&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;76ca4efb-15c7-4751-bac1-bdf26fee5bbc&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;7885e8f8-818d-4f9b-8439-7be591c824e8&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;96a3adbe-abd3-40ed-bfec-db1ef035f0f6&quot;,&quot;parentUUID&quot;:&quot;7885e8f8-818d-4f9b-8439-7be591c824e8&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;counter\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(minutes : integer := 0; seconds : integer := 0)\&quot;,\n    return: \&quot;return integer\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f1683d54-6a5b-42a8-ad2f-0afa9fa90c3c&quot;,&quot;parentUUID&quot;:&quot;7885e8f8-818d-4f9b-8439-7be591c824e8&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;f1683d54-6a5b-42a8-ad2f-0afa9fa90c3c&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;4f580f67-24c4-4758-bd9e-1de729e557bd&quot;,&quot;title&quot;:&quot;Check process.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check process.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. \&quot;before all\&quot; hook in \&quot;Check process.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:106,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_process_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6967402c-5f9b-48fc-8577-9d36e1457c72&quot;,&quot;parentUUID&quot;:&quot;4f580f67-24c4-4758-bd9e-1de729e557bd&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check without sensitive list&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check without sensitive list&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9267a3da-487b-43e1-aa69-f61ca9b75d3f&quot;,&quot;parentUUID&quot;:&quot;4f580f67-24c4-4758-bd9e-1de729e557bd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check with sensitive list&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check with sensitive list&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;label_1\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;clk0, reset\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1535f4c9-4900-4ed1-9399-4bf8559c9175&quot;,&quot;parentUUID&quot;:&quot;4f580f67-24c4-4758-bd9e-1de729e557bd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check without label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check process. Check without label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.PROCESS,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    sens_list: \&quot;\&quot;,\n    type: \&quot;\&quot;\n};\ncheck_process(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;46a195b2-9208-4bfc-ac39-0c1b54d96f80&quot;,&quot;parentUUID&quot;:&quot;4f580f67-24c4-4758-bd9e-1de729e557bd&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9267a3da-487b-43e1-aa69-f61ca9b75d3f&quot;,&quot;1535f4c9-4900-4ed1-9399-4bf8559c9175&quot;,&quot;46a195b2-9208-4bfc-ac39-0c1b54d96f80&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;66499c11-820b-4236-9bc6-2591f5a7c3f3&quot;,&quot;title&quot;:&quot;Check instantiation.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_entity.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. \&quot;before all\&quot; hook in \&quot;Check instantiation.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_instantiation_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f93fb4ad-506c-4fa2-b299-a7a5ea4ad8b4&quot;,&quot;parentUUID&quot;:&quot;66499c11-820b-4236-9bc6-2591f5a7c3f3&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. Check with label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;uut_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;half_adder\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;026c66b9-627f-4ac3-a373-3e17fa3fa110&quot;,&quot;parentUUID&quot;:&quot;66499c11-820b-4236-9bc6-2591f5a7c3f3&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check without label&quot;,&quot;fullTitle&quot;:&quot;Check entity VHDL Check instantiation. Check without label&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common.TYPE_HDL_ELEMENT.INSTANTIATION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;unnamed\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;half_adder\&quot;\n};\ncheck_instantiation(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bc945112-8480-4f8e-acd2-379f2d8667b7&quot;,&quot;parentUUID&quot;:&quot;66499c11-820b-4236-9bc6-2591f5a7c3f3&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;026c66b9-627f-4ac3-a373-3e17fa3fa110&quot;,&quot;bc945112-8480-4f8e-acd2-379f2d8667b7&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;b6cf8f05-0664-48cd-9f94-4cfd7d117bf7&quot;,&quot;title&quot;:&quot;Check package VHDL&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[],&quot;suites&quot;:[{&quot;uuid&quot;:&quot;30f279f8-92e8-450d-86c1-263fd2e708cc&quot;,&quot;title&quot;:&quot;Check pacakge.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check pacakge.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. \&quot;before all\&quot; hook in \&quot;Check pacakge.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;5c24e6db-6337-4a8b-983f-c48bb54af464&quot;,&quot;parentUUID&quot;:&quot;30f279f8-92e8-450d-86c1-263fd2e708cc&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check name&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. Check name&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.name, &#x27;test_package_name&#x27;);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;209c9f5f-1839-4d94-8035-81fa6c1e4de3&quot;,&quot;parentUUID&quot;:&quot;30f279f8-92e8-450d-86c1-263fd2e708cc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check type is entity&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check pacakge. Check type is entity&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;(0, assert_1.equal)(result.get_hdl_type(), common_1.TYPE_HDL_ELEMENT.PACKAGE);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;aa9af09c-44c5-4701-9740-d7549472ab64&quot;,&quot;parentUUID&quot;:&quot;30f279f8-92e8-450d-86c1-263fd2e708cc&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;209c9f5f-1839-4d94-8035-81fa6c1e4de3&quot;,&quot;aa9af09c-44c5-4701-9740-d7549472ab64&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;54e2c193-938b-47c7-9712-c1afe2c41f5b&quot;,&quot;title&quot;:&quot;Check signal.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. \&quot;before all\&quot; hook in \&quot;Check signal.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_signal_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;aa7328e5-e7af-49be-9420-bc750ae3fd93&quot;,&quot;parentUUID&quot;:&quot;54e2c193-938b-47c7-9712-c1afe2c41f5b&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;a\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d443b37b-b859-46e7-b700-70da959f7ba4&quot;,&quot;parentUUID&quot;:&quot;54e2c193-938b-47c7-9712-c1afe2c41f5b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;b\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ccc0256a-4223-4452-ab8c-29ac7b13cfee&quot;,&quot;parentUUID&quot;:&quot;54e2c193-938b-47c7-9712-c1afe2c41f5b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check signal. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.SIGNAL,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;c\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;std_logic_vector(1 downto 0)\&quot;\n};\ncheck_signal(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;aad739e6-1ea2-45bd-addd-37b9a4949932&quot;,&quot;parentUUID&quot;:&quot;54e2c193-938b-47c7-9712-c1afe2c41f5b&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;d443b37b-b859-46e7-b700-70da959f7ba4&quot;,&quot;ccc0256a-4223-4452-ab8c-29ac7b13cfee&quot;,&quot;aad739e6-1ea2-45bd-addd-37b9a4949932&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;523aab0c-f864-47a5-909c-1c6125e1836a&quot;,&quot;title&quot;:&quot;Check constant.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. \&quot;before all\&quot; hook in \&quot;Check constant.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:18,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_constant_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;edb3c104-87fa-45fc-8bed-88624633d2c9&quot;,&quot;parentUUID&quot;:&quot;523aab0c-f864-47a5-909c-1c6125e1836a&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;d\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;8\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9ff86c3b-d958-4c80-b886-b35454224e9e&quot;,&quot;parentUUID&quot;:&quot;523aab0c-f864-47a5-909c-1c6125e1836a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 0&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check multimple declaration in one line 0&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[1];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;e\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;0c340833-0ce7-4b2c-9eb1-41c8000a11ca&quot;,&quot;parentUUID&quot;:&quot;523aab0c-f864-47a5-909c-1c6125e1836a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check multimple declaration in one line 1&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check constant. Check multimple declaration in one line 1&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[2];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.CONSTANT,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;f\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;integer\&quot;,\n    default_value: \&quot;0\&quot;\n};\ncheck_constant(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;d27d1bf0-d8e3-4642-b4cd-035c60946bb6&quot;,&quot;parentUUID&quot;:&quot;523aab0c-f864-47a5-909c-1c6125e1836a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;9ff86c3b-d958-4c80-b886-b35454224e9e&quot;,&quot;0c340833-0ce7-4b2c-9eb1-41c8000a11ca&quot;,&quot;d27d1bf0-d8e3-4642-b4cd-035c60946bb6&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;254edcfa-8f1e-4db2-8d1b-8f68d723f9e4&quot;,&quot;title&quot;:&quot;Check type.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check type. \&quot;before all\&quot; hook in \&quot;Check type.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:19,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_type_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fa626ab5-81e7-4edb-a163-8a02cbca926d&quot;,&quot;parentUUID&quot;:&quot;254edcfa-8f1e-4db2-8d1b-8f68d723f9e4&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check simple&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check type. Check simple&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.TYPE,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;state_0\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;(INIT, ENDS)\&quot;,\n    logic: []\n};\ncheck_type(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7584ff67-d258-46a6-82b4-5b07b385529f&quot;,&quot;parentUUID&quot;:&quot;254edcfa-8f1e-4db2-8d1b-8f68d723f9e4&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;7584ff67-d258-46a6-82b4-5b07b385529f&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;45304df4-c771-4004-a665-30c866180173&quot;,&quot;title&quot;:&quot;Check function.&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;file&quot;:&quot;/tests/parser/parser_vhdl_package.spec.ts&quot;,&quot;beforeHooks&quot;:[{&quot;title&quot;:&quot;\&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check function. \&quot;before all\&quot; hook in \&quot;Check function.\&quot;&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;pass&quot;:false,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;result = await parse();\nelement_array = result.get_function_array();&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e5418dac-9af4-4940-8c04-956580a3cc1e&quot;,&quot;parentUUID&quot;:&quot;45304df4-c771-4004-a665-30c866180173&quot;,&quot;isHook&quot;:true,&quot;skipped&quot;:false}],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check with arguments and return&quot;,&quot;fullTitle&quot;:&quot;Check package VHDL Check function. Check with arguments and return&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const actual = element_array[0];\nconst expected = {\n    hdl_element_type: common_1.TYPE_HDL_ELEMENT.FUNCTION,\n    info: {\n        position: {\n            line: 0,\n            column: 0\n        },\n        name: \&quot;counter\&quot;,\n        description: \&quot;\&quot;\n    },\n    type: \&quot;\&quot;,\n    arguments: \&quot;(signal minutes: in integer; signal seconds: out integer;)\&quot;,\n    return: \&quot;\&quot;\n};\ncheck_function(actual, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1f3e479f-d284-4212-9df2-9be9297298ed&quot;,&quot;parentUUID&quot;:&quot;45304df4-c771-4004-a665-30c866180173&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;1f3e479f-d284-4212-9df2-9be9297298ed&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;790b3f94-5ba8-459b-9dfb-019adaae466a&quot;,&quot;title&quot;:&quot;Test local process&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/process/process.spec.ts&quot;,&quot;file&quot;:&quot;/tests/process/process.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check exec successful&quot;,&quot;fullTitle&quot;:&quot;Test local process Check exec successful&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:13,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const process_i = new process_1.Process();\nconst command = &#x27;echo \&quot;hello world!\&quot;&#x27;;\nconst result = await process_i.exec_wait(command);\nconst expected_result = {\n    command: command,\n    stdout: &#x27;hello world!&#x27;,\n    stderr: &#x27;&#x27;,\n    return_value: 0,\n    successful: true\n};\nconst os = process.platform;\nif (os === &#x27;win32&#x27;) {\n    expected_result.stdout = \&quot;\\\&quot;hello world!\\\&quot;\&quot;;\n}\n(0, assert_1.deepEqual)(result, expected_result);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;025c4775-7dda-4048-a6b8-334378def061&quot;,&quot;parentUUID&quot;:&quot;790b3f94-5ba8-459b-9dfb-019adaae466a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check exec not successful&quot;,&quot;fullTitle&quot;:&quot;Test local process Check exec not successful&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:10,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const process_i = new process_1.Process();\nconst command = &#x27;asdf&#x27;;\nconst result = await process_i.exec_wait(command);\nconst expected_result = {\n    command: command,\n    stdout: &#x27;&#x27;,\n    stderr: &#x27;/bin/sh: 1: asdf: not found&#x27;,\n    return_value: -1,\n    successful: false\n};\nconst os = process.platform;\nif (os === &#x27;darwin&#x27; || os === &#x27;win32&#x27;) {\n    expected_result.stderr = &#x27;&#x27;;\n    result.stderr = &#x27;&#x27;;\n}\n(0, assert_1.deepEqual)(result, expected_result);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;342c87e0-4e4e-4e22-a269-a91460be5d21&quot;,&quot;parentUUID&quot;:&quot;790b3f94-5ba8-459b-9dfb-019adaae466a&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;025c4775-7dda-4048-a6b8-334378def061&quot;,&quot;342c87e0-4e4e-4e22-a269-a91460be5d21&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:23,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;caade9f6-45f9-487d-9003-3895899d654c&quot;,&quot;title&quot;:&quot;Test utils&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/process/process.spec.ts&quot;,&quot;file&quot;:&quot;/tests/process/process.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check create temporal file&quot;,&quot;fullTitle&quot;:&quot;Test utils Check create temporal file&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const expected_text = \&quot;sample of text\&quot;;\nconst tmp_file_path = await (0, utils_1.create_temp_file)(expected_text);\nconst fs = require(&#x27;fs&#x27;);\nconst current_text = fs.readFileSync(tmp_file_path);\n(0, assert_1.equal)(current_text, expected_text);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e2968974-26ce-432e-8267-91b8a5a0e156&quot;,&quot;parentUUID&quot;:&quot;caade9f6-45f9-487d-9003-3895899d654c&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;e2968974-26ce-432e-8267-91b8a5a0e156&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;228de1af-75c5-4b11-874e-716e753375fa&quot;,&quot;title&quot;:&quot;Test Python utils&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/process/python.spec.ts&quot;,&quot;file&quot;:&quot;/tests/process/python.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check get_python3_path in system path&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in system path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:64,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;medium&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const opt = {\n    path: \&quot;\&quot;\n};\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;359158da-c343-400f-87c8-73a446f31cb5&quot;,&quot;parentUUID&quot;:&quot;228de1af-75c5-4b11-874e-716e753375fa&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check get_python3_path in custom path&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in custom path&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:53,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;medium&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;this.timeout(5000);\nconst opt = {\n    path: \&quot;/usr/bin/python3\&quot;\n};\nconst system_os = (0, utils_1.get_os)();\nif (system_os === common.OS.MAC) {\n    opt.path = \&quot;/usr/local/opt/python@3.9/bin/python3.9\&quot;;\n}\nelse if (system_os === common.OS.WINDOWS) {\n    opt.path = \&quot;C:\\\\hostedtoolcache\\\\windows\\\\Python\\\\3.9.13\\\\x64\\\\python3.exe\&quot;;\n}\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;75c76be6-6224-4ce1-b764-cdd214b1ff81&quot;,&quot;parentUUID&quot;:&quot;228de1af-75c5-4b11-874e-716e753375fa&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check get_python3_path in a bad custom path &quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check get_python3_path in a bad custom path &quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:82,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const opt = {\n    path: \&quot;/usr/bin/python999\&quot;\n};\nconst result = await python.get_python_path(opt);\ncheck_python_system_path(result.python_path);\n(0, assert_1.equal)(result.successful, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9ab9f1ea-531d-4d70-9dfd-9ff8971ec414&quot;,&quot;parentUUID&quot;:&quot;228de1af-75c5-4b11-874e-716e753375fa&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package and true&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package and true&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:81,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = &#x27;time&#x27;;\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package(result_path.python_path, package_name);\n(0, assert_1.equal)(result, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e34818c1-8281-4d64-9e14-1ac40332313a&quot;,&quot;parentUUID&quot;:&quot;228de1af-75c5-4b11-874e-716e753375fa&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package and false&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package and false&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:270,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = &#x27;time1234&#x27;;\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package(result_path.python_path, package_name);\n(0, assert_1.equal)(result, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;19bc3775-7252-4cd2-ac90-6a6fd2569c8e&quot;,&quot;parentUUID&quot;:&quot;228de1af-75c5-4b11-874e-716e753375fa&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package list and true&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package list and true&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:113,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = [&#x27;time&#x27;, &#x27;os&#x27;];\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package_list(result_path.python_path, package_name);\n(0, assert_1.equal)(result, true);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;711f1ad6-b526-4cdf-ad36-a1b235f049a0&quot;,&quot;parentUUID&quot;:&quot;228de1af-75c5-4b11-874e-716e753375fa&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check python3 package list and false&quot;,&quot;fullTitle&quot;:&quot;Test Python utils Check python3 package list and false&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:178,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;slow&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const package_name = [&#x27;time&#x27;, &#x27;os123&#x27;];\nconst opt = {\n    path: \&quot;/usr/bin/python\&quot;\n};\nconst result_path = await python.get_python_path(opt);\nconst result = await python.check_python_package_list(result_path.python_path, package_name);\n(0, assert_1.equal)(result, false);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a90d281c-3da3-491a-b466-feaea180127e&quot;,&quot;parentUUID&quot;:&quot;228de1af-75c5-4b11-874e-716e753375fa&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;359158da-c343-400f-87c8-73a446f31cb5&quot;,&quot;75c76be6-6224-4ce1-b764-cdd214b1ff81&quot;,&quot;9ab9f1ea-531d-4d70-9dfd-9ff8971ec414&quot;,&quot;e34818c1-8281-4d64-9e14-1ac40332313a&quot;,&quot;19bc3775-7252-4cd2-ac90-6a6fd2569c8e&quot;,&quot;711f1ad6-b526-4cdf-ad36-a1b235f049a0&quot;,&quot;a90d281c-3da3-491a-b466-feaea180127e&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:841,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;827e3a26-9f05-4547-8f02-b9c6feb24536&quot;,&quot;title&quot;:&quot;Check template VHDL element&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/template/template.spec.ts&quot;,&quot;file&quot;:&quot;/tests/template/template.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Check cocotb&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check cocotb&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:32,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;38bb3815-e7e1-40e3-897d-843baf376527&quot;,&quot;parentUUID&quot;:&quot;827e3a26-9f05-4547-8f02-b9c6feb24536&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_normal&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check testbench_normal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:29,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;20eeeca8-1638-4885-a357-a6e7b75db3f4&quot;,&quot;parentUUID&quot;:&quot;827e3a26-9f05-4547-8f02-b9c6feb24536&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check testbench_vunit&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check testbench_vunit&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:21,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;74cf9114-85bd-4380-ace2-2ce63c908eee&quot;,&quot;parentUUID&quot;:&quot;827e3a26-9f05-4547-8f02-b9c6feb24536&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_component&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_component&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:24,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8e80b05c-a901-4d63-a802-6e44b6fdedbd&quot;,&quot;parentUUID&quot;:&quot;827e3a26-9f05-4547-8f02-b9c6feb24536&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_instance_vhdl_new&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_instance_vhdl_new&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6349ac10-60ad-4aa9-bc13-136c27e0e292&quot;,&quot;parentUUID&quot;:&quot;827e3a26-9f05-4547-8f02-b9c6feb24536&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_instance&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_instance&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:23,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3259d6c8-b9a7-49df-9a8a-3060ecd2bacd&quot;,&quot;parentUUID&quot;:&quot;827e3a26-9f05-4547-8f02-b9c6feb24536&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_signal&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_signal&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:20,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;f8244ab7-9dba-4cbc-87b7-e261acc32f16&quot;,&quot;parentUUID&quot;:&quot;827e3a26-9f05-4547-8f02-b9c6feb24536&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Check hdl_element_mix_component&quot;,&quot;fullTitle&quot;:&quot;Check template VHDL element Check hdl_element_mix_component&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:23,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;let code_hdl = verilog_code;\nif (language === general_1.HDL_LANG.VHDL) {\n    code_hdl = vhdl_code;\n}\nconst options = {\n    header_file_path: \&quot;\&quot;,\n    indent_char: \&quot;  \&quot;\n};\nconst template_manager = await generate_template_manager(language);\nconst template = await template_manager.generate(code_hdl, template_type, options);\nconst output_path = paht_lib.join(C_OUTPUT_BASE_PATH, `${language}_${template_type}.${language}`);\nfs.writeFileSync(output_path, template);\n//Get exepcted template\nconst input_path = paht_lib.join(__dirname, &#x27;expected&#x27;, `${language}_${template_type}.${language}`);\nconst expected = fs.readFileSync(input_path);\n(0, assert_1.equal)(template, expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;31290bb6-f381-43bd-bd0e-d5909c916ef4&quot;,&quot;parentUUID&quot;:&quot;827e3a26-9f05-4547-8f02-b9c6feb24536&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;38bb3815-e7e1-40e3-897d-843baf376527&quot;,&quot;20eeeca8-1638-4885-a357-a6e7b75db3f4&quot;,&quot;74cf9114-85bd-4380-ace2-2ce63c908eee&quot;,&quot;8e80b05c-a901-4d63-a802-6e44b6fdedbd&quot;,&quot;6349ac10-60ad-4aa9-bc13-136c27e0e292&quot;,&quot;3259d6c8-b9a7-49df-9a8a-3060ecd2bacd&quot;,&quot;f8244ab7-9dba-4cbc-87b7-e261acc32f16&quot;,&quot;31290bb6-f381-43bd-bd0e-d5909c916ef4&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:192,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;63bfc33e-11d1-4f5e-ac29-b9bd1b1e6626&quot;,&quot;title&quot;:&quot;Check get language&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;From path Verilog&quot;,&quot;fullTitle&quot;:&quot;Check get language From path Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.v&#x27;;\nconst lang_expected = general_1.HDL_LANG.VERILOG;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;97a5b22b-4f88-44cb-a859-59cd36e85bb7&quot;,&quot;parentUUID&quot;:&quot;63bfc33e-11d1-4f5e-ac29-b9bd1b1e6626&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path SystemVerilog&quot;,&quot;fullTitle&quot;:&quot;Check get language From path SystemVerilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.sv&#x27;;\nconst lang_expected = general_1.HDL_LANG.SYSTEMVERILOG;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;bcb69546-7f35-4797-9d39-e7eeb95ac13e&quot;,&quot;parentUUID&quot;:&quot;63bfc33e-11d1-4f5e-ac29-b9bd1b1e6626&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path VHDL&quot;,&quot;fullTitle&quot;:&quot;Check get language From path VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.vhd&#x27;;\nconst lang_expected = general_1.HDL_LANG.VHDL;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;9ff43591-ec8d-4d34-8191-81bf5a46b986&quot;,&quot;parentUUID&quot;:&quot;63bfc33e-11d1-4f5e-ac29-b9bd1b1e6626&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;From path NONE&quot;,&quot;fullTitle&quot;:&quot;Check get language From path NONE&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const path_dummy = &#x27;/home/user/file.txt&#x27;;\nconst lang_expected = general_1.HDL_LANG.NONE;\nconst lang_current = hdl_utils.get_lang_from_path(path_dummy);\n(0, assert_1.equal)(lang_current, lang_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;eb0cb6bf-678c-4332-84e1-bcb984db36e9&quot;,&quot;parentUUID&quot;:&quot;63bfc33e-11d1-4f5e-ac29-b9bd1b1e6626&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;97a5b22b-4f88-44cb-a859-59cd36e85bb7&quot;,&quot;bcb69546-7f35-4797-9d39-e7eeb95ac13e&quot;,&quot;9ff43591-ec8d-4d34-8191-81bf5a46b986&quot;,&quot;eb0cb6bf-678c-4332-84e1-bcb984db36e9&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;f7ff0602-342e-402a-a3cd-a0228c9c15a0&quot;,&quot;title&quot;:&quot;Check remove comments&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Remove comments VHDL&quot;,&quot;fullTitle&quot;:&quot;Check remove comments Remove comments VHDL&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\n-- One line comment\n-- One line comment 2\nTest no comment\n/* multiline\ncomment\nexample*/\nTest no comment 2`;\n// eslint-disable-next-line max-len\nconst code_expected = \&quot;\\n                   \\n                     \\nTest no comment\\n/           \\n       \\n         \\nTest no comment 2\&quot;;\nconst code_current = hdl_utils.remove_comments_vhdl(code_dummy);\n(0, assert_1.equal)(code_current, code_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;c046cf22-ebe9-41bb-ade6-3b4395d39cdf&quot;,&quot;parentUUID&quot;:&quot;f7ff0602-342e-402a-a3cd-a0228c9c15a0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Remove comments Verilog&quot;,&quot;fullTitle&quot;:&quot;Check remove comments Remove comments Verilog&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = `\n// One line comment\n// One line comment 2\nTest no comment\n/* multiline\ncomment\nexample*/\nTest no comment 2`;\n// eslint-disable-next-line max-len\nconst code_expected = \&quot;\\n                   \\n                     \\nTest no comment\\n            \\n       \\n         \\nTest no comment 2\&quot;;\nconst code_current = hdl_utils.remove_comments_verilog(code_dummy);\n(0, assert_1.equal)(code_current, code_expected);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;2c5d7f11-2425-4e8b-8418-43fcb9513f14&quot;,&quot;parentUUID&quot;:&quot;f7ff0602-342e-402a-a3cd-a0228c9c15a0&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;c046cf22-ebe9-41bb-ade6-3b4395d39cdf&quot;,&quot;2c5d7f11-2425-4e8b-8418-43fcb9513f14&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:1,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;9df83d3f-3824-428e-8c0d-3dd3865738fe&quot;,&quot;title&quot;:&quot;Check get top level with regex&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/hdl_utils.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/hdl_utils.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;From VHDL code&quot;,&quot;fullTitle&quot;:&quot;Check get top level with regex From VHDL code&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;it(`Get top level VHDL`, async function () {\n    const code_dummy = `\n    library ieee;\n    use ieee.std_logic_1164.all;\n    use ieee.numeric_std.all;\n    entity test_entity_name is\n    generic (\n        a : integer;\n        b : unsigned;\n        c : signed;\n        d : std_logic;\n        e : std_logic_vector;\n        f : std_logic_vector(5 downto 0)\n      );\n    port(\n      g : in std_logic;\n      h : out std_logic;\n      i : inout std_logic\n    );\n    end test_entity_name;  \n    architecture e_arch of test_entity_name is\n    begin \n    end e_arch;\n    `;\n    const expected = &#x27;test_entity_name&#x27;;\n    const current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VHDL);\n    (0, assert_1.equal)(current, expected);\n});\nit(`Get top level Verilog`, async function () {\n    const code_dummy = `\n    module test_entity_name2 \n        #(\n            parameter a=8,\n            parameter b=9,\n            parameter c=10, d=11\n        )\n        (\n            input e,\n            output f,\n            input reg g,\n            input wire h,\n            input reg [7:0] i, j,\n            input wire [9:0] k,\n            output wire [9:0] l\n        );  \n    \n        function [7:0] sum;  \n            input [7:0] a, b;  \n            begin  \n                sum = a + b;  \n            end  \n        endfunction\n    \n        wire m;\n        wire n, p;\n        reg [1:0] q;\n    \n        localparam r = 2;\n    \n        always @(posedge a) begin : label_0\n        end\n    \n        always_comb begin\n        end\n    \n        always_ff begin : label_1\n        end\n    \n        always_latch begin\n        end\n    \n        test_entity_name \n        #(\n          .a(a ),\n          .b(b ),\n          .c(c ),\n          .d (d )\n        )\n        test_entity_name_dut (\n          .e (e ),\n          .f (f ),\n          .g (g ),\n          .h (h ),\n          .i (i ),\n          .j (j ),\n          .k (k ),\n          .l  ( l)\n        );\n      \n    endmodule\n    `;\n    const expected = &#x27;test_entity_name2&#x27;;\n    const current = await hdl_utils.get_toplevel(code_dummy, general_1.HDL_LANG.VERILOG);\n    (0, assert_1.equal)(current, expected);\n});&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;80c7de2b-c57b-4c22-ac4e-130a926234ef&quot;,&quot;parentUUID&quot;:&quot;9df83d3f-3824-428e-8c0d-3dd3865738fe&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;80c7de2b-c57b-4c22-ac4e-130a926234ef&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:0,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;db4e0187-d376-4056-9a58-bcd3103941d6&quot;,&quot;title&quot;:&quot;Check hover VHDL&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/number.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/number.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Binary unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;0011\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 3,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;7018d1d3-4a3c-463b-9259-4d07fa12a75e&quot;,&quot;parentUUID&quot;:&quot;db4e0187-d376-4056-9a58-bcd3103941d6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;1101\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -3,\n    unsigned_n: 13,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a2b7410d-aa9e-401d-a770-617898f2801b&quot;,&quot;parentUUID&quot;:&quot;db4e0187-d376-4056-9a58-bcd3103941d6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Binary unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;\&quot;1_10_0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -4,\n    unsigned_n: 12,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;ed9246c6-e990-4df5-8327-0233e90fed71&quot;,&quot;parentUUID&quot;:&quot;db4e0187-d376-4056-9a58-bcd3103941d6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;0aB0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 2736,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;597a8e04-5b1b-4e60-9489-692384e840c4&quot;,&quot;parentUUID&quot;:&quot;db4e0187-d376-4056-9a58-bcd3103941d6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;aaB0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;6506e46d-422c-42c2-8f11-09e03ddea9d9&quot;,&quot;parentUUID&quot;:&quot;db4e0187-d376-4056-9a58-bcd3103941d6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Hexadeximal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;x\&quot;a_a_b0\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;1c8da101-c3ec-47f6-bac2-043a725437e6&quot;,&quot;parentUUID&quot;:&quot;db4e0187-d376-4056-9a58-bcd3103941d6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;o\&quot;0175\&quot;&#x27;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 125,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;3bfc042f-2ea5-47c6-aaef-f4e4dfbde9b2&quot;,&quot;parentUUID&quot;:&quot;db4e0187-d376-4056-9a58-bcd3103941d6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;O\&quot;232\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;53c45343-b89b-405a-9e1f-666dd438e409&quot;,&quot;parentUUID&quot;:&quot;db4e0187-d376-4056-9a58-bcd3103941d6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover VHDL Octal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = &#x27;o\&quot;2_3_2\&quot;&#x27;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;b5006bb6-d7e4-4e93-8939-ed45a7bb8918&quot;,&quot;parentUUID&quot;:&quot;db4e0187-d376-4056-9a58-bcd3103941d6&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;7018d1d3-4a3c-463b-9259-4d07fa12a75e&quot;,&quot;a2b7410d-aa9e-401d-a770-617898f2801b&quot;,&quot;ed9246c6-e990-4df5-8327-0233e90fed71&quot;,&quot;597a8e04-5b1b-4e60-9489-692384e840c4&quot;,&quot;6506e46d-422c-42c2-8f11-09e03ddea9d9&quot;,&quot;1c8da101-c3ec-47f6-bac2-043a725437e6&quot;,&quot;3bfc042f-2ea5-47c6-aaef-f4e4dfbde9b2&quot;,&quot;53c45343-b89b-405a-9e1f-666dd438e409&quot;,&quot;b5006bb6-d7e4-4e93-8939-ed45a7bb8918&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:2,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000},{&quot;uuid&quot;:&quot;69a047a8-b614-4696-a859-a379a830d461&quot;,&quot;title&quot;:&quot;Check hover Verilog&quot;,&quot;fullFile&quot;:&quot;/home/runner/work/colibri2/colibri2/tests/utils/number.spec.ts&quot;,&quot;file&quot;:&quot;/tests/utils/number.spec.ts&quot;,&quot;beforeHooks&quot;:[],&quot;afterHooks&quot;:[],&quot;tests&quot;:[{&quot;title&quot;:&quot;Binary unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b0011&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 3,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;eaaada16-fb8c-4d70-9391-7c2b01959d4d&quot;,&quot;parentUUID&quot;:&quot;69a047a8-b614-4696-a859-a379a830d461&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b1101&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -3,\n    unsigned_n: 13,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;e99bd987-3f22-401d-b00a-a010104d157b&quot;,&quot;parentUUID&quot;:&quot;69a047a8-b614-4696-a859-a379a830d461&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Binary unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Binary unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;b1_10_0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -4,\n    unsigned_n: 12,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;8eed126e-710c-44af-9c57-ace8e8dd8c27&quot;,&quot;parentUUID&quot;:&quot;69a047a8-b614-4696-a859-a379a830d461&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:1,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;h0aB0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 2736,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;53dcdb44-b622-43ea-bb94-adbe47d4249b&quot;,&quot;parentUUID&quot;:&quot;69a047a8-b614-4696-a859-a379a830d461&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;haaB0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;a616b245-a7f0-4452-972d-384ca0b7e85d&quot;,&quot;parentUUID&quot;:&quot;69a047a8-b614-4696-a859-a379a830d461&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Hexadeximal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Hexadeximal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;ha_a_b0&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -21840,\n    unsigned_n: 43696,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;21885d72-cccd-49cd-82b9-9945f94b03b9&quot;,&quot;parentUUID&quot;:&quot;69a047a8-b614-4696-a859-a379a830d461&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o0175&#x27;\&quot;;\nconst expected_number = {\n    signed_n: 0,\n    unsigned_n: 125,\n    is_multi: false,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;fbc22ff1-4f5e-4742-a97c-3dd529c56a97&quot;,&quot;parentUUID&quot;:&quot;69a047a8-b614-4696-a859-a379a830d461&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned or signed&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o232&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;12ef46e6-83f9-41f7-b2bb-105b26257329&quot;,&quot;parentUUID&quot;:&quot;69a047a8-b614-4696-a859-a379a830d461&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false},{&quot;title&quot;:&quot;Octal unsigned or signed with separator&quot;,&quot;fullTitle&quot;:&quot;Check hover Verilog Octal unsigned or signed with separator&quot;,&quot;timedOut&quot;:false,&quot;duration&quot;:0,&quot;state&quot;:&quot;passed&quot;,&quot;speed&quot;:&quot;fast&quot;,&quot;pass&quot;:true,&quot;fail&quot;:false,&quot;pending&quot;:false,&quot;code&quot;:&quot;const code_dummy = \&quot;4&#x27;o2_3_2&#x27;\&quot;;\nconst expected_number = {\n    signed_n: -102,\n    unsigned_n: 154,\n    is_multi: true,\n    is_ok: true\n};\nconst current_number = (0, numbers_1.hdl_hover)(code_dummy, lang);\n(0, assert_1.deepEqual)(current_number, expected_number);&quot;,&quot;err&quot;:{},&quot;uuid&quot;:&quot;44efef86-a7b6-44e2-a91b-25b4f2f1a2c3&quot;,&quot;parentUUID&quot;:&quot;69a047a8-b614-4696-a859-a379a830d461&quot;,&quot;isHook&quot;:false,&quot;skipped&quot;:false}],&quot;suites&quot;:[],&quot;passes&quot;:[&quot;eaaada16-fb8c-4d70-9391-7c2b01959d4d&quot;,&quot;e99bd987-3f22-401d-b00a-a010104d157b&quot;,&quot;8eed126e-710c-44af-9c57-ace8e8dd8c27&quot;,&quot;53dcdb44-b622-43ea-bb94-adbe47d4249b&quot;,&quot;a616b245-a7f0-4452-972d-384ca0b7e85d&quot;,&quot;21885d72-cccd-49cd-82b9-9945f94b03b9&quot;,&quot;fbc22ff1-4f5e-4742-a97c-3dd529c56a97&quot;,&quot;12ef46e6-83f9-41f7-b2bb-105b26257329&quot;,&quot;44efef86-a7b6-44e2-a91b-25b4f2f1a2c3&quot;],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[],&quot;duration&quot;:2,&quot;root&quot;:false,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;passes&quot;:[],&quot;failures&quot;:[],&quot;pending&quot;:[],&quot;skipped&quot;:[&quot;fea0ef8d-5f20-4730-9e92-4e7336f42fb9&quot;,&quot;896c7974-d5f9-4b4e-98ae-4590eb683583&quot;],&quot;duration&quot;:0,&quot;root&quot;:true,&quot;rootEmpty&quot;:false,&quot;_timeout&quot;:2000}],&quot;meta&quot;:{&quot;mocha&quot;:{&quot;version&quot;:&quot;9.2.2&quot;},&quot;mochawesome&quot;:{&quot;options&quot;:{&quot;quiet&quot;:false,&quot;reportFilename&quot;:&quot;mochawesome&quot;,&quot;saveHtml&quot;:true,&quot;saveJson&quot;:true,&quot;consoleReporter&quot;:&quot;spec&quot;,&quot;useInlineDiffs&quot;:false,&quot;code&quot;:true},&quot;version&quot;:&quot;7.1.3&quot;},&quot;marge&quot;:{&quot;options&quot;:{&quot;id&quot;:&quot;default&quot;},&quot;version&quot;:&quot;6.2.0&quot;}}}" data-config="{&quot;reportFilename&quot;:&quot;mochawesome&quot;,&quot;reportDir&quot;:&quot;mochawesome-report&quot;,&quot;reportTitle&quot;:&quot;colibri2&quot;,&quot;reportPageTitle&quot;:&quot;Mochawesome Report&quot;,&quot;inline&quot;:false,&quot;inlineAssets&quot;:false,&quot;cdn&quot;:false,&quot;charts&quot;:false,&quot;enableCharts&quot;:false,&quot;code&quot;:true,&quot;enableCode&quot;:true,&quot;autoOpen&quot;:false,&quot;overwrite&quot;:true,&quot;timestamp&quot;:false,&quot;ts&quot;:false,&quot;showPassed&quot;:true,&quot;showFailed&quot;:true,&quot;showPending&quot;:true,&quot;showSkipped&quot;:false,&quot;showHooks&quot;:&quot;failed&quot;,&quot;saveJson&quot;:true,&quot;saveHtml&quot;:true,&quot;dev&quot;:false,&quot;assetsDir&quot;:&quot;mochawesome-report/assets&quot;,&quot;jsonFile&quot;:&quot;/home/runner/work/colibri2/colibri2/mochawesome-report/mochawesome.json&quot;,&quot;htmlFile&quot;:&quot;/home/runner/work/colibri2/colibri2/mochawesome-report/mochawesome.html&quot;}"><div id="report"></div><script src="assets/app.js"></script></body></html>