
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.029995                       # Number of seconds simulated
sim_ticks                                 29995067000                       # Number of ticks simulated
final_tick                                29995067000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171471                       # Simulator instruction rate (inst/s)
host_op_rate                                   171471                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              182715960                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185032                       # Number of bytes of host memory used
host_seconds                                   164.16                       # Real time elapsed on the host
sim_insts                                    28149077                       # Number of instructions simulated
sim_ops                                      28149077                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29995067000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         152576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          36032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             188608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       152576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        152576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         1152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           18                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 18                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5086703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1201264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6287967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5086703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5086703                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          38406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                38406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          38406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5086703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1201264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6326374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.048213724500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           50                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           50                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5715                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2947                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1937                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2947                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1937                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 112064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   52864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  188608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               123968                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1196                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1084                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               12                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   29995050000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2947                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1937                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.223663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.597308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.582389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          162     26.26%     26.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          216     35.01%     61.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           91     14.75%     76.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           53      8.59%     84.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      5.35%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      2.92%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      1.78%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.46%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24      3.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          617                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           50                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.780000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.900003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.677705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             13     26.00%     26.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            23     46.00%     72.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5     10.00%     82.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             5     10.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             2      4.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      2.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      2.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            50                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           50                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.520000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.493459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.973946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               38     76.00%     76.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     22.00%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      2.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            50                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        76032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        36032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        52864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2534816.808377190959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1201264.194542389130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1762423.134444073774                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2384                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1937                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     63965250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     50397250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 651419053000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26831.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     89515.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 336303073.31                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     81531250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               114362500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    8755000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     46562.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65312.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         3.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1284                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     667                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    6141492.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3598560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1893705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9781800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3789720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         163494240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             65828160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11602560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       459637740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       352547040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       6740497620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             7812671145                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            260.465201                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          29820448000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     23994000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      69160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  27894422500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    918083000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      81422750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1007984750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   871080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   447810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2720340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 522000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         51015120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             32808060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4806720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       118151880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       122430720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       7060273080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             7394046810                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            246.508761                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          29910484500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     10733500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  29332672750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    318831250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      52151750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    259097750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  29995067000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 5145400                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3840010                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            801434                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4294993                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2912663                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.815314                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  355256                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           89459                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              85388                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4071                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          122                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       945957                       # DTB read hits
system.cpu.dtb.read_misses                         19                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                   945976                       # DTB read accesses
system.cpu.dtb.write_hits                      936995                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                  937001                       # DTB write accesses
system.cpu.dtb.data_hits                      1882952                       # DTB hits
system.cpu.dtb.data_misses                         25                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  1882977                       # DTB accesses
system.cpu.itb.fetch_hits                    21241449                       # ITB hits
system.cpu.itb.fetch_misses                        50                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                21241499                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                103646                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     29995067000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         59990137                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           21839171                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       37349292                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5145400                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3353307                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      37219953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1603042                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           729                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  21241449                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                266544                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           59861422                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.623929                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.858597                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 37553735     62.73%     62.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7266082     12.14%     74.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 15041605     25.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             59861422                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.085771                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.622591                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5171741                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              37772379                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2416213                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              13842070                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 659019                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              2781767                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                145127                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               31487706                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 19292                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 659019                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5553908                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                31446219                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         867567                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2314970                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              19019739                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               30664607                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               5551478                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      4                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   3267                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            24781490                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              43763018                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         42671189                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1091816                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              23517139                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1264351                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             123370                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         103659                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  27818964                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               946055                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              937015                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 8                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   28727146                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              103679                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  28722453                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             69893                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          681747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       159981                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      59861422                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.479816                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.517785                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            31692950     52.94%     52.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            27614491     46.13%     99.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              553981      0.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        59861422                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5121152     99.81%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1720      0.03%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    24      0.00%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  7719      0.15%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  261      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                51      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              25837697     89.96%     89.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               407625      1.42%     91.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     91.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              337817      1.18%     92.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               68325      0.24%     92.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               80459      0.28%     93.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              95365      0.33%     93.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     93.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                7673      0.03%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4364      0.02%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     93.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               776236      2.70%     96.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              861031      3.00%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          169829      0.59%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          75981      0.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               28722453                       # Type of FU issued
system.cpu.iq.rate                           0.478786                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5130876                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.178636                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          120817745                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          28658914                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     27692725                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1689352                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             853658                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       827983                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               33003741                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  849537                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         5007                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          117                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 659019                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   28436                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   143                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            29721891                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            343279                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                946055                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               937015                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             103662                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   112                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         350592                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       320661                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               671253                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              28520928                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                945976                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            201525                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        891066                       # number of nop insts executed
system.cpu.iew.exec_refs                      1882977                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3979662                       # Number of branches executed
system.cpu.iew.exec_stores                     937001                       # Number of stores executed
system.cpu.iew.exec_rate                     0.475427                       # Inst execution rate
system.cpu.iew.wb_sent                       28520777                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      28520708                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4719979                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4807267                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.475423                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.981842                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          698331                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          103679                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            658971                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     59197306                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.490285                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.547271                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     31641860     53.45%     53.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26087369     44.07%     97.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1468077      2.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     59197306                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             29023523                       # Number of instructions committed
system.cpu.commit.committedOps               29023523                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1877946                       # Number of memory references committed
system.cpu.commit.loads                        941048                       # Number of loads committed
system.cpu.commit.membars                          16                       # Number of memory barriers committed
system.cpu.commit.branches                    3875515                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     826032                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  27131623                       # Number of committed integer instructions.
system.cpu.commit.function_calls               284140                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       874453      3.01%      3.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         25281906     87.11%     90.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          407625      1.40%     91.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     91.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         334845      1.15%     92.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          67770      0.23%     92.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          71993      0.25%     93.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         94934      0.33%     93.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           7673      0.03%     93.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4361      0.02%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          772497      2.66%     96.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         861010      2.97%     99.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       168567      0.58%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        75889      0.26%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          29023523                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1468077                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     87450472                       # The number of ROB reads
system.cpu.rob.rob_writes                    60107824                       # The number of ROB writes
system.cpu.timesIdled                            1731                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          128715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    28149077                       # Number of Instructions Simulated
system.cpu.committedOps                      28149077                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.131158                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.131158                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.469228                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.469228                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 41803243                       # number of integer regfile reads
system.cpu.int_regfile_writes                23354350                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1075720                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   637732                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  170357                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  29995067000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.354784                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 304                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.941176                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.354784                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.498393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.498393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          529                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.516602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3766271                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3766271                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  29995067000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       945392                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          945392                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       936302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         936302                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           16                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      1881694                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1881694                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1881694                       # number of overall hits
system.cpu.dcache.overall_hits::total         1881694                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          548                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           548                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          580                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          580                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1128                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1128                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1128                       # number of overall misses
system.cpu.dcache.overall_misses::total          1128                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     74064000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     74064000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     30505000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     30505000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    104569000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    104569000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    104569000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    104569000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       945940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       945940                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       936882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       936882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1882822                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1882822                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1882822                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1882822                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000579                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000579                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000619                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000619                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000599                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000599                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000599                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000599                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 135153.284672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 135153.284672                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52594.827586                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52594.827586                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92703.014184                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92703.014184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92703.014184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92703.014184                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           18                       # number of writebacks
system.cpu.dcache.writebacks::total                18                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          122                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          443                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          565                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          565                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          426                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          426                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          563                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          563                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          563                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     59497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     59497000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8714500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8714500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     68211500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     68211500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     68211500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     68211500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000146                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000146                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000299                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000299                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 139664.319249                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 139664.319249                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63609.489051                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63609.489051                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 121157.193606                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 121157.193606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 121157.193606                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 121157.193606                       # average overall mshr miss latency
system.cpu.dcache.replacements                     34                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  29995067000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           459.069948                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1759910                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1919                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            917.097447                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   459.069948                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.896621                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.896621                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          42485282                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         42485282                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  29995067000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     21238816                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21238816                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     21238816                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21238816                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21238816                       # number of overall hits
system.cpu.icache.overall_hits::total        21238816                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2633                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2633                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2633                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2633                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2633                       # number of overall misses
system.cpu.icache.overall_misses::total          2633                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    147845000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    147845000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    147845000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    147845000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    147845000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    147845000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21241449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21241449                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     21241449                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21241449                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21241449                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21241449                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000124                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000124                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000124                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000124                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000124                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000124                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56150.778580                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56150.778580                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56150.778580                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56150.778580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56150.778580                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56150.778580                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1919                       # number of writebacks
system.cpu.icache.writebacks::total              1919                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          248                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          248                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          248                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          248                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2385                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2385                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2385                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2385                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2385                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    126873500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    126873500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    126873500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    126873500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    126873500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    126873500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53196.436059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53196.436059                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53196.436059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53196.436059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53196.436059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53196.436059                       # average overall mshr miss latency
system.cpu.icache.replacements                   1919                       # number of replacements
system.membus.snoop_filter.tot_requests          4900                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  29995067000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2810                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1919                       # Transaction distribution
system.membus.trans_dist::CleanEvict               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq               137                       # Transaction distribution
system.membus.trans_dist::ReadExResp              137                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2384                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           426                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         6687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       275392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        37184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  312576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2947                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000339                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018421                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2946     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2947                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13190000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12288250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3001250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
