--- verilog_synth
+++ uhdm_synth
@@ -1,21 +1,20 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* keep =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:9.1-19.10" *)
+(* top =  1  *)
 module top();
 (* keep = 32'd1 *)
-(* src = "dut.sv:11.26-11.27" *)
-(* wiretype = "\\pkg::uint8_t" *)
+(* src = "dut.sv:11.26-11.35" *)
+(* wiretype = "\\uint8_t" *)
 wire [7:0] a;
 (* enum_type = "$enum0" *)
-(* enum_value_10111011 = "\\pkg::bb" *)
-(* enum_value_11001100 = "\\pkg::cc" *)
+(* enum_value_10111011 = "\\bb" *)
+(* enum_value_11001100 = "\\cc" *)
 (* keep = 32'd1 *)
-(* src = "dut.sv:12.26-12.32" *)
+(* src = "dut.sv:12.26-12.42" *)
 (* wiretype = "\\pkg::enum8_t" *)
 wire [7:0] b_enum;
-(* keep = 32'd1 *)
-(* src = "dut.sv:14.14-14.32" *)
+(* src = "dut.sv:15.14-15.38" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
@@ -28,54 +27,6 @@
 .A(1'h1),
 .ARGS(),
 .EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:15.14-15.37" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967295),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _1_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:16.14-16.56" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967295),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _2_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
-.TRG()
-);
-(* keep = 32'd1 *)
-(* src = "dut.sv:17.14-17.66" *)
-\$check  #(
-.ARGS_WIDTH(32'd0),
-.FLAVOR("assert"),
-.FORMAT(),
-.PRIORITY(32'd4294967295),
-.TRG_ENABLE(32'd0),
-.TRG_POLARITY(),
-.TRG_WIDTH(32'd0)
-) _3_ (
-.A(1'h1),
-.ARGS(),
-.EN(1'h1),
 .TRG()
 );
 assign b_enum = 8'hbb;
