#ifndef __ASM_ARCH_REGS_BTS_H
#define __ASM_ARCH_REGS_BTS_H

#define EXYNOS7_PA_DREX0	0x10800000
#define EXYNOS7_PA_DREX1	0x10900000
#define EXYNOS7_PA_DREX2	0x10A00000
#define EXYNOS7_PA_DREX3	0x10B00000
#define EXYNOS7_PA_NSP		0x10550000
#define EXYNOS7_PA_SYSREG	0x10050000

#define EXYNOS7_TREX_ID_MASK	0x3F

#define READ_QOS_CONTROL			0x0100
#define READ_QOS_MODE				0x0104
#define READ_CHANNEL_PRIORITY			0x0200
#define READ_TOKEN_MAX_VALUE			0x0204
#define READ_BW_UPPER_BOUNDARY			0x020C
#define READ_BW_LOWER_BOUNDARY			0x0210
#define READ_INITIAL_TOKEN_VALUE		0x0214
#define READ_DEMOTION_WINDOW			0x0220
#define READ_DEMOTION_TOKEN			0x0224
#define READ_DEFAULT_WINDOW			0x0228
#define READ_DEFAULT_TOKEN			0x022C
#define READ_PROMOTION_WINDOW			0X0230
#define READ_PROMOTION_TOKEN			0x0234
#define READ_ISSUE_CAPABILITY_UPPER_BOUNDARY	0x0240
#define READ_ISSUE_CAPABILITY_LOWER_BOUNDARY	0x0244
#define READ_FLEXIBLE_BLOCKING_CONTROL		0x0280
#define READ_FLEXIBLE_BLOCKING_POLARITY		0x0284
#define READ_MO					0x02F0

#define WRITE_QOS_CONTROL			0x0180
#define WRITE_QOS_MODE				0x0184
#define WRITE_CHANNEL_PRIORITY			0x0300
#define WRITE_TOKEN_MAX_VALUE			0x0304
#define WRITE_BW_UPPER_BOUNDARY			0x030C
#define WRITE_BW_LOWER_BOUNDARY			0x0310
#define WRITE_INITIAL_TOKEN_VALUE		0x0314
#define WRITE_DEMOTION_WINDOW			0x0320
#define WRITE_DEMOTION_TOKEN			0x0324
#define WRITE_DEFAULT_WINDOW			0x0328
#define WRITE_DEFAULT_TOKEN			0x032C
#define WRITE_PROMOTION_WINDOW			0X0330
#define WRITE_PROMOTION_TOKEN			0x0334
#define WRITE_ISSUE_CAPABILITY_UPPER_BOUNDARY	0x0340
#define WRITE_ISSUE_CAPABILITY_LOWER_BOUNDARY	0x0344
#define WRITE_FLEXIBLE_BLOCKING_CONTROL		0x0380
#define WRITE_FLEXIBLE_BLOCKING_POLARITY	0x0384
#define WRITE_MO				0x03F0

#define FBM_MODESEL0		0x00
#define FBM_MODESEL1		0x04
#define FBM_MODESEL2		0x08
#define FBM_THRESHOLD0		0x40
#define FBM_THRESHOLD1		0x44
#define FBM_THRESHOLD2		0x48
#define FBM_OUTSEL0		0x80
#define FBM_OUTSEL2		0x88
#define FBM_OUTSEL20		0xD0

#define TREX_QOS_CONTROL				0x0000
#define TREX_DEMOTION_QOS_VALUE				0x0080
#define TREX_DEFAULT_QOS_VALUE				0x0084
#define TREX_PROMOTION_QOS_VALUE			0x0088
#define TREX_QOS_THRESHOLD_FOR_EMERGENCY_RISING		0x00D0
#define TREX_QOS_THRESHOLD_FOR_EMERGENCY_FALLING	0x00D4

#if defined(CONFIG_SOC_EXYNOS7870)
#define QOS_TIMEOUT_0x0		0x300
#define QOS_TIMEOUT_0x1		0x304
#define QOS_TIMEOUT_0x2		0x308
#define QOS_TIMEOUT_0x3		0x30c
#define QOS_TIMEOUT_0x4		0x310
#define QOS_TIMEOUT_0x5		0x314
#define QOS_TIMEOUT_0x6		0x318
#define QOS_TIMEOUT_0x7		0x31c
#define QOS_TIMEOUT_0x8		0x320
#define QOS_TIMEOUT_0x9		0x324
#define QOS_TIMEOUT_0xA		0x328
#define QOS_TIMEOUT_0xB		0x32C
#define QOS_TIMEOUT_0xC		0x330
#define QOS_TIMEOUT_0xD		0x334
#define QOS_TIMEOUT_0xE		0x338
#define QOS_TIMEOUT_0xF		0x33c
#else
#define QOS_TIMEOUT_0x8		0xA0
#define QOS_TIMEOUT_0xA		0xB0
#define QOS_TIMEOUT_0xB		0xB8
#define QOS_TIMEOUT_0xC		0xC0
#define QOS_TIMEOUT_0xD		0xC8
#define QOS_TIMEOUT_0xE		0xD0
#define QOS_TIMEOUT_0xF		0xD8
#define QOS_TIMEOUT_0x5		0x88
#define QOS_TIMEOUT_0x4		0x80
#define BRB_CON				0x100
#define BRB_THRESHOLD		0x104
#endif

#define NSP_CH0			0x0008
#define NSP_CH1			0x0408
#define NSP_CH2			0x0808
#define NSP_CH3			0x0C08

#define SYSREG_FSYS0 0x1064
#define SYSREG_FSYS1 0x2664
#define SYSREG_APM_R 0x1438
#define SYSREG_APM_W 0x143C
#define SYSREG_RTIC 0x1440
#define SYSREG_PDMA_SECURE_R 0x144C
#define SYSREG_PDMA_SECURE_W 0x1450
#define SYSREG_AUD 0x0248

#define SCI_CTRL		0x0000
#define READ_QURGENT		0x0010
#define WRITE_QURGENT		0x0030
#define VC_NUM0		0x0050
#define VC_NUM1		0x0054
#define TH_IMM0		0x0100
#define TH_IMM1		0x0104
#define TH_IMM2		0x0108
#define TH_IMM3		0x010C
#define TH_IMM4		0x0110
#define TH_IMM5		0x0114
#define TH_IMM6		0x0118
#define TH_HIGH0		0x0200
#define TH_HIGH1		0x0204
#define TH_HIGH2		0x0208
#define TH_HIGH3		0x020C
#define TH_HIGH4		0x0210
#define TH_HIGH5		0x0214
#define TH_HIGH6		0x0218

#define SCHED_CTRL0		0x0248
#define SCHED_CTRL1		0x024C
#define SCHED_CTRL2		0x0250
#define SCHED_CTRL3		0x0254

/* Exynos7870 BTS */
#define EXYNOS7870_PA_SYSREG_DISPAUD		0x148F0000
#define EXYNOS7870_PA_SYSREG_FSYS		0x13720000
#define EXYNOS7870_PA_SYSREG_ISP		0x144F0000
#define EXYNOS7870_PA_SYSREG_MFCMSCL		0x12CA0000
#define EXYNOS7870_PA_PMU_ALIVE			0x10480000
#define EXYNOS7870_PA_SYSREG_MIF		0x10450000
#define EXYNOS7870_PA_DREX0			0x10400000

#define EXYNOS7870_PA_BTS_CPU			0x104D0000
#define EXYNOS7870_PA_BTS_G3D			0x11440000

#endif /* __ASM_ARCH_REGS_BTS_H */
