# RISC-V_Processor

## 1. Arithmatic & Logical Unit (ALU)

#### Simple architecture
![image](https://github.com/Sourav365/RISC-V_Processor/assets/49667585/ca687a0f-ee1b-4f52-add8-b62f3933aeb9)

#### Alu with Flags
![image](https://github.com/Sourav365/RISC-V_Processor/assets/49667585/9bfbe2a7-dcd9-416a-bcc1-fcef51ff127a)

#### With zero extension circuit
(If we want to take only the MSB bit of result) --> Used in "SLT" Instruction
![image](https://github.com/Sourav365/RISC-V_Processor/assets/49667585/f28a2d3f-61dd-447f-8f19-ffe0e02783ac)

