

================================================================
== Vitis HLS Report for 'vr_ifft'
================================================================
* Date:           Fri Dec  9 11:05:01 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        v10
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.320 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       54|  8734370|  0.270 us|  43.672 ms|   54|  8734370|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.86>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ctrl2_regp_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %ctrl2_regp"   --->   Operation 6 'read' 'ctrl2_regp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = trunc i32 %ctrl2_regp_read"   --->   Operation 7 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ctrl2_regp_load_cast_cast = zext i8 %empty"   --->   Operation 8 'zext' 'ctrl2_regp_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.17ns)   --->   "%conv3_i = mul i16 %ctrl2_regp_load_cast_cast, i16 %ctrl2_regp_load_cast_cast"   --->   Operation 9 'mul' 'conv3_i' <Predicate = true> <Delay = 2.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv3_i_i8 = zext i16 %conv3_i"   --->   Operation 10 'zext' 'conv3_i_i8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer1_regp_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer1_regp"   --->   Operation 11 'read' 'layer1_regp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %layer1_regp_read, i32 16, i32 31"   --->   Operation 12 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %tmp"   --->   Operation 13 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln208 = mul i32 %tmp_cast, i32 %conv3_i_i8" [src/fft.cpp:208]   --->   Operation 14 'mul' 'mul_ln208' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 15 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln208 = mul i32 %tmp_cast, i32 %conv3_i_i8" [src/fft.cpp:208]   --->   Operation 15 'mul' 'mul_ln208' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 16 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln208 = mul i32 %tmp_cast, i32 %conv3_i_i8" [src/fft.cpp:208]   --->   Operation 16 'mul' 'mul_ln208' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 17 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln208 = mul i32 %tmp_cast, i32 %conv3_i_i8" [src/fft.cpp:208]   --->   Operation 18 'mul' 'mul_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln208 = call void @dataflow_parent_loop_proc, i32 %mul_ln208, i128 %gmem, i64 %in_read, i32 %ctrl1_regp, i32 %actp_regp, i64 %out_st, i32 %rd_ptr, i16 %w, i16 %w_10, i16 %w_6, i16 %w_11, i16 %w_7, i16 %w_12, i16 %w_8, i16 %w_13, i16 %w_9, i16 %w_14" [src/fft.cpp:208]   --->   Operation 19 'call' 'call_ln208' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_st, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_16, i32 0, i32 0, void @empty_18, i32 0, i32 1024, void @empty_2, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 0, void @empty_8, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln208 = call void @dataflow_parent_loop_proc, i32 %mul_ln208, i128 %gmem, i64 %in_read, i32 %ctrl1_regp, i32 %actp_regp, i64 %out_st, i32 %rd_ptr, i16 %w, i16 %w_10, i16 %w_6, i16 %w_11, i16 %w_7, i16 %w_12, i16 %w_8, i16 %w_13, i16 %w_9, i16 %w_14" [src/fft.cpp:208]   --->   Operation 23 'call' 'call_ln208' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln261 = ret" [src/fft.cpp:261]   --->   Operation 24 'ret' 'ret_ln261' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 2.87ns
The critical path consists of the following:
	wire read operation ('ctrl2_regp_read') on port 'ctrl2_regp' [23]  (0 ns)
	'mul' operation ('conv3_i') [26]  (2.17 ns)
	'mul' operation of DSP[31] ('mul_ln208', src/fft.cpp:208) [31]  (0.698 ns)

 <State 2>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('mul_ln208', src/fft.cpp:208) [31]  (0.698 ns)

 <State 3>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[31] ('mul_ln208', src/fft.cpp:208) [31]  (0.698 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
