
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000209                       # Number of seconds simulated
sim_ticks                                   209172000                       # Number of ticks simulated
final_tick                                  209172000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 672490                       # Simulator instruction rate (inst/s)
host_op_rate                                   731621                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              308650898                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653996                       # Number of bytes of host memory used
host_seconds                                     0.68                       # Real time elapsed on the host
sim_insts                                      455739                       # Number of instructions simulated
sim_ops                                        495815                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           40256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           28224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               68480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        40256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          40256                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              629                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              441                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1070                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          192454057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          134932018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              327386075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     192454057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         192454057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         192454057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         134932018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             327386075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       629.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2146                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1070                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   68480                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    68480                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                112                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 69                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 52                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 47                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 62                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               103                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                42                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                40                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                35                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      209047500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1070                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      692                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      262                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       86                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       22                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          184                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     360.347826                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    233.620031                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    321.391321                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            47     25.54%     25.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           42     22.83%     48.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           28     15.22%     63.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           15      8.15%     71.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           13      7.07%     78.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           11      5.98%     84.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      1.63%     86.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.09%     87.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           23     12.50%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           184                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        40256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        28224                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 192454056.948348730803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 134932017.669668972492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          629                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          441                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     22233250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     16081250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35346.98                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     36465.42                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      18252000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 38314500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     5350000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17057.94                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35807.94                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        327.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     327.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          2.56                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      2.56                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.18                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       880                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.24                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      195371.50                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.24                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    542640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2948820                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          7990320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5858460                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                481440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         28067370                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         10301280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          27263220                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                83738175                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             400.331665                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             194976000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        909000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        3380000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     106694000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     26827250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9797750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     61564000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    813960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    413655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  4690980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               9754980                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                544800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         52140750                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         18429120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy           6870480                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               107795445                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             515.343569                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             186269250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        774500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        5980000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      24023500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     47994250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       16063500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    114336250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  109232                       # Number of BP lookups
system.cpu.branchPred.condPredicted             93727                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3610                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                54161                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   46102                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.120290                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4306                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 77                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2064                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1750                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              314                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          180                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       209172000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           418345                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              93325                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         533109                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      109232                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              52158                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        262322                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    7384                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            78                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     73924                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1118                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             359447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.605383                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.396066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   138384     38.50%     38.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    34037      9.47%     47.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    18065      5.03%     52.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   168961     47.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               359447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.261105                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.274329                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    92795                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 55173                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    195163                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 12982                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3334                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                45160                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   376                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 560448                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   812                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3334                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    98960                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   37636                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2060                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    200273                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 17184                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 555783                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                   8396                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   3804                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              656054                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               2445817                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           608403                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                580160                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    75893                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 54                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             56                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     23819                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                86381                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               46678                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2932                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7396                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     545005                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  86                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    516531                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               613                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           49275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       160331                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        359447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.437016                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.211348                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              122210     34.00%     34.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               55234     15.37%     49.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               84712     23.57%     72.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               97291     27.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          359447                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 8      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                384570     74.45%     74.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   11      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                86347     16.72%     91.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               45579      8.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 516531                       # Type of FU issued
system.cpu.iq.rate                           1.234701                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1393090                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            594444                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       505802                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 516507                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2335                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         8754                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           95                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2344                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         5116                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            70                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3334                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   33620                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   195                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              545091                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               730                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 86381                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                46678                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 54                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     45                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    83                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             95                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1397                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1923                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3320                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                513177                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 85991                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3354                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       131109                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    94821                       # Number of branches executed
system.cpu.iew.exec_stores                      45118                       # Number of stores executed
system.cpu.iew.exec_rate                     1.226684                       # Inst execution rate
system.cpu.iew.wb_sent                         507511                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        505818                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    304918                       # num instructions producing a value
system.cpu.iew.wb_consumers                    562038                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.209093                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.542522                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           49277                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              83                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3259                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       345769                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.433949                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.229527                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       115554     33.42%     33.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        67949     19.65%     53.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        58932     17.04%     70.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       103334     29.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       345769                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               455739                       # Number of instructions committed
system.cpu.commit.committedOps                 495815                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         121961                       # Number of memory references committed
system.cpu.commit.loads                         77627                       # Number of loads committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                      93503                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    411739                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3766                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           373847     75.40%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               7      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           77627     15.66%     91.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          44318      8.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            495815                       # Class of committed instruction
system.cpu.commit.bw_lim_events                103334                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       787293                       # The number of ROB reads
system.cpu.rob.rob_writes                     1103877                       # The number of ROB writes
system.cpu.timesIdled                             501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           58898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      455739                       # Number of Instructions Simulated
system.cpu.committedOps                        495815                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.917949                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.917949                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.089386                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.089386                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   533150                       # number of integer regfile reads
system.cpu.int_regfile_writes                  278176                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   1736046                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   309690                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  125468                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    129                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           338.150408                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              106632                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               480                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            222.150000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            106500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   338.150408                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.660450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.660450                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            432356                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           432356                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        63183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           63183                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        42906                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          42906                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           32                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           32                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data       106089                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           106089                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       106089                       # number of overall hits
system.cpu.dcache.overall_hits::total          106089                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          502                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           502                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1314                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1314                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         1816                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1816                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1816                       # number of overall misses
system.cpu.dcache.overall_misses::total          1816                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     36868000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36868000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102480998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102480998                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       104500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       104500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    139348998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    139348998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    139348998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    139348998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        63685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        63685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        44220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        44220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           32                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       107905                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       107905                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       107905                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       107905                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007883                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029715                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029715                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.031250                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.031250                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016830                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016830                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016830                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016830                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73442.231076                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73442.231076                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77991.627093                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77991.627093                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       104500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       104500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76734.029736                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76734.029736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76734.029736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76734.029736                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          948                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           79                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    77.428571                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           24                       # number of writebacks
system.cpu.dcache.writebacks::total                24                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          169                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          169                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1167                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1167                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1336                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1336                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          333                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          480                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26271000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26271000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     13549000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     13549000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     39820000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     39820000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     39820000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     39820000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003324                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004448                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004448                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004448                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004448                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78891.891892                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78891.891892                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92170.068027                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92170.068027                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82958.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82958.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82958.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82958.333333                       # average overall mshr miss latency
system.cpu.dcache.replacements                     60                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           408.558598                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               73746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               671                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            109.904620                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   408.558598                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.797966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.797966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          375                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            296367                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           296367                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        73075                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           73075                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        73075                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            73075                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        73075                       # number of overall hits
system.cpu.icache.overall_hits::total           73075                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          849                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           849                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          849                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            849                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          849                       # number of overall misses
system.cpu.icache.overall_misses::total           849                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     66698500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66698500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     66698500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66698500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     66698500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66698500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        73924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        73924                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        73924                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        73924                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        73924                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        73924                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011485                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011485                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011485                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011485                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011485                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011485                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78561.248528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78561.248528                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78561.248528                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78561.248528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78561.248528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78561.248528                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          397                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    99.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          177                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          177                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          177                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          177                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          672                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          672                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          672                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          672                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          672                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          672                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55333000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55333000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55333000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55333000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55333000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55333000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009090                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82340.773810                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82340.773810                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82340.773810                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82340.773810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82340.773810                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82340.773810                       # average overall mshr miss latency
system.cpu.icache.replacements                    186                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          805.260175                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs               1164                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             1070                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.087850                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            72500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   464.060530                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   341.199645                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.028324                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.020825                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.049149                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         1070                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          918                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.065308                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses            10478                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses           10478                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks           24                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total           24                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           39                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           30                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           69                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           39                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           31                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              70                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           39                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           31                       # number of overall hits
system.cpu.l2cache.overall_hits::total             70                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data          146                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          146                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          633                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          303                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          936                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          633                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          449                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          1082                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          633                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          449                       # number of overall misses
system.cpu.l2cache.overall_misses::total         1082                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data     13241000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     13241000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     53407500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     25149500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     78557000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     53407500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     38390500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     91798000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     53407500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     38390500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     91798000                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks           24                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total           24                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data          147                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          147                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          672                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          333                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         1005                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          672                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          480                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         1152                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          672                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          480                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         1152                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.993197                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.993197                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.941964                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.909910                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.931343                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.941964                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.935417                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.939236                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.941964                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.935417                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.939236                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 90691.780822                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 90691.780822                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84372.037915                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83001.650165                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 83928.418803                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 84372.037915                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 85502.227171                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 84841.035120                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 84372.037915                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 85502.227171                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 84841.035120                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            3                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            3                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data          146                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          146                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          630                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          295                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          925                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          630                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          441                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         1071                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          630                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          441                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         1071                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     11781000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     11781000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     46898000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     21591500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     68489500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     46898000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     33372500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     80270500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     46898000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     33372500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     80270500                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.993197                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.993197                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.937500                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.885886                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.920398                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.937500                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.918750                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.929688                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.937500                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.918750                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.929688                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80691.780822                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 80691.780822                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 74441.269841                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73191.525424                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74042.702703                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 74441.269841                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 75674.603175                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 74949.112979                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 74441.269841                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 75674.603175                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 74949.112979                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1398                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          286                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1004                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            24                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               222                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                147                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               147                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1005                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1529                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         1020                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2549                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        42944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        32256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    75200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1152                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.054688                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.227468                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1089     94.53%     94.53% # Request fanout histogram
system.l2bus.snoop_fanout::1                       63      5.47%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1152                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               747000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1678997                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1203992                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          1070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    209172000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                924                       # Transaction distribution
system.membus.trans_dist::ReadExReq               146                       # Transaction distribution
system.membus.trans_dist::ReadExResp              146                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           924                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         2140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        68480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   68480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1070                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1070    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1070                       # Request fanout histogram
system.membus.reqLayer0.occupancy              535000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2901000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
