<h1>5StageRISCProcessor</h1>
<h3>Creators</h3>
Trevor Broady & Nikita Popel

<i>Creation Date - January 4th, 2021</i>

<h3>Description</h3>
<p>
5 Stage Pipelined RISC Processor Implementation
</p>


<h3>Short-term Goals</h3>
<ul>
<li>Update Design Sheet with NOPs and additional instruction set</li>
<li>Re-design top-level RISC processor design</li>
<li>Implement system buffers for 5-stage</li>
<li>Redo simulations and error testing</li>
</ul>

<h3>Long-term Goals</h3>
<ul>
<li><i>N/A</i></li>
</ul>

<h2>Update Log</h2>
<table>
<tr><th>Date</th><th>Log</th></tr>
<tr><td>2021/1/4</td><td>Trevor Broady, Nikita Popel - Created Repository and pushed previous Single Stage implementation</td></tr>
</table>
