[2021-09-09 10:02:59,880]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-09 10:02:59,881]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:03:01,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; ".

Peak memory: 14581760 bytes

[2021-09-09 10:03:01,274]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:03:01,464]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34873344 bytes

[2021-09-09 10:03:01,468]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-09 10:03:01,469]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:03:01,583]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :492
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :492
score:100
	Report mapping result:
		klut_size()     :553
		klut.num_gates():501
		max delay       :12
		max area        :492
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :461
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 11005952 bytes

[2021-09-09 10:03:01,584]mapper_test.py:220:[INFO]: area: 501 level: 12
[2021-09-09 12:02:16,073]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-09 12:02:16,074]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:17,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; ".

Peak memory: 14708736 bytes

[2021-09-09 12:02:17,483]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:17,671]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35192832 bytes

[2021-09-09 12:02:17,675]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-09 12:02:17,676]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:20,023]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :492
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :718
score:100
	Report mapping result:
		klut_size()     :553
		klut.num_gates():501
		max delay       :12
		max area        :492
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :461
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 24084480 bytes

[2021-09-09 12:02:20,024]mapper_test.py:220:[INFO]: area: 501 level: 12
[2021-09-09 13:32:18,646]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-09 13:32:18,646]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:20,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; ".

Peak memory: 14569472 bytes

[2021-09-09 13:32:20,105]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:20,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35344384 bytes

[2021-09-09 13:32:20,294]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-09 13:32:20,294]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:22,661]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :494
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :717
score:100
	Report mapping result:
		klut_size()     :555
		klut.num_gates():503
		max delay       :12
		max area        :494
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :23
		LUT fanins:4	 numbers :460
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 24162304 bytes

[2021-09-09 13:32:22,662]mapper_test.py:220:[INFO]: area: 503 level: 12
[2021-09-09 15:07:17,123]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-09 15:07:17,123]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:17,124]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:17,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35102720 bytes

[2021-09-09 15:07:17,292]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-09 15:07:17,293]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:19,851]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :593
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 24002560 bytes

[2021-09-09 15:07:19,851]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-09 15:36:20,908]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-09 15:36:20,908]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:20,909]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:21,071]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35209216 bytes

[2021-09-09 15:36:21,075]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-09 15:36:21,075]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:23,637]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :593
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 24039424 bytes

[2021-09-09 15:36:23,637]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-09 16:14:24,720]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-09 16:14:24,720]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:24,721]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:24,881]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35237888 bytes

[2021-09-09 16:14:24,886]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-09 16:14:24,886]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:27,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :595
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 24338432 bytes

[2021-09-09 16:14:27,485]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-09 16:49:07,758]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-09 16:49:07,758]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:07,758]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:07,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35028992 bytes

[2021-09-09 16:49:07,927]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-09 16:49:07,927]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:10,452]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :595
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 24211456 bytes

[2021-09-09 16:49:10,453]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-09 17:25:29,057]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-09 17:25:29,057]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:29,057]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:29,219]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35057664 bytes

[2021-09-09 17:25:29,223]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-09 17:25:29,224]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:31,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :595
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 24248320 bytes

[2021-09-09 17:25:31,815]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-13 23:30:25,738]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-13 23:30:25,738]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:25,739]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:25,930]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35024896 bytes

[2021-09-13 23:30:25,937]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-13 23:30:25,937]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:28,092]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :685
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 19406848 bytes

[2021-09-13 23:30:28,092]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-13 23:42:28,092]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-13 23:42:28,092]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:28,093]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:28,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34713600 bytes

[2021-09-13 23:42:28,251]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-13 23:42:28,252]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:28,401]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 10350592 bytes

[2021-09-13 23:42:28,402]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-14 09:00:16,548]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-14 09:00:16,548]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:16,548]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:16,740]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34865152 bytes

[2021-09-14 09:00:16,745]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-14 09:00:16,745]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:19,002]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :595
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 24244224 bytes

[2021-09-14 09:00:19,002]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-14 09:21:27,009]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-14 09:21:27,010]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:27,010]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:27,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34562048 bytes

[2021-09-14 09:21:27,211]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-14 09:21:27,212]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:27,362]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 11051008 bytes

[2021-09-14 09:21:27,363]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-15 15:33:40,845]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-15 15:33:40,845]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:40,846]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:40,981]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34910208 bytes

[2021-09-15 15:33:40,985]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-15 15:33:40,985]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:43,001]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :582
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 18554880 bytes

[2021-09-15 15:33:43,002]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-15 15:54:48,396]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-15 15:54:48,396]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:48,397]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:48,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35008512 bytes

[2021-09-15 15:54:48,534]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-15 15:54:48,534]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:48,631]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 9011200 bytes

[2021-09-15 15:54:48,632]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-18 14:04:09,317]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-18 14:04:09,318]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:09,318]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:09,502]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34983936 bytes

[2021-09-18 14:04:09,506]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-18 14:04:09,507]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:11,508]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :613
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 21397504 bytes

[2021-09-18 14:04:11,509]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-18 16:28:43,836]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-18 16:28:43,836]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:43,836]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:44,039]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34750464 bytes

[2021-09-18 16:28:44,043]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-18 16:28:44,044]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:46,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :466
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :606
score:100
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 15474688 bytes

[2021-09-18 16:28:46,137]mapper_test.py:220:[INFO]: area: 475 level: 12
[2021-09-22 08:59:04,950]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-22 08:59:04,951]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:04,951]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:05,089]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35131392 bytes

[2021-09-22 08:59:05,094]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-22 08:59:05,094]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:06,176]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :13
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 13500416 bytes

[2021-09-22 08:59:06,177]mapper_test.py:220:[INFO]: area: 475 level: 13
[2021-09-22 11:27:23,359]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-22 11:27:23,359]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:23,360]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:23,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34729984 bytes

[2021-09-22 11:27:23,497]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-22 11:27:23,497]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:25,529]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :619
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 15249408 bytes

[2021-09-22 11:27:25,529]mapper_test.py:220:[INFO]: area: 476 level: 12
[2021-09-23 16:46:26,721]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-23 16:46:26,722]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:26,722]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:26,921]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34701312 bytes

[2021-09-23 16:46:26,926]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-23 16:46:26,926]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:29,467]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
balancing!
	current map manager:
		current min nodes:970
		current min depth:28
rewriting!
	current map manager:
		current min nodes:970
		current min depth:28
balancing!
	current map manager:
		current min nodes:970
		current min depth:27
rewriting!
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :619
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 15519744 bytes

[2021-09-23 16:46:29,467]mapper_test.py:220:[INFO]: area: 476 level: 12
[2021-09-23 17:09:26,085]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-23 17:09:26,085]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:26,085]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:26,275]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34693120 bytes

[2021-09-23 17:09:26,279]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-23 17:09:26,279]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:28,278]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
balancing!
	current map manager:
		current min nodes:970
		current min depth:28
rewriting!
	current map manager:
		current min nodes:970
		current min depth:28
balancing!
	current map manager:
		current min nodes:970
		current min depth:27
rewriting!
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :619
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 15052800 bytes

[2021-09-23 17:09:28,278]mapper_test.py:220:[INFO]: area: 476 level: 12
[2021-09-23 18:11:02,967]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-23 18:11:02,967]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:02,967]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:03,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34877440 bytes

[2021-09-23 18:11:03,107]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-23 18:11:03,107]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:05,125]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
balancing!
	current map manager:
		current min nodes:970
		current min depth:28
rewriting!
	current map manager:
		current min nodes:970
		current min depth:28
balancing!
	current map manager:
		current min nodes:970
		current min depth:27
rewriting!
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :619
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 15335424 bytes

[2021-09-23 18:11:05,126]mapper_test.py:220:[INFO]: area: 476 level: 12
[2021-09-27 16:38:10,125]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-27 16:38:10,126]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:10,126]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:10,261]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34721792 bytes

[2021-09-27 16:38:10,265]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-27 16:38:10,266]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:12,333]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
balancing!
	current map manager:
		current min nodes:970
		current min depth:28
rewriting!
	current map manager:
		current min nodes:970
		current min depth:28
balancing!
	current map manager:
		current min nodes:970
		current min depth:27
rewriting!
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :619
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 15958016 bytes

[2021-09-27 16:38:12,334]mapper_test.py:220:[INFO]: area: 476 level: 12
[2021-09-27 17:44:54,050]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-27 17:44:54,051]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:54,051]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:54,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34541568 bytes

[2021-09-27 17:44:54,191]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-27 17:44:54,191]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:56,189]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
balancing!
	current map manager:
		current min nodes:970
		current min depth:28
rewriting!
	current map manager:
		current min nodes:970
		current min depth:28
balancing!
	current map manager:
		current min nodes:970
		current min depth:27
rewriting!
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :619
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 15945728 bytes

[2021-09-27 17:44:56,189]mapper_test.py:220:[INFO]: area: 476 level: 12
[2021-09-28 02:11:08,508]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-28 02:11:08,508]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:08,509]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:08,642]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34697216 bytes

[2021-09-28 02:11:08,646]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-28 02:11:08,646]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:10,642]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :619
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 15699968 bytes

[2021-09-28 02:11:10,642]mapper_test.py:220:[INFO]: area: 476 level: 12
[2021-09-28 16:50:32,639]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-28 16:50:32,639]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:32,640]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:32,836]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35020800 bytes

[2021-09-28 16:50:32,841]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-28 16:50:32,841]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:34,814]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :619
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 14983168 bytes

[2021-09-28 16:50:34,814]mapper_test.py:220:[INFO]: area: 476 level: 12
[2021-09-28 17:29:35,405]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-09-28 17:29:35,405]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:35,405]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:35,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34820096 bytes

[2021-09-28 17:29:35,547]mapper_test.py:156:[INFO]: area: 345 level: 12
[2021-09-28 17:29:35,547]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:37,579]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :619
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 17928192 bytes

[2021-09-28 17:29:37,580]mapper_test.py:220:[INFO]: area: 476 level: 12
[2021-10-09 10:42:42,409]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-09 10:42:42,410]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:42,410]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:42,542]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34873344 bytes

[2021-10-09 10:42:42,546]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-09 10:42:42,546]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:42,847]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :669
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 10104832 bytes

[2021-10-09 10:42:42,848]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-09 11:25:15,015]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-09 11:25:15,016]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:15,016]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:15,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34697216 bytes

[2021-10-09 11:25:15,151]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-09 11:25:15,151]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:15,441]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :669
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 10031104 bytes

[2021-10-09 11:25:15,442]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-09 16:33:00,490]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-09 16:33:00,490]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:33:00,490]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:33:00,623]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34873344 bytes

[2021-10-09 16:33:00,627]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-09 16:33:00,628]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:01,557]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 12603392 bytes

[2021-10-09 16:33:01,558]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-09 16:50:08,088]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-09 16:50:08,088]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:08,088]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:08,219]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34701312 bytes

[2021-10-09 16:50:08,224]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-09 16:50:08,224]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:09,156]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 12603392 bytes

[2021-10-09 16:50:09,156]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-12 11:00:53,491]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-12 11:00:53,492]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:53,492]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:53,630]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34562048 bytes

[2021-10-12 11:00:53,635]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-12 11:00:53,635]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:55,750]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :612
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 13713408 bytes

[2021-10-12 11:00:55,750]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-12 11:19:31,176]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-12 11:19:31,177]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:31,177]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:31,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34656256 bytes

[2021-10-12 11:19:31,324]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-12 11:19:31,325]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:31,636]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :669
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 9596928 bytes

[2021-10-12 11:19:31,637]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-12 13:36:22,022]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-12 13:36:22,022]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:22,023]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:22,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34701312 bytes

[2021-10-12 13:36:22,166]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-12 13:36:22,166]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:24,278]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :612
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 13799424 bytes

[2021-10-12 13:36:24,279]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-12 15:07:02,165]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-12 15:07:02,166]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:02,166]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:02,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34787328 bytes

[2021-10-12 15:07:02,309]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-12 15:07:02,310]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:04,386]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :612
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 13787136 bytes

[2021-10-12 15:07:04,387]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-12 18:51:59,514]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-12 18:51:59,514]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:51:59,514]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:51:59,702]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34783232 bytes

[2021-10-12 18:51:59,706]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-12 18:51:59,706]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:52:01,806]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :620
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 13189120 bytes

[2021-10-12 18:52:01,806]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-18 11:45:31,722]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-18 11:45:31,722]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:31,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:31,912]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34844672 bytes

[2021-10-18 11:45:31,917]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-18 11:45:31,917]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:33,996]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :620
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 13250560 bytes

[2021-10-18 11:45:33,996]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-18 12:04:20,146]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-18 12:04:20,146]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:20,146]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:20,290]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34881536 bytes

[2021-10-18 12:04:20,294]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-18 12:04:20,294]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:20,360]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 7471104 bytes

[2021-10-18 12:04:20,361]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-19 14:12:16,900]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-19 14:12:16,901]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:16,901]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:17,043]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34639872 bytes

[2021-10-19 14:12:17,047]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-19 14:12:17,047]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:17,115]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 7737344 bytes

[2021-10-19 14:12:17,116]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-22 13:34:35,668]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-22 13:34:35,668]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:35,668]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:35,805]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34578432 bytes

[2021-10-22 13:34:35,809]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-22 13:34:35,810]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:36,030]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 10416128 bytes

[2021-10-22 13:34:36,031]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-22 13:55:28,393]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-22 13:55:28,393]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:28,393]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:28,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35115008 bytes

[2021-10-22 13:55:28,535]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-22 13:55:28,535]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:28,759]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 10530816 bytes

[2021-10-22 13:55:28,760]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-22 14:02:37,705]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-22 14:02:37,706]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:37,706]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:37,850]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34684928 bytes

[2021-10-22 14:02:37,855]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-22 14:02:37,855]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:37,926]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 7634944 bytes

[2021-10-22 14:02:37,926]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-22 14:05:58,559]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-22 14:05:58,560]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:58,560]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:58,700]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34693120 bytes

[2021-10-22 14:05:58,704]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-22 14:05:58,705]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:58,773]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 7770112 bytes

[2021-10-22 14:05:58,773]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-23 13:34:58,607]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-23 13:34:58,608]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:34:58,608]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:34:58,804]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34828288 bytes

[2021-10-23 13:34:58,808]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-23 13:34:58,809]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:35:00,863]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :561
score:100
	Report mapping result:
		klut_size()     :620
		klut.num_gates():568
		max delay       :12
		max area        :561
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :110
		LUT fanins:3	 numbers :221
		LUT fanins:4	 numbers :237
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 13070336 bytes

[2021-10-23 13:35:00,863]mapper_test.py:224:[INFO]: area: 568 level: 12
[2021-10-24 17:46:38,457]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-24 17:46:38,457]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:38,457]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:38,637]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34541568 bytes

[2021-10-24 17:46:38,641]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-24 17:46:38,642]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:40,720]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :561
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 13099008 bytes

[2021-10-24 17:46:40,721]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-24 18:07:04,152]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-24 18:07:04,152]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:04,152]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:04,303]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34910208 bytes

[2021-10-24 18:07:04,308]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-24 18:07:04,308]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:06,370]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:28
	current map manager:
		current min nodes:970
		current min depth:27
	current map manager:
		current min nodes:970
		current min depth:27
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :467
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :620
score:100
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 13029376 bytes

[2021-10-24 18:07:06,371]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-26 10:25:51,434]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-26 10:25:51,434]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:51,435]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:51,624]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34566144 bytes

[2021-10-26 10:25:51,629]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-26 10:25:51,630]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:51,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	current map manager:
		current min nodes:970
		current min depth:33
	Report mapping result:
		klut_size()     :622
		klut.num_gates():570
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :216
		LUT fanins:4	 numbers :314
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 7561216 bytes

[2021-10-26 10:25:51,720]mapper_test.py:224:[INFO]: area: 570 level: 12
[2021-10-26 11:04:57,683]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-26 11:04:57,683]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:04:57,683]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:04:57,869]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34676736 bytes

[2021-10-26 11:04:57,874]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-26 11:04:57,874]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:05:00,044]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :622
		klut.num_gates():570
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :216
		LUT fanins:4	 numbers :314
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 12943360 bytes

[2021-10-26 11:05:00,044]mapper_test.py:224:[INFO]: area: 570 level: 12
[2021-10-26 11:25:37,699]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-26 11:25:37,699]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:37,699]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:37,884]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34803712 bytes

[2021-10-26 11:25:37,888]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-26 11:25:37,889]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:39,957]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :713
		klut.num_gates():661
		max delay       :12
		max area        :561
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :288
		LUT fanins:4	 numbers :316
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 12926976 bytes

[2021-10-26 11:25:39,958]mapper_test.py:224:[INFO]: area: 661 level: 12
[2021-10-26 12:23:43,385]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-26 12:23:43,385]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:43,385]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:43,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34537472 bytes

[2021-10-26 12:23:43,527]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-26 12:23:43,527]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:45,594]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :528
		klut.num_gates():476
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :177
		LUT fanins:4	 numbers :200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 12976128 bytes

[2021-10-26 12:23:45,594]mapper_test.py:224:[INFO]: area: 476 level: 12
[2021-10-26 14:13:19,726]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-26 14:13:19,726]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:19,726]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:19,869]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34775040 bytes

[2021-10-26 14:13:19,873]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-26 14:13:19,873]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:19,945]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :622
		klut.num_gates():570
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :216
		LUT fanins:4	 numbers :314
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 7528448 bytes

[2021-10-26 14:13:19,946]mapper_test.py:224:[INFO]: area: 570 level: 12
[2021-10-29 16:10:25,038]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-10-29 16:10:25,039]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:25,039]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:25,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34971648 bytes

[2021-10-29 16:10:25,181]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-10-29 16:10:25,181]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:25,254]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :823
		klut.num_gates():771
		max delay       :12
		max area        :762
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :323
		LUT fanins:4	 numbers :379
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
Peak memory: 7458816 bytes

[2021-10-29 16:10:25,254]mapper_test.py:224:[INFO]: area: 771 level: 12
[2021-11-03 09:52:17,958]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-03 09:52:17,959]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:17,959]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:18,102]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34856960 bytes

[2021-11-03 09:52:18,106]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-03 09:52:18,106]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:18,237]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :823
		klut.num_gates():771
		max delay       :12
		max area        :467
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :323
		LUT fanins:4	 numbers :379
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig_output.v
	Peak memory: 8855552 bytes

[2021-11-03 09:52:18,237]mapper_test.py:226:[INFO]: area: 771 level: 12
[2021-11-03 10:04:28,905]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-03 10:04:28,905]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:28,905]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:29,051]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34795520 bytes

[2021-11-03 10:04:29,056]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-03 10:04:29,056]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:29,193]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :826
		klut.num_gates():774
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :464
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig_output.v
	Peak memory: 8769536 bytes

[2021-11-03 10:04:29,193]mapper_test.py:226:[INFO]: area: 774 level: 12
[2021-11-03 13:44:28,660]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-03 13:44:28,661]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:28,661]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:28,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34623488 bytes

[2021-11-03 13:44:28,812]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-03 13:44:28,812]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:28,950]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :826
		klut.num_gates():774
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :464
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig_output.v
	Peak memory: 8773632 bytes

[2021-11-03 13:44:28,951]mapper_test.py:226:[INFO]: area: 774 level: 12
[2021-11-03 13:50:43,959]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-03 13:50:43,959]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:43,960]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:44,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34701312 bytes

[2021-11-03 13:50:44,151]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-03 13:50:44,151]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:44,289]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :826
		klut.num_gates():774
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :68
		LUT fanins:3	 numbers :242
		LUT fanins:4	 numbers :464
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig_output.v
	Peak memory: 8802304 bytes

[2021-11-03 13:50:44,289]mapper_test.py:226:[INFO]: area: 774 level: 12
[2021-11-04 15:57:41,136]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-04 15:57:41,136]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:41,137]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:41,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35106816 bytes

[2021-11-04 15:57:41,288]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-04 15:57:41,288]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:41,421]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :600
		klut.num_gates():548
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :161
		LUT fanins:4	 numbers :348
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig_output.v
	Peak memory: 8548352 bytes

[2021-11-04 15:57:41,422]mapper_test.py:226:[INFO]: area: 548 level: 12
[2021-11-16 12:28:30,343]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-16 12:28:30,343]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:30,344]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:30,483]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34717696 bytes

[2021-11-16 12:28:30,487]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-16 12:28:30,487]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:30,566]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.020675 secs
	Report mapping result:
		klut_size()     :600
		klut.num_gates():548
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :161
		LUT fanins:4	 numbers :348
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 7643136 bytes

[2021-11-16 12:28:30,566]mapper_test.py:228:[INFO]: area: 548 level: 12
[2021-11-16 14:17:27,756]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-16 14:17:27,757]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:27,757]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:27,902]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34750464 bytes

[2021-11-16 14:17:27,907]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-16 14:17:27,907]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:27,988]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.020506 secs
	Report mapping result:
		klut_size()     :600
		klut.num_gates():548
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :161
		LUT fanins:4	 numbers :348
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 7708672 bytes

[2021-11-16 14:17:27,988]mapper_test.py:228:[INFO]: area: 548 level: 12
[2021-11-16 14:23:48,650]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-16 14:23:48,650]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:48,650]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:48,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34533376 bytes

[2021-11-16 14:23:48,848]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-16 14:23:48,848]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:48,964]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.031878 secs
	Report mapping result:
		klut_size()     :600
		klut.num_gates():548
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :161
		LUT fanins:4	 numbers :348
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 7696384 bytes

[2021-11-16 14:23:48,965]mapper_test.py:228:[INFO]: area: 548 level: 12
[2021-11-17 16:36:27,175]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-17 16:36:27,176]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:27,176]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:27,318]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35049472 bytes

[2021-11-17 16:36:27,323]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-17 16:36:27,323]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:27,400]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.020465 secs
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 7540736 bytes

[2021-11-17 16:36:27,400]mapper_test.py:228:[INFO]: area: 475 level: 12
[2021-11-18 10:19:03,932]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-18 10:19:03,932]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:03,933]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:04,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34902016 bytes

[2021-11-18 10:19:04,089]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-18 10:19:04,089]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:04,184]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.037511 secs
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :475
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 7688192 bytes

[2021-11-18 10:19:04,185]mapper_test.py:228:[INFO]: area: 475 level: 12
[2021-11-23 16:11:54,574]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-23 16:11:54,575]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:54,575]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:54,721]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34643968 bytes

[2021-11-23 16:11:54,726]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-23 16:11:54,726]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:54,824]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.038003 secs
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :475
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 7684096 bytes

[2021-11-23 16:11:54,825]mapper_test.py:228:[INFO]: area: 475 level: 12
[2021-11-23 16:42:53,003]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-23 16:42:53,003]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:53,003]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:53,213]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34783232 bytes

[2021-11-23 16:42:53,217]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-23 16:42:53,217]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:53,362]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.059463 secs
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :475
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 8040448 bytes

[2021-11-23 16:42:53,363]mapper_test.py:228:[INFO]: area: 475 level: 12
[2021-11-24 11:39:06,191]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-24 11:39:06,192]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:06,192]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:06,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34775040 bytes

[2021-11-24 11:39:06,342]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-24 11:39:06,343]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:06,400]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.001008 secs
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 7303168 bytes

[2021-11-24 11:39:06,400]mapper_test.py:228:[INFO]: area: 475 level: 12
[2021-11-24 12:02:20,431]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-24 12:02:20,431]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:20,431]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:20,570]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34660352 bytes

[2021-11-24 12:02:20,574]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-24 12:02:20,574]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:20,638]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.000974 secs
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 7622656 bytes

[2021-11-24 12:02:20,638]mapper_test.py:228:[INFO]: area: 475 level: 12
[2021-11-24 12:06:06,609]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-24 12:06:06,609]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:06,609]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:06,745]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34680832 bytes

[2021-11-24 12:06:06,749]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-24 12:06:06,750]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:06,823]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.020418 secs
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 7708672 bytes

[2021-11-24 12:06:06,824]mapper_test.py:228:[INFO]: area: 475 level: 12
[2021-11-24 12:11:42,785]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-24 12:11:42,786]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:42,786]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:42,928]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34775040 bytes

[2021-11-24 12:11:42,932]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-24 12:11:42,933]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:42,996]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
[i] total time =  0.01 secs
Mapping time: 0.00652 secs
	Report mapping result:
		klut_size()     :402
		klut.num_gates():350
		max delay       :17
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :45
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :258
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 8396800 bytes

[2021-11-24 12:11:42,997]mapper_test.py:228:[INFO]: area: 350 level: 17
[2021-11-24 12:58:05,456]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-24 12:58:05,457]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:05,457]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:05,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34537472 bytes

[2021-11-24 12:58:05,600]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-24 12:58:05,601]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:05,681]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.020341 secs
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 7426048 bytes

[2021-11-24 12:58:05,681]mapper_test.py:228:[INFO]: area: 475 level: 12
[2021-11-24 13:11:59,232]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-24 13:11:59,232]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:11:59,232]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:11:59,418]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 34836480 bytes

[2021-11-24 13:11:59,423]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-24 13:11:59,423]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:12:01,535]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.020004 secs
Mapping time: 0.026718 secs
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 12685312 bytes

[2021-11-24 13:12:01,535]mapper_test.py:228:[INFO]: area: 475 level: 12
[2021-11-24 13:34:52,219]mapper_test.py:79:[INFO]: run case "C3540.iscas_comb"
[2021-11-24 13:34:52,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:52,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:52,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     919.  Ch =     0.  Total mem =    0.14 MB. Peak cut mem =    0.04 MB.
P:  Del =   12.00.  Ar =     456.0.  Edge =     1464.  Cut =     5762.  T =     0.00 sec
P:  Del =   12.00.  Ar =     380.0.  Edge =     1401.  Cut =     5541.  T =     0.00 sec
P:  Del =   12.00.  Ar =     357.0.  Edge =     1287.  Cut =     5720.  T =     0.00 sec
E:  Del =   12.00.  Ar =     352.0.  Edge =     1276.  Cut =     5720.  T =     0.00 sec
F:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
E:  Del =   12.00.  Ar =     347.0.  Edge =     1258.  Cut =     4054.  T =     0.00 sec
A:  Del =   12.00.  Ar =     346.0.  Edge =     1227.  Cut =     4249.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4249.  T =     0.00 sec
A:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
E:  Del =   12.00.  Ar =     345.0.  Edge =     1226.  Cut =     4242.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       78     22.61 %
Or           =        0      0.00 %
Other        =      267     77.39 %
TOTAL        =      345    100.00 %
Level =    1.  COs =    2.     9.1 %
Level =    2.  COs =    1.    13.6 %
Level =    3.  COs =    1.    18.2 %
Level =    4.  COs =    1.    22.7 %
Level =    7.  COs =    2.    31.8 %
Level =    8.  COs =    3.    45.5 %
Level =    9.  COs =    5.    68.2 %
Level =   10.  COs =    3.    81.8 %
Level =   12.  COs =    4.   100.0 %
Peak memory: 35106816 bytes

[2021-11-24 13:34:52,357]mapper_test.py:160:[INFO]: area: 345 level: 12
[2021-11-24 13:34:52,358]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:54,469]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.opt.aig
Mapping time: 0.000912 secs
Mapping time: 0.001163 secs
	Report mapping result:
		klut_size()     :527
		klut.num_gates():475
		max delay       :12
		max area        :466
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :176
		LUT fanins:4	 numbers :200
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C3540.iscas_comb/C3540.iscas_comb.ifpga.v
	Peak memory: 12636160 bytes

[2021-11-24 13:34:54,470]mapper_test.py:228:[INFO]: area: 475 level: 12
