
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000022a4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  080023b0  080023b0  000123b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080023d0  080023d0  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  080023d0  080023d0  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  080023d0  080023d0  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080023d0  080023d0  000123d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080023d4  080023d4  000123d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080023d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000088  20000090  08002468  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000118  08002468  00020118  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008e0b  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ab7  00000000  00000000  00028ec4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002a980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000980  00000000  00000000  0002b3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000169e3  00000000  00000000  0002bd68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b1f4  00000000  00000000  0004274b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008216b  00000000  00000000  0004d93f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cfaaa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029d4  00000000  00000000  000cfafc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	08002398 	.word	0x08002398

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	08002398 	.word	0x08002398

0800014c <INIT_INPUT_PROCESSING>:
static uint8_t	mode;
static uint8_t	light1, light2;
static uint8_t	light1Time, light2Time;

static uint8_t	lightBlinkingOnFlag;
void INIT_INPUT_PROCESSING(void){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	lightBlinkingOnFlag = 1;
 8000150:	4b0e      	ldr	r3, [pc, #56]	; (800018c <INIT_INPUT_PROCESSING+0x40>)
 8000152:	2201      	movs	r2, #1
 8000154:	701a      	strb	r2, [r3, #0]

	mode = 1;
 8000156:	4b0e      	ldr	r3, [pc, #56]	; (8000190 <INIT_INPUT_PROCESSING+0x44>)
 8000158:	2201      	movs	r2, #1
 800015a:	701a      	strb	r2, [r3, #0]
	light1 = RED;
 800015c:	4b0d      	ldr	r3, [pc, #52]	; (8000194 <INIT_INPUT_PROCESSING+0x48>)
 800015e:	2200      	movs	r2, #0
 8000160:	701a      	strb	r2, [r3, #0]
	light2 = GREEN;
 8000162:	4b0d      	ldr	r3, [pc, #52]	; (8000198 <INIT_INPUT_PROCESSING+0x4c>)
 8000164:	2202      	movs	r2, #2
 8000166:	701a      	strb	r2, [r3, #0]
	light1Time = lightBufferRun[light1];
 8000168:	4b0a      	ldr	r3, [pc, #40]	; (8000194 <INIT_INPUT_PROCESSING+0x48>)
 800016a:	781b      	ldrb	r3, [r3, #0]
 800016c:	461a      	mov	r2, r3
 800016e:	4b0b      	ldr	r3, [pc, #44]	; (800019c <INIT_INPUT_PROCESSING+0x50>)
 8000170:	5c9a      	ldrb	r2, [r3, r2]
 8000172:	4b0b      	ldr	r3, [pc, #44]	; (80001a0 <INIT_INPUT_PROCESSING+0x54>)
 8000174:	701a      	strb	r2, [r3, #0]
	light2Time = lightBufferRun[light2];
 8000176:	4b08      	ldr	r3, [pc, #32]	; (8000198 <INIT_INPUT_PROCESSING+0x4c>)
 8000178:	781b      	ldrb	r3, [r3, #0]
 800017a:	461a      	mov	r2, r3
 800017c:	4b07      	ldr	r3, [pc, #28]	; (800019c <INIT_INPUT_PROCESSING+0x50>)
 800017e:	5c9a      	ldrb	r2, [r3, r2]
 8000180:	4b08      	ldr	r3, [pc, #32]	; (80001a4 <INIT_INPUT_PROCESSING+0x58>)
 8000182:	701a      	strb	r2, [r3, #0]
}
 8000184:	bf00      	nop
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr
 800018c:	200000b1 	.word	0x200000b1
 8000190:	200000ac 	.word	0x200000ac
 8000194:	200000ad 	.word	0x200000ad
 8000198:	200000ae 	.word	0x200000ae
 800019c:	20000004 	.word	0x20000004
 80001a0:	200000af 	.word	0x200000af
 80001a4:	200000b0 	.word	0x200000b0

080001a8 <CopyModiToRun>:

void CopyModiToRun(void){
 80001a8:	b480      	push	{r7}
 80001aa:	b083      	sub	sp, #12
 80001ac:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_LIGHTS; i++){
 80001ae:	2300      	movs	r3, #0
 80001b0:	607b      	str	r3, [r7, #4]
 80001b2:	e00b      	b.n	80001cc <CopyModiToRun+0x24>
		lightBufferRun[i] = lightBufferModi[i];
 80001b4:	4a0a      	ldr	r2, [pc, #40]	; (80001e0 <CopyModiToRun+0x38>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	4413      	add	r3, r2
 80001ba:	7819      	ldrb	r1, [r3, #0]
 80001bc:	4a09      	ldr	r2, [pc, #36]	; (80001e4 <CopyModiToRun+0x3c>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	4413      	add	r3, r2
 80001c2:	460a      	mov	r2, r1
 80001c4:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_LIGHTS; i++){
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	3301      	adds	r3, #1
 80001ca:	607b      	str	r3, [r7, #4]
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	2b02      	cmp	r3, #2
 80001d0:	ddf0      	ble.n	80001b4 <CopyModiToRun+0xc>
	}
}
 80001d2:	bf00      	nop
 80001d4:	bf00      	nop
 80001d6:	370c      	adds	r7, #12
 80001d8:	46bd      	mov	sp, r7
 80001da:	bc80      	pop	{r7}
 80001dc:	4770      	bx	lr
 80001de:	bf00      	nop
 80001e0:	20000000 	.word	0x20000000
 80001e4:	20000004 	.word	0x20000004

080001e8 <CopyRunToModi>:

void CopyRunToModi(void){
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
	for(int i = 0; i < NO_OF_LIGHTS; i++){
 80001ee:	2300      	movs	r3, #0
 80001f0:	607b      	str	r3, [r7, #4]
 80001f2:	e00b      	b.n	800020c <CopyRunToModi+0x24>
		lightBufferModi[i] = lightBufferRun[i];
 80001f4:	4a0a      	ldr	r2, [pc, #40]	; (8000220 <CopyRunToModi+0x38>)
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	4413      	add	r3, r2
 80001fa:	7819      	ldrb	r1, [r3, #0]
 80001fc:	4a09      	ldr	r2, [pc, #36]	; (8000224 <CopyRunToModi+0x3c>)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	4413      	add	r3, r2
 8000202:	460a      	mov	r2, r1
 8000204:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NO_OF_LIGHTS; i++){
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	3301      	adds	r3, #1
 800020a:	607b      	str	r3, [r7, #4]
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	2b02      	cmp	r3, #2
 8000210:	ddf0      	ble.n	80001f4 <CopyRunToModi+0xc>
	}
}
 8000212:	bf00      	nop
 8000214:	bf00      	nop
 8000216:	370c      	adds	r7, #12
 8000218:	46bd      	mov	sp, r7
 800021a:	bc80      	pop	{r7}
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	20000004 	.word	0x20000004
 8000224:	20000000 	.word	0x20000000

08000228 <IncreaseTime>:

void IncreaseTime(uint8_t light){
 8000228:	b580      	push	{r7, lr}
 800022a:	b082      	sub	sp, #8
 800022c:	af00      	add	r7, sp, #0
 800022e:	4603      	mov	r3, r0
 8000230:	71fb      	strb	r3, [r7, #7]
	//0 red, 1 amber, 2 green
	HAL_Delay(50);
 8000232:	2032      	movs	r0, #50	; 0x32
 8000234:	f000 fdda 	bl	8000dec <HAL_Delay>
	lightBufferModi[light]++;
 8000238:	79fb      	ldrb	r3, [r7, #7]
 800023a:	4a09      	ldr	r2, [pc, #36]	; (8000260 <IncreaseTime+0x38>)
 800023c:	5cd2      	ldrb	r2, [r2, r3]
 800023e:	3201      	adds	r2, #1
 8000240:	b2d1      	uxtb	r1, r2
 8000242:	4a07      	ldr	r2, [pc, #28]	; (8000260 <IncreaseTime+0x38>)
 8000244:	54d1      	strb	r1, [r2, r3]
	if(lightBufferModi[light] > 99) lightBufferModi[light] = 1;
 8000246:	79fb      	ldrb	r3, [r7, #7]
 8000248:	4a05      	ldr	r2, [pc, #20]	; (8000260 <IncreaseTime+0x38>)
 800024a:	5cd3      	ldrb	r3, [r2, r3]
 800024c:	2b63      	cmp	r3, #99	; 0x63
 800024e:	d903      	bls.n	8000258 <IncreaseTime+0x30>
 8000250:	79fb      	ldrb	r3, [r7, #7]
 8000252:	4a03      	ldr	r2, [pc, #12]	; (8000260 <IncreaseTime+0x38>)
 8000254:	2101      	movs	r1, #1
 8000256:	54d1      	strb	r1, [r2, r3]
}
 8000258:	bf00      	nop
 800025a:	3708      	adds	r7, #8
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}
 8000260:	20000000 	.word	0x20000000

08000264 <UpdateMode>:


void UpdateMode(void){
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8000268:	2032      	movs	r0, #50	; 0x32
 800026a:	f000 fdbf 	bl	8000dec <HAL_Delay>
	mode++;
 800026e:	4b07      	ldr	r3, [pc, #28]	; (800028c <UpdateMode+0x28>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	3301      	adds	r3, #1
 8000274:	b2da      	uxtb	r2, r3
 8000276:	4b05      	ldr	r3, [pc, #20]	; (800028c <UpdateMode+0x28>)
 8000278:	701a      	strb	r2, [r3, #0]
	if(mode > NO_OF_MODES) mode = 1;
 800027a:	4b04      	ldr	r3, [pc, #16]	; (800028c <UpdateMode+0x28>)
 800027c:	781b      	ldrb	r3, [r3, #0]
 800027e:	2b04      	cmp	r3, #4
 8000280:	d902      	bls.n	8000288 <UpdateMode+0x24>
 8000282:	4b02      	ldr	r3, [pc, #8]	; (800028c <UpdateMode+0x28>)
 8000284:	2201      	movs	r2, #1
 8000286:	701a      	strb	r2, [r3, #0]
}
 8000288:	bf00      	nop
 800028a:	bd80      	pop	{r7, pc}
 800028c:	200000ac 	.word	0x200000ac

08000290 <UpdateLightPara>:

void UpdateLightPara(void){
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
	light1 = RED;
 8000294:	4b0b      	ldr	r3, [pc, #44]	; (80002c4 <UpdateLightPara+0x34>)
 8000296:	2200      	movs	r2, #0
 8000298:	701a      	strb	r2, [r3, #0]
	light2 = GREEN;
 800029a:	4b0b      	ldr	r3, [pc, #44]	; (80002c8 <UpdateLightPara+0x38>)
 800029c:	2202      	movs	r2, #2
 800029e:	701a      	strb	r2, [r3, #0]
	light1Time = lightBufferRun[light1];
 80002a0:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <UpdateLightPara+0x34>)
 80002a2:	781b      	ldrb	r3, [r3, #0]
 80002a4:	461a      	mov	r2, r3
 80002a6:	4b09      	ldr	r3, [pc, #36]	; (80002cc <UpdateLightPara+0x3c>)
 80002a8:	5c9a      	ldrb	r2, [r3, r2]
 80002aa:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <UpdateLightPara+0x40>)
 80002ac:	701a      	strb	r2, [r3, #0]
	light2Time = lightBufferRun[light2];
 80002ae:	4b06      	ldr	r3, [pc, #24]	; (80002c8 <UpdateLightPara+0x38>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	461a      	mov	r2, r3
 80002b4:	4b05      	ldr	r3, [pc, #20]	; (80002cc <UpdateLightPara+0x3c>)
 80002b6:	5c9a      	ldrb	r2, [r3, r2]
 80002b8:	4b06      	ldr	r3, [pc, #24]	; (80002d4 <UpdateLightPara+0x44>)
 80002ba:	701a      	strb	r2, [r3, #0]
}
 80002bc:	bf00      	nop
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr
 80002c4:	200000ad 	.word	0x200000ad
 80002c8:	200000ae 	.word	0x200000ae
 80002cc:	20000004 	.word	0x20000004
 80002d0:	200000af 	.word	0x200000af
 80002d4:	200000b0 	.word	0x200000b0

080002d8 <TrafficLightConvention>:

void TrafficLightConvention(void){
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
	if(light1Time <= 0){
 80002dc:	4b28      	ldr	r3, [pc, #160]	; (8000380 <TrafficLightConvention+0xa8>)
 80002de:	781b      	ldrb	r3, [r3, #0]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d122      	bne.n	800032a <TrafficLightConvention+0x52>
		if(light1 == RED){
 80002e4:	4b27      	ldr	r3, [pc, #156]	; (8000384 <TrafficLightConvention+0xac>)
 80002e6:	781b      	ldrb	r3, [r3, #0]
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d107      	bne.n	80002fc <TrafficLightConvention+0x24>
			light1 = GREEN;
 80002ec:	4b25      	ldr	r3, [pc, #148]	; (8000384 <TrafficLightConvention+0xac>)
 80002ee:	2202      	movs	r2, #2
 80002f0:	701a      	strb	r2, [r3, #0]
			light1Time = lightBufferRun[GREEN];
 80002f2:	4b25      	ldr	r3, [pc, #148]	; (8000388 <TrafficLightConvention+0xb0>)
 80002f4:	789a      	ldrb	r2, [r3, #2]
 80002f6:	4b22      	ldr	r3, [pc, #136]	; (8000380 <TrafficLightConvention+0xa8>)
 80002f8:	701a      	strb	r2, [r3, #0]
 80002fa:	e016      	b.n	800032a <TrafficLightConvention+0x52>
		}
		else if(light1 == GREEN){
 80002fc:	4b21      	ldr	r3, [pc, #132]	; (8000384 <TrafficLightConvention+0xac>)
 80002fe:	781b      	ldrb	r3, [r3, #0]
 8000300:	2b02      	cmp	r3, #2
 8000302:	d107      	bne.n	8000314 <TrafficLightConvention+0x3c>
			light1 = AMBER;
 8000304:	4b1f      	ldr	r3, [pc, #124]	; (8000384 <TrafficLightConvention+0xac>)
 8000306:	2201      	movs	r2, #1
 8000308:	701a      	strb	r2, [r3, #0]
			light1Time = lightBufferRun[AMBER];
 800030a:	4b1f      	ldr	r3, [pc, #124]	; (8000388 <TrafficLightConvention+0xb0>)
 800030c:	785a      	ldrb	r2, [r3, #1]
 800030e:	4b1c      	ldr	r3, [pc, #112]	; (8000380 <TrafficLightConvention+0xa8>)
 8000310:	701a      	strb	r2, [r3, #0]
 8000312:	e00a      	b.n	800032a <TrafficLightConvention+0x52>
		}
		else if(light1 == AMBER){
 8000314:	4b1b      	ldr	r3, [pc, #108]	; (8000384 <TrafficLightConvention+0xac>)
 8000316:	781b      	ldrb	r3, [r3, #0]
 8000318:	2b01      	cmp	r3, #1
 800031a:	d106      	bne.n	800032a <TrafficLightConvention+0x52>
			light1 = RED;
 800031c:	4b19      	ldr	r3, [pc, #100]	; (8000384 <TrafficLightConvention+0xac>)
 800031e:	2200      	movs	r2, #0
 8000320:	701a      	strb	r2, [r3, #0]
			light1Time = lightBufferRun[RED];
 8000322:	4b19      	ldr	r3, [pc, #100]	; (8000388 <TrafficLightConvention+0xb0>)
 8000324:	781a      	ldrb	r2, [r3, #0]
 8000326:	4b16      	ldr	r3, [pc, #88]	; (8000380 <TrafficLightConvention+0xa8>)
 8000328:	701a      	strb	r2, [r3, #0]
		}
	}

	if(light2Time <= 0){
 800032a:	4b18      	ldr	r3, [pc, #96]	; (800038c <TrafficLightConvention+0xb4>)
 800032c:	781b      	ldrb	r3, [r3, #0]
 800032e:	2b00      	cmp	r3, #0
 8000330:	d122      	bne.n	8000378 <TrafficLightConvention+0xa0>
		if(light2 == RED){
 8000332:	4b17      	ldr	r3, [pc, #92]	; (8000390 <TrafficLightConvention+0xb8>)
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	2b00      	cmp	r3, #0
 8000338:	d107      	bne.n	800034a <TrafficLightConvention+0x72>
			light2 = GREEN;
 800033a:	4b15      	ldr	r3, [pc, #84]	; (8000390 <TrafficLightConvention+0xb8>)
 800033c:	2202      	movs	r2, #2
 800033e:	701a      	strb	r2, [r3, #0]
			light2Time = lightBufferRun[GREEN];
 8000340:	4b11      	ldr	r3, [pc, #68]	; (8000388 <TrafficLightConvention+0xb0>)
 8000342:	789a      	ldrb	r2, [r3, #2]
 8000344:	4b11      	ldr	r3, [pc, #68]	; (800038c <TrafficLightConvention+0xb4>)
 8000346:	701a      	strb	r2, [r3, #0]
		else if(light2 == AMBER){
			light2 = RED;
			light2Time = lightBufferRun[RED];
		}
	}
}
 8000348:	e016      	b.n	8000378 <TrafficLightConvention+0xa0>
		else if(light2 == GREEN){
 800034a:	4b11      	ldr	r3, [pc, #68]	; (8000390 <TrafficLightConvention+0xb8>)
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	2b02      	cmp	r3, #2
 8000350:	d107      	bne.n	8000362 <TrafficLightConvention+0x8a>
			light2 = AMBER;
 8000352:	4b0f      	ldr	r3, [pc, #60]	; (8000390 <TrafficLightConvention+0xb8>)
 8000354:	2201      	movs	r2, #1
 8000356:	701a      	strb	r2, [r3, #0]
			light2Time = lightBufferRun[AMBER];
 8000358:	4b0b      	ldr	r3, [pc, #44]	; (8000388 <TrafficLightConvention+0xb0>)
 800035a:	785a      	ldrb	r2, [r3, #1]
 800035c:	4b0b      	ldr	r3, [pc, #44]	; (800038c <TrafficLightConvention+0xb4>)
 800035e:	701a      	strb	r2, [r3, #0]
}
 8000360:	e00a      	b.n	8000378 <TrafficLightConvention+0xa0>
		else if(light2 == AMBER){
 8000362:	4b0b      	ldr	r3, [pc, #44]	; (8000390 <TrafficLightConvention+0xb8>)
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	2b01      	cmp	r3, #1
 8000368:	d106      	bne.n	8000378 <TrafficLightConvention+0xa0>
			light2 = RED;
 800036a:	4b09      	ldr	r3, [pc, #36]	; (8000390 <TrafficLightConvention+0xb8>)
 800036c:	2200      	movs	r2, #0
 800036e:	701a      	strb	r2, [r3, #0]
			light2Time = lightBufferRun[RED];
 8000370:	4b05      	ldr	r3, [pc, #20]	; (8000388 <TrafficLightConvention+0xb0>)
 8000372:	781a      	ldrb	r2, [r3, #0]
 8000374:	4b05      	ldr	r3, [pc, #20]	; (800038c <TrafficLightConvention+0xb4>)
 8000376:	701a      	strb	r2, [r3, #0]
}
 8000378:	bf00      	nop
 800037a:	46bd      	mov	sp, r7
 800037c:	bc80      	pop	{r7}
 800037e:	4770      	bx	lr
 8000380:	200000af 	.word	0x200000af
 8000384:	200000ad 	.word	0x200000ad
 8000388:	20000004 	.word	0x20000004
 800038c:	200000b0 	.word	0x200000b0
 8000390:	200000ae 	.word	0x200000ae

08000394 <CountdownTime>:

void CountdownTime(void){
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
	if( (mode == 1) && (Timer1SecFlag() == 1) ){
 8000398:	4b0d      	ldr	r3, [pc, #52]	; (80003d0 <CountdownTime+0x3c>)
 800039a:	781b      	ldrb	r3, [r3, #0]
 800039c:	2b01      	cmp	r3, #1
 800039e:	d114      	bne.n	80003ca <CountdownTime+0x36>
 80003a0:	f000 fc56 	bl	8000c50 <Timer1SecFlag>
 80003a4:	4603      	mov	r3, r0
 80003a6:	2b01      	cmp	r3, #1
 80003a8:	d10f      	bne.n	80003ca <CountdownTime+0x36>
		light1Time--; light2Time--;
 80003aa:	4b0a      	ldr	r3, [pc, #40]	; (80003d4 <CountdownTime+0x40>)
 80003ac:	781b      	ldrb	r3, [r3, #0]
 80003ae:	3b01      	subs	r3, #1
 80003b0:	b2da      	uxtb	r2, r3
 80003b2:	4b08      	ldr	r3, [pc, #32]	; (80003d4 <CountdownTime+0x40>)
 80003b4:	701a      	strb	r2, [r3, #0]
 80003b6:	4b08      	ldr	r3, [pc, #32]	; (80003d8 <CountdownTime+0x44>)
 80003b8:	781b      	ldrb	r3, [r3, #0]
 80003ba:	3b01      	subs	r3, #1
 80003bc:	b2da      	uxtb	r2, r3
 80003be:	4b06      	ldr	r3, [pc, #24]	; (80003d8 <CountdownTime+0x44>)
 80003c0:	701a      	strb	r2, [r3, #0]
		Set1SecTime(1000);
 80003c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003c6:	f000 fbab 	bl	8000b20 <Set1SecTime>
	}
}
 80003ca:	bf00      	nop
 80003cc:	bd80      	pop	{r7, pc}
 80003ce:	bf00      	nop
 80003d0:	200000ac 	.word	0x200000ac
 80003d4:	200000af 	.word	0x200000af
 80003d8:	200000b0 	.word	0x200000b0

080003dc <BlinkLed>:

void BlinkLed(uint8_t light){
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	4603      	mov	r3, r0
 80003e4:	71fb      	strb	r3, [r7, #7]
	if(TimerLightFlag() == 1){
 80003e6:	f000 fc3d 	bl	8000c64 <TimerLightFlag>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b01      	cmp	r3, #1
 80003ee:	d114      	bne.n	800041a <BlinkLed+0x3e>
		if(lightBlinkingOnFlag == 1){
 80003f0:	4b0c      	ldr	r3, [pc, #48]	; (8000424 <BlinkLed+0x48>)
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	2b01      	cmp	r3, #1
 80003f6:	d107      	bne.n	8000408 <BlinkLed+0x2c>
			DisplayLight(light);
 80003f8:	79fb      	ldrb	r3, [r7, #7]
 80003fa:	4618      	mov	r0, r3
 80003fc:	f000 fa6a 	bl	80008d4 <DisplayLight>
			lightBlinkingOnFlag = 0;
 8000400:	4b08      	ldr	r3, [pc, #32]	; (8000424 <BlinkLed+0x48>)
 8000402:	2200      	movs	r2, #0
 8000404:	701a      	strb	r2, [r3, #0]
 8000406:	e004      	b.n	8000412 <BlinkLed+0x36>
		}
		else {
			LightOff();
 8000408:	f000 faa0 	bl	800094c <LightOff>
			lightBlinkingOnFlag = 1;
 800040c:	4b05      	ldr	r3, [pc, #20]	; (8000424 <BlinkLed+0x48>)
 800040e:	2201      	movs	r2, #1
 8000410:	701a      	strb	r2, [r3, #0]
		}

		SetBlinkingLightTime(500);
 8000412:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000416:	f000 fb9f 	bl	8000b58 <SetBlinkingLightTime>
	}
}
 800041a:	bf00      	nop
 800041c:	3708      	adds	r7, #8
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
 8000422:	bf00      	nop
 8000424:	200000b1 	.word	0x200000b1

08000428 <fsm_for_input_processing>:

void fsm_for_input_processing(void){
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
	if(is_button_pressed(SET)) {
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f8d7 	bl	80005e0 <is_button_pressed>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d005      	beq.n	8000444 <fsm_for_input_processing+0x1c>
		CopyRunToModi();
 8000438:	f7ff fed6 	bl	80001e8 <CopyRunToModi>
		UpdateMode();
 800043c:	f7ff ff12 	bl	8000264 <UpdateMode>
		UpdateLightPara();
 8000440:	f7ff ff26 	bl	8000290 <UpdateLightPara>
	}

	switch(mode){
 8000444:	4b40      	ldr	r3, [pc, #256]	; (8000548 <fsm_for_input_processing+0x120>)
 8000446:	781b      	ldrb	r3, [r3, #0]
 8000448:	3b01      	subs	r3, #1
 800044a:	2b03      	cmp	r3, #3
 800044c:	d872      	bhi.n	8000534 <fsm_for_input_processing+0x10c>
 800044e:	a201      	add	r2, pc, #4	; (adr r2, 8000454 <fsm_for_input_processing+0x2c>)
 8000450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000454:	08000465 	.word	0x08000465
 8000458:	08000493 	.word	0x08000493
 800045c:	080004c9 	.word	0x080004c9
 8000460:	080004ff 	.word	0x080004ff
	case 1:

		CountdownTime();
 8000464:	f7ff ff96 	bl	8000394 <CountdownTime>
		UpdateLed7SegBuffer(light1Time, light2Time);
 8000468:	4b38      	ldr	r3, [pc, #224]	; (800054c <fsm_for_input_processing+0x124>)
 800046a:	781b      	ldrb	r3, [r3, #0]
 800046c:	4a38      	ldr	r2, [pc, #224]	; (8000550 <fsm_for_input_processing+0x128>)
 800046e:	7812      	ldrb	r2, [r2, #0]
 8000470:	4611      	mov	r1, r2
 8000472:	4618      	mov	r0, r3
 8000474:	f000 fa76 	bl	8000964 <UpdateLed7SegBuffer>

		TrafficLightConvention();
 8000478:	f7ff ff2e 	bl	80002d8 <TrafficLightConvention>
		DisplayLight1(light1);
 800047c:	4b35      	ldr	r3, [pc, #212]	; (8000554 <fsm_for_input_processing+0x12c>)
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	4618      	mov	r0, r3
 8000482:	f000 fa3b 	bl	80008fc <DisplayLight1>
		DisplayLight2(light2);
 8000486:	4b34      	ldr	r3, [pc, #208]	; (8000558 <fsm_for_input_processing+0x130>)
 8000488:	781b      	ldrb	r3, [r3, #0]
 800048a:	4618      	mov	r0, r3
 800048c:	f000 fa4a 	bl	8000924 <DisplayLight2>

		break;
 8000490:	e057      	b.n	8000542 <fsm_for_input_processing+0x11a>
	case 2:
		UpdateLed7SegBuffer(lightBufferModi[RED], 22);
 8000492:	4b32      	ldr	r3, [pc, #200]	; (800055c <fsm_for_input_processing+0x134>)
 8000494:	781b      	ldrb	r3, [r3, #0]
 8000496:	2116      	movs	r1, #22
 8000498:	4618      	mov	r0, r3
 800049a:	f000 fa63 	bl	8000964 <UpdateLed7SegBuffer>
		BlinkLed(RED);
 800049e:	2000      	movs	r0, #0
 80004a0:	f7ff ff9c 	bl	80003dc <BlinkLed>

		if(is_button_pressed(MODI)) IncreaseTime(RED);
 80004a4:	2001      	movs	r0, #1
 80004a6:	f000 f89b 	bl	80005e0 <is_button_pressed>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d002      	beq.n	80004b6 <fsm_for_input_processing+0x8e>
 80004b0:	2000      	movs	r0, #0
 80004b2:	f7ff feb9 	bl	8000228 <IncreaseTime>
		if(is_button_pressed(SEL)) CopyModiToRun();
 80004b6:	2002      	movs	r0, #2
 80004b8:	f000 f892 	bl	80005e0 <is_button_pressed>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d03a      	beq.n	8000538 <fsm_for_input_processing+0x110>
 80004c2:	f7ff fe71 	bl	80001a8 <CopyModiToRun>
		break;
 80004c6:	e037      	b.n	8000538 <fsm_for_input_processing+0x110>
	case 3:
		UpdateLed7SegBuffer(lightBufferModi[AMBER], 33);
 80004c8:	4b24      	ldr	r3, [pc, #144]	; (800055c <fsm_for_input_processing+0x134>)
 80004ca:	785b      	ldrb	r3, [r3, #1]
 80004cc:	2121      	movs	r1, #33	; 0x21
 80004ce:	4618      	mov	r0, r3
 80004d0:	f000 fa48 	bl	8000964 <UpdateLed7SegBuffer>
		BlinkLed(AMBER);
 80004d4:	2001      	movs	r0, #1
 80004d6:	f7ff ff81 	bl	80003dc <BlinkLed>

		if(is_button_pressed(MODI)) IncreaseTime(AMBER);
 80004da:	2001      	movs	r0, #1
 80004dc:	f000 f880 	bl	80005e0 <is_button_pressed>
 80004e0:	4603      	mov	r3, r0
 80004e2:	2b00      	cmp	r3, #0
 80004e4:	d002      	beq.n	80004ec <fsm_for_input_processing+0xc4>
 80004e6:	2001      	movs	r0, #1
 80004e8:	f7ff fe9e 	bl	8000228 <IncreaseTime>
		if(is_button_pressed(SEL)) CopyModiToRun();
 80004ec:	2002      	movs	r0, #2
 80004ee:	f000 f877 	bl	80005e0 <is_button_pressed>
 80004f2:	4603      	mov	r3, r0
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d021      	beq.n	800053c <fsm_for_input_processing+0x114>
 80004f8:	f7ff fe56 	bl	80001a8 <CopyModiToRun>
		break;
 80004fc:	e01e      	b.n	800053c <fsm_for_input_processing+0x114>
	case 4:
		UpdateLed7SegBuffer(lightBufferModi[GREEN], 44);
 80004fe:	4b17      	ldr	r3, [pc, #92]	; (800055c <fsm_for_input_processing+0x134>)
 8000500:	789b      	ldrb	r3, [r3, #2]
 8000502:	212c      	movs	r1, #44	; 0x2c
 8000504:	4618      	mov	r0, r3
 8000506:	f000 fa2d 	bl	8000964 <UpdateLed7SegBuffer>
		BlinkLed(GREEN);
 800050a:	2002      	movs	r0, #2
 800050c:	f7ff ff66 	bl	80003dc <BlinkLed>

		if(is_button_pressed(MODI)) IncreaseTime(GREEN);
 8000510:	2001      	movs	r0, #1
 8000512:	f000 f865 	bl	80005e0 <is_button_pressed>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d002      	beq.n	8000522 <fsm_for_input_processing+0xfa>
 800051c:	2002      	movs	r0, #2
 800051e:	f7ff fe83 	bl	8000228 <IncreaseTime>
		if(is_button_pressed(SEL)) CopyModiToRun();
 8000522:	2002      	movs	r0, #2
 8000524:	f000 f85c 	bl	80005e0 <is_button_pressed>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d008      	beq.n	8000540 <fsm_for_input_processing+0x118>
 800052e:	f7ff fe3b 	bl	80001a8 <CopyModiToRun>
		break;
 8000532:	e005      	b.n	8000540 <fsm_for_input_processing+0x118>
	default:
		break;
 8000534:	bf00      	nop
 8000536:	e004      	b.n	8000542 <fsm_for_input_processing+0x11a>
		break;
 8000538:	bf00      	nop
 800053a:	e002      	b.n	8000542 <fsm_for_input_processing+0x11a>
		break;
 800053c:	bf00      	nop
 800053e:	e000      	b.n	8000542 <fsm_for_input_processing+0x11a>
		break;
 8000540:	bf00      	nop
//	if(Timer7SegFlag()) {
//		if(indexLed7Seg > 3) indexLed7Seg = 0;
//		Update7Seg( indexLed7Seg++ );
//		Set7SegTime(500);
//	}
}
 8000542:	bf00      	nop
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	200000ac 	.word	0x200000ac
 800054c:	200000af 	.word	0x200000af
 8000550:	200000b0 	.word	0x200000b0
 8000554:	200000ad 	.word	0x200000ad
 8000558:	200000ae 	.word	0x200000ae
 800055c:	20000000 	.word	0x20000000

08000560 <button_reading>:
static uint16_t			buttonAddress[NO_OF_BUTTONS] = {SEL_BUTTON_Pin,
													MODI_BUTTON_Pin, SET_BUTTON_Pin};
static GPIO_TypeDef*	buttonPort[NO_OF_BUTTONS] = {SEL_BUTTON_GPIO_Port,
													MODI_BUTTON_GPIO_Port, SET_BUTTON_GPIO_Port};

void button_reading(void){
 8000560:	b590      	push	{r4, r7, lr}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < NO_OF_BUTTONS; i++){
 8000566:	2300      	movs	r3, #0
 8000568:	71fb      	strb	r3, [r7, #7]
 800056a:	e027      	b.n	80005bc <button_reading+0x5c>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 800056c:	79fa      	ldrb	r2, [r7, #7]
 800056e:	79fb      	ldrb	r3, [r7, #7]
 8000570:	4916      	ldr	r1, [pc, #88]	; (80005cc <button_reading+0x6c>)
 8000572:	5c89      	ldrb	r1, [r1, r2]
 8000574:	4a16      	ldr	r2, [pc, #88]	; (80005d0 <button_reading+0x70>)
 8000576:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(buttonPort[i], buttonAddress[i]);
 8000578:	79fb      	ldrb	r3, [r7, #7]
 800057a:	4a16      	ldr	r2, [pc, #88]	; (80005d4 <button_reading+0x74>)
 800057c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	4915      	ldr	r1, [pc, #84]	; (80005d8 <button_reading+0x78>)
 8000584:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000588:	79fc      	ldrb	r4, [r7, #7]
 800058a:	4619      	mov	r1, r3
 800058c:	4610      	mov	r0, r2
 800058e:	f000 fedb 	bl	8001348 <HAL_GPIO_ReadPin>
 8000592:	4603      	mov	r3, r0
 8000594:	461a      	mov	r2, r3
 8000596:	4b0d      	ldr	r3, [pc, #52]	; (80005cc <button_reading+0x6c>)
 8000598:	551a      	strb	r2, [r3, r4]

		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 800059a:	79fb      	ldrb	r3, [r7, #7]
 800059c:	4a0b      	ldr	r2, [pc, #44]	; (80005cc <button_reading+0x6c>)
 800059e:	5cd2      	ldrb	r2, [r2, r3]
 80005a0:	79fb      	ldrb	r3, [r7, #7]
 80005a2:	490b      	ldr	r1, [pc, #44]	; (80005d0 <button_reading+0x70>)
 80005a4:	5ccb      	ldrb	r3, [r1, r3]
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d105      	bne.n	80005b6 <button_reading+0x56>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 80005aa:	79fa      	ldrb	r2, [r7, #7]
 80005ac:	79fb      	ldrb	r3, [r7, #7]
 80005ae:	4907      	ldr	r1, [pc, #28]	; (80005cc <button_reading+0x6c>)
 80005b0:	5c89      	ldrb	r1, [r1, r2]
 80005b2:	4a0a      	ldr	r2, [pc, #40]	; (80005dc <button_reading+0x7c>)
 80005b4:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < NO_OF_BUTTONS; i++){
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	3301      	adds	r3, #1
 80005ba:	71fb      	strb	r3, [r7, #7]
 80005bc:	79fb      	ldrb	r3, [r7, #7]
 80005be:	2b02      	cmp	r3, #2
 80005c0:	d9d4      	bls.n	800056c <button_reading+0xc>
	}
}
 80005c2:	bf00      	nop
 80005c4:	bf00      	nop
 80005c6:	370c      	adds	r7, #12
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd90      	pop	{r4, r7, pc}
 80005cc:	200000b4 	.word	0x200000b4
 80005d0:	200000b8 	.word	0x200000b8
 80005d4:	20000014 	.word	0x20000014
 80005d8:	2000000c 	.word	0x2000000c
 80005dc:	20000008 	.word	0x20000008

080005e0 <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index){
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]
	if(index >= NO_OF_BUTTONS) return 0;
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	2b02      	cmp	r3, #2
 80005ee:	d901      	bls.n	80005f4 <is_button_pressed+0x14>
 80005f0:	2300      	movs	r3, #0
 80005f2:	e007      	b.n	8000604 <is_button_pressed+0x24>

	return ( buttonBuffer[index] == BUTTON_IS_PRESSED );
 80005f4:	79fb      	ldrb	r3, [r7, #7]
 80005f6:	4a06      	ldr	r2, [pc, #24]	; (8000610 <is_button_pressed+0x30>)
 80005f8:	5cd3      	ldrb	r3, [r2, r3]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	bf0c      	ite	eq
 80005fe:	2301      	moveq	r3, #1
 8000600:	2300      	movne	r3, #0
 8000602:	b2db      	uxtb	r3, r3
}
 8000604:	4618      	mov	r0, r3
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	bc80      	pop	{r7}
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	20000008 	.word	0x20000008

08000614 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000618:	f000 fb86 	bl	8000d28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061c:	f000 f81a 	bl	8000654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000620:	f000 f8a0 	bl	8000764 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000624:	f000 f852 	bl	80006cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000628:	4809      	ldr	r0, [pc, #36]	; (8000650 <main+0x3c>)
 800062a:	f001 faf5 	bl	8001c18 <HAL_TIM_Base_Start_IT>

  INIT_INPUT_PROCESSING();
 800062e:	f7ff fd8d 	bl	800014c <INIT_INPUT_PROCESSING>

  Set1SecTime(1000);
 8000632:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000636:	f000 fa73 	bl	8000b20 <Set1SecTime>
  Set7SegTime(100);
 800063a:	2064      	movs	r0, #100	; 0x64
 800063c:	f000 faa8 	bl	8000b90 <Set7SegTime>
  SetBlinkingLightTime(500);
 8000640:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000644:	f000 fa88 	bl	8000b58 <SetBlinkingLightTime>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  fsm_for_input_processing();
 8000648:	f7ff feee 	bl	8000428 <fsm_for_input_processing>
 800064c:	e7fc      	b.n	8000648 <main+0x34>
 800064e:	bf00      	nop
 8000650:	200000bc 	.word	0x200000bc

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b090      	sub	sp, #64	; 0x40
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 0318 	add.w	r3, r7, #24
 800065e:	2228      	movs	r2, #40	; 0x28
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f001 fe90 	bl	8002388 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	2200      	movs	r2, #0
 800066c:	601a      	str	r2, [r3, #0]
 800066e:	605a      	str	r2, [r3, #4]
 8000670:	609a      	str	r2, [r3, #8]
 8000672:	60da      	str	r2, [r3, #12]
 8000674:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000676:	2302      	movs	r3, #2
 8000678:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800067a:	2301      	movs	r3, #1
 800067c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800067e:	2310      	movs	r3, #16
 8000680:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000682:	2300      	movs	r3, #0
 8000684:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000686:	f107 0318 	add.w	r3, r7, #24
 800068a:	4618      	mov	r0, r3
 800068c:	f000 fe8c 	bl	80013a8 <HAL_RCC_OscConfig>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000696:	f000 f8eb 	bl	8000870 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800069a:	230f      	movs	r3, #15
 800069c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800069e:	2300      	movs	r3, #0
 80006a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006a2:	2300      	movs	r3, #0
 80006a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006a6:	2300      	movs	r3, #0
 80006a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006aa:	2300      	movs	r3, #0
 80006ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	2100      	movs	r1, #0
 80006b2:	4618      	mov	r0, r3
 80006b4:	f001 f8fa 	bl	80018ac <HAL_RCC_ClockConfig>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80006be:	f000 f8d7 	bl	8000870 <Error_Handler>
  }
}
 80006c2:	bf00      	nop
 80006c4:	3740      	adds	r7, #64	; 0x40
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
	...

080006cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b086      	sub	sp, #24
 80006d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006d2:	f107 0308 	add.w	r3, r7, #8
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
 80006de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006e0:	463b      	mov	r3, r7
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006e8:	4b1d      	ldr	r3, [pc, #116]	; (8000760 <MX_TIM2_Init+0x94>)
 80006ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80006f0:	4b1b      	ldr	r3, [pc, #108]	; (8000760 <MX_TIM2_Init+0x94>)
 80006f2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80006f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006f8:	4b19      	ldr	r3, [pc, #100]	; (8000760 <MX_TIM2_Init+0x94>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80006fe:	4b18      	ldr	r3, [pc, #96]	; (8000760 <MX_TIM2_Init+0x94>)
 8000700:	2209      	movs	r2, #9
 8000702:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000704:	4b16      	ldr	r3, [pc, #88]	; (8000760 <MX_TIM2_Init+0x94>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800070a:	4b15      	ldr	r3, [pc, #84]	; (8000760 <MX_TIM2_Init+0x94>)
 800070c:	2200      	movs	r2, #0
 800070e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000710:	4813      	ldr	r0, [pc, #76]	; (8000760 <MX_TIM2_Init+0x94>)
 8000712:	f001 fa31 	bl	8001b78 <HAL_TIM_Base_Init>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800071c:	f000 f8a8 	bl	8000870 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000720:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000724:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000726:	f107 0308 	add.w	r3, r7, #8
 800072a:	4619      	mov	r1, r3
 800072c:	480c      	ldr	r0, [pc, #48]	; (8000760 <MX_TIM2_Init+0x94>)
 800072e:	f001 fbc7 	bl	8001ec0 <HAL_TIM_ConfigClockSource>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000738:	f000 f89a 	bl	8000870 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800073c:	2300      	movs	r3, #0
 800073e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000740:	2300      	movs	r3, #0
 8000742:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000744:	463b      	mov	r3, r7
 8000746:	4619      	mov	r1, r3
 8000748:	4805      	ldr	r0, [pc, #20]	; (8000760 <MX_TIM2_Init+0x94>)
 800074a:	f001 fd8f 	bl	800226c <HAL_TIMEx_MasterConfigSynchronization>
 800074e:	4603      	mov	r3, r0
 8000750:	2b00      	cmp	r3, #0
 8000752:	d001      	beq.n	8000758 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000754:	f000 f88c 	bl	8000870 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000758:	bf00      	nop
 800075a:	3718      	adds	r7, #24
 800075c:	46bd      	mov	sp, r7
 800075e:	bd80      	pop	{r7, pc}
 8000760:	200000bc 	.word	0x200000bc

08000764 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b088      	sub	sp, #32
 8000768:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800076a:	f107 0310 	add.w	r3, r7, #16
 800076e:	2200      	movs	r2, #0
 8000770:	601a      	str	r2, [r3, #0]
 8000772:	605a      	str	r2, [r3, #4]
 8000774:	609a      	str	r2, [r3, #8]
 8000776:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000778:	4b39      	ldr	r3, [pc, #228]	; (8000860 <MX_GPIO_Init+0xfc>)
 800077a:	699b      	ldr	r3, [r3, #24]
 800077c:	4a38      	ldr	r2, [pc, #224]	; (8000860 <MX_GPIO_Init+0xfc>)
 800077e:	f043 0310 	orr.w	r3, r3, #16
 8000782:	6193      	str	r3, [r2, #24]
 8000784:	4b36      	ldr	r3, [pc, #216]	; (8000860 <MX_GPIO_Init+0xfc>)
 8000786:	699b      	ldr	r3, [r3, #24]
 8000788:	f003 0310 	and.w	r3, r3, #16
 800078c:	60fb      	str	r3, [r7, #12]
 800078e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000790:	4b33      	ldr	r3, [pc, #204]	; (8000860 <MX_GPIO_Init+0xfc>)
 8000792:	699b      	ldr	r3, [r3, #24]
 8000794:	4a32      	ldr	r2, [pc, #200]	; (8000860 <MX_GPIO_Init+0xfc>)
 8000796:	f043 0304 	orr.w	r3, r3, #4
 800079a:	6193      	str	r3, [r2, #24]
 800079c:	4b30      	ldr	r3, [pc, #192]	; (8000860 <MX_GPIO_Init+0xfc>)
 800079e:	699b      	ldr	r3, [r3, #24]
 80007a0:	f003 0304 	and.w	r3, r3, #4
 80007a4:	60bb      	str	r3, [r7, #8]
 80007a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a8:	4b2d      	ldr	r3, [pc, #180]	; (8000860 <MX_GPIO_Init+0xfc>)
 80007aa:	699b      	ldr	r3, [r3, #24]
 80007ac:	4a2c      	ldr	r2, [pc, #176]	; (8000860 <MX_GPIO_Init+0xfc>)
 80007ae:	f043 0308 	orr.w	r3, r3, #8
 80007b2:	6193      	str	r3, [r2, #24]
 80007b4:	4b2a      	ldr	r3, [pc, #168]	; (8000860 <MX_GPIO_Init+0xfc>)
 80007b6:	699b      	ldr	r3, [r3, #24]
 80007b8:	f003 0308 	and.w	r3, r3, #8
 80007bc:	607b      	str	r3, [r7, #4]
 80007be:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007c6:	4827      	ldr	r0, [pc, #156]	; (8000864 <MX_GPIO_Init+0x100>)
 80007c8:	f000 fdd5 	bl	8001376 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, seg_1_Pin|seg_2_Pin|seg_3_Pin|en3_Pin
 80007cc:	2200      	movs	r2, #0
 80007ce:	f640 717f 	movw	r1, #3967	; 0xf7f
 80007d2:	4825      	ldr	r0, [pc, #148]	; (8000868 <MX_GPIO_Init+0x104>)
 80007d4:	f000 fdcf 	bl	8001376 <HAL_GPIO_WritePin>
                          |en4_Pin|seg_4_Pin|seg_5_Pin|seg_6_Pin
                          |seg_7_Pin|en1_Pin|en2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, r1_Pin|a1_Pin|g1_Pin|r2_Pin
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 80007de:	4823      	ldr	r0, [pc, #140]	; (800086c <MX_GPIO_Init+0x108>)
 80007e0:	f000 fdc9 	bl	8001376 <HAL_GPIO_WritePin>
                          |a2_Pin|g2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80007e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ea:	2301      	movs	r3, #1
 80007ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	2300      	movs	r3, #0
 80007f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f2:	2302      	movs	r3, #2
 80007f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007f6:	f107 0310 	add.w	r3, r7, #16
 80007fa:	4619      	mov	r1, r3
 80007fc:	4819      	ldr	r0, [pc, #100]	; (8000864 <MX_GPIO_Init+0x100>)
 80007fe:	f000 fc27 	bl	8001050 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEL_BUTTON_Pin MODI_BUTTON_Pin SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = SEL_BUTTON_Pin|MODI_BUTTON_Pin|SET_BUTTON_Pin;
 8000802:	23e0      	movs	r3, #224	; 0xe0
 8000804:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000806:	2300      	movs	r3, #0
 8000808:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800080a:	2301      	movs	r3, #1
 800080c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800080e:	f107 0310 	add.w	r3, r7, #16
 8000812:	4619      	mov	r1, r3
 8000814:	4815      	ldr	r0, [pc, #84]	; (800086c <MX_GPIO_Init+0x108>)
 8000816:	f000 fc1b 	bl	8001050 <HAL_GPIO_Init>

  /*Configure GPIO pins : seg_1_Pin seg_2_Pin seg_3_Pin en3_Pin
                           en4_Pin seg_4_Pin seg_5_Pin seg_6_Pin
                           seg_7_Pin en1_Pin en2_Pin */
  GPIO_InitStruct.Pin = seg_1_Pin|seg_2_Pin|seg_3_Pin|en3_Pin
 800081a:	f640 737f 	movw	r3, #3967	; 0xf7f
 800081e:	613b      	str	r3, [r7, #16]
                          |en4_Pin|seg_4_Pin|seg_5_Pin|seg_6_Pin
                          |seg_7_Pin|en1_Pin|en2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000820:	2301      	movs	r3, #1
 8000822:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000824:	2300      	movs	r3, #0
 8000826:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000828:	2302      	movs	r3, #2
 800082a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800082c:	f107 0310 	add.w	r3, r7, #16
 8000830:	4619      	mov	r1, r3
 8000832:	480d      	ldr	r0, [pc, #52]	; (8000868 <MX_GPIO_Init+0x104>)
 8000834:	f000 fc0c 	bl	8001050 <HAL_GPIO_Init>

  /*Configure GPIO pins : r1_Pin a1_Pin g1_Pin r2_Pin
                           a2_Pin g2_Pin */
  GPIO_InitStruct.Pin = r1_Pin|a1_Pin|g1_Pin|r2_Pin
 8000838:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800083c:	613b      	str	r3, [r7, #16]
                          |a2_Pin|g2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083e:	2301      	movs	r3, #1
 8000840:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000846:	2302      	movs	r3, #2
 8000848:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800084a:	f107 0310 	add.w	r3, r7, #16
 800084e:	4619      	mov	r1, r3
 8000850:	4806      	ldr	r0, [pc, #24]	; (800086c <MX_GPIO_Init+0x108>)
 8000852:	f000 fbfd 	bl	8001050 <HAL_GPIO_Init>

}
 8000856:	bf00      	nop
 8000858:	3720      	adds	r7, #32
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40021000 	.word	0x40021000
 8000864:	40011000 	.word	0x40011000
 8000868:	40010c00 	.word	0x40010c00
 800086c:	40010800 	.word	0x40010800

08000870 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000874:	b672      	cpsid	i
}
 8000876:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000878:	e7fe      	b.n	8000878 <Error_Handler+0x8>
	...

0800087c <Enable7SEG>:

static uint8_t led7SegBuffer[4]		= { 0, 0, 0, 0 };



void Enable7SEG(uint8_t index){
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	71fb      	strb	r3, [r7, #7]
	GPIOB->BSRR = led7SegEnable[index];
 8000886:	79fb      	ldrb	r3, [r7, #7]
 8000888:	4a04      	ldr	r2, [pc, #16]	; (800089c <Enable7SEG+0x20>)
 800088a:	4905      	ldr	r1, [pc, #20]	; (80008a0 <Enable7SEG+0x24>)
 800088c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000890:	6113      	str	r3, [r2, #16]
}
 8000892:	bf00      	nop
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	bc80      	pop	{r7}
 800089a:	4770      	bx	lr
 800089c:	40010c00 	.word	0x40010c00
 80008a0:	20000048 	.word	0x20000048

080008a4 <Display7SEG>:

void Display7SEG(uint8_t num){
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	71fb      	strb	r3, [r7, #7]
	if(num >= 0 && num <= 9){
 80008ae:	79fb      	ldrb	r3, [r7, #7]
 80008b0:	2b09      	cmp	r3, #9
 80008b2:	d805      	bhi.n	80008c0 <Display7SEG+0x1c>
		GPIOB->BSRR = led7Seg[num];
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	4a05      	ldr	r2, [pc, #20]	; (80008cc <Display7SEG+0x28>)
 80008b8:	4905      	ldr	r1, [pc, #20]	; (80008d0 <Display7SEG+0x2c>)
 80008ba:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80008be:	6113      	str	r3, [r2, #16]
	}
}
 80008c0:	bf00      	nop
 80008c2:	370c      	adds	r7, #12
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bc80      	pop	{r7}
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	40010c00 	.word	0x40010c00
 80008d0:	20000020 	.word	0x20000020

080008d4 <DisplayLight>:

void DisplayLight(uint8_t code){
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	4603      	mov	r3, r0
 80008dc:	71fb      	strb	r3, [r7, #7]
	GPIOA->BSRR = lightCode[code];
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	4a04      	ldr	r2, [pc, #16]	; (80008f4 <DisplayLight+0x20>)
 80008e2:	4905      	ldr	r1, [pc, #20]	; (80008f8 <DisplayLight+0x24>)
 80008e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80008e8:	6113      	str	r3, [r2, #16]
}
 80008ea:	bf00      	nop
 80008ec:	370c      	adds	r7, #12
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bc80      	pop	{r7}
 80008f2:	4770      	bx	lr
 80008f4:	40010800 	.word	0x40010800
 80008f8:	20000058 	.word	0x20000058

080008fc <DisplayLight1>:

void DisplayLight1(uint8_t code){
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	71fb      	strb	r3, [r7, #7]
	GPIOA->BSRR = light_1_Code[code];
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	4a04      	ldr	r2, [pc, #16]	; (800091c <DisplayLight1+0x20>)
 800090a:	4905      	ldr	r1, [pc, #20]	; (8000920 <DisplayLight1+0x24>)
 800090c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000910:	6113      	str	r3, [r2, #16]
}
 8000912:	bf00      	nop
 8000914:	370c      	adds	r7, #12
 8000916:	46bd      	mov	sp, r7
 8000918:	bc80      	pop	{r7}
 800091a:	4770      	bx	lr
 800091c:	40010800 	.word	0x40010800
 8000920:	20000068 	.word	0x20000068

08000924 <DisplayLight2>:

void DisplayLight2(uint8_t code){
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	71fb      	strb	r3, [r7, #7]
	GPIOA->BSRR = light_2_Code[code];
 800092e:	79fb      	ldrb	r3, [r7, #7]
 8000930:	4a04      	ldr	r2, [pc, #16]	; (8000944 <DisplayLight2+0x20>)
 8000932:	4905      	ldr	r1, [pc, #20]	; (8000948 <DisplayLight2+0x24>)
 8000934:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000938:	6113      	str	r3, [r2, #16]
}
 800093a:	bf00      	nop
 800093c:	370c      	adds	r7, #12
 800093e:	46bd      	mov	sp, r7
 8000940:	bc80      	pop	{r7}
 8000942:	4770      	bx	lr
 8000944:	40010800 	.word	0x40010800
 8000948:	20000074 	.word	0x20000074

0800094c <LightOff>:

void LightOff(void){
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
	GPIOA->BSRR = 0xFC000000;
 8000950:	4b03      	ldr	r3, [pc, #12]	; (8000960 <LightOff+0x14>)
 8000952:	f04f 427c 	mov.w	r2, #4227858432	; 0xfc000000
 8000956:	611a      	str	r2, [r3, #16]
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	bc80      	pop	{r7}
 800095e:	4770      	bx	lr
 8000960:	40010800 	.word	0x40010800

08000964 <UpdateLed7SegBuffer>:

void UpdateLed7SegBuffer(uint8_t time1, uint8_t time2){
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	460a      	mov	r2, r1
 800096e:	71fb      	strb	r3, [r7, #7]
 8000970:	4613      	mov	r3, r2
 8000972:	71bb      	strb	r3, [r7, #6]
	if(time1 >= 1 && time1 <= 99){
 8000974:	79fb      	ldrb	r3, [r7, #7]
 8000976:	2b00      	cmp	r3, #0
 8000978:	d017      	beq.n	80009aa <UpdateLed7SegBuffer+0x46>
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	2b63      	cmp	r3, #99	; 0x63
 800097e:	d814      	bhi.n	80009aa <UpdateLed7SegBuffer+0x46>
		led7SegBuffer[0] = time1 / 10;
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	4a1a      	ldr	r2, [pc, #104]	; (80009ec <UpdateLed7SegBuffer+0x88>)
 8000984:	fba2 2303 	umull	r2, r3, r2, r3
 8000988:	08db      	lsrs	r3, r3, #3
 800098a:	b2da      	uxtb	r2, r3
 800098c:	4b18      	ldr	r3, [pc, #96]	; (80009f0 <UpdateLed7SegBuffer+0x8c>)
 800098e:	701a      	strb	r2, [r3, #0]
		led7SegBuffer[1] = time1 % 10;
 8000990:	79fa      	ldrb	r2, [r7, #7]
 8000992:	4b16      	ldr	r3, [pc, #88]	; (80009ec <UpdateLed7SegBuffer+0x88>)
 8000994:	fba3 1302 	umull	r1, r3, r3, r2
 8000998:	08d9      	lsrs	r1, r3, #3
 800099a:	460b      	mov	r3, r1
 800099c:	009b      	lsls	r3, r3, #2
 800099e:	440b      	add	r3, r1
 80009a0:	005b      	lsls	r3, r3, #1
 80009a2:	1ad3      	subs	r3, r2, r3
 80009a4:	b2da      	uxtb	r2, r3
 80009a6:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <UpdateLed7SegBuffer+0x8c>)
 80009a8:	705a      	strb	r2, [r3, #1]
	}

	if(time2 >= 1 && time2 <= 99){
 80009aa:	79bb      	ldrb	r3, [r7, #6]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d017      	beq.n	80009e0 <UpdateLed7SegBuffer+0x7c>
 80009b0:	79bb      	ldrb	r3, [r7, #6]
 80009b2:	2b63      	cmp	r3, #99	; 0x63
 80009b4:	d814      	bhi.n	80009e0 <UpdateLed7SegBuffer+0x7c>
		led7SegBuffer[2] = time2 / 10;
 80009b6:	79bb      	ldrb	r3, [r7, #6]
 80009b8:	4a0c      	ldr	r2, [pc, #48]	; (80009ec <UpdateLed7SegBuffer+0x88>)
 80009ba:	fba2 2303 	umull	r2, r3, r2, r3
 80009be:	08db      	lsrs	r3, r3, #3
 80009c0:	b2da      	uxtb	r2, r3
 80009c2:	4b0b      	ldr	r3, [pc, #44]	; (80009f0 <UpdateLed7SegBuffer+0x8c>)
 80009c4:	709a      	strb	r2, [r3, #2]
		led7SegBuffer[3] = time2 % 10;
 80009c6:	79ba      	ldrb	r2, [r7, #6]
 80009c8:	4b08      	ldr	r3, [pc, #32]	; (80009ec <UpdateLed7SegBuffer+0x88>)
 80009ca:	fba3 1302 	umull	r1, r3, r3, r2
 80009ce:	08d9      	lsrs	r1, r3, #3
 80009d0:	460b      	mov	r3, r1
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	440b      	add	r3, r1
 80009d6:	005b      	lsls	r3, r3, #1
 80009d8:	1ad3      	subs	r3, r2, r3
 80009da:	b2da      	uxtb	r2, r3
 80009dc:	4b04      	ldr	r3, [pc, #16]	; (80009f0 <UpdateLed7SegBuffer+0x8c>)
 80009de:	70da      	strb	r2, [r3, #3]
	}
}
 80009e0:	bf00      	nop
 80009e2:	370c      	adds	r7, #12
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bc80      	pop	{r7}
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop
 80009ec:	cccccccd 	.word	0xcccccccd
 80009f0:	20000104 	.word	0x20000104

080009f4 <Update7Seg>:

void Update7Seg(uint8_t indexLed7Seg){
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	4603      	mov	r3, r0
 80009fc:	71fb      	strb	r3, [r7, #7]
	if(indexLed7Seg >= 0 && indexLed7Seg <= 3){
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	2b03      	cmp	r3, #3
 8000a02:	d809      	bhi.n	8000a18 <Update7Seg+0x24>
		Enable7SEG(indexLed7Seg);
 8000a04:	79fb      	ldrb	r3, [r7, #7]
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff ff38 	bl	800087c <Enable7SEG>
		Display7SEG( led7SegBuffer[indexLed7Seg] );
 8000a0c:	79fb      	ldrb	r3, [r7, #7]
 8000a0e:	4a04      	ldr	r2, [pc, #16]	; (8000a20 <Update7Seg+0x2c>)
 8000a10:	5cd3      	ldrb	r3, [r2, r3]
 8000a12:	4618      	mov	r0, r3
 8000a14:	f7ff ff46 	bl	80008a4 <Display7SEG>
	}
}
 8000a18:	bf00      	nop
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000104 	.word	0x20000104

08000a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a2a:	4b0e      	ldr	r3, [pc, #56]	; (8000a64 <HAL_MspInit+0x40>)
 8000a2c:	699b      	ldr	r3, [r3, #24]
 8000a2e:	4a0d      	ldr	r2, [pc, #52]	; (8000a64 <HAL_MspInit+0x40>)
 8000a30:	f043 0301 	orr.w	r3, r3, #1
 8000a34:	6193      	str	r3, [r2, #24]
 8000a36:	4b0b      	ldr	r3, [pc, #44]	; (8000a64 <HAL_MspInit+0x40>)
 8000a38:	699b      	ldr	r3, [r3, #24]
 8000a3a:	f003 0301 	and.w	r3, r3, #1
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a42:	4b08      	ldr	r3, [pc, #32]	; (8000a64 <HAL_MspInit+0x40>)
 8000a44:	69db      	ldr	r3, [r3, #28]
 8000a46:	4a07      	ldr	r2, [pc, #28]	; (8000a64 <HAL_MspInit+0x40>)
 8000a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a4c:	61d3      	str	r3, [r2, #28]
 8000a4e:	4b05      	ldr	r3, [pc, #20]	; (8000a64 <HAL_MspInit+0x40>)
 8000a50:	69db      	ldr	r3, [r3, #28]
 8000a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a56:	603b      	str	r3, [r7, #0]
 8000a58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	370c      	adds	r7, #12
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bc80      	pop	{r7}
 8000a62:	4770      	bx	lr
 8000a64:	40021000 	.word	0x40021000

08000a68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a78:	d113      	bne.n	8000aa2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a7a:	4b0c      	ldr	r3, [pc, #48]	; (8000aac <HAL_TIM_Base_MspInit+0x44>)
 8000a7c:	69db      	ldr	r3, [r3, #28]
 8000a7e:	4a0b      	ldr	r2, [pc, #44]	; (8000aac <HAL_TIM_Base_MspInit+0x44>)
 8000a80:	f043 0301 	orr.w	r3, r3, #1
 8000a84:	61d3      	str	r3, [r2, #28]
 8000a86:	4b09      	ldr	r3, [pc, #36]	; (8000aac <HAL_TIM_Base_MspInit+0x44>)
 8000a88:	69db      	ldr	r3, [r3, #28]
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a92:	2200      	movs	r2, #0
 8000a94:	2100      	movs	r1, #0
 8000a96:	201c      	movs	r0, #28
 8000a98:	f000 faa3 	bl	8000fe2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a9c:	201c      	movs	r0, #28
 8000a9e:	f000 fabc 	bl	800101a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000aa2:	bf00      	nop
 8000aa4:	3710      	adds	r7, #16
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40021000 	.word	0x40021000

08000ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ab4:	e7fe      	b.n	8000ab4 <NMI_Handler+0x4>

08000ab6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aba:	e7fe      	b.n	8000aba <HardFault_Handler+0x4>

08000abc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac0:	e7fe      	b.n	8000ac0 <MemManage_Handler+0x4>

08000ac2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ac6:	e7fe      	b.n	8000ac6 <BusFault_Handler+0x4>

08000ac8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000acc:	e7fe      	b.n	8000acc <UsageFault_Handler+0x4>

08000ace <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bc80      	pop	{r7}
 8000ad8:	4770      	bx	lr

08000ada <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ada:	b480      	push	{r7}
 8000adc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bc80      	pop	{r7}
 8000ae4:	4770      	bx	lr

08000ae6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aea:	bf00      	nop
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bc80      	pop	{r7}
 8000af0:	4770      	bx	lr

08000af2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af6:	f000 f95d 	bl	8000db4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000afa:	bf00      	nop
 8000afc:	bd80      	pop	{r7, pc}
	...

08000b00 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b04:	4802      	ldr	r0, [pc, #8]	; (8000b10 <TIM2_IRQHandler+0x10>)
 8000b06:	f001 f8d3 	bl	8001cb0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	200000bc 	.word	0x200000bc

08000b14 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bc80      	pop	{r7}
 8000b1e:	4770      	bx	lr

08000b20 <Set1SecTime>:
///DEMO

uint8_t counter = 20;
uint8_t led_index = 0;
////
void Set1SecTime(uint16_t duration){
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4603      	mov	r3, r0
 8000b28:	80fb      	strh	r3, [r7, #6]
	timer_1_sec_counter = duration / TIME_CYCLE;
 8000b2a:	4b08      	ldr	r3, [pc, #32]	; (8000b4c <Set1SecTime+0x2c>)
 8000b2c:	881b      	ldrh	r3, [r3, #0]
 8000b2e:	88fa      	ldrh	r2, [r7, #6]
 8000b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	b2da      	uxtb	r2, r3
 8000b38:	4b05      	ldr	r3, [pc, #20]	; (8000b50 <Set1SecTime+0x30>)
 8000b3a:	701a      	strb	r2, [r3, #0]
	timer_1_sec_flag = 0;
 8000b3c:	4b05      	ldr	r3, [pc, #20]	; (8000b54 <Set1SecTime+0x34>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	701a      	strb	r2, [r3, #0]
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr
 8000b4c:	20000084 	.word	0x20000084
 8000b50:	20000109 	.word	0x20000109
 8000b54:	20000108 	.word	0x20000108

08000b58 <SetBlinkingLightTime>:

void SetBlinkingLightTime(uint16_t duration){
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	4603      	mov	r3, r0
 8000b60:	80fb      	strh	r3, [r7, #6]
	timer_light_counter = duration / TIME_CYCLE;
 8000b62:	4b08      	ldr	r3, [pc, #32]	; (8000b84 <SetBlinkingLightTime+0x2c>)
 8000b64:	881b      	ldrh	r3, [r3, #0]
 8000b66:	88fa      	ldrh	r2, [r7, #6]
 8000b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b6c:	b29a      	uxth	r2, r3
 8000b6e:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <SetBlinkingLightTime+0x30>)
 8000b70:	801a      	strh	r2, [r3, #0]
	timer_light_flag = 0;
 8000b72:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <SetBlinkingLightTime+0x34>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	701a      	strb	r2, [r3, #0]
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bc80      	pop	{r7}
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	20000084 	.word	0x20000084
 8000b88:	2000010c 	.word	0x2000010c
 8000b8c:	2000010a 	.word	0x2000010a

08000b90 <Set7SegTime>:

void Set7SegTime(uint16_t duration){
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	80fb      	strh	r3, [r7, #6]
	timer_7Seg_counter = duration / TIME_CYCLE;
 8000b9a:	4b08      	ldr	r3, [pc, #32]	; (8000bbc <Set7SegTime+0x2c>)
 8000b9c:	881b      	ldrh	r3, [r3, #0]
 8000b9e:	88fa      	ldrh	r2, [r7, #6]
 8000ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ba4:	b29a      	uxth	r2, r3
 8000ba6:	4b06      	ldr	r3, [pc, #24]	; (8000bc0 <Set7SegTime+0x30>)
 8000ba8:	801a      	strh	r2, [r3, #0]
	timer_7Seg_flag = 0;
 8000baa:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <Set7SegTime+0x34>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	701a      	strb	r2, [r3, #0]
}
 8000bb0:	bf00      	nop
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bc80      	pop	{r7}
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	20000084 	.word	0x20000084
 8000bc0:	2000010e 	.word	0x2000010e
 8000bc4:	2000010b 	.word	0x2000010b

08000bc8 <RunTime>:


void RunTime(){
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
	if(timer_light_counter > 0){
 8000bcc:	4b1b      	ldr	r3, [pc, #108]	; (8000c3c <RunTime+0x74>)
 8000bce:	881b      	ldrh	r3, [r3, #0]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d00c      	beq.n	8000bee <RunTime+0x26>
		timer_light_counter--;
 8000bd4:	4b19      	ldr	r3, [pc, #100]	; (8000c3c <RunTime+0x74>)
 8000bd6:	881b      	ldrh	r3, [r3, #0]
 8000bd8:	3b01      	subs	r3, #1
 8000bda:	b29a      	uxth	r2, r3
 8000bdc:	4b17      	ldr	r3, [pc, #92]	; (8000c3c <RunTime+0x74>)
 8000bde:	801a      	strh	r2, [r3, #0]
		if(timer_light_counter <= 0){
 8000be0:	4b16      	ldr	r3, [pc, #88]	; (8000c3c <RunTime+0x74>)
 8000be2:	881b      	ldrh	r3, [r3, #0]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d102      	bne.n	8000bee <RunTime+0x26>
			timer_light_flag = 1;
 8000be8:	4b15      	ldr	r3, [pc, #84]	; (8000c40 <RunTime+0x78>)
 8000bea:	2201      	movs	r2, #1
 8000bec:	701a      	strb	r2, [r3, #0]
		}
	}

	if(timer_7Seg_counter > 0){
 8000bee:	4b15      	ldr	r3, [pc, #84]	; (8000c44 <RunTime+0x7c>)
 8000bf0:	881b      	ldrh	r3, [r3, #0]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d00c      	beq.n	8000c10 <RunTime+0x48>
		timer_light_counter--;
 8000bf6:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <RunTime+0x74>)
 8000bf8:	881b      	ldrh	r3, [r3, #0]
 8000bfa:	3b01      	subs	r3, #1
 8000bfc:	b29a      	uxth	r2, r3
 8000bfe:	4b0f      	ldr	r3, [pc, #60]	; (8000c3c <RunTime+0x74>)
 8000c00:	801a      	strh	r2, [r3, #0]
		if(timer_light_counter <= 0){
 8000c02:	4b0e      	ldr	r3, [pc, #56]	; (8000c3c <RunTime+0x74>)
 8000c04:	881b      	ldrh	r3, [r3, #0]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d102      	bne.n	8000c10 <RunTime+0x48>
			timer_light_flag = 1;
 8000c0a:	4b0d      	ldr	r3, [pc, #52]	; (8000c40 <RunTime+0x78>)
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	701a      	strb	r2, [r3, #0]
		}
	}

	if(timer_1_sec_counter > 0){
 8000c10:	4b0d      	ldr	r3, [pc, #52]	; (8000c48 <RunTime+0x80>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d00c      	beq.n	8000c32 <RunTime+0x6a>
		timer_1_sec_counter--;
 8000c18:	4b0b      	ldr	r3, [pc, #44]	; (8000c48 <RunTime+0x80>)
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	3b01      	subs	r3, #1
 8000c1e:	b2da      	uxtb	r2, r3
 8000c20:	4b09      	ldr	r3, [pc, #36]	; (8000c48 <RunTime+0x80>)
 8000c22:	701a      	strb	r2, [r3, #0]
		if(timer_1_sec_counter <= 0){
 8000c24:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <RunTime+0x80>)
 8000c26:	781b      	ldrb	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d102      	bne.n	8000c32 <RunTime+0x6a>
			timer_1_sec_flag = 1;
 8000c2c:	4b07      	ldr	r3, [pc, #28]	; (8000c4c <RunTime+0x84>)
 8000c2e:	2201      	movs	r2, #1
 8000c30:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000c32:	bf00      	nop
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bc80      	pop	{r7}
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	2000010c 	.word	0x2000010c
 8000c40:	2000010a 	.word	0x2000010a
 8000c44:	2000010e 	.word	0x2000010e
 8000c48:	20000109 	.word	0x20000109
 8000c4c:	20000108 	.word	0x20000108

08000c50 <Timer1SecFlag>:

uint8_t Timer1SecFlag(){
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
	return timer_1_sec_flag;
 8000c54:	4b02      	ldr	r3, [pc, #8]	; (8000c60 <Timer1SecFlag+0x10>)
 8000c56:	781b      	ldrb	r3, [r3, #0]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr
 8000c60:	20000108 	.word	0x20000108

08000c64 <TimerLightFlag>:

uint8_t Timer7SegFlag(){
	return timer_7Seg_flag;
}

uint8_t TimerLightFlag(){
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
	return timer_light_flag;
 8000c68:	4b02      	ldr	r3, [pc, #8]	; (8000c74 <TimerLightFlag+0x10>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr
 8000c74:	2000010a 	.word	0x2000010a

08000c78 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
	//DEMO
	counter--;
 8000c80:	4b14      	ldr	r3, [pc, #80]	; (8000cd4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	3b01      	subs	r3, #1
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000c8a:	701a      	strb	r2, [r3, #0]
	if(counter <= 0){
 8000c8c:	4b11      	ldr	r3, [pc, #68]	; (8000cd4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d112      	bne.n	8000cba <HAL_TIM_PeriodElapsedCallback+0x42>
		counter = 25;
 8000c94:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000c96:	2219      	movs	r2, #25
 8000c98:	701a      	strb	r2, [r3, #0]
		if(led_index > 3) led_index = 0;
 8000c9a:	4b0f      	ldr	r3, [pc, #60]	; (8000cd8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	2b03      	cmp	r3, #3
 8000ca0:	d902      	bls.n	8000ca8 <HAL_TIM_PeriodElapsedCallback+0x30>
 8000ca2:	4b0d      	ldr	r3, [pc, #52]	; (8000cd8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	701a      	strb	r2, [r3, #0]
		Update7Seg(led_index++);
 8000ca8:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	1c5a      	adds	r2, r3, #1
 8000cae:	b2d1      	uxtb	r1, r2
 8000cb0:	4a09      	ldr	r2, [pc, #36]	; (8000cd8 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000cb2:	7011      	strb	r1, [r2, #0]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff fe9d 	bl	80009f4 <Update7Seg>
	}
	//

	if(htim->Instance == TIM2){
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cc2:	d103      	bne.n	8000ccc <HAL_TIM_PeriodElapsedCallback+0x54>
		RunTime();
 8000cc4:	f7ff ff80 	bl	8000bc8 <RunTime>
		button_reading();
 8000cc8:	f7ff fc4a 	bl	8000560 <button_reading>
	}
}
 8000ccc:	bf00      	nop
 8000cce:	3708      	adds	r7, #8
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20000086 	.word	0x20000086
 8000cd8:	20000110 	.word	0x20000110

08000cdc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cdc:	480c      	ldr	r0, [pc, #48]	; (8000d10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000cde:	490d      	ldr	r1, [pc, #52]	; (8000d14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ce0:	4a0d      	ldr	r2, [pc, #52]	; (8000d18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce4:	e002      	b.n	8000cec <LoopCopyDataInit>

08000ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cea:	3304      	adds	r3, #4

08000cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cf0:	d3f9      	bcc.n	8000ce6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	; (8000d1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cf4:	4c0a      	ldr	r4, [pc, #40]	; (8000d20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf8:	e001      	b.n	8000cfe <LoopFillZerobss>

08000cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cfc:	3204      	adds	r2, #4

08000cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d00:	d3fb      	bcc.n	8000cfa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d02:	f7ff ff07 	bl	8000b14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d06:	f001 fb1b 	bl	8002340 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d0a:	f7ff fc83 	bl	8000614 <main>
  bx lr
 8000d0e:	4770      	bx	lr
  ldr r0, =_sdata
 8000d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d14:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000d18:	080023d8 	.word	0x080023d8
  ldr r2, =_sbss
 8000d1c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000d20:	20000118 	.word	0x20000118

08000d24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d24:	e7fe      	b.n	8000d24 <ADC1_2_IRQHandler>
	...

08000d28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d2c:	4b08      	ldr	r3, [pc, #32]	; (8000d50 <HAL_Init+0x28>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a07      	ldr	r2, [pc, #28]	; (8000d50 <HAL_Init+0x28>)
 8000d32:	f043 0310 	orr.w	r3, r3, #16
 8000d36:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d38:	2003      	movs	r0, #3
 8000d3a:	f000 f947 	bl	8000fcc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d3e:	200f      	movs	r0, #15
 8000d40:	f000 f808 	bl	8000d54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d44:	f7ff fe6e 	bl	8000a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d48:	2300      	movs	r3, #0
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40022000 	.word	0x40022000

08000d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d5c:	4b12      	ldr	r3, [pc, #72]	; (8000da8 <HAL_InitTick+0x54>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	4b12      	ldr	r3, [pc, #72]	; (8000dac <HAL_InitTick+0x58>)
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	4619      	mov	r1, r3
 8000d66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 f95f 	bl	8001036 <HAL_SYSTICK_Config>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	e00e      	b.n	8000da0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	2b0f      	cmp	r3, #15
 8000d86:	d80a      	bhi.n	8000d9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	6879      	ldr	r1, [r7, #4]
 8000d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d90:	f000 f927 	bl	8000fe2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d94:	4a06      	ldr	r2, [pc, #24]	; (8000db0 <HAL_InitTick+0x5c>)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	e000      	b.n	8000da0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20000080 	.word	0x20000080
 8000dac:	2000008c 	.word	0x2000008c
 8000db0:	20000088 	.word	0x20000088

08000db4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000db8:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <HAL_IncTick+0x1c>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b05      	ldr	r3, [pc, #20]	; (8000dd4 <HAL_IncTick+0x20>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	4a03      	ldr	r2, [pc, #12]	; (8000dd4 <HAL_IncTick+0x20>)
 8000dc6:	6013      	str	r3, [r2, #0]
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bc80      	pop	{r7}
 8000dce:	4770      	bx	lr
 8000dd0:	2000008c 	.word	0x2000008c
 8000dd4:	20000114 	.word	0x20000114

08000dd8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  return uwTick;
 8000ddc:	4b02      	ldr	r3, [pc, #8]	; (8000de8 <HAL_GetTick+0x10>)
 8000dde:	681b      	ldr	r3, [r3, #0]
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bc80      	pop	{r7}
 8000de6:	4770      	bx	lr
 8000de8:	20000114 	.word	0x20000114

08000dec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000df4:	f7ff fff0 	bl	8000dd8 <HAL_GetTick>
 8000df8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e04:	d005      	beq.n	8000e12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e06:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <HAL_Delay+0x44>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	461a      	mov	r2, r3
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	4413      	add	r3, r2
 8000e10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e12:	bf00      	nop
 8000e14:	f7ff ffe0 	bl	8000dd8 <HAL_GetTick>
 8000e18:	4602      	mov	r2, r0
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	68fa      	ldr	r2, [r7, #12]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	d8f7      	bhi.n	8000e14 <HAL_Delay+0x28>
  {
  }
}
 8000e24:	bf00      	nop
 8000e26:	bf00      	nop
 8000e28:	3710      	adds	r7, #16
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	2000008c 	.word	0x2000008c

08000e34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b085      	sub	sp, #20
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f003 0307 	and.w	r3, r3, #7
 8000e42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e44:	4b0c      	ldr	r3, [pc, #48]	; (8000e78 <__NVIC_SetPriorityGrouping+0x44>)
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e4a:	68ba      	ldr	r2, [r7, #8]
 8000e4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e50:	4013      	ands	r3, r2
 8000e52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e66:	4a04      	ldr	r2, [pc, #16]	; (8000e78 <__NVIC_SetPriorityGrouping+0x44>)
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	60d3      	str	r3, [r2, #12]
}
 8000e6c:	bf00      	nop
 8000e6e:	3714      	adds	r7, #20
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bc80      	pop	{r7}
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	e000ed00 	.word	0xe000ed00

08000e7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e80:	4b04      	ldr	r3, [pc, #16]	; (8000e94 <__NVIC_GetPriorityGrouping+0x18>)
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	0a1b      	lsrs	r3, r3, #8
 8000e86:	f003 0307 	and.w	r3, r3, #7
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bc80      	pop	{r7}
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	db0b      	blt.n	8000ec2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	f003 021f 	and.w	r2, r3, #31
 8000eb0:	4906      	ldr	r1, [pc, #24]	; (8000ecc <__NVIC_EnableIRQ+0x34>)
 8000eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb6:	095b      	lsrs	r3, r3, #5
 8000eb8:	2001      	movs	r0, #1
 8000eba:	fa00 f202 	lsl.w	r2, r0, r2
 8000ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ec2:	bf00      	nop
 8000ec4:	370c      	adds	r7, #12
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bc80      	pop	{r7}
 8000eca:	4770      	bx	lr
 8000ecc:	e000e100 	.word	0xe000e100

08000ed0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b083      	sub	sp, #12
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	6039      	str	r1, [r7, #0]
 8000eda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	db0a      	blt.n	8000efa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	b2da      	uxtb	r2, r3
 8000ee8:	490c      	ldr	r1, [pc, #48]	; (8000f1c <__NVIC_SetPriority+0x4c>)
 8000eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eee:	0112      	lsls	r2, r2, #4
 8000ef0:	b2d2      	uxtb	r2, r2
 8000ef2:	440b      	add	r3, r1
 8000ef4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ef8:	e00a      	b.n	8000f10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	b2da      	uxtb	r2, r3
 8000efe:	4908      	ldr	r1, [pc, #32]	; (8000f20 <__NVIC_SetPriority+0x50>)
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	f003 030f 	and.w	r3, r3, #15
 8000f06:	3b04      	subs	r3, #4
 8000f08:	0112      	lsls	r2, r2, #4
 8000f0a:	b2d2      	uxtb	r2, r2
 8000f0c:	440b      	add	r3, r1
 8000f0e:	761a      	strb	r2, [r3, #24]
}
 8000f10:	bf00      	nop
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bc80      	pop	{r7}
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	e000e100 	.word	0xe000e100
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b089      	sub	sp, #36	; 0x24
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	f003 0307 	and.w	r3, r3, #7
 8000f36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f38:	69fb      	ldr	r3, [r7, #28]
 8000f3a:	f1c3 0307 	rsb	r3, r3, #7
 8000f3e:	2b04      	cmp	r3, #4
 8000f40:	bf28      	it	cs
 8000f42:	2304      	movcs	r3, #4
 8000f44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	3304      	adds	r3, #4
 8000f4a:	2b06      	cmp	r3, #6
 8000f4c:	d902      	bls.n	8000f54 <NVIC_EncodePriority+0x30>
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	3b03      	subs	r3, #3
 8000f52:	e000      	b.n	8000f56 <NVIC_EncodePriority+0x32>
 8000f54:	2300      	movs	r3, #0
 8000f56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f58:	f04f 32ff 	mov.w	r2, #4294967295
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	43da      	mvns	r2, r3
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	401a      	ands	r2, r3
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	fa01 f303 	lsl.w	r3, r1, r3
 8000f76:	43d9      	mvns	r1, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f7c:	4313      	orrs	r3, r2
         );
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3724      	adds	r7, #36	; 0x24
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bc80      	pop	{r7}
 8000f86:	4770      	bx	lr

08000f88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	3b01      	subs	r3, #1
 8000f94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f98:	d301      	bcc.n	8000f9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e00f      	b.n	8000fbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f9e:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <SysTick_Config+0x40>)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	3b01      	subs	r3, #1
 8000fa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fa6:	210f      	movs	r1, #15
 8000fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fac:	f7ff ff90 	bl	8000ed0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fb0:	4b05      	ldr	r3, [pc, #20]	; (8000fc8 <SysTick_Config+0x40>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fb6:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <SysTick_Config+0x40>)
 8000fb8:	2207      	movs	r2, #7
 8000fba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fbc:	2300      	movs	r3, #0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	e000e010 	.word	0xe000e010

08000fcc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f7ff ff2d 	bl	8000e34 <__NVIC_SetPriorityGrouping>
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b086      	sub	sp, #24
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	4603      	mov	r3, r0
 8000fea:	60b9      	str	r1, [r7, #8]
 8000fec:	607a      	str	r2, [r7, #4]
 8000fee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ff4:	f7ff ff42 	bl	8000e7c <__NVIC_GetPriorityGrouping>
 8000ff8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	68b9      	ldr	r1, [r7, #8]
 8000ffe:	6978      	ldr	r0, [r7, #20]
 8001000:	f7ff ff90 	bl	8000f24 <NVIC_EncodePriority>
 8001004:	4602      	mov	r2, r0
 8001006:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100a:	4611      	mov	r1, r2
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff ff5f 	bl	8000ed0 <__NVIC_SetPriority>
}
 8001012:	bf00      	nop
 8001014:	3718      	adds	r7, #24
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	b082      	sub	sp, #8
 800101e:	af00      	add	r7, sp, #0
 8001020:	4603      	mov	r3, r0
 8001022:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff ff35 	bl	8000e98 <__NVIC_EnableIRQ>
}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}

08001036 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001036:	b580      	push	{r7, lr}
 8001038:	b082      	sub	sp, #8
 800103a:	af00      	add	r7, sp, #0
 800103c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800103e:	6878      	ldr	r0, [r7, #4]
 8001040:	f7ff ffa2 	bl	8000f88 <SysTick_Config>
 8001044:	4603      	mov	r3, r0
}
 8001046:	4618      	mov	r0, r3
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
	...

08001050 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001050:	b480      	push	{r7}
 8001052:	b08b      	sub	sp, #44	; 0x2c
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800105a:	2300      	movs	r3, #0
 800105c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800105e:	2300      	movs	r3, #0
 8001060:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001062:	e161      	b.n	8001328 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001064:	2201      	movs	r2, #1
 8001066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	69fa      	ldr	r2, [r7, #28]
 8001074:	4013      	ands	r3, r2
 8001076:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	429a      	cmp	r2, r3
 800107e:	f040 8150 	bne.w	8001322 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	4a97      	ldr	r2, [pc, #604]	; (80012e4 <HAL_GPIO_Init+0x294>)
 8001088:	4293      	cmp	r3, r2
 800108a:	d05e      	beq.n	800114a <HAL_GPIO_Init+0xfa>
 800108c:	4a95      	ldr	r2, [pc, #596]	; (80012e4 <HAL_GPIO_Init+0x294>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d875      	bhi.n	800117e <HAL_GPIO_Init+0x12e>
 8001092:	4a95      	ldr	r2, [pc, #596]	; (80012e8 <HAL_GPIO_Init+0x298>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d058      	beq.n	800114a <HAL_GPIO_Init+0xfa>
 8001098:	4a93      	ldr	r2, [pc, #588]	; (80012e8 <HAL_GPIO_Init+0x298>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d86f      	bhi.n	800117e <HAL_GPIO_Init+0x12e>
 800109e:	4a93      	ldr	r2, [pc, #588]	; (80012ec <HAL_GPIO_Init+0x29c>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d052      	beq.n	800114a <HAL_GPIO_Init+0xfa>
 80010a4:	4a91      	ldr	r2, [pc, #580]	; (80012ec <HAL_GPIO_Init+0x29c>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d869      	bhi.n	800117e <HAL_GPIO_Init+0x12e>
 80010aa:	4a91      	ldr	r2, [pc, #580]	; (80012f0 <HAL_GPIO_Init+0x2a0>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d04c      	beq.n	800114a <HAL_GPIO_Init+0xfa>
 80010b0:	4a8f      	ldr	r2, [pc, #572]	; (80012f0 <HAL_GPIO_Init+0x2a0>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d863      	bhi.n	800117e <HAL_GPIO_Init+0x12e>
 80010b6:	4a8f      	ldr	r2, [pc, #572]	; (80012f4 <HAL_GPIO_Init+0x2a4>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d046      	beq.n	800114a <HAL_GPIO_Init+0xfa>
 80010bc:	4a8d      	ldr	r2, [pc, #564]	; (80012f4 <HAL_GPIO_Init+0x2a4>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d85d      	bhi.n	800117e <HAL_GPIO_Init+0x12e>
 80010c2:	2b12      	cmp	r3, #18
 80010c4:	d82a      	bhi.n	800111c <HAL_GPIO_Init+0xcc>
 80010c6:	2b12      	cmp	r3, #18
 80010c8:	d859      	bhi.n	800117e <HAL_GPIO_Init+0x12e>
 80010ca:	a201      	add	r2, pc, #4	; (adr r2, 80010d0 <HAL_GPIO_Init+0x80>)
 80010cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d0:	0800114b 	.word	0x0800114b
 80010d4:	08001125 	.word	0x08001125
 80010d8:	08001137 	.word	0x08001137
 80010dc:	08001179 	.word	0x08001179
 80010e0:	0800117f 	.word	0x0800117f
 80010e4:	0800117f 	.word	0x0800117f
 80010e8:	0800117f 	.word	0x0800117f
 80010ec:	0800117f 	.word	0x0800117f
 80010f0:	0800117f 	.word	0x0800117f
 80010f4:	0800117f 	.word	0x0800117f
 80010f8:	0800117f 	.word	0x0800117f
 80010fc:	0800117f 	.word	0x0800117f
 8001100:	0800117f 	.word	0x0800117f
 8001104:	0800117f 	.word	0x0800117f
 8001108:	0800117f 	.word	0x0800117f
 800110c:	0800117f 	.word	0x0800117f
 8001110:	0800117f 	.word	0x0800117f
 8001114:	0800112d 	.word	0x0800112d
 8001118:	08001141 	.word	0x08001141
 800111c:	4a76      	ldr	r2, [pc, #472]	; (80012f8 <HAL_GPIO_Init+0x2a8>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d013      	beq.n	800114a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001122:	e02c      	b.n	800117e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	623b      	str	r3, [r7, #32]
          break;
 800112a:	e029      	b.n	8001180 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	3304      	adds	r3, #4
 8001132:	623b      	str	r3, [r7, #32]
          break;
 8001134:	e024      	b.n	8001180 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	68db      	ldr	r3, [r3, #12]
 800113a:	3308      	adds	r3, #8
 800113c:	623b      	str	r3, [r7, #32]
          break;
 800113e:	e01f      	b.n	8001180 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	330c      	adds	r3, #12
 8001146:	623b      	str	r3, [r7, #32]
          break;
 8001148:	e01a      	b.n	8001180 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	689b      	ldr	r3, [r3, #8]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d102      	bne.n	8001158 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001152:	2304      	movs	r3, #4
 8001154:	623b      	str	r3, [r7, #32]
          break;
 8001156:	e013      	b.n	8001180 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	2b01      	cmp	r3, #1
 800115e:	d105      	bne.n	800116c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001160:	2308      	movs	r3, #8
 8001162:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	69fa      	ldr	r2, [r7, #28]
 8001168:	611a      	str	r2, [r3, #16]
          break;
 800116a:	e009      	b.n	8001180 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800116c:	2308      	movs	r3, #8
 800116e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	69fa      	ldr	r2, [r7, #28]
 8001174:	615a      	str	r2, [r3, #20]
          break;
 8001176:	e003      	b.n	8001180 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001178:	2300      	movs	r3, #0
 800117a:	623b      	str	r3, [r7, #32]
          break;
 800117c:	e000      	b.n	8001180 <HAL_GPIO_Init+0x130>
          break;
 800117e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001180:	69bb      	ldr	r3, [r7, #24]
 8001182:	2bff      	cmp	r3, #255	; 0xff
 8001184:	d801      	bhi.n	800118a <HAL_GPIO_Init+0x13a>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	e001      	b.n	800118e <HAL_GPIO_Init+0x13e>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	3304      	adds	r3, #4
 800118e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	2bff      	cmp	r3, #255	; 0xff
 8001194:	d802      	bhi.n	800119c <HAL_GPIO_Init+0x14c>
 8001196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	e002      	b.n	80011a2 <HAL_GPIO_Init+0x152>
 800119c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119e:	3b08      	subs	r3, #8
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	210f      	movs	r1, #15
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	fa01 f303 	lsl.w	r3, r1, r3
 80011b0:	43db      	mvns	r3, r3
 80011b2:	401a      	ands	r2, r3
 80011b4:	6a39      	ldr	r1, [r7, #32]
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	fa01 f303 	lsl.w	r3, r1, r3
 80011bc:	431a      	orrs	r2, r3
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	f000 80a9 	beq.w	8001322 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80011d0:	4b4a      	ldr	r3, [pc, #296]	; (80012fc <HAL_GPIO_Init+0x2ac>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	4a49      	ldr	r2, [pc, #292]	; (80012fc <HAL_GPIO_Init+0x2ac>)
 80011d6:	f043 0301 	orr.w	r3, r3, #1
 80011da:	6193      	str	r3, [r2, #24]
 80011dc:	4b47      	ldr	r3, [pc, #284]	; (80012fc <HAL_GPIO_Init+0x2ac>)
 80011de:	699b      	ldr	r3, [r3, #24]
 80011e0:	f003 0301 	and.w	r3, r3, #1
 80011e4:	60bb      	str	r3, [r7, #8]
 80011e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80011e8:	4a45      	ldr	r2, [pc, #276]	; (8001300 <HAL_GPIO_Init+0x2b0>)
 80011ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ec:	089b      	lsrs	r3, r3, #2
 80011ee:	3302      	adds	r3, #2
 80011f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f8:	f003 0303 	and.w	r3, r3, #3
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	220f      	movs	r2, #15
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	43db      	mvns	r3, r3
 8001206:	68fa      	ldr	r2, [r7, #12]
 8001208:	4013      	ands	r3, r2
 800120a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	4a3d      	ldr	r2, [pc, #244]	; (8001304 <HAL_GPIO_Init+0x2b4>)
 8001210:	4293      	cmp	r3, r2
 8001212:	d00d      	beq.n	8001230 <HAL_GPIO_Init+0x1e0>
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	4a3c      	ldr	r2, [pc, #240]	; (8001308 <HAL_GPIO_Init+0x2b8>)
 8001218:	4293      	cmp	r3, r2
 800121a:	d007      	beq.n	800122c <HAL_GPIO_Init+0x1dc>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	4a3b      	ldr	r2, [pc, #236]	; (800130c <HAL_GPIO_Init+0x2bc>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d101      	bne.n	8001228 <HAL_GPIO_Init+0x1d8>
 8001224:	2302      	movs	r3, #2
 8001226:	e004      	b.n	8001232 <HAL_GPIO_Init+0x1e2>
 8001228:	2303      	movs	r3, #3
 800122a:	e002      	b.n	8001232 <HAL_GPIO_Init+0x1e2>
 800122c:	2301      	movs	r3, #1
 800122e:	e000      	b.n	8001232 <HAL_GPIO_Init+0x1e2>
 8001230:	2300      	movs	r3, #0
 8001232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001234:	f002 0203 	and.w	r2, r2, #3
 8001238:	0092      	lsls	r2, r2, #2
 800123a:	4093      	lsls	r3, r2
 800123c:	68fa      	ldr	r2, [r7, #12]
 800123e:	4313      	orrs	r3, r2
 8001240:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001242:	492f      	ldr	r1, [pc, #188]	; (8001300 <HAL_GPIO_Init+0x2b0>)
 8001244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001246:	089b      	lsrs	r3, r3, #2
 8001248:	3302      	adds	r3, #2
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d006      	beq.n	800126a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800125c:	4b2c      	ldr	r3, [pc, #176]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	492b      	ldr	r1, [pc, #172]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 8001262:	69bb      	ldr	r3, [r7, #24]
 8001264:	4313      	orrs	r3, r2
 8001266:	600b      	str	r3, [r1, #0]
 8001268:	e006      	b.n	8001278 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800126a:	4b29      	ldr	r3, [pc, #164]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	43db      	mvns	r3, r3
 8001272:	4927      	ldr	r1, [pc, #156]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 8001274:	4013      	ands	r3, r2
 8001276:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d006      	beq.n	8001292 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001284:	4b22      	ldr	r3, [pc, #136]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 8001286:	685a      	ldr	r2, [r3, #4]
 8001288:	4921      	ldr	r1, [pc, #132]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 800128a:	69bb      	ldr	r3, [r7, #24]
 800128c:	4313      	orrs	r3, r2
 800128e:	604b      	str	r3, [r1, #4]
 8001290:	e006      	b.n	80012a0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001292:	4b1f      	ldr	r3, [pc, #124]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 8001294:	685a      	ldr	r2, [r3, #4]
 8001296:	69bb      	ldr	r3, [r7, #24]
 8001298:	43db      	mvns	r3, r3
 800129a:	491d      	ldr	r1, [pc, #116]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 800129c:	4013      	ands	r3, r2
 800129e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d006      	beq.n	80012ba <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012ac:	4b18      	ldr	r3, [pc, #96]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 80012ae:	689a      	ldr	r2, [r3, #8]
 80012b0:	4917      	ldr	r1, [pc, #92]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	608b      	str	r3, [r1, #8]
 80012b8:	e006      	b.n	80012c8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012ba:	4b15      	ldr	r3, [pc, #84]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 80012bc:	689a      	ldr	r2, [r3, #8]
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	43db      	mvns	r3, r3
 80012c2:	4913      	ldr	r1, [pc, #76]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 80012c4:	4013      	ands	r3, r2
 80012c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d01f      	beq.n	8001314 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80012d4:	4b0e      	ldr	r3, [pc, #56]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 80012d6:	68da      	ldr	r2, [r3, #12]
 80012d8:	490d      	ldr	r1, [pc, #52]	; (8001310 <HAL_GPIO_Init+0x2c0>)
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	4313      	orrs	r3, r2
 80012de:	60cb      	str	r3, [r1, #12]
 80012e0:	e01f      	b.n	8001322 <HAL_GPIO_Init+0x2d2>
 80012e2:	bf00      	nop
 80012e4:	10320000 	.word	0x10320000
 80012e8:	10310000 	.word	0x10310000
 80012ec:	10220000 	.word	0x10220000
 80012f0:	10210000 	.word	0x10210000
 80012f4:	10120000 	.word	0x10120000
 80012f8:	10110000 	.word	0x10110000
 80012fc:	40021000 	.word	0x40021000
 8001300:	40010000 	.word	0x40010000
 8001304:	40010800 	.word	0x40010800
 8001308:	40010c00 	.word	0x40010c00
 800130c:	40011000 	.word	0x40011000
 8001310:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001314:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <HAL_GPIO_Init+0x2f4>)
 8001316:	68da      	ldr	r2, [r3, #12]
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	43db      	mvns	r3, r3
 800131c:	4909      	ldr	r1, [pc, #36]	; (8001344 <HAL_GPIO_Init+0x2f4>)
 800131e:	4013      	ands	r3, r2
 8001320:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001324:	3301      	adds	r3, #1
 8001326:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800132e:	fa22 f303 	lsr.w	r3, r2, r3
 8001332:	2b00      	cmp	r3, #0
 8001334:	f47f ae96 	bne.w	8001064 <HAL_GPIO_Init+0x14>
  }
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	372c      	adds	r7, #44	; 0x2c
 800133e:	46bd      	mov	sp, r7
 8001340:	bc80      	pop	{r7}
 8001342:	4770      	bx	lr
 8001344:	40010400 	.word	0x40010400

08001348 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
 8001350:	460b      	mov	r3, r1
 8001352:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	689a      	ldr	r2, [r3, #8]
 8001358:	887b      	ldrh	r3, [r7, #2]
 800135a:	4013      	ands	r3, r2
 800135c:	2b00      	cmp	r3, #0
 800135e:	d002      	beq.n	8001366 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001360:	2301      	movs	r3, #1
 8001362:	73fb      	strb	r3, [r7, #15]
 8001364:	e001      	b.n	800136a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001366:	2300      	movs	r3, #0
 8001368:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800136a:	7bfb      	ldrb	r3, [r7, #15]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	bc80      	pop	{r7}
 8001374:	4770      	bx	lr

08001376 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001376:	b480      	push	{r7}
 8001378:	b083      	sub	sp, #12
 800137a:	af00      	add	r7, sp, #0
 800137c:	6078      	str	r0, [r7, #4]
 800137e:	460b      	mov	r3, r1
 8001380:	807b      	strh	r3, [r7, #2]
 8001382:	4613      	mov	r3, r2
 8001384:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001386:	787b      	ldrb	r3, [r7, #1]
 8001388:	2b00      	cmp	r3, #0
 800138a:	d003      	beq.n	8001394 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800138c:	887a      	ldrh	r2, [r7, #2]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001392:	e003      	b.n	800139c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001394:	887b      	ldrh	r3, [r7, #2]
 8001396:	041a      	lsls	r2, r3, #16
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	611a      	str	r2, [r3, #16]
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bc80      	pop	{r7}
 80013a4:	4770      	bx	lr
	...

080013a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d101      	bne.n	80013ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e272      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	f000 8087 	beq.w	80014d6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013c8:	4b92      	ldr	r3, [pc, #584]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f003 030c 	and.w	r3, r3, #12
 80013d0:	2b04      	cmp	r3, #4
 80013d2:	d00c      	beq.n	80013ee <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013d4:	4b8f      	ldr	r3, [pc, #572]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f003 030c 	and.w	r3, r3, #12
 80013dc:	2b08      	cmp	r3, #8
 80013de:	d112      	bne.n	8001406 <HAL_RCC_OscConfig+0x5e>
 80013e0:	4b8c      	ldr	r3, [pc, #560]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013ec:	d10b      	bne.n	8001406 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013ee:	4b89      	ldr	r3, [pc, #548]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d06c      	beq.n	80014d4 <HAL_RCC_OscConfig+0x12c>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d168      	bne.n	80014d4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e24c      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800140e:	d106      	bne.n	800141e <HAL_RCC_OscConfig+0x76>
 8001410:	4b80      	ldr	r3, [pc, #512]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a7f      	ldr	r2, [pc, #508]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001416:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800141a:	6013      	str	r3, [r2, #0]
 800141c:	e02e      	b.n	800147c <HAL_RCC_OscConfig+0xd4>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d10c      	bne.n	8001440 <HAL_RCC_OscConfig+0x98>
 8001426:	4b7b      	ldr	r3, [pc, #492]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a7a      	ldr	r2, [pc, #488]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 800142c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001430:	6013      	str	r3, [r2, #0]
 8001432:	4b78      	ldr	r3, [pc, #480]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a77      	ldr	r2, [pc, #476]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001438:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800143c:	6013      	str	r3, [r2, #0]
 800143e:	e01d      	b.n	800147c <HAL_RCC_OscConfig+0xd4>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001448:	d10c      	bne.n	8001464 <HAL_RCC_OscConfig+0xbc>
 800144a:	4b72      	ldr	r3, [pc, #456]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a71      	ldr	r2, [pc, #452]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001450:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001454:	6013      	str	r3, [r2, #0]
 8001456:	4b6f      	ldr	r3, [pc, #444]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a6e      	ldr	r2, [pc, #440]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 800145c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001460:	6013      	str	r3, [r2, #0]
 8001462:	e00b      	b.n	800147c <HAL_RCC_OscConfig+0xd4>
 8001464:	4b6b      	ldr	r3, [pc, #428]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a6a      	ldr	r2, [pc, #424]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 800146a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800146e:	6013      	str	r3, [r2, #0]
 8001470:	4b68      	ldr	r3, [pc, #416]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a67      	ldr	r2, [pc, #412]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001476:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800147a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d013      	beq.n	80014ac <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001484:	f7ff fca8 	bl	8000dd8 <HAL_GetTick>
 8001488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800148c:	f7ff fca4 	bl	8000dd8 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b64      	cmp	r3, #100	; 0x64
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e200      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800149e:	4b5d      	ldr	r3, [pc, #372]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d0f0      	beq.n	800148c <HAL_RCC_OscConfig+0xe4>
 80014aa:	e014      	b.n	80014d6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ac:	f7ff fc94 	bl	8000dd8 <HAL_GetTick>
 80014b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014b2:	e008      	b.n	80014c6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014b4:	f7ff fc90 	bl	8000dd8 <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	2b64      	cmp	r3, #100	; 0x64
 80014c0:	d901      	bls.n	80014c6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80014c2:	2303      	movs	r3, #3
 80014c4:	e1ec      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014c6:	4b53      	ldr	r3, [pc, #332]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d1f0      	bne.n	80014b4 <HAL_RCC_OscConfig+0x10c>
 80014d2:	e000      	b.n	80014d6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d063      	beq.n	80015aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014e2:	4b4c      	ldr	r3, [pc, #304]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f003 030c 	and.w	r3, r3, #12
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d00b      	beq.n	8001506 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80014ee:	4b49      	ldr	r3, [pc, #292]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f003 030c 	and.w	r3, r3, #12
 80014f6:	2b08      	cmp	r3, #8
 80014f8:	d11c      	bne.n	8001534 <HAL_RCC_OscConfig+0x18c>
 80014fa:	4b46      	ldr	r3, [pc, #280]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001502:	2b00      	cmp	r3, #0
 8001504:	d116      	bne.n	8001534 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001506:	4b43      	ldr	r3, [pc, #268]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0302 	and.w	r3, r3, #2
 800150e:	2b00      	cmp	r3, #0
 8001510:	d005      	beq.n	800151e <HAL_RCC_OscConfig+0x176>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	691b      	ldr	r3, [r3, #16]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d001      	beq.n	800151e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e1c0      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800151e:	4b3d      	ldr	r3, [pc, #244]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	695b      	ldr	r3, [r3, #20]
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	4939      	ldr	r1, [pc, #228]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 800152e:	4313      	orrs	r3, r2
 8001530:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001532:	e03a      	b.n	80015aa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	691b      	ldr	r3, [r3, #16]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d020      	beq.n	800157e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800153c:	4b36      	ldr	r3, [pc, #216]	; (8001618 <HAL_RCC_OscConfig+0x270>)
 800153e:	2201      	movs	r2, #1
 8001540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001542:	f7ff fc49 	bl	8000dd8 <HAL_GetTick>
 8001546:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001548:	e008      	b.n	800155c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800154a:	f7ff fc45 	bl	8000dd8 <HAL_GetTick>
 800154e:	4602      	mov	r2, r0
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	2b02      	cmp	r3, #2
 8001556:	d901      	bls.n	800155c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001558:	2303      	movs	r3, #3
 800155a:	e1a1      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800155c:	4b2d      	ldr	r3, [pc, #180]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 0302 	and.w	r3, r3, #2
 8001564:	2b00      	cmp	r3, #0
 8001566:	d0f0      	beq.n	800154a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001568:	4b2a      	ldr	r3, [pc, #168]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	695b      	ldr	r3, [r3, #20]
 8001574:	00db      	lsls	r3, r3, #3
 8001576:	4927      	ldr	r1, [pc, #156]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 8001578:	4313      	orrs	r3, r2
 800157a:	600b      	str	r3, [r1, #0]
 800157c:	e015      	b.n	80015aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800157e:	4b26      	ldr	r3, [pc, #152]	; (8001618 <HAL_RCC_OscConfig+0x270>)
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001584:	f7ff fc28 	bl	8000dd8 <HAL_GetTick>
 8001588:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800158a:	e008      	b.n	800159e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800158c:	f7ff fc24 	bl	8000dd8 <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	2b02      	cmp	r3, #2
 8001598:	d901      	bls.n	800159e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e180      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800159e:	4b1d      	ldr	r3, [pc, #116]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d1f0      	bne.n	800158c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f003 0308 	and.w	r3, r3, #8
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d03a      	beq.n	800162c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d019      	beq.n	80015f2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015be:	4b17      	ldr	r3, [pc, #92]	; (800161c <HAL_RCC_OscConfig+0x274>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015c4:	f7ff fc08 	bl	8000dd8 <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015cc:	f7ff fc04 	bl	8000dd8 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e160      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015de:	4b0d      	ldr	r3, [pc, #52]	; (8001614 <HAL_RCC_OscConfig+0x26c>)
 80015e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e2:	f003 0302 	and.w	r3, r3, #2
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d0f0      	beq.n	80015cc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80015ea:	2001      	movs	r0, #1
 80015ec:	f000 faa6 	bl	8001b3c <RCC_Delay>
 80015f0:	e01c      	b.n	800162c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015f2:	4b0a      	ldr	r3, [pc, #40]	; (800161c <HAL_RCC_OscConfig+0x274>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f8:	f7ff fbee 	bl	8000dd8 <HAL_GetTick>
 80015fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015fe:	e00f      	b.n	8001620 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001600:	f7ff fbea 	bl	8000dd8 <HAL_GetTick>
 8001604:	4602      	mov	r2, r0
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b02      	cmp	r3, #2
 800160c:	d908      	bls.n	8001620 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e146      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
 8001612:	bf00      	nop
 8001614:	40021000 	.word	0x40021000
 8001618:	42420000 	.word	0x42420000
 800161c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001620:	4b92      	ldr	r3, [pc, #584]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 8001622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001624:	f003 0302 	and.w	r3, r3, #2
 8001628:	2b00      	cmp	r3, #0
 800162a:	d1e9      	bne.n	8001600 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0304 	and.w	r3, r3, #4
 8001634:	2b00      	cmp	r3, #0
 8001636:	f000 80a6 	beq.w	8001786 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800163a:	2300      	movs	r3, #0
 800163c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800163e:	4b8b      	ldr	r3, [pc, #556]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 8001640:	69db      	ldr	r3, [r3, #28]
 8001642:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d10d      	bne.n	8001666 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800164a:	4b88      	ldr	r3, [pc, #544]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 800164c:	69db      	ldr	r3, [r3, #28]
 800164e:	4a87      	ldr	r2, [pc, #540]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 8001650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001654:	61d3      	str	r3, [r2, #28]
 8001656:	4b85      	ldr	r3, [pc, #532]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 8001658:	69db      	ldr	r3, [r3, #28]
 800165a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001662:	2301      	movs	r3, #1
 8001664:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001666:	4b82      	ldr	r3, [pc, #520]	; (8001870 <HAL_RCC_OscConfig+0x4c8>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800166e:	2b00      	cmp	r3, #0
 8001670:	d118      	bne.n	80016a4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001672:	4b7f      	ldr	r3, [pc, #508]	; (8001870 <HAL_RCC_OscConfig+0x4c8>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a7e      	ldr	r2, [pc, #504]	; (8001870 <HAL_RCC_OscConfig+0x4c8>)
 8001678:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800167c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800167e:	f7ff fbab 	bl	8000dd8 <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001686:	f7ff fba7 	bl	8000dd8 <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b64      	cmp	r3, #100	; 0x64
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e103      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001698:	4b75      	ldr	r3, [pc, #468]	; (8001870 <HAL_RCC_OscConfig+0x4c8>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d0f0      	beq.n	8001686 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d106      	bne.n	80016ba <HAL_RCC_OscConfig+0x312>
 80016ac:	4b6f      	ldr	r3, [pc, #444]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80016ae:	6a1b      	ldr	r3, [r3, #32]
 80016b0:	4a6e      	ldr	r2, [pc, #440]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80016b2:	f043 0301 	orr.w	r3, r3, #1
 80016b6:	6213      	str	r3, [r2, #32]
 80016b8:	e02d      	b.n	8001716 <HAL_RCC_OscConfig+0x36e>
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d10c      	bne.n	80016dc <HAL_RCC_OscConfig+0x334>
 80016c2:	4b6a      	ldr	r3, [pc, #424]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80016c4:	6a1b      	ldr	r3, [r3, #32]
 80016c6:	4a69      	ldr	r2, [pc, #420]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80016c8:	f023 0301 	bic.w	r3, r3, #1
 80016cc:	6213      	str	r3, [r2, #32]
 80016ce:	4b67      	ldr	r3, [pc, #412]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80016d0:	6a1b      	ldr	r3, [r3, #32]
 80016d2:	4a66      	ldr	r2, [pc, #408]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80016d4:	f023 0304 	bic.w	r3, r3, #4
 80016d8:	6213      	str	r3, [r2, #32]
 80016da:	e01c      	b.n	8001716 <HAL_RCC_OscConfig+0x36e>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	2b05      	cmp	r3, #5
 80016e2:	d10c      	bne.n	80016fe <HAL_RCC_OscConfig+0x356>
 80016e4:	4b61      	ldr	r3, [pc, #388]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80016e6:	6a1b      	ldr	r3, [r3, #32]
 80016e8:	4a60      	ldr	r2, [pc, #384]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80016ea:	f043 0304 	orr.w	r3, r3, #4
 80016ee:	6213      	str	r3, [r2, #32]
 80016f0:	4b5e      	ldr	r3, [pc, #376]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80016f2:	6a1b      	ldr	r3, [r3, #32]
 80016f4:	4a5d      	ldr	r2, [pc, #372]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80016f6:	f043 0301 	orr.w	r3, r3, #1
 80016fa:	6213      	str	r3, [r2, #32]
 80016fc:	e00b      	b.n	8001716 <HAL_RCC_OscConfig+0x36e>
 80016fe:	4b5b      	ldr	r3, [pc, #364]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 8001700:	6a1b      	ldr	r3, [r3, #32]
 8001702:	4a5a      	ldr	r2, [pc, #360]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 8001704:	f023 0301 	bic.w	r3, r3, #1
 8001708:	6213      	str	r3, [r2, #32]
 800170a:	4b58      	ldr	r3, [pc, #352]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 800170c:	6a1b      	ldr	r3, [r3, #32]
 800170e:	4a57      	ldr	r2, [pc, #348]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 8001710:	f023 0304 	bic.w	r3, r3, #4
 8001714:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d015      	beq.n	800174a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800171e:	f7ff fb5b 	bl	8000dd8 <HAL_GetTick>
 8001722:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001724:	e00a      	b.n	800173c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001726:	f7ff fb57 	bl	8000dd8 <HAL_GetTick>
 800172a:	4602      	mov	r2, r0
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	f241 3288 	movw	r2, #5000	; 0x1388
 8001734:	4293      	cmp	r3, r2
 8001736:	d901      	bls.n	800173c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001738:	2303      	movs	r3, #3
 800173a:	e0b1      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800173c:	4b4b      	ldr	r3, [pc, #300]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 800173e:	6a1b      	ldr	r3, [r3, #32]
 8001740:	f003 0302 	and.w	r3, r3, #2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d0ee      	beq.n	8001726 <HAL_RCC_OscConfig+0x37e>
 8001748:	e014      	b.n	8001774 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800174a:	f7ff fb45 	bl	8000dd8 <HAL_GetTick>
 800174e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001750:	e00a      	b.n	8001768 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001752:	f7ff fb41 	bl	8000dd8 <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001760:	4293      	cmp	r3, r2
 8001762:	d901      	bls.n	8001768 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001764:	2303      	movs	r3, #3
 8001766:	e09b      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001768:	4b40      	ldr	r3, [pc, #256]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 800176a:	6a1b      	ldr	r3, [r3, #32]
 800176c:	f003 0302 	and.w	r3, r3, #2
 8001770:	2b00      	cmp	r3, #0
 8001772:	d1ee      	bne.n	8001752 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001774:	7dfb      	ldrb	r3, [r7, #23]
 8001776:	2b01      	cmp	r3, #1
 8001778:	d105      	bne.n	8001786 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800177a:	4b3c      	ldr	r3, [pc, #240]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 800177c:	69db      	ldr	r3, [r3, #28]
 800177e:	4a3b      	ldr	r2, [pc, #236]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 8001780:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001784:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	69db      	ldr	r3, [r3, #28]
 800178a:	2b00      	cmp	r3, #0
 800178c:	f000 8087 	beq.w	800189e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001790:	4b36      	ldr	r3, [pc, #216]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f003 030c 	and.w	r3, r3, #12
 8001798:	2b08      	cmp	r3, #8
 800179a:	d061      	beq.n	8001860 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	69db      	ldr	r3, [r3, #28]
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d146      	bne.n	8001832 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017a4:	4b33      	ldr	r3, [pc, #204]	; (8001874 <HAL_RCC_OscConfig+0x4cc>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017aa:	f7ff fb15 	bl	8000dd8 <HAL_GetTick>
 80017ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017b0:	e008      	b.n	80017c4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017b2:	f7ff fb11 	bl	8000dd8 <HAL_GetTick>
 80017b6:	4602      	mov	r2, r0
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	2b02      	cmp	r3, #2
 80017be:	d901      	bls.n	80017c4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80017c0:	2303      	movs	r3, #3
 80017c2:	e06d      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017c4:	4b29      	ldr	r3, [pc, #164]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d1f0      	bne.n	80017b2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a1b      	ldr	r3, [r3, #32]
 80017d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017d8:	d108      	bne.n	80017ec <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017da:	4b24      	ldr	r3, [pc, #144]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	4921      	ldr	r1, [pc, #132]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80017e8:	4313      	orrs	r3, r2
 80017ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017ec:	4b1f      	ldr	r3, [pc, #124]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6a19      	ldr	r1, [r3, #32]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fc:	430b      	orrs	r3, r1
 80017fe:	491b      	ldr	r1, [pc, #108]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 8001800:	4313      	orrs	r3, r2
 8001802:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001804:	4b1b      	ldr	r3, [pc, #108]	; (8001874 <HAL_RCC_OscConfig+0x4cc>)
 8001806:	2201      	movs	r2, #1
 8001808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800180a:	f7ff fae5 	bl	8000dd8 <HAL_GetTick>
 800180e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001810:	e008      	b.n	8001824 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001812:	f7ff fae1 	bl	8000dd8 <HAL_GetTick>
 8001816:	4602      	mov	r2, r0
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d901      	bls.n	8001824 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e03d      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001824:	4b11      	ldr	r3, [pc, #68]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800182c:	2b00      	cmp	r3, #0
 800182e:	d0f0      	beq.n	8001812 <HAL_RCC_OscConfig+0x46a>
 8001830:	e035      	b.n	800189e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001832:	4b10      	ldr	r3, [pc, #64]	; (8001874 <HAL_RCC_OscConfig+0x4cc>)
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001838:	f7ff face 	bl	8000dd8 <HAL_GetTick>
 800183c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800183e:	e008      	b.n	8001852 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001840:	f7ff faca 	bl	8000dd8 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	2b02      	cmp	r3, #2
 800184c:	d901      	bls.n	8001852 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e026      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001852:	4b06      	ldr	r3, [pc, #24]	; (800186c <HAL_RCC_OscConfig+0x4c4>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d1f0      	bne.n	8001840 <HAL_RCC_OscConfig+0x498>
 800185e:	e01e      	b.n	800189e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	69db      	ldr	r3, [r3, #28]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d107      	bne.n	8001878 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e019      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
 800186c:	40021000 	.word	0x40021000
 8001870:	40007000 	.word	0x40007000
 8001874:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001878:	4b0b      	ldr	r3, [pc, #44]	; (80018a8 <HAL_RCC_OscConfig+0x500>)
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a1b      	ldr	r3, [r3, #32]
 8001888:	429a      	cmp	r2, r3
 800188a:	d106      	bne.n	800189a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001896:	429a      	cmp	r2, r3
 8001898:	d001      	beq.n	800189e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e000      	b.n	80018a0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800189e:	2300      	movs	r3, #0
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3718      	adds	r7, #24
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40021000 	.word	0x40021000

080018ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d101      	bne.n	80018c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e0d0      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018c0:	4b6a      	ldr	r3, [pc, #424]	; (8001a6c <HAL_RCC_ClockConfig+0x1c0>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0307 	and.w	r3, r3, #7
 80018c8:	683a      	ldr	r2, [r7, #0]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d910      	bls.n	80018f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ce:	4b67      	ldr	r3, [pc, #412]	; (8001a6c <HAL_RCC_ClockConfig+0x1c0>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f023 0207 	bic.w	r2, r3, #7
 80018d6:	4965      	ldr	r1, [pc, #404]	; (8001a6c <HAL_RCC_ClockConfig+0x1c0>)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	4313      	orrs	r3, r2
 80018dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018de:	4b63      	ldr	r3, [pc, #396]	; (8001a6c <HAL_RCC_ClockConfig+0x1c0>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	683a      	ldr	r2, [r7, #0]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d001      	beq.n	80018f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80018ec:	2301      	movs	r3, #1
 80018ee:	e0b8      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	f003 0302 	and.w	r3, r3, #2
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d020      	beq.n	800193e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0304 	and.w	r3, r3, #4
 8001904:	2b00      	cmp	r3, #0
 8001906:	d005      	beq.n	8001914 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001908:	4b59      	ldr	r3, [pc, #356]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	4a58      	ldr	r2, [pc, #352]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 800190e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001912:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0308 	and.w	r3, r3, #8
 800191c:	2b00      	cmp	r3, #0
 800191e:	d005      	beq.n	800192c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001920:	4b53      	ldr	r3, [pc, #332]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	4a52      	ldr	r2, [pc, #328]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 8001926:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800192a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800192c:	4b50      	ldr	r3, [pc, #320]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	494d      	ldr	r1, [pc, #308]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 800193a:	4313      	orrs	r3, r2
 800193c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	2b00      	cmp	r3, #0
 8001948:	d040      	beq.n	80019cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	2b01      	cmp	r3, #1
 8001950:	d107      	bne.n	8001962 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001952:	4b47      	ldr	r3, [pc, #284]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d115      	bne.n	800198a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e07f      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	2b02      	cmp	r3, #2
 8001968:	d107      	bne.n	800197a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800196a:	4b41      	ldr	r3, [pc, #260]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001972:	2b00      	cmp	r3, #0
 8001974:	d109      	bne.n	800198a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e073      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800197a:	4b3d      	ldr	r3, [pc, #244]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f003 0302 	and.w	r3, r3, #2
 8001982:	2b00      	cmp	r3, #0
 8001984:	d101      	bne.n	800198a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e06b      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800198a:	4b39      	ldr	r3, [pc, #228]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f023 0203 	bic.w	r2, r3, #3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	4936      	ldr	r1, [pc, #216]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 8001998:	4313      	orrs	r3, r2
 800199a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800199c:	f7ff fa1c 	bl	8000dd8 <HAL_GetTick>
 80019a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019a2:	e00a      	b.n	80019ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019a4:	f7ff fa18 	bl	8000dd8 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80019b2:	4293      	cmp	r3, r2
 80019b4:	d901      	bls.n	80019ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019b6:	2303      	movs	r3, #3
 80019b8:	e053      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019ba:	4b2d      	ldr	r3, [pc, #180]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f003 020c 	and.w	r2, r3, #12
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d1eb      	bne.n	80019a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019cc:	4b27      	ldr	r3, [pc, #156]	; (8001a6c <HAL_RCC_ClockConfig+0x1c0>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0307 	and.w	r3, r3, #7
 80019d4:	683a      	ldr	r2, [r7, #0]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d210      	bcs.n	80019fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019da:	4b24      	ldr	r3, [pc, #144]	; (8001a6c <HAL_RCC_ClockConfig+0x1c0>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f023 0207 	bic.w	r2, r3, #7
 80019e2:	4922      	ldr	r1, [pc, #136]	; (8001a6c <HAL_RCC_ClockConfig+0x1c0>)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ea:	4b20      	ldr	r3, [pc, #128]	; (8001a6c <HAL_RCC_ClockConfig+0x1c0>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0307 	and.w	r3, r3, #7
 80019f2:	683a      	ldr	r2, [r7, #0]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d001      	beq.n	80019fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e032      	b.n	8001a62 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0304 	and.w	r3, r3, #4
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d008      	beq.n	8001a1a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a08:	4b19      	ldr	r3, [pc, #100]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	4916      	ldr	r1, [pc, #88]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 8001a16:	4313      	orrs	r3, r2
 8001a18:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f003 0308 	and.w	r3, r3, #8
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d009      	beq.n	8001a3a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a26:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	490e      	ldr	r1, [pc, #56]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 8001a36:	4313      	orrs	r3, r2
 8001a38:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a3a:	f000 f821 	bl	8001a80 <HAL_RCC_GetSysClockFreq>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <HAL_RCC_ClockConfig+0x1c4>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	091b      	lsrs	r3, r3, #4
 8001a46:	f003 030f 	and.w	r3, r3, #15
 8001a4a:	490a      	ldr	r1, [pc, #40]	; (8001a74 <HAL_RCC_ClockConfig+0x1c8>)
 8001a4c:	5ccb      	ldrb	r3, [r1, r3]
 8001a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a52:	4a09      	ldr	r2, [pc, #36]	; (8001a78 <HAL_RCC_ClockConfig+0x1cc>)
 8001a54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a56:	4b09      	ldr	r3, [pc, #36]	; (8001a7c <HAL_RCC_ClockConfig+0x1d0>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff f97a 	bl	8000d54 <HAL_InitTick>

  return HAL_OK;
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3710      	adds	r7, #16
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40022000 	.word	0x40022000
 8001a70:	40021000 	.word	0x40021000
 8001a74:	080023c0 	.word	0x080023c0
 8001a78:	20000080 	.word	0x20000080
 8001a7c:	20000088 	.word	0x20000088

08001a80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a80:	b490      	push	{r4, r7}
 8001a82:	b08a      	sub	sp, #40	; 0x28
 8001a84:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a86:	4b29      	ldr	r3, [pc, #164]	; (8001b2c <HAL_RCC_GetSysClockFreq+0xac>)
 8001a88:	1d3c      	adds	r4, r7, #4
 8001a8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001a90:	f240 2301 	movw	r3, #513	; 0x201
 8001a94:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a96:	2300      	movs	r3, #0
 8001a98:	61fb      	str	r3, [r7, #28]
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61bb      	str	r3, [r7, #24]
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	627b      	str	r3, [r7, #36]	; 0x24
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001aaa:	4b21      	ldr	r3, [pc, #132]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	f003 030c 	and.w	r3, r3, #12
 8001ab6:	2b04      	cmp	r3, #4
 8001ab8:	d002      	beq.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x40>
 8001aba:	2b08      	cmp	r3, #8
 8001abc:	d003      	beq.n	8001ac6 <HAL_RCC_GetSysClockFreq+0x46>
 8001abe:	e02b      	b.n	8001b18 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ac0:	4b1c      	ldr	r3, [pc, #112]	; (8001b34 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ac2:	623b      	str	r3, [r7, #32]
      break;
 8001ac4:	e02b      	b.n	8001b1e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	0c9b      	lsrs	r3, r3, #18
 8001aca:	f003 030f 	and.w	r3, r3, #15
 8001ace:	3328      	adds	r3, #40	; 0x28
 8001ad0:	443b      	add	r3, r7
 8001ad2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001ad6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d012      	beq.n	8001b08 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ae2:	4b13      	ldr	r3, [pc, #76]	; (8001b30 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	0c5b      	lsrs	r3, r3, #17
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	3328      	adds	r3, #40	; 0x28
 8001aee:	443b      	add	r3, r7
 8001af0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001af4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	4a0e      	ldr	r2, [pc, #56]	; (8001b34 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001afa:	fb03 f202 	mul.w	r2, r3, r2
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b04:	627b      	str	r3, [r7, #36]	; 0x24
 8001b06:	e004      	b.n	8001b12 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	4a0b      	ldr	r2, [pc, #44]	; (8001b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b0c:	fb02 f303 	mul.w	r3, r2, r3
 8001b10:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b14:	623b      	str	r3, [r7, #32]
      break;
 8001b16:	e002      	b.n	8001b1e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001b18:	4b06      	ldr	r3, [pc, #24]	; (8001b34 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001b1a:	623b      	str	r3, [r7, #32]
      break;
 8001b1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b1e:	6a3b      	ldr	r3, [r7, #32]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3728      	adds	r7, #40	; 0x28
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bc90      	pop	{r4, r7}
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	080023b0 	.word	0x080023b0
 8001b30:	40021000 	.word	0x40021000
 8001b34:	007a1200 	.word	0x007a1200
 8001b38:	003d0900 	.word	0x003d0900

08001b3c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b44:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <RCC_Delay+0x34>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a0a      	ldr	r2, [pc, #40]	; (8001b74 <RCC_Delay+0x38>)
 8001b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b4e:	0a5b      	lsrs	r3, r3, #9
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	fb02 f303 	mul.w	r3, r2, r3
 8001b56:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b58:	bf00      	nop
  }
  while (Delay --);
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	1e5a      	subs	r2, r3, #1
 8001b5e:	60fa      	str	r2, [r7, #12]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d1f9      	bne.n	8001b58 <RCC_Delay+0x1c>
}
 8001b64:	bf00      	nop
 8001b66:	bf00      	nop
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr
 8001b70:	20000080 	.word	0x20000080
 8001b74:	10624dd3 	.word	0x10624dd3

08001b78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d101      	bne.n	8001b8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e041      	b.n	8001c0e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d106      	bne.n	8001ba4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f7fe ff62 	bl	8000a68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2202      	movs	r2, #2
 8001ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	3304      	adds	r3, #4
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4610      	mov	r0, r2
 8001bb8:	f000 fa6a 	bl	8002090 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
	...

08001c18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b085      	sub	sp, #20
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d001      	beq.n	8001c30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e035      	b.n	8001c9c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2202      	movs	r2, #2
 8001c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	68da      	ldr	r2, [r3, #12]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f042 0201 	orr.w	r2, r2, #1
 8001c46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a16      	ldr	r2, [pc, #88]	; (8001ca8 <HAL_TIM_Base_Start_IT+0x90>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d009      	beq.n	8001c66 <HAL_TIM_Base_Start_IT+0x4e>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c5a:	d004      	beq.n	8001c66 <HAL_TIM_Base_Start_IT+0x4e>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a12      	ldr	r2, [pc, #72]	; (8001cac <HAL_TIM_Base_Start_IT+0x94>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d111      	bne.n	8001c8a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	f003 0307 	and.w	r3, r3, #7
 8001c70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2b06      	cmp	r3, #6
 8001c76:	d010      	beq.n	8001c9a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f042 0201 	orr.w	r2, r2, #1
 8001c86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c88:	e007      	b.n	8001c9a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f042 0201 	orr.w	r2, r2, #1
 8001c98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3714      	adds	r7, #20
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bc80      	pop	{r7}
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	40012c00 	.word	0x40012c00
 8001cac:	40000400 	.word	0x40000400

08001cb0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	691b      	ldr	r3, [r3, #16]
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d122      	bne.n	8001d0c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	68db      	ldr	r3, [r3, #12]
 8001ccc:	f003 0302 	and.w	r3, r3, #2
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d11b      	bne.n	8001d0c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f06f 0202 	mvn.w	r2, #2
 8001cdc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	699b      	ldr	r3, [r3, #24]
 8001cea:	f003 0303 	and.w	r3, r3, #3
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d003      	beq.n	8001cfa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f000 f9b1 	bl	800205a <HAL_TIM_IC_CaptureCallback>
 8001cf8:	e005      	b.n	8001d06 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cfa:	6878      	ldr	r0, [r7, #4]
 8001cfc:	f000 f9a4 	bl	8002048 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d00:	6878      	ldr	r0, [r7, #4]
 8001d02:	f000 f9b3 	bl	800206c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	f003 0304 	and.w	r3, r3, #4
 8001d16:	2b04      	cmp	r3, #4
 8001d18:	d122      	bne.n	8001d60 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	f003 0304 	and.w	r3, r3, #4
 8001d24:	2b04      	cmp	r3, #4
 8001d26:	d11b      	bne.n	8001d60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f06f 0204 	mvn.w	r2, #4
 8001d30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2202      	movs	r2, #2
 8001d36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	699b      	ldr	r3, [r3, #24]
 8001d3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d003      	beq.n	8001d4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f000 f987 	bl	800205a <HAL_TIM_IC_CaptureCallback>
 8001d4c:	e005      	b.n	8001d5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f000 f97a 	bl	8002048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f000 f989 	bl	800206c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	691b      	ldr	r3, [r3, #16]
 8001d66:	f003 0308 	and.w	r3, r3, #8
 8001d6a:	2b08      	cmp	r3, #8
 8001d6c:	d122      	bne.n	8001db4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	68db      	ldr	r3, [r3, #12]
 8001d74:	f003 0308 	and.w	r3, r3, #8
 8001d78:	2b08      	cmp	r3, #8
 8001d7a:	d11b      	bne.n	8001db4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f06f 0208 	mvn.w	r2, #8
 8001d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2204      	movs	r2, #4
 8001d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	69db      	ldr	r3, [r3, #28]
 8001d92:	f003 0303 	and.w	r3, r3, #3
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d003      	beq.n	8001da2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f000 f95d 	bl	800205a <HAL_TIM_IC_CaptureCallback>
 8001da0:	e005      	b.n	8001dae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 f950 	bl	8002048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001da8:	6878      	ldr	r0, [r7, #4]
 8001daa:	f000 f95f 	bl	800206c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2200      	movs	r2, #0
 8001db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	f003 0310 	and.w	r3, r3, #16
 8001dbe:	2b10      	cmp	r3, #16
 8001dc0:	d122      	bne.n	8001e08 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	f003 0310 	and.w	r3, r3, #16
 8001dcc:	2b10      	cmp	r3, #16
 8001dce:	d11b      	bne.n	8001e08 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f06f 0210 	mvn.w	r2, #16
 8001dd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2208      	movs	r2, #8
 8001dde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	69db      	ldr	r3, [r3, #28]
 8001de6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d003      	beq.n	8001df6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f000 f933 	bl	800205a <HAL_TIM_IC_CaptureCallback>
 8001df4:	e005      	b.n	8001e02 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001df6:	6878      	ldr	r0, [r7, #4]
 8001df8:	f000 f926 	bl	8002048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f000 f935 	bl	800206c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	691b      	ldr	r3, [r3, #16]
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d10e      	bne.n	8001e34 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d107      	bne.n	8001e34 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f06f 0201 	mvn.w	r2, #1
 8001e2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f7fe ff22 	bl	8000c78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	691b      	ldr	r3, [r3, #16]
 8001e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e3e:	2b80      	cmp	r3, #128	; 0x80
 8001e40:	d10e      	bne.n	8001e60 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e4c:	2b80      	cmp	r3, #128	; 0x80
 8001e4e:	d107      	bne.n	8001e60 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 fa67 	bl	800232e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e6a:	2b40      	cmp	r3, #64	; 0x40
 8001e6c:	d10e      	bne.n	8001e8c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e78:	2b40      	cmp	r3, #64	; 0x40
 8001e7a:	d107      	bne.n	8001e8c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f000 f8f9 	bl	800207e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	f003 0320 	and.w	r3, r3, #32
 8001e96:	2b20      	cmp	r3, #32
 8001e98:	d10e      	bne.n	8001eb8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	f003 0320 	and.w	r3, r3, #32
 8001ea4:	2b20      	cmp	r3, #32
 8001ea6:	d107      	bne.n	8001eb8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f06f 0220 	mvn.w	r2, #32
 8001eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001eb2:	6878      	ldr	r0, [r7, #4]
 8001eb4:	f000 fa32 	bl	800231c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001eb8:	bf00      	nop
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d101      	bne.n	8001ed8 <HAL_TIM_ConfigClockSource+0x18>
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	e0b3      	b.n	8002040 <HAL_TIM_ConfigClockSource+0x180>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2202      	movs	r2, #2
 8001ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001ef6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001efe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	68fa      	ldr	r2, [r7, #12]
 8001f06:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f10:	d03e      	beq.n	8001f90 <HAL_TIM_ConfigClockSource+0xd0>
 8001f12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f16:	f200 8087 	bhi.w	8002028 <HAL_TIM_ConfigClockSource+0x168>
 8001f1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f1e:	f000 8085 	beq.w	800202c <HAL_TIM_ConfigClockSource+0x16c>
 8001f22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f26:	d87f      	bhi.n	8002028 <HAL_TIM_ConfigClockSource+0x168>
 8001f28:	2b70      	cmp	r3, #112	; 0x70
 8001f2a:	d01a      	beq.n	8001f62 <HAL_TIM_ConfigClockSource+0xa2>
 8001f2c:	2b70      	cmp	r3, #112	; 0x70
 8001f2e:	d87b      	bhi.n	8002028 <HAL_TIM_ConfigClockSource+0x168>
 8001f30:	2b60      	cmp	r3, #96	; 0x60
 8001f32:	d050      	beq.n	8001fd6 <HAL_TIM_ConfigClockSource+0x116>
 8001f34:	2b60      	cmp	r3, #96	; 0x60
 8001f36:	d877      	bhi.n	8002028 <HAL_TIM_ConfigClockSource+0x168>
 8001f38:	2b50      	cmp	r3, #80	; 0x50
 8001f3a:	d03c      	beq.n	8001fb6 <HAL_TIM_ConfigClockSource+0xf6>
 8001f3c:	2b50      	cmp	r3, #80	; 0x50
 8001f3e:	d873      	bhi.n	8002028 <HAL_TIM_ConfigClockSource+0x168>
 8001f40:	2b40      	cmp	r3, #64	; 0x40
 8001f42:	d058      	beq.n	8001ff6 <HAL_TIM_ConfigClockSource+0x136>
 8001f44:	2b40      	cmp	r3, #64	; 0x40
 8001f46:	d86f      	bhi.n	8002028 <HAL_TIM_ConfigClockSource+0x168>
 8001f48:	2b30      	cmp	r3, #48	; 0x30
 8001f4a:	d064      	beq.n	8002016 <HAL_TIM_ConfigClockSource+0x156>
 8001f4c:	2b30      	cmp	r3, #48	; 0x30
 8001f4e:	d86b      	bhi.n	8002028 <HAL_TIM_ConfigClockSource+0x168>
 8001f50:	2b20      	cmp	r3, #32
 8001f52:	d060      	beq.n	8002016 <HAL_TIM_ConfigClockSource+0x156>
 8001f54:	2b20      	cmp	r3, #32
 8001f56:	d867      	bhi.n	8002028 <HAL_TIM_ConfigClockSource+0x168>
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d05c      	beq.n	8002016 <HAL_TIM_ConfigClockSource+0x156>
 8001f5c:	2b10      	cmp	r3, #16
 8001f5e:	d05a      	beq.n	8002016 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001f60:	e062      	b.n	8002028 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6818      	ldr	r0, [r3, #0]
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	6899      	ldr	r1, [r3, #8]
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685a      	ldr	r2, [r3, #4]
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	f000 f95c 	bl	800222e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001f84:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68fa      	ldr	r2, [r7, #12]
 8001f8c:	609a      	str	r2, [r3, #8]
      break;
 8001f8e:	e04e      	b.n	800202e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6818      	ldr	r0, [r3, #0]
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	6899      	ldr	r1, [r3, #8]
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	f000 f945 	bl	800222e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	689a      	ldr	r2, [r3, #8]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001fb2:	609a      	str	r2, [r3, #8]
      break;
 8001fb4:	e03b      	b.n	800202e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6818      	ldr	r0, [r3, #0]
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	6859      	ldr	r1, [r3, #4]
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	f000 f8bc 	bl	8002140 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2150      	movs	r1, #80	; 0x50
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f000 f913 	bl	80021fa <TIM_ITRx_SetConfig>
      break;
 8001fd4:	e02b      	b.n	800202e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6818      	ldr	r0, [r3, #0]
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	6859      	ldr	r1, [r3, #4]
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	68db      	ldr	r3, [r3, #12]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	f000 f8da 	bl	800219c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2160      	movs	r1, #96	; 0x60
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f000 f903 	bl	80021fa <TIM_ITRx_SetConfig>
      break;
 8001ff4:	e01b      	b.n	800202e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6818      	ldr	r0, [r3, #0]
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	6859      	ldr	r1, [r3, #4]
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	461a      	mov	r2, r3
 8002004:	f000 f89c 	bl	8002140 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2140      	movs	r1, #64	; 0x40
 800200e:	4618      	mov	r0, r3
 8002010:	f000 f8f3 	bl	80021fa <TIM_ITRx_SetConfig>
      break;
 8002014:	e00b      	b.n	800202e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4619      	mov	r1, r3
 8002020:	4610      	mov	r0, r2
 8002022:	f000 f8ea 	bl	80021fa <TIM_ITRx_SetConfig>
        break;
 8002026:	e002      	b.n	800202e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002028:	bf00      	nop
 800202a:	e000      	b.n	800202e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800202c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2201      	movs	r2, #1
 8002032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3710      	adds	r7, #16
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002050:	bf00      	nop
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	bc80      	pop	{r7}
 8002058:	4770      	bx	lr

0800205a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800205a:	b480      	push	{r7}
 800205c:	b083      	sub	sp, #12
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002062:	bf00      	nop
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	bc80      	pop	{r7}
 800206a:	4770      	bx	lr

0800206c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	bc80      	pop	{r7}
 800207c:	4770      	bx	lr

0800207e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800207e:	b480      	push	{r7}
 8002080:	b083      	sub	sp, #12
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002086:	bf00      	nop
 8002088:	370c      	adds	r7, #12
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002090:	b480      	push	{r7}
 8002092:	b085      	sub	sp, #20
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a25      	ldr	r2, [pc, #148]	; (8002138 <TIM_Base_SetConfig+0xa8>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d007      	beq.n	80020b8 <TIM_Base_SetConfig+0x28>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020ae:	d003      	beq.n	80020b8 <TIM_Base_SetConfig+0x28>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4a22      	ldr	r2, [pc, #136]	; (800213c <TIM_Base_SetConfig+0xac>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d108      	bne.n	80020ca <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	68fa      	ldr	r2, [r7, #12]
 80020c6:	4313      	orrs	r3, r2
 80020c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a1a      	ldr	r2, [pc, #104]	; (8002138 <TIM_Base_SetConfig+0xa8>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d007      	beq.n	80020e2 <TIM_Base_SetConfig+0x52>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020d8:	d003      	beq.n	80020e2 <TIM_Base_SetConfig+0x52>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a17      	ldr	r2, [pc, #92]	; (800213c <TIM_Base_SetConfig+0xac>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d108      	bne.n	80020f4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	4313      	orrs	r3, r2
 80020f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	695b      	ldr	r3, [r3, #20]
 80020fe:	4313      	orrs	r3, r2
 8002100:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	68fa      	ldr	r2, [r7, #12]
 8002106:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a07      	ldr	r2, [pc, #28]	; (8002138 <TIM_Base_SetConfig+0xa8>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d103      	bne.n	8002128 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	691a      	ldr	r2, [r3, #16]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	615a      	str	r2, [r3, #20]
}
 800212e:	bf00      	nop
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	bc80      	pop	{r7}
 8002136:	4770      	bx	lr
 8002138:	40012c00 	.word	0x40012c00
 800213c:	40000400 	.word	0x40000400

08002140 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002140:	b480      	push	{r7}
 8002142:	b087      	sub	sp, #28
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6a1b      	ldr	r3, [r3, #32]
 8002150:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	f023 0201 	bic.w	r2, r3, #1
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800216a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	011b      	lsls	r3, r3, #4
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	4313      	orrs	r3, r2
 8002174:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	f023 030a 	bic.w	r3, r3, #10
 800217c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800217e:	697a      	ldr	r2, [r7, #20]
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	4313      	orrs	r3, r2
 8002184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	693a      	ldr	r2, [r7, #16]
 800218a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	697a      	ldr	r2, [r7, #20]
 8002190:	621a      	str	r2, [r3, #32]
}
 8002192:	bf00      	nop
 8002194:	371c      	adds	r7, #28
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr

0800219c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800219c:	b480      	push	{r7}
 800219e:	b087      	sub	sp, #28
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6a1b      	ldr	r3, [r3, #32]
 80021ac:	f023 0210 	bic.w	r2, r3, #16
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6a1b      	ldr	r3, [r3, #32]
 80021be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80021c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	031b      	lsls	r3, r3, #12
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80021d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	011b      	lsls	r3, r3, #4
 80021de:	693a      	ldr	r2, [r7, #16]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	697a      	ldr	r2, [r7, #20]
 80021e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	693a      	ldr	r2, [r7, #16]
 80021ee:	621a      	str	r2, [r3, #32]
}
 80021f0:	bf00      	nop
 80021f2:	371c      	adds	r7, #28
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bc80      	pop	{r7}
 80021f8:	4770      	bx	lr

080021fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80021fa:	b480      	push	{r7}
 80021fc:	b085      	sub	sp, #20
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
 8002202:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002210:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	4313      	orrs	r3, r2
 8002218:	f043 0307 	orr.w	r3, r3, #7
 800221c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68fa      	ldr	r2, [r7, #12]
 8002222:	609a      	str	r2, [r3, #8]
}
 8002224:	bf00      	nop
 8002226:	3714      	adds	r7, #20
 8002228:	46bd      	mov	sp, r7
 800222a:	bc80      	pop	{r7}
 800222c:	4770      	bx	lr

0800222e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800222e:	b480      	push	{r7}
 8002230:	b087      	sub	sp, #28
 8002232:	af00      	add	r7, sp, #0
 8002234:	60f8      	str	r0, [r7, #12]
 8002236:	60b9      	str	r1, [r7, #8]
 8002238:	607a      	str	r2, [r7, #4]
 800223a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002248:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	021a      	lsls	r2, r3, #8
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	431a      	orrs	r2, r3
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	4313      	orrs	r3, r2
 8002256:	697a      	ldr	r2, [r7, #20]
 8002258:	4313      	orrs	r3, r2
 800225a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	609a      	str	r2, [r3, #8]
}
 8002262:	bf00      	nop
 8002264:	371c      	adds	r7, #28
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr

0800226c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800227c:	2b01      	cmp	r3, #1
 800227e:	d101      	bne.n	8002284 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002280:	2302      	movs	r3, #2
 8002282:	e041      	b.n	8002308 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2201      	movs	r2, #1
 8002288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2202      	movs	r2, #2
 8002290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	68fa      	ldr	r2, [r7, #12]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a14      	ldr	r2, [pc, #80]	; (8002314 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80022c4:	4293      	cmp	r3, r2
 80022c6:	d009      	beq.n	80022dc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022d0:	d004      	beq.n	80022dc <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a10      	ldr	r2, [pc, #64]	; (8002318 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d10c      	bne.n	80022f6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80022e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	68ba      	ldr	r2, [r7, #8]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68ba      	ldr	r2, [r7, #8]
 80022f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2201      	movs	r2, #1
 80022fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002306:	2300      	movs	r3, #0
}
 8002308:	4618      	mov	r0, r3
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	bc80      	pop	{r7}
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	40012c00 	.word	0x40012c00
 8002318:	40000400 	.word	0x40000400

0800231c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	bc80      	pop	{r7}
 800232c:	4770      	bx	lr

0800232e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800232e:	b480      	push	{r7}
 8002330:	b083      	sub	sp, #12
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002336:	bf00      	nop
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr

08002340 <__libc_init_array>:
 8002340:	b570      	push	{r4, r5, r6, lr}
 8002342:	2600      	movs	r6, #0
 8002344:	4d0c      	ldr	r5, [pc, #48]	; (8002378 <__libc_init_array+0x38>)
 8002346:	4c0d      	ldr	r4, [pc, #52]	; (800237c <__libc_init_array+0x3c>)
 8002348:	1b64      	subs	r4, r4, r5
 800234a:	10a4      	asrs	r4, r4, #2
 800234c:	42a6      	cmp	r6, r4
 800234e:	d109      	bne.n	8002364 <__libc_init_array+0x24>
 8002350:	f000 f822 	bl	8002398 <_init>
 8002354:	2600      	movs	r6, #0
 8002356:	4d0a      	ldr	r5, [pc, #40]	; (8002380 <__libc_init_array+0x40>)
 8002358:	4c0a      	ldr	r4, [pc, #40]	; (8002384 <__libc_init_array+0x44>)
 800235a:	1b64      	subs	r4, r4, r5
 800235c:	10a4      	asrs	r4, r4, #2
 800235e:	42a6      	cmp	r6, r4
 8002360:	d105      	bne.n	800236e <__libc_init_array+0x2e>
 8002362:	bd70      	pop	{r4, r5, r6, pc}
 8002364:	f855 3b04 	ldr.w	r3, [r5], #4
 8002368:	4798      	blx	r3
 800236a:	3601      	adds	r6, #1
 800236c:	e7ee      	b.n	800234c <__libc_init_array+0xc>
 800236e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002372:	4798      	blx	r3
 8002374:	3601      	adds	r6, #1
 8002376:	e7f2      	b.n	800235e <__libc_init_array+0x1e>
 8002378:	080023d0 	.word	0x080023d0
 800237c:	080023d0 	.word	0x080023d0
 8002380:	080023d0 	.word	0x080023d0
 8002384:	080023d4 	.word	0x080023d4

08002388 <memset>:
 8002388:	4603      	mov	r3, r0
 800238a:	4402      	add	r2, r0
 800238c:	4293      	cmp	r3, r2
 800238e:	d100      	bne.n	8002392 <memset+0xa>
 8002390:	4770      	bx	lr
 8002392:	f803 1b01 	strb.w	r1, [r3], #1
 8002396:	e7f9      	b.n	800238c <memset+0x4>

08002398 <_init>:
 8002398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800239a:	bf00      	nop
 800239c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800239e:	bc08      	pop	{r3}
 80023a0:	469e      	mov	lr, r3
 80023a2:	4770      	bx	lr

080023a4 <_fini>:
 80023a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023a6:	bf00      	nop
 80023a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023aa:	bc08      	pop	{r3}
 80023ac:	469e      	mov	lr, r3
 80023ae:	4770      	bx	lr
