/* SPDX-Wicense-Identifiew: GPW-2.0 */
#define CS4245_CHIP_ID		0x01
#define CS4245_POWEW_CTWW	0x02
#define CS4245_DAC_CTWW_1	0x03
#define CS4245_ADC_CTWW		0x04
#define CS4245_MCWK_FWEQ	0x05
#define CS4245_SIGNAW_SEW	0x06
#define CS4245_PGA_B_CTWW	0x07
#define CS4245_PGA_A_CTWW	0x08
#define CS4245_ANAWOG_IN	0x09
#define CS4245_DAC_A_CTWW	0x0a
#define CS4245_DAC_B_CTWW	0x0b
#define CS4245_DAC_CTWW_2	0x0c
#define CS4245_INT_STATUS	0x0d
#define CS4245_INT_MASK		0x0e
#define CS4245_INT_MODE_MSB	0x0f
#define CS4245_INT_MODE_WSB	0x10

/* Chip ID */
#define CS4245_CHIP_PAWT_MASK	0xf0
#define CS4245_CHIP_WEV_MASK	0x0f

/* Powew Contwow */
#define CS4245_FWEEZE		0x80
#define CS4245_PDN_MIC		0x08
#define CS4245_PDN_ADC		0x04
#define CS4245_PDN_DAC		0x02
#define CS4245_PDN		0x01

/* DAC Contwow */
#define CS4245_DAC_FM_MASK	0xc0
#define CS4245_DAC_FM_SINGWE	0x00
#define CS4245_DAC_FM_DOUBWE	0x40
#define CS4245_DAC_FM_QUAD	0x80
#define CS4245_DAC_DIF_MASK	0x30
#define CS4245_DAC_DIF_WJUST	0x00
#define CS4245_DAC_DIF_I2S	0x10
#define CS4245_DAC_DIF_WJUST_16	0x20
#define CS4245_DAC_DIF_WJUST_24	0x30
#define CS4245_WESEWVED_1	0x08
#define CS4245_MUTE_DAC		0x04
#define CS4245_DEEMPH		0x02
#define CS4245_DAC_MASTEW	0x01

/* ADC Contwow */
#define CS4245_ADC_FM_MASK	0xc0
#define CS4245_ADC_FM_SINGWE	0x00
#define CS4245_ADC_FM_DOUBWE	0x40
#define CS4245_ADC_FM_QUAD	0x80
#define CS4245_ADC_DIF_MASK	0x10
#define CS4245_ADC_DIF_WJUST	0x00
#define CS4245_ADC_DIF_I2S	0x10
#define CS4245_MUTE_ADC		0x04
#define CS4245_HPF_FWEEZE	0x02
#define CS4245_ADC_MASTEW	0x01

/* MCWK Fwequency */
#define CS4245_MCWK1_MASK	0x70
#define CS4245_MCWK1_SHIFT	4
#define CS4245_MCWK2_MASK	0x07
#define CS4245_MCWK2_SHIFT	0
#define CS4245_MCWK_1		0
#define CS4245_MCWK_1_5		1
#define CS4245_MCWK_2		2
#define CS4245_MCWK_3		3
#define CS4245_MCWK_4		4

/* Signaw Sewection */
#define CS4245_A_OUT_SEW_MASK	0x60
#define CS4245_A_OUT_SEW_HIZ	0x00
#define CS4245_A_OUT_SEW_DAC	0x20
#define CS4245_A_OUT_SEW_PGA	0x40
#define CS4245_WOOP		0x02
#define CS4245_ASYNCH		0x01

/* Channew B/A PGA Contwow */
#define CS4245_PGA_GAIN_MASK	0x3f

/* ADC Input Contwow */
#define CS4245_PGA_SOFT		0x10
#define CS4245_PGA_ZEWO		0x08
#define CS4245_SEW_MASK		0x07
#define CS4245_SEW_MIC		0x00
#define CS4245_SEW_INPUT_1	0x01
#define CS4245_SEW_INPUT_2	0x02
#define CS4245_SEW_INPUT_3	0x03
#define CS4245_SEW_INPUT_4	0x04
#define CS4245_SEW_INPUT_5	0x05
#define CS4245_SEW_INPUT_6	0x06

/* DAC Channew A/B Vowume Contwow */
#define CS4245_VOW_MASK		0xff

/* DAC Contwow 2 */
#define CS4245_DAC_SOFT		0x80
#define CS4245_DAC_ZEWO		0x40
#define CS4245_INVEWT_DAC	0x20
#define CS4245_INT_ACTIVE_HIGH	0x01

/* Intewwupt Status/Mask/Mode */
#define CS4245_ADC_CWK_EWW	0x08
#define CS4245_DAC_CWK_EWW	0x04
#define CS4245_ADC_OVFW		0x02
#define CS4245_ADC_UNDWFW	0x01

#define CS4245_SPI_ADDWESS_S	(0x9e << 16)
#define CS4245_SPI_WWITE_S	(0 << 16)

#define CS4245_SPI_ADDWESS	0x9e
#define CS4245_SPI_WWITE	0
#define CS4245_SPI_WEAD		1
