
powerstep01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b3c  080001e0  080001e0  000101e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08004d1c  08004d1c  00014d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004db0  08004db0  00014db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004db8  08004db8  00014db8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08004dbc  08004dbc  00014dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08004dc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000164  20000070  08004e30  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00001000  200001d4  08004e30  000201d4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000d7b1  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001ada  00000000  00000000  0002d851  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000dd0  00000000  00000000  0002f330  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d18  00000000  00000000  00030100  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00006702  00000000  00000000  00030e18  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004c65  00000000  00000000  0003751a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003c17f  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003ffc  00000000  00000000  0003c1fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004d04 	.word	0x08004d04

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	08004d04 	.word	0x08004d04

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b97a 	b.w	800052c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	468c      	mov	ip, r1
 8000256:	460d      	mov	r5, r1
 8000258:	4604      	mov	r4, r0
 800025a:	9e08      	ldr	r6, [sp, #32]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d151      	bne.n	8000304 <__udivmoddi4+0xb4>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d96d      	bls.n	8000342 <__udivmoddi4+0xf2>
 8000266:	fab2 fe82 	clz	lr, r2
 800026a:	f1be 0f00 	cmp.w	lr, #0
 800026e:	d00b      	beq.n	8000288 <__udivmoddi4+0x38>
 8000270:	f1ce 0c20 	rsb	ip, lr, #32
 8000274:	fa01 f50e 	lsl.w	r5, r1, lr
 8000278:	fa20 fc0c 	lsr.w	ip, r0, ip
 800027c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000280:	ea4c 0c05 	orr.w	ip, ip, r5
 8000284:	fa00 f40e 	lsl.w	r4, r0, lr
 8000288:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800028c:	0c25      	lsrs	r5, r4, #16
 800028e:	fbbc f8fa 	udiv	r8, ip, sl
 8000292:	fa1f f987 	uxth.w	r9, r7
 8000296:	fb0a cc18 	mls	ip, sl, r8, ip
 800029a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800029e:	fb08 f309 	mul.w	r3, r8, r9
 80002a2:	42ab      	cmp	r3, r5
 80002a4:	d90a      	bls.n	80002bc <__udivmoddi4+0x6c>
 80002a6:	19ed      	adds	r5, r5, r7
 80002a8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002ac:	f080 8123 	bcs.w	80004f6 <__udivmoddi4+0x2a6>
 80002b0:	42ab      	cmp	r3, r5
 80002b2:	f240 8120 	bls.w	80004f6 <__udivmoddi4+0x2a6>
 80002b6:	f1a8 0802 	sub.w	r8, r8, #2
 80002ba:	443d      	add	r5, r7
 80002bc:	1aed      	subs	r5, r5, r3
 80002be:	b2a4      	uxth	r4, r4
 80002c0:	fbb5 f0fa 	udiv	r0, r5, sl
 80002c4:	fb0a 5510 	mls	r5, sl, r0, r5
 80002c8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002cc:	fb00 f909 	mul.w	r9, r0, r9
 80002d0:	45a1      	cmp	r9, r4
 80002d2:	d909      	bls.n	80002e8 <__udivmoddi4+0x98>
 80002d4:	19e4      	adds	r4, r4, r7
 80002d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002da:	f080 810a 	bcs.w	80004f2 <__udivmoddi4+0x2a2>
 80002de:	45a1      	cmp	r9, r4
 80002e0:	f240 8107 	bls.w	80004f2 <__udivmoddi4+0x2a2>
 80002e4:	3802      	subs	r0, #2
 80002e6:	443c      	add	r4, r7
 80002e8:	eba4 0409 	sub.w	r4, r4, r9
 80002ec:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002f0:	2100      	movs	r1, #0
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	d061      	beq.n	80003ba <__udivmoddi4+0x16a>
 80002f6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002fa:	2300      	movs	r3, #0
 80002fc:	6034      	str	r4, [r6, #0]
 80002fe:	6073      	str	r3, [r6, #4]
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	428b      	cmp	r3, r1
 8000306:	d907      	bls.n	8000318 <__udivmoddi4+0xc8>
 8000308:	2e00      	cmp	r6, #0
 800030a:	d054      	beq.n	80003b6 <__udivmoddi4+0x166>
 800030c:	2100      	movs	r1, #0
 800030e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000312:	4608      	mov	r0, r1
 8000314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000318:	fab3 f183 	clz	r1, r3
 800031c:	2900      	cmp	r1, #0
 800031e:	f040 808e 	bne.w	800043e <__udivmoddi4+0x1ee>
 8000322:	42ab      	cmp	r3, r5
 8000324:	d302      	bcc.n	800032c <__udivmoddi4+0xdc>
 8000326:	4282      	cmp	r2, r0
 8000328:	f200 80fa 	bhi.w	8000520 <__udivmoddi4+0x2d0>
 800032c:	1a84      	subs	r4, r0, r2
 800032e:	eb65 0503 	sbc.w	r5, r5, r3
 8000332:	2001      	movs	r0, #1
 8000334:	46ac      	mov	ip, r5
 8000336:	2e00      	cmp	r6, #0
 8000338:	d03f      	beq.n	80003ba <__udivmoddi4+0x16a>
 800033a:	e886 1010 	stmia.w	r6, {r4, ip}
 800033e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000342:	b912      	cbnz	r2, 800034a <__udivmoddi4+0xfa>
 8000344:	2701      	movs	r7, #1
 8000346:	fbb7 f7f2 	udiv	r7, r7, r2
 800034a:	fab7 fe87 	clz	lr, r7
 800034e:	f1be 0f00 	cmp.w	lr, #0
 8000352:	d134      	bne.n	80003be <__udivmoddi4+0x16e>
 8000354:	1beb      	subs	r3, r5, r7
 8000356:	0c3a      	lsrs	r2, r7, #16
 8000358:	fa1f fc87 	uxth.w	ip, r7
 800035c:	2101      	movs	r1, #1
 800035e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000362:	0c25      	lsrs	r5, r4, #16
 8000364:	fb02 3318 	mls	r3, r2, r8, r3
 8000368:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800036c:	fb0c f308 	mul.w	r3, ip, r8
 8000370:	42ab      	cmp	r3, r5
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x134>
 8000374:	19ed      	adds	r5, r5, r7
 8000376:	f108 30ff 	add.w	r0, r8, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x132>
 800037c:	42ab      	cmp	r3, r5
 800037e:	f200 80d1 	bhi.w	8000524 <__udivmoddi4+0x2d4>
 8000382:	4680      	mov	r8, r0
 8000384:	1aed      	subs	r5, r5, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb5 f0f2 	udiv	r0, r5, r2
 800038c:	fb02 5510 	mls	r5, r2, r0, r5
 8000390:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000394:	fb0c fc00 	mul.w	ip, ip, r0
 8000398:	45a4      	cmp	ip, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x15c>
 800039c:	19e4      	adds	r4, r4, r7
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x15a>
 80003a4:	45a4      	cmp	ip, r4
 80003a6:	f200 80b8 	bhi.w	800051a <__udivmoddi4+0x2ca>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 040c 	sub.w	r4, r4, ip
 80003b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003b4:	e79d      	b.n	80002f2 <__udivmoddi4+0xa2>
 80003b6:	4631      	mov	r1, r6
 80003b8:	4630      	mov	r0, r6
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	f1ce 0420 	rsb	r4, lr, #32
 80003c2:	fa05 f30e 	lsl.w	r3, r5, lr
 80003c6:	fa07 f70e 	lsl.w	r7, r7, lr
 80003ca:	fa20 f804 	lsr.w	r8, r0, r4
 80003ce:	0c3a      	lsrs	r2, r7, #16
 80003d0:	fa25 f404 	lsr.w	r4, r5, r4
 80003d4:	ea48 0803 	orr.w	r8, r8, r3
 80003d8:	fbb4 f1f2 	udiv	r1, r4, r2
 80003dc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003e0:	fb02 4411 	mls	r4, r2, r1, r4
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003ec:	fb01 f30c 	mul.w	r3, r1, ip
 80003f0:	42ab      	cmp	r3, r5
 80003f2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003f6:	d909      	bls.n	800040c <__udivmoddi4+0x1bc>
 80003f8:	19ed      	adds	r5, r5, r7
 80003fa:	f101 30ff 	add.w	r0, r1, #4294967295
 80003fe:	f080 808a 	bcs.w	8000516 <__udivmoddi4+0x2c6>
 8000402:	42ab      	cmp	r3, r5
 8000404:	f240 8087 	bls.w	8000516 <__udivmoddi4+0x2c6>
 8000408:	3902      	subs	r1, #2
 800040a:	443d      	add	r5, r7
 800040c:	1aeb      	subs	r3, r5, r3
 800040e:	fa1f f588 	uxth.w	r5, r8
 8000412:	fbb3 f0f2 	udiv	r0, r3, r2
 8000416:	fb02 3310 	mls	r3, r2, r0, r3
 800041a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800041e:	fb00 f30c 	mul.w	r3, r0, ip
 8000422:	42ab      	cmp	r3, r5
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x1e6>
 8000426:	19ed      	adds	r5, r5, r7
 8000428:	f100 38ff 	add.w	r8, r0, #4294967295
 800042c:	d26f      	bcs.n	800050e <__udivmoddi4+0x2be>
 800042e:	42ab      	cmp	r3, r5
 8000430:	d96d      	bls.n	800050e <__udivmoddi4+0x2be>
 8000432:	3802      	subs	r0, #2
 8000434:	443d      	add	r5, r7
 8000436:	1aeb      	subs	r3, r5, r3
 8000438:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800043c:	e78f      	b.n	800035e <__udivmoddi4+0x10e>
 800043e:	f1c1 0720 	rsb	r7, r1, #32
 8000442:	fa22 f807 	lsr.w	r8, r2, r7
 8000446:	408b      	lsls	r3, r1
 8000448:	fa05 f401 	lsl.w	r4, r5, r1
 800044c:	ea48 0303 	orr.w	r3, r8, r3
 8000450:	fa20 fe07 	lsr.w	lr, r0, r7
 8000454:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000458:	40fd      	lsrs	r5, r7
 800045a:	ea4e 0e04 	orr.w	lr, lr, r4
 800045e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000462:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000466:	fb0c 5519 	mls	r5, ip, r9, r5
 800046a:	fa1f f883 	uxth.w	r8, r3
 800046e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000472:	fb09 f408 	mul.w	r4, r9, r8
 8000476:	42ac      	cmp	r4, r5
 8000478:	fa02 f201 	lsl.w	r2, r2, r1
 800047c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x244>
 8000482:	18ed      	adds	r5, r5, r3
 8000484:	f109 30ff 	add.w	r0, r9, #4294967295
 8000488:	d243      	bcs.n	8000512 <__udivmoddi4+0x2c2>
 800048a:	42ac      	cmp	r4, r5
 800048c:	d941      	bls.n	8000512 <__udivmoddi4+0x2c2>
 800048e:	f1a9 0902 	sub.w	r9, r9, #2
 8000492:	441d      	add	r5, r3
 8000494:	1b2d      	subs	r5, r5, r4
 8000496:	fa1f fe8e 	uxth.w	lr, lr
 800049a:	fbb5 f0fc 	udiv	r0, r5, ip
 800049e:	fb0c 5510 	mls	r5, ip, r0, r5
 80004a2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004a6:	fb00 f808 	mul.w	r8, r0, r8
 80004aa:	45a0      	cmp	r8, r4
 80004ac:	d907      	bls.n	80004be <__udivmoddi4+0x26e>
 80004ae:	18e4      	adds	r4, r4, r3
 80004b0:	f100 35ff 	add.w	r5, r0, #4294967295
 80004b4:	d229      	bcs.n	800050a <__udivmoddi4+0x2ba>
 80004b6:	45a0      	cmp	r8, r4
 80004b8:	d927      	bls.n	800050a <__udivmoddi4+0x2ba>
 80004ba:	3802      	subs	r0, #2
 80004bc:	441c      	add	r4, r3
 80004be:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004c2:	eba4 0408 	sub.w	r4, r4, r8
 80004c6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ca:	454c      	cmp	r4, r9
 80004cc:	46c6      	mov	lr, r8
 80004ce:	464d      	mov	r5, r9
 80004d0:	d315      	bcc.n	80004fe <__udivmoddi4+0x2ae>
 80004d2:	d012      	beq.n	80004fa <__udivmoddi4+0x2aa>
 80004d4:	b156      	cbz	r6, 80004ec <__udivmoddi4+0x29c>
 80004d6:	ebba 030e 	subs.w	r3, sl, lr
 80004da:	eb64 0405 	sbc.w	r4, r4, r5
 80004de:	fa04 f707 	lsl.w	r7, r4, r7
 80004e2:	40cb      	lsrs	r3, r1
 80004e4:	431f      	orrs	r7, r3
 80004e6:	40cc      	lsrs	r4, r1
 80004e8:	6037      	str	r7, [r6, #0]
 80004ea:	6074      	str	r4, [r6, #4]
 80004ec:	2100      	movs	r1, #0
 80004ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f2:	4618      	mov	r0, r3
 80004f4:	e6f8      	b.n	80002e8 <__udivmoddi4+0x98>
 80004f6:	4690      	mov	r8, r2
 80004f8:	e6e0      	b.n	80002bc <__udivmoddi4+0x6c>
 80004fa:	45c2      	cmp	sl, r8
 80004fc:	d2ea      	bcs.n	80004d4 <__udivmoddi4+0x284>
 80004fe:	ebb8 0e02 	subs.w	lr, r8, r2
 8000502:	eb69 0503 	sbc.w	r5, r9, r3
 8000506:	3801      	subs	r0, #1
 8000508:	e7e4      	b.n	80004d4 <__udivmoddi4+0x284>
 800050a:	4628      	mov	r0, r5
 800050c:	e7d7      	b.n	80004be <__udivmoddi4+0x26e>
 800050e:	4640      	mov	r0, r8
 8000510:	e791      	b.n	8000436 <__udivmoddi4+0x1e6>
 8000512:	4681      	mov	r9, r0
 8000514:	e7be      	b.n	8000494 <__udivmoddi4+0x244>
 8000516:	4601      	mov	r1, r0
 8000518:	e778      	b.n	800040c <__udivmoddi4+0x1bc>
 800051a:	3802      	subs	r0, #2
 800051c:	443c      	add	r4, r7
 800051e:	e745      	b.n	80003ac <__udivmoddi4+0x15c>
 8000520:	4608      	mov	r0, r1
 8000522:	e708      	b.n	8000336 <__udivmoddi4+0xe6>
 8000524:	f1a8 0802 	sub.w	r8, r8, #2
 8000528:	443d      	add	r5, r7
 800052a:	e72b      	b.n	8000384 <__udivmoddi4+0x134>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <set_param8>:
{
	return 0;
}

static void set_param8(powerstep01_Registers_t param, uint8_t value)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	4603      	mov	r3, r0
 8000538:	460a      	mov	r2, r1
 800053a:	71fb      	strb	r3, [r7, #7]
 800053c:	4613      	mov	r3, r2
 800053e:	71bb      	strb	r3, [r7, #6]
	xfer_byte(POWERSTEP01_SET_PARAM | param);
 8000540:	79fb      	ldrb	r3, [r7, #7]
 8000542:	4618      	mov	r0, r3
 8000544:	f000 f908 	bl	8000758 <xfer_byte>
	xfer_byte(value);
 8000548:	79bb      	ldrb	r3, [r7, #6]
 800054a:	4618      	mov	r0, r3
 800054c:	f000 f904 	bl	8000758 <xfer_byte>
}
 8000550:	bf00      	nop
 8000552:	3708      	adds	r7, #8
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}

08000558 <set_param16>:


static void set_param16(powerstep01_Registers_t param, uint16_t value)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b082      	sub	sp, #8
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	460a      	mov	r2, r1
 8000562:	71fb      	strb	r3, [r7, #7]
 8000564:	4613      	mov	r3, r2
 8000566:	80bb      	strh	r3, [r7, #4]
	xfer_byte(POWERSTEP01_SET_PARAM | param);
 8000568:	79fb      	ldrb	r3, [r7, #7]
 800056a:	4618      	mov	r0, r3
 800056c:	f000 f8f4 	bl	8000758 <xfer_byte>
	xfer_byte((uint8_t)((value & 0xff00) >> 8));
 8000570:	88bb      	ldrh	r3, [r7, #4]
 8000572:	0a1b      	lsrs	r3, r3, #8
 8000574:	b29b      	uxth	r3, r3
 8000576:	b2db      	uxtb	r3, r3
 8000578:	4618      	mov	r0, r3
 800057a:	f000 f8ed 	bl	8000758 <xfer_byte>
	xfer_byte((uint8_t)((value & 0x00ff) >> 0));
 800057e:	88bb      	ldrh	r3, [r7, #4]
 8000580:	b2db      	uxtb	r3, r3
 8000582:	4618      	mov	r0, r3
 8000584:	f000 f8e8 	bl	8000758 <xfer_byte>
}
 8000588:	bf00      	nop
 800058a:	3708      	adds	r7, #8
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}

08000590 <set_param24>:

static void set_param24(powerstep01_Registers_t param, uint32_t value)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
 8000596:	4603      	mov	r3, r0
 8000598:	6039      	str	r1, [r7, #0]
 800059a:	71fb      	strb	r3, [r7, #7]
	xfer_byte(POWERSTEP01_SET_PARAM | param);
 800059c:	79fb      	ldrb	r3, [r7, #7]
 800059e:	4618      	mov	r0, r3
 80005a0:	f000 f8da 	bl	8000758 <xfer_byte>
	xfer_byte((uint8_t)((value & 0x00ff0000) >> 16));
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	0c1b      	lsrs	r3, r3, #16
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	4618      	mov	r0, r3
 80005ac:	f000 f8d4 	bl	8000758 <xfer_byte>
	xfer_byte((uint8_t)((value & 0x0000ff00) >> 8));
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	0a1b      	lsrs	r3, r3, #8
 80005b4:	b2db      	uxtb	r3, r3
 80005b6:	4618      	mov	r0, r3
 80005b8:	f000 f8ce 	bl	8000758 <xfer_byte>
	xfer_byte((uint8_t)((value & 0x000000ff) >> 0));
 80005bc:	683b      	ldr	r3, [r7, #0]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	4618      	mov	r0, r3
 80005c2:	f000 f8c9 	bl	8000758 <xfer_byte>
}
 80005c6:	bf00      	nop
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
	...

080005d0 <set_param>:

void set_param(powerstep01_Registers_t param, uint32_t value)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	4603      	mov	r3, r0
 80005d8:	6039      	str	r1, [r7, #0]
 80005da:	71fb      	strb	r3, [r7, #7]
	switch(param)
 80005dc:	79fb      	ldrb	r3, [r7, #7]
 80005de:	3b01      	subs	r3, #1
 80005e0:	2b19      	cmp	r3, #25
 80005e2:	d84d      	bhi.n	8000680 <set_param+0xb0>
 80005e4:	a201      	add	r2, pc, #4	; (adr r2, 80005ec <set_param+0x1c>)
 80005e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005ea:	bf00      	nop
 80005ec:	08000655 	.word	0x08000655
 80005f0:	08000661 	.word	0x08000661
 80005f4:	08000655 	.word	0x08000655
 80005f8:	08000655 	.word	0x08000655
 80005fc:	08000661 	.word	0x08000661
 8000600:	08000661 	.word	0x08000661
 8000604:	08000661 	.word	0x08000661
 8000608:	08000661 	.word	0x08000661
 800060c:	08000671 	.word	0x08000671
 8000610:	08000671 	.word	0x08000671
 8000614:	08000671 	.word	0x08000671
 8000618:	08000671 	.word	0x08000671
 800061c:	08000661 	.word	0x08000661
 8000620:	08000671 	.word	0x08000671
 8000624:	08000671 	.word	0x08000671
 8000628:	08000671 	.word	0x08000671
 800062c:	08000671 	.word	0x08000671
 8000630:	08000671 	.word	0x08000671
 8000634:	08000671 	.word	0x08000671
 8000638:	08000671 	.word	0x08000671
 800063c:	08000661 	.word	0x08000661
 8000640:	08000671 	.word	0x08000671
 8000644:	08000671 	.word	0x08000671
 8000648:	08000661 	.word	0x08000661
 800064c:	08000671 	.word	0x08000671
 8000650:	08000661 	.word	0x08000661
	{
		case POWERSTEP01_ABS_POS:
		case POWERSTEP01_SPEED:
		case POWERSTEP01_MARK:
			set_param24(param, value);
 8000654:	79fb      	ldrb	r3, [r7, #7]
 8000656:	6839      	ldr	r1, [r7, #0]
 8000658:	4618      	mov	r0, r3
 800065a:	f7ff ff99 	bl	8000590 <set_param24>
			break;
 800065e:	e010      	b.n	8000682 <set_param+0xb2>
		case POWERSTEP01_MIN_SPEED:
		case POWERSTEP01_FS_SPD:
		case POWERSTEP01_INT_SPD:
		case POWERSTEP01_GATECFG1:
		case POWERSTEP01_CONFIG:
			set_param16(param, (uint16_t)value);
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	b29a      	uxth	r2, r3
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	4611      	mov	r1, r2
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff ff75 	bl	8000558 <set_param16>
			break;
 800066e:	e008      	b.n	8000682 <set_param+0xb2>
		case POWERSTEP01_STALL_TH:
		case POWERSTEP01_ST_SLP:
		case POWERSTEP01_ALARM_EN:
		case POWERSTEP01_GATECFG2:
		case POWERSTEP01_STEP_MODE:
			set_param8(param, (uint8_t)value);
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	b2da      	uxtb	r2, r3
 8000674:	79fb      	ldrb	r3, [r7, #7]
 8000676:	4611      	mov	r1, r2
 8000678:	4618      	mov	r0, r3
 800067a:	f7ff ff59 	bl	8000530 <set_param8>
			break;
 800067e:	e000      	b.n	8000682 <set_param+0xb2>

		default:
			break;
 8000680:	bf00      	nop
	}

}
 8000682:	bf00      	nop
 8000684:	3708      	adds	r7, #8
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop

0800068c <setHardHiZ>:
{
	xfer_byte(POWERSTEP01_SOFT_STOP);
}

void setHardHiZ(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
	xfer_byte(POWERSTEP01_HARD_HIZ);
 8000690:	20a8      	movs	r0, #168	; 0xa8
 8000692:	f000 f861 	bl	8000758 <xfer_byte>
}
 8000696:	bf00      	nop
 8000698:	bd80      	pop	{r7, pc}

0800069a <Move>:
//	else
//		HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
}

void Move(int32_t steps)
{
 800069a:	b580      	push	{r7, lr}
 800069c:	b082      	sub	sp, #8
 800069e:	af00      	add	r7, sp, #0
 80006a0:	6078      	str	r0, [r7, #4]
	//check if steps value exeeds limits
	//send data
	if(steps > 0)
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	dd03      	ble.n	80006b0 <Move+0x16>
	{
		xfer_byte(POWERSTEP01_MOVE);
 80006a8:	2040      	movs	r0, #64	; 0x40
 80006aa:	f000 f855 	bl	8000758 <xfer_byte>
 80006ae:	e005      	b.n	80006bc <Move+0x22>
	}
	else
	{
		xfer_byte(POWERSTEP01_MOVE | 1);
 80006b0:	2041      	movs	r0, #65	; 0x41
 80006b2:	f000 f851 	bl	8000758 <xfer_byte>
		steps *= -1;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	425b      	negs	r3, r3
 80006ba:	607b      	str	r3, [r7, #4]
	}
	xfer_byte((uint8_t)((steps & 0x00ff0000) >> 16) );
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	141b      	asrs	r3, r3, #16
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 f848 	bl	8000758 <xfer_byte>
	xfer_byte((uint8_t)((steps & 0x0000ff00) >> 8) );
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	121b      	asrs	r3, r3, #8
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	4618      	mov	r0, r3
 80006d0:	f000 f842 	bl	8000758 <xfer_byte>
	xfer_byte((uint8_t)((steps & 0x000000ff) >> 0) );
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	b2db      	uxtb	r3, r3
 80006d8:	4618      	mov	r0, r3
 80006da:	f000 f83d 	bl	8000758 <xfer_byte>
	xfer_byte(0);
 80006de:	2000      	movs	r0, #0
 80006e0:	f000 f83a 	bl	8000758 <xfer_byte>
}
 80006e4:	bf00      	nop
 80006e6:	3708      	adds	r7, #8
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <getStatus>:

uint16_t getStatus(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
	uint8_t byte1 = 0;
 80006f2:	2300      	movs	r3, #0
 80006f4:	71fb      	strb	r3, [r7, #7]
	uint8_t byte2 = 0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	71bb      	strb	r3, [r7, #6]

	xfer_byte(POWERSTEP01_GET_STATUS);
 80006fa:	20d0      	movs	r0, #208	; 0xd0
 80006fc:	f000 f82c 	bl	8000758 <xfer_byte>

	byte1 = xfer_byte(0);
 8000700:	2000      	movs	r0, #0
 8000702:	f000 f829 	bl	8000758 <xfer_byte>
 8000706:	4603      	mov	r3, r0
 8000708:	71fb      	strb	r3, [r7, #7]
	byte2 = xfer_byte(0);
 800070a:	2000      	movs	r0, #0
 800070c:	f000 f824 	bl	8000758 <xfer_byte>
 8000710:	4603      	mov	r3, r0
 8000712:	71bb      	strb	r3, [r7, #6]

	return ((uint16_t)(byte1 << 8)) | byte2;
 8000714:	79fb      	ldrb	r3, [r7, #7]
 8000716:	b29b      	uxth	r3, r3
 8000718:	021b      	lsls	r3, r3, #8
 800071a:	b29a      	uxth	r2, r3
 800071c:	79bb      	ldrb	r3, [r7, #6]
 800071e:	b29b      	uxth	r3, r3
 8000720:	4313      	orrs	r3, r2
 8000722:	b29b      	uxth	r3, r3
}
 8000724:	4618      	mov	r0, r3
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}

0800072c <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//DEBUG PRINTF
int __io_putchar(int ch)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
	char v;
	v = (uint8_t )ch;
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	b2db      	uxtb	r3, r3
 8000738:	73fb      	strb	r3, [r7, #15]
	return HAL_UART_Transmit(&huart6, (uint8_t *)&v, 1 ,1000);
 800073a:	f107 010f 	add.w	r1, r7, #15
 800073e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000742:	2201      	movs	r2, #1
 8000744:	4803      	ldr	r0, [pc, #12]	; (8000754 <__io_putchar+0x28>)
 8000746:	f003 f9cf 	bl	8003ae8 <HAL_UART_Transmit>
 800074a:	4603      	mov	r3, r0
}
 800074c:	4618      	mov	r0, r3
 800074e:	3710      	adds	r7, #16
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	20000098 	.word	0x20000098

08000758 <xfer_byte>:

#include "powerstep01_lib.h"

uint8_t xfer_byte(uint8_t byte)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af02      	add	r7, sp, #8
 800075e:	4603      	mov	r3, r0
 8000760:	71fb      	strb	r3, [r7, #7]
	uint8_t tx = byte;
 8000762:	79fb      	ldrb	r3, [r7, #7]
 8000764:	73fb      	strb	r3, [r7, #15]
	uint8_t rx = 0;
 8000766:	2300      	movs	r3, #0
 8000768:	73bb      	strb	r3, [r7, #14]
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800076a:	2200      	movs	r2, #0
 800076c:	2102      	movs	r1, #2
 800076e:	480c      	ldr	r0, [pc, #48]	; (80007a0 <xfer_byte+0x48>)
 8000770:	f000 ff5a 	bl	8001628 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, &tx, &rx, 1, 1000);
 8000774:	f107 020e 	add.w	r2, r7, #14
 8000778:	f107 010f 	add.w	r1, r7, #15
 800077c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000780:	9300      	str	r3, [sp, #0]
 8000782:	2301      	movs	r3, #1
 8000784:	4807      	ldr	r0, [pc, #28]	; (80007a4 <xfer_byte+0x4c>)
 8000786:	f001 ffd6 	bl	8002736 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 800078a:	2201      	movs	r2, #1
 800078c:	2102      	movs	r1, #2
 800078e:	4804      	ldr	r0, [pc, #16]	; (80007a0 <xfer_byte+0x48>)
 8000790:	f000 ff4a 	bl	8001628 <HAL_GPIO_WritePin>
	return rx;
 8000794:	7bbb      	ldrb	r3, [r7, #14]
}
 8000796:	4618      	mov	r0, r3
 8000798:	3710      	adds	r7, #16
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40020000 	.word	0x40020000
 80007a4:	2000011c 	.word	0x2000011c

080007a8 <init_stepper_motor>:

void init_stepper_motor(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
	set_param(POWERSTEP01_KVAL_HOLD, 64);
 80007ac:	2140      	movs	r1, #64	; 0x40
 80007ae:	2009      	movs	r0, #9
 80007b0:	f7ff ff0e 	bl	80005d0 <set_param>
	set_param(POWERSTEP01_KVAL_RUN, 64);
 80007b4:	2140      	movs	r1, #64	; 0x40
 80007b6:	200a      	movs	r0, #10
 80007b8:	f7ff ff0a 	bl	80005d0 <set_param>
	set_param(POWERSTEP01_KVAL_ACC, 64);
 80007bc:	2140      	movs	r1, #64	; 0x40
 80007be:	200b      	movs	r0, #11
 80007c0:	f7ff ff06 	bl	80005d0 <set_param>
	set_param(POWERSTEP01_KVAL_DEC, 64);
 80007c4:	2140      	movs	r1, #64	; 0x40
 80007c6:	200c      	movs	r0, #12
 80007c8:	f7ff ff02 	bl	80005d0 <set_param>
	set_param(POWERSTEP01_OCD_TH, 31);
 80007cc:	211f      	movs	r1, #31
 80007ce:	2013      	movs	r0, #19
 80007d0:	f7ff fefe 	bl	80005d0 <set_param>
	set_param(POWERSTEP01_STALL_TH, 31);
 80007d4:	211f      	movs	r1, #31
 80007d6:	2014      	movs	r0, #20
 80007d8:	f7ff fefa 	bl	80005d0 <set_param>
	set_param(POWERSTEP01_STEP_MODE, 0);
 80007dc:	2100      	movs	r1, #0
 80007de:	2016      	movs	r0, #22
 80007e0:	f7ff fef6 	bl	80005d0 <set_param>
	set_param(POWERSTEP01_CONFIG, 0x3e08);
 80007e4:	f643 6108 	movw	r1, #15880	; 0x3e08
 80007e8:	201a      	movs	r0, #26
 80007ea:	f7ff fef1 	bl	80005d0 <set_param>
}
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}
	...

080007f4 <powerstep_reset_state>:

void powerstep_reset_state(uint8_t s)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	71fb      	strb	r3, [r7, #7]
	if(s)
 80007fe:	79fb      	ldrb	r3, [r7, #7]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d005      	beq.n	8000810 <powerstep_reset_state+0x1c>
		HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8000804:	2201      	movs	r2, #1
 8000806:	2110      	movs	r1, #16
 8000808:	4806      	ldr	r0, [pc, #24]	; (8000824 <powerstep_reset_state+0x30>)
 800080a:	f000 ff0d 	bl	8001628 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
}
 800080e:	e004      	b.n	800081a <powerstep_reset_state+0x26>
		HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8000810:	2200      	movs	r2, #0
 8000812:	2110      	movs	r1, #16
 8000814:	4803      	ldr	r0, [pc, #12]	; (8000824 <powerstep_reset_state+0x30>)
 8000816:	f000 ff07 	bl	8001628 <HAL_GPIO_WritePin>
}
 800081a:	bf00      	nop
 800081c:	3708      	adds	r7, #8
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	40021000 	.word	0x40021000

08000828 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b082      	sub	sp, #8
 800082c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800082e:	f000 fbfd 	bl	800102c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000832:	f000 f83d 	bl	80008b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000836:	f000 f985 	bl	8000b44 <MX_GPIO_Init>
  MX_SPI1_Init();
 800083a:	f000 f8b3 	bl	80009a4 <MX_SPI1_Init>
  MX_USART6_UART_Init();
 800083e:	f000 f951 	bl	8000ae4 <MX_USART6_UART_Init>
  MX_TIM12_Init();
 8000842:	f000 f8ed 	bl	8000a20 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */

  powerstep_reset_state(1);
 8000846:	2001      	movs	r0, #1
 8000848:	f7ff ffd4 	bl	80007f4 <powerstep_reset_state>

  printf("powerstep01 bringup!\r\n");
 800084c:	4816      	ldr	r0, [pc, #88]	; (80008a8 <main+0x80>)
 800084e:	f003 fe47 	bl	80044e0 <puts>
  uint16_t status = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	80fb      	strh	r3, [r7, #6]
  HAL_Delay(1);
 8000856:	2001      	movs	r0, #1
 8000858:	f000 fc46 	bl	80010e8 <HAL_Delay>



  HAL_Delay(1);
 800085c:	2001      	movs	r0, #1
 800085e:	f000 fc43 	bl	80010e8 <HAL_Delay>

  setHardHiZ();
 8000862:	f7ff ff13 	bl	800068c <setHardHiZ>
  init_stepper_motor();
 8000866:	f7ff ff9f 	bl	80007a8 <init_stepper_motor>
  setHardHiZ();
 800086a:	f7ff ff0f 	bl	800068c <setHardHiZ>
  HAL_Delay(1);
 800086e:	2001      	movs	r0, #1
 8000870:	f000 fc3a 	bl	80010e8 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

		Move(1000);
 8000874:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000878:	f7ff ff0f 	bl	800069a <Move>

		do {
		status = getStatus();
 800087c:	f7ff ff36 	bl	80006ec <getStatus>
 8000880:	4603      	mov	r3, r0
 8000882:	80fb      	strh	r3, [r7, #6]
		}while((status & POWERSTEP01_STATUS_MOT_STATUS) != 0);
 8000884:	88fb      	ldrh	r3, [r7, #6]
 8000886:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800088a:	2b00      	cmp	r3, #0
 800088c:	d1f6      	bne.n	800087c <main+0x54>

		Move(-1000);
 800088e:	4807      	ldr	r0, [pc, #28]	; (80008ac <main+0x84>)
 8000890:	f7ff ff03 	bl	800069a <Move>

		do {
		status = getStatus();
 8000894:	f7ff ff2a 	bl	80006ec <getStatus>
 8000898:	4603      	mov	r3, r0
 800089a:	80fb      	strh	r3, [r7, #6]
		}while((status & POWERSTEP01_STATUS_MOT_STATUS) != 0);
 800089c:	88fb      	ldrh	r3, [r7, #6]
 800089e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d1f6      	bne.n	8000894 <main+0x6c>
		Move(1000);
 80008a6:	e7e5      	b.n	8000874 <main+0x4c>
 80008a8:	08004d1c 	.word	0x08004d1c
 80008ac:	fffffc18 	.word	0xfffffc18

080008b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b0b4      	sub	sp, #208	; 0xd0
 80008b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80008ba:	2230      	movs	r2, #48	; 0x30
 80008bc:	2100      	movs	r1, #0
 80008be:	4618      	mov	r0, r3
 80008c0:	f003 fdaa 	bl	8004418 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008d4:	f107 030c 	add.w	r3, r7, #12
 80008d8:	2280      	movs	r2, #128	; 0x80
 80008da:	2100      	movs	r1, #0
 80008dc:	4618      	mov	r0, r3
 80008de:	f003 fd9b 	bl	8004418 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e2:	4a2e      	ldr	r2, [pc, #184]	; (800099c <SystemClock_Config+0xec>)
 80008e4:	4b2d      	ldr	r3, [pc, #180]	; (800099c <SystemClock_Config+0xec>)
 80008e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ec:	6413      	str	r3, [r2, #64]	; 0x40
 80008ee:	4b2b      	ldr	r3, [pc, #172]	; (800099c <SystemClock_Config+0xec>)
 80008f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008f6:	60bb      	str	r3, [r7, #8]
 80008f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008fa:	4a29      	ldr	r2, [pc, #164]	; (80009a0 <SystemClock_Config+0xf0>)
 80008fc:	4b28      	ldr	r3, [pc, #160]	; (80009a0 <SystemClock_Config+0xf0>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000904:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000908:	6013      	str	r3, [r2, #0]
 800090a:	4b25      	ldr	r3, [pc, #148]	; (80009a0 <SystemClock_Config+0xf0>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000916:	2302      	movs	r3, #2
 8000918:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800091c:	2301      	movs	r3, #1
 800091e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000922:	2310      	movs	r3, #16
 8000924:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000928:	2300      	movs	r3, #0
 800092a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800092e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000932:	4618      	mov	r0, r3
 8000934:	f000 fe92 	bl	800165c <HAL_RCC_OscConfig>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800093e:	f000 f979 	bl	8000c34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000942:	230f      	movs	r3, #15
 8000944:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000948:	2300      	movs	r3, #0
 800094a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800094e:	2300      	movs	r3, #0
 8000950:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000954:	2300      	movs	r3, #0
 8000956:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800095a:	2300      	movs	r3, #0
 800095c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000960:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000964:	2100      	movs	r1, #0
 8000966:	4618      	mov	r0, r3
 8000968:	f001 f91c 	bl	8001ba4 <HAL_RCC_ClockConfig>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000972:	f000 f95f 	bl	8000c34 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8000976:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800097a:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 800097c:	2300      	movs	r3, #0
 800097e:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000980:	f107 030c 	add.w	r3, r7, #12
 8000984:	4618      	mov	r0, r3
 8000986:	f001 fae3 	bl	8001f50 <HAL_RCCEx_PeriphCLKConfig>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000990:	f000 f950 	bl	8000c34 <Error_Handler>
  }
}
 8000994:	bf00      	nop
 8000996:	37d0      	adds	r7, #208	; 0xd0
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	40023800 	.word	0x40023800
 80009a0:	40007000 	.word	0x40007000

080009a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80009a8:	4b1b      	ldr	r3, [pc, #108]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009aa:	4a1c      	ldr	r2, [pc, #112]	; (8000a1c <MX_SPI1_Init+0x78>)
 80009ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009ae:	4b1a      	ldr	r3, [pc, #104]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80009b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009b6:	4b18      	ldr	r3, [pc, #96]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009bc:	4b16      	ldr	r3, [pc, #88]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009be:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80009c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80009c4:	4b14      	ldr	r3, [pc, #80]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009c6:	2202      	movs	r2, #2
 80009c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80009ca:	4b13      	ldr	r3, [pc, #76]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009cc:	2201      	movs	r2, #1
 80009ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009d0:	4b11      	ldr	r3, [pc, #68]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009da:	2220      	movs	r2, #32
 80009dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009de:	4b0e      	ldr	r3, [pc, #56]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009e4:	4b0c      	ldr	r3, [pc, #48]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80009f0:	4b09      	ldr	r3, [pc, #36]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009f2:	2207      	movs	r2, #7
 80009f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009f6:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80009fc:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <MX_SPI1_Init+0x74>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a02:	4805      	ldr	r0, [pc, #20]	; (8000a18 <MX_SPI1_Init+0x74>)
 8000a04:	f001 fdee 	bl	80025e4 <HAL_SPI_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000a0e:	f000 f911 	bl	8000c34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a12:	bf00      	nop
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	2000011c 	.word	0x2000011c
 8000a1c:	40013000 	.word	0x40013000

08000a20 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08c      	sub	sp, #48	; 0x30
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a26:	f107 0320 	add.w	r3, r7, #32
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
 8000a32:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]
 8000a3c:	609a      	str	r2, [r3, #8]
 8000a3e:	60da      	str	r2, [r3, #12]
 8000a40:	611a      	str	r2, [r3, #16]
 8000a42:	615a      	str	r2, [r3, #20]
 8000a44:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8000a46:	4b25      	ldr	r3, [pc, #148]	; (8000adc <MX_TIM12_Init+0xbc>)
 8000a48:	4a25      	ldr	r2, [pc, #148]	; (8000ae0 <MX_TIM12_Init+0xc0>)
 8000a4a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8000a4c:	4b23      	ldr	r3, [pc, #140]	; (8000adc <MX_TIM12_Init+0xbc>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a52:	4b22      	ldr	r3, [pc, #136]	; (8000adc <MX_TIM12_Init+0xbc>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 200;
 8000a58:	4b20      	ldr	r3, [pc, #128]	; (8000adc <MX_TIM12_Init+0xbc>)
 8000a5a:	22c8      	movs	r2, #200	; 0xc8
 8000a5c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5e:	4b1f      	ldr	r3, [pc, #124]	; (8000adc <MX_TIM12_Init+0xbc>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a64:	4b1d      	ldr	r3, [pc, #116]	; (8000adc <MX_TIM12_Init+0xbc>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8000a6a:	481c      	ldr	r0, [pc, #112]	; (8000adc <MX_TIM12_Init+0xbc>)
 8000a6c:	f002 f9d4 	bl	8002e18 <HAL_TIM_Base_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 8000a76:	f000 f8dd 	bl	8000c34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a7e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8000a80:	f107 0320 	add.w	r3, r7, #32
 8000a84:	4619      	mov	r1, r3
 8000a86:	4815      	ldr	r0, [pc, #84]	; (8000adc <MX_TIM12_Init+0xbc>)
 8000a88:	f002 fb8e 	bl	80031a8 <HAL_TIM_ConfigClockSource>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM12_Init+0x76>
  {
    Error_Handler();
 8000a92:	f000 f8cf 	bl	8000c34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8000a96:	4811      	ldr	r0, [pc, #68]	; (8000adc <MX_TIM12_Init+0xbc>)
 8000a98:	f002 fa15 	bl	8002ec6 <HAL_TIM_PWM_Init>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_TIM12_Init+0x86>
  {
    Error_Handler();
 8000aa2:	f000 f8c7 	bl	8000c34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000aa6:	2360      	movs	r3, #96	; 0x60
 8000aa8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 8000aaa:	2364      	movs	r3, #100	; 0x64
 8000aac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ab6:	1d3b      	adds	r3, r7, #4
 8000ab8:	2200      	movs	r2, #0
 8000aba:	4619      	mov	r1, r3
 8000abc:	4807      	ldr	r0, [pc, #28]	; (8000adc <MX_TIM12_Init+0xbc>)
 8000abe:	f002 fa63 	bl	8002f88 <HAL_TIM_PWM_ConfigChannel>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_TIM12_Init+0xac>
  {
    Error_Handler();
 8000ac8:	f000 f8b4 	bl	8000c34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8000acc:	4803      	ldr	r0, [pc, #12]	; (8000adc <MX_TIM12_Init+0xbc>)
 8000ace:	f000 f95b 	bl	8000d88 <HAL_TIM_MspPostInit>

}
 8000ad2:	bf00      	nop
 8000ad4:	3730      	adds	r7, #48	; 0x30
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	20000180 	.word	0x20000180
 8000ae0:	40001800 	.word	0x40001800

08000ae4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000ae8:	4b14      	ldr	r3, [pc, #80]	; (8000b3c <MX_USART6_UART_Init+0x58>)
 8000aea:	4a15      	ldr	r2, [pc, #84]	; (8000b40 <MX_USART6_UART_Init+0x5c>)
 8000aec:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000aee:	4b13      	ldr	r3, [pc, #76]	; (8000b3c <MX_USART6_UART_Init+0x58>)
 8000af0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000af4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000af6:	4b11      	ldr	r3, [pc, #68]	; (8000b3c <MX_USART6_UART_Init+0x58>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000afc:	4b0f      	ldr	r3, [pc, #60]	; (8000b3c <MX_USART6_UART_Init+0x58>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000b02:	4b0e      	ldr	r3, [pc, #56]	; (8000b3c <MX_USART6_UART_Init+0x58>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000b08:	4b0c      	ldr	r3, [pc, #48]	; (8000b3c <MX_USART6_UART_Init+0x58>)
 8000b0a:	220c      	movs	r2, #12
 8000b0c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b0e:	4b0b      	ldr	r3, [pc, #44]	; (8000b3c <MX_USART6_UART_Init+0x58>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b14:	4b09      	ldr	r3, [pc, #36]	; (8000b3c <MX_USART6_UART_Init+0x58>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b1a:	4b08      	ldr	r3, [pc, #32]	; (8000b3c <MX_USART6_UART_Init+0x58>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b20:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <MX_USART6_UART_Init+0x58>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000b26:	4805      	ldr	r0, [pc, #20]	; (8000b3c <MX_USART6_UART_Init+0x58>)
 8000b28:	f002 ff90 	bl	8003a4c <HAL_UART_Init>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8000b32:	f000 f87f 	bl	8000c34 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000b36:	bf00      	nop
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	20000098 	.word	0x20000098
 8000b40:	40011400 	.word	0x40011400

08000b44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b08a      	sub	sp, #40	; 0x28
 8000b48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b4a:	f107 0314 	add.w	r3, r7, #20
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]
 8000b56:	60da      	str	r2, [r3, #12]
 8000b58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b5a:	4a33      	ldr	r2, [pc, #204]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000b5c:	4b32      	ldr	r3, [pc, #200]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b60:	f043 0302 	orr.w	r3, r3, #2
 8000b64:	6313      	str	r3, [r2, #48]	; 0x30
 8000b66:	4b30      	ldr	r3, [pc, #192]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6a:	f003 0302 	and.w	r3, r3, #2
 8000b6e:	613b      	str	r3, [r7, #16]
 8000b70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b72:	4a2d      	ldr	r2, [pc, #180]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000b74:	4b2c      	ldr	r3, [pc, #176]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b78:	f043 0310 	orr.w	r3, r3, #16
 8000b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7e:	4b2a      	ldr	r3, [pc, #168]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b82:	f003 0310 	and.w	r3, r3, #16
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b8a:	4a27      	ldr	r2, [pc, #156]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000b8c:	4b26      	ldr	r3, [pc, #152]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b90:	f043 0304 	orr.w	r3, r3, #4
 8000b94:	6313      	str	r3, [r2, #48]	; 0x30
 8000b96:	4b24      	ldr	r3, [pc, #144]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	f003 0304 	and.w	r3, r3, #4
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ba2:	4a21      	ldr	r2, [pc, #132]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000ba4:	4b20      	ldr	r3, [pc, #128]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4b1e      	ldr	r3, [pc, #120]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bba:	4a1b      	ldr	r2, [pc, #108]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000bbc:	4b1a      	ldr	r3, [pc, #104]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc0:	f043 0301 	orr.w	r3, r3, #1
 8000bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc6:	4b18      	ldr	r3, [pc, #96]	; (8000c28 <MX_GPIO_Init+0xe4>)
 8000bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bca:	f003 0301 	and.w	r3, r3, #1
 8000bce:	603b      	str	r3, [r7, #0]
 8000bd0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	2110      	movs	r1, #16
 8000bd6:	4815      	ldr	r0, [pc, #84]	; (8000c2c <MX_GPIO_Init+0xe8>)
 8000bd8:	f000 fd26 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8000bdc:	2200      	movs	r2, #0
 8000bde:	2102      	movs	r1, #2
 8000be0:	4813      	ldr	r0, [pc, #76]	; (8000c30 <MX_GPIO_Init+0xec>)
 8000be2:	f000 fd21 	bl	8001628 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8000be6:	2310      	movs	r3, #16
 8000be8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bea:	2301      	movs	r3, #1
 8000bec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8000bf6:	f107 0314 	add.w	r3, r7, #20
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	480b      	ldr	r0, [pc, #44]	; (8000c2c <MX_GPIO_Init+0xe8>)
 8000bfe:	f000 fb79 	bl	80012f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8000c02:	2302      	movs	r3, #2
 8000c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c06:	2301      	movs	r3, #1
 8000c08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8000c12:	f107 0314 	add.w	r3, r7, #20
 8000c16:	4619      	mov	r1, r3
 8000c18:	4805      	ldr	r0, [pc, #20]	; (8000c30 <MX_GPIO_Init+0xec>)
 8000c1a:	f000 fb6b 	bl	80012f4 <HAL_GPIO_Init>

}
 8000c1e:	bf00      	nop
 8000c20:	3728      	adds	r7, #40	; 0x28
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	40023800 	.word	0x40023800
 8000c2c:	40021000 	.word	0x40021000
 8000c30:	40020000 	.word	0x40020000

08000c34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c38:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c3a:	e7fe      	b.n	8000c3a <Error_Handler+0x6>

08000c3c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c42:	4a0f      	ldr	r2, [pc, #60]	; (8000c80 <HAL_MspInit+0x44>)
 8000c44:	4b0e      	ldr	r3, [pc, #56]	; (8000c80 <HAL_MspInit+0x44>)
 8000c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c4e:	4b0c      	ldr	r3, [pc, #48]	; (8000c80 <HAL_MspInit+0x44>)
 8000c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c56:	607b      	str	r3, [r7, #4]
 8000c58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c5a:	4a09      	ldr	r2, [pc, #36]	; (8000c80 <HAL_MspInit+0x44>)
 8000c5c:	4b08      	ldr	r3, [pc, #32]	; (8000c80 <HAL_MspInit+0x44>)
 8000c5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c64:	6453      	str	r3, [r2, #68]	; 0x44
 8000c66:	4b06      	ldr	r3, [pc, #24]	; (8000c80 <HAL_MspInit+0x44>)
 8000c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c6e:	603b      	str	r3, [r7, #0]
 8000c70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c72:	bf00      	nop
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	40023800 	.word	0x40023800

08000c84 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b08a      	sub	sp, #40	; 0x28
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8c:	f107 0314 	add.w	r3, r7, #20
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a25      	ldr	r2, [pc, #148]	; (8000d38 <HAL_SPI_MspInit+0xb4>)
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d143      	bne.n	8000d2e <HAL_SPI_MspInit+0xaa>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ca6:	4a25      	ldr	r2, [pc, #148]	; (8000d3c <HAL_SPI_MspInit+0xb8>)
 8000ca8:	4b24      	ldr	r3, [pc, #144]	; (8000d3c <HAL_SPI_MspInit+0xb8>)
 8000caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000cb0:	6453      	str	r3, [r2, #68]	; 0x44
 8000cb2:	4b22      	ldr	r3, [pc, #136]	; (8000d3c <HAL_SPI_MspInit+0xb8>)
 8000cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000cba:	613b      	str	r3, [r7, #16]
 8000cbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cbe:	4a1f      	ldr	r2, [pc, #124]	; (8000d3c <HAL_SPI_MspInit+0xb8>)
 8000cc0:	4b1e      	ldr	r3, [pc, #120]	; (8000d3c <HAL_SPI_MspInit+0xb8>)
 8000cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc4:	f043 0302 	orr.w	r3, r3, #2
 8000cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cca:	4b1c      	ldr	r3, [pc, #112]	; (8000d3c <HAL_SPI_MspInit+0xb8>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	f003 0302 	and.w	r3, r3, #2
 8000cd2:	60fb      	str	r3, [r7, #12]
 8000cd4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd6:	4a19      	ldr	r2, [pc, #100]	; (8000d3c <HAL_SPI_MspInit+0xb8>)
 8000cd8:	4b18      	ldr	r3, [pc, #96]	; (8000d3c <HAL_SPI_MspInit+0xb8>)
 8000cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cdc:	f043 0301 	orr.w	r3, r3, #1
 8000ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce2:	4b16      	ldr	r3, [pc, #88]	; (8000d3c <HAL_SPI_MspInit+0xb8>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	60bb      	str	r3, [r7, #8]
 8000cec:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB5     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4;
 8000cee:	2330      	movs	r3, #48	; 0x30
 8000cf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000cfe:	2305      	movs	r3, #5
 8000d00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d02:	f107 0314 	add.w	r3, r7, #20
 8000d06:	4619      	mov	r1, r3
 8000d08:	480d      	ldr	r0, [pc, #52]	; (8000d40 <HAL_SPI_MspInit+0xbc>)
 8000d0a:	f000 faf3 	bl	80012f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d0e:	2320      	movs	r3, #32
 8000d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d12:	2302      	movs	r3, #2
 8000d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000d1e:	2305      	movs	r3, #5
 8000d20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d22:	f107 0314 	add.w	r3, r7, #20
 8000d26:	4619      	mov	r1, r3
 8000d28:	4806      	ldr	r0, [pc, #24]	; (8000d44 <HAL_SPI_MspInit+0xc0>)
 8000d2a:	f000 fae3 	bl	80012f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000d2e:	bf00      	nop
 8000d30:	3728      	adds	r7, #40	; 0x28
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40013000 	.word	0x40013000
 8000d3c:	40023800 	.word	0x40023800
 8000d40:	40020400 	.word	0x40020400
 8000d44:	40020000 	.word	0x40020000

08000d48 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b085      	sub	sp, #20
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM12)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a0a      	ldr	r2, [pc, #40]	; (8000d80 <HAL_TIM_Base_MspInit+0x38>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d10b      	bne.n	8000d72 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8000d5a:	4a0a      	ldr	r2, [pc, #40]	; (8000d84 <HAL_TIM_Base_MspInit+0x3c>)
 8000d5c:	4b09      	ldr	r3, [pc, #36]	; (8000d84 <HAL_TIM_Base_MspInit+0x3c>)
 8000d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d64:	6413      	str	r3, [r2, #64]	; 0x40
 8000d66:	4b07      	ldr	r3, [pc, #28]	; (8000d84 <HAL_TIM_Base_MspInit+0x3c>)
 8000d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d6e:	60fb      	str	r3, [r7, #12]
 8000d70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8000d72:	bf00      	nop
 8000d74:	3714      	adds	r7, #20
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	40001800 	.word	0x40001800
 8000d84:	40023800 	.word	0x40023800

08000d88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b088      	sub	sp, #32
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d90:	f107 030c 	add.w	r3, r7, #12
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
 8000d98:	605a      	str	r2, [r3, #4]
 8000d9a:	609a      	str	r2, [r3, #8]
 8000d9c:	60da      	str	r2, [r3, #12]
 8000d9e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM12)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a11      	ldr	r2, [pc, #68]	; (8000dec <HAL_TIM_MspPostInit+0x64>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d11b      	bne.n	8000de2 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8000daa:	4a11      	ldr	r2, [pc, #68]	; (8000df0 <HAL_TIM_MspPostInit+0x68>)
 8000dac:	4b10      	ldr	r3, [pc, #64]	; (8000df0 <HAL_TIM_MspPostInit+0x68>)
 8000dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000db4:	6313      	str	r3, [r2, #48]	; 0x30
 8000db6:	4b0e      	ldr	r3, [pc, #56]	; (8000df0 <HAL_TIM_MspPostInit+0x68>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dbe:	60bb      	str	r3, [r7, #8]
 8000dc0:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration
    PH6     ------> TIM12_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000dc2:	2340      	movs	r3, #64	; 0x40
 8000dc4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000dd2:	2309      	movs	r3, #9
 8000dd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000dd6:	f107 030c 	add.w	r3, r7, #12
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4805      	ldr	r0, [pc, #20]	; (8000df4 <HAL_TIM_MspPostInit+0x6c>)
 8000dde:	f000 fa89 	bl	80012f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8000de2:	bf00      	nop
 8000de4:	3720      	adds	r7, #32
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40001800 	.word	0x40001800
 8000df0:	40023800 	.word	0x40023800
 8000df4:	40021c00 	.word	0x40021c00

08000df8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b08a      	sub	sp, #40	; 0x28
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e00:	f107 0314 	add.w	r3, r7, #20
 8000e04:	2200      	movs	r2, #0
 8000e06:	601a      	str	r2, [r3, #0]
 8000e08:	605a      	str	r2, [r3, #4]
 8000e0a:	609a      	str	r2, [r3, #8]
 8000e0c:	60da      	str	r2, [r3, #12]
 8000e0e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a17      	ldr	r2, [pc, #92]	; (8000e74 <HAL_UART_MspInit+0x7c>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d127      	bne.n	8000e6a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8000e1a:	4a17      	ldr	r2, [pc, #92]	; (8000e78 <HAL_UART_MspInit+0x80>)
 8000e1c:	4b16      	ldr	r3, [pc, #88]	; (8000e78 <HAL_UART_MspInit+0x80>)
 8000e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e20:	f043 0320 	orr.w	r3, r3, #32
 8000e24:	6453      	str	r3, [r2, #68]	; 0x44
 8000e26:	4b14      	ldr	r3, [pc, #80]	; (8000e78 <HAL_UART_MspInit+0x80>)
 8000e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e2a:	f003 0320 	and.w	r3, r3, #32
 8000e2e:	613b      	str	r3, [r7, #16]
 8000e30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e32:	4a11      	ldr	r2, [pc, #68]	; (8000e78 <HAL_UART_MspInit+0x80>)
 8000e34:	4b10      	ldr	r3, [pc, #64]	; (8000e78 <HAL_UART_MspInit+0x80>)
 8000e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e38:	f043 0304 	orr.w	r3, r3, #4
 8000e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e3e:	4b0e      	ldr	r3, [pc, #56]	; (8000e78 <HAL_UART_MspInit+0x80>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e42:	f003 0304 	and.w	r3, r3, #4
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC7     ------> USART6_RX
    PC6     ------> USART6_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8000e4a:	23c0      	movs	r3, #192	; 0xc0
 8000e4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e52:	2300      	movs	r3, #0
 8000e54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e56:	2303      	movs	r3, #3
 8000e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000e5a:	2308      	movs	r3, #8
 8000e5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e5e:	f107 0314 	add.w	r3, r7, #20
 8000e62:	4619      	mov	r1, r3
 8000e64:	4805      	ldr	r0, [pc, #20]	; (8000e7c <HAL_UART_MspInit+0x84>)
 8000e66:	f000 fa45 	bl	80012f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8000e6a:	bf00      	nop
 8000e6c:	3728      	adds	r7, #40	; 0x28
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40011400 	.word	0x40011400
 8000e78:	40023800 	.word	0x40023800
 8000e7c:	40020800 	.word	0x40020800

08000e80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e84:	e7fe      	b.n	8000e84 <NMI_Handler+0x4>

08000e86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e86:	b480      	push	{r7}
 8000e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e8a:	e7fe      	b.n	8000e8a <HardFault_Handler+0x4>

08000e8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e90:	e7fe      	b.n	8000e90 <MemManage_Handler+0x4>

08000e92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e92:	b480      	push	{r7}
 8000e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e96:	e7fe      	b.n	8000e96 <BusFault_Handler+0x4>

08000e98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e9c:	e7fe      	b.n	8000e9c <UsageFault_Handler+0x4>

08000e9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ea2:	bf00      	nop
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr

08000eac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr

08000eba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eba:	b480      	push	{r7}
 8000ebc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ebe:	bf00      	nop
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ecc:	f000 f8ec 	bl	80010a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}

08000ed4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ed4:	b590      	push	{r4, r7, lr}
 8000ed6:	b087      	sub	sp, #28
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	617b      	str	r3, [r7, #20]
 8000ee4:	e00a      	b.n	8000efc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000ee6:	68bc      	ldr	r4, [r7, #8]
 8000ee8:	1c63      	adds	r3, r4, #1
 8000eea:	60bb      	str	r3, [r7, #8]
 8000eec:	f3af 8000 	nop.w
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	3301      	adds	r3, #1
 8000efa:	617b      	str	r3, [r7, #20]
 8000efc:	697a      	ldr	r2, [r7, #20]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	dbf0      	blt.n	8000ee6 <_read+0x12>
	}

return len;
 8000f04:	687b      	ldr	r3, [r7, #4]
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	371c      	adds	r7, #28
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd90      	pop	{r4, r7, pc}

08000f0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	b086      	sub	sp, #24
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	60f8      	str	r0, [r7, #12]
 8000f16:	60b9      	str	r1, [r7, #8]
 8000f18:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	617b      	str	r3, [r7, #20]
 8000f1e:	e009      	b.n	8000f34 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	1c5a      	adds	r2, r3, #1
 8000f24:	60ba      	str	r2, [r7, #8]
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff fbff 	bl	800072c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	3301      	adds	r3, #1
 8000f32:	617b      	str	r3, [r7, #20]
 8000f34:	697a      	ldr	r2, [r7, #20]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	429a      	cmp	r2, r3
 8000f3a:	dbf1      	blt.n	8000f20 <_write+0x12>
	}
	return len;
 8000f3c:	687b      	ldr	r3, [r7, #4]
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3718      	adds	r7, #24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
	...

08000f48 <_sbrk>:

caddr_t _sbrk(int incr)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000f50:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <_sbrk+0x50>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d102      	bne.n	8000f5e <_sbrk+0x16>
		heap_end = &end;
 8000f58:	4b0f      	ldr	r3, [pc, #60]	; (8000f98 <_sbrk+0x50>)
 8000f5a:	4a10      	ldr	r2, [pc, #64]	; (8000f9c <_sbrk+0x54>)
 8000f5c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <_sbrk+0x50>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000f64:	4b0c      	ldr	r3, [pc, #48]	; (8000f98 <_sbrk+0x50>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	466a      	mov	r2, sp
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d907      	bls.n	8000f82 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8000f72:	f003 fa27 	bl	80043c4 <__errno>
 8000f76:	4602      	mov	r2, r0
 8000f78:	230c      	movs	r3, #12
 8000f7a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8000f80:	e006      	b.n	8000f90 <_sbrk+0x48>
	}

	heap_end += incr;
 8000f82:	4b05      	ldr	r3, [pc, #20]	; (8000f98 <_sbrk+0x50>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4413      	add	r3, r2
 8000f8a:	4a03      	ldr	r2, [pc, #12]	; (8000f98 <_sbrk+0x50>)
 8000f8c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3710      	adds	r7, #16
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	2000008c 	.word	0x2000008c
 8000f9c:	200001d4 	.word	0x200001d4

08000fa0 <_close>:

int _close(int file)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
	return -1;
 8000fa8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr

08000fb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fc8:	605a      	str	r2, [r3, #4]
	return 0;
 8000fca:	2300      	movs	r3, #0
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <_isatty>:

int _isatty(int file)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	return 1;
 8000fe0:	2301      	movs	r3, #1
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr

08000fee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	b085      	sub	sp, #20
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	60f8      	str	r0, [r7, #12]
 8000ff6:	60b9      	str	r1, [r7, #8]
 8000ff8:	607a      	str	r2, [r7, #4]
	return 0;
 8000ffa:	2300      	movs	r3, #0
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3714      	adds	r7, #20
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr

08001008 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800100c:	4a06      	ldr	r2, [pc, #24]	; (8001028 <SystemInit+0x20>)
 800100e:	4b06      	ldr	r3, [pc, #24]	; (8001028 <SystemInit+0x20>)
 8001010:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001014:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001018:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	e000ed00 	.word	0xe000ed00

0800102c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001030:	2003      	movs	r0, #3
 8001032:	f000 f92b 	bl	800128c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001036:	2000      	movs	r0, #0
 8001038:	f000 f806 	bl	8001048 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800103c:	f7ff fdfe 	bl	8000c3c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001040:	2300      	movs	r3, #0
}
 8001042:	4618      	mov	r0, r3
 8001044:	bd80      	pop	{r7, pc}
	...

08001048 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001050:	4b12      	ldr	r3, [pc, #72]	; (800109c <HAL_InitTick+0x54>)
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <HAL_InitTick+0x58>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	4619      	mov	r1, r3
 800105a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800105e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001062:	fbb2 f3f3 	udiv	r3, r2, r3
 8001066:	4618      	mov	r0, r3
 8001068:	f000 f937 	bl	80012da <HAL_SYSTICK_Config>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	e00e      	b.n	8001094 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2b0f      	cmp	r3, #15
 800107a:	d80a      	bhi.n	8001092 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800107c:	2200      	movs	r2, #0
 800107e:	6879      	ldr	r1, [r7, #4]
 8001080:	f04f 30ff 	mov.w	r0, #4294967295
 8001084:	f000 f90d 	bl	80012a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001088:	4a06      	ldr	r2, [pc, #24]	; (80010a4 <HAL_InitTick+0x5c>)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800108e:	2300      	movs	r3, #0
 8001090:	e000      	b.n	8001094 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
}
 8001094:	4618      	mov	r0, r3
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000000 	.word	0x20000000
 80010a0:	20000008 	.word	0x20000008
 80010a4:	20000004 	.word	0x20000004

080010a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010ac:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <HAL_IncTick+0x20>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	461a      	mov	r2, r3
 80010b2:	4b06      	ldr	r3, [pc, #24]	; (80010cc <HAL_IncTick+0x24>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4413      	add	r3, r2
 80010b8:	4a04      	ldr	r2, [pc, #16]	; (80010cc <HAL_IncTick+0x24>)
 80010ba:	6013      	str	r3, [r2, #0]
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	20000008 	.word	0x20000008
 80010cc:	200001cc 	.word	0x200001cc

080010d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  return uwTick;
 80010d4:	4b03      	ldr	r3, [pc, #12]	; (80010e4 <HAL_GetTick+0x14>)
 80010d6:	681b      	ldr	r3, [r3, #0]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	200001cc 	.word	0x200001cc

080010e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010f0:	f7ff ffee 	bl	80010d0 <HAL_GetTick>
 80010f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001100:	d005      	beq.n	800110e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001102:	4b09      	ldr	r3, [pc, #36]	; (8001128 <HAL_Delay+0x40>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	461a      	mov	r2, r3
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	4413      	add	r3, r2
 800110c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800110e:	bf00      	nop
 8001110:	f7ff ffde 	bl	80010d0 <HAL_GetTick>
 8001114:	4602      	mov	r2, r0
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	1ad2      	subs	r2, r2, r3
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	429a      	cmp	r2, r3
 800111e:	d3f7      	bcc.n	8001110 <HAL_Delay+0x28>
  {
  }
}
 8001120:	bf00      	nop
 8001122:	3710      	adds	r7, #16
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	20000008 	.word	0x20000008

0800112c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800112c:	b480      	push	{r7}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f003 0307 	and.w	r3, r3, #7
 800113a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800113c:	4b0b      	ldr	r3, [pc, #44]	; (800116c <__NVIC_SetPriorityGrouping+0x40>)
 800113e:	68db      	ldr	r3, [r3, #12]
 8001140:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001142:	68ba      	ldr	r2, [r7, #8]
 8001144:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001148:	4013      	ands	r3, r2
 800114a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001154:	4b06      	ldr	r3, [pc, #24]	; (8001170 <__NVIC_SetPriorityGrouping+0x44>)
 8001156:	4313      	orrs	r3, r2
 8001158:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800115a:	4a04      	ldr	r2, [pc, #16]	; (800116c <__NVIC_SetPriorityGrouping+0x40>)
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	60d3      	str	r3, [r2, #12]
}
 8001160:	bf00      	nop
 8001162:	3714      	adds	r7, #20
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	e000ed00 	.word	0xe000ed00
 8001170:	05fa0000 	.word	0x05fa0000

08001174 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001178:	4b04      	ldr	r3, [pc, #16]	; (800118c <__NVIC_GetPriorityGrouping+0x18>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	0a1b      	lsrs	r3, r3, #8
 800117e:	f003 0307 	and.w	r3, r3, #7
}
 8001182:	4618      	mov	r0, r3
 8001184:	46bd      	mov	sp, r7
 8001186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118a:	4770      	bx	lr
 800118c:	e000ed00 	.word	0xe000ed00

08001190 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
 8001196:	4603      	mov	r3, r0
 8001198:	6039      	str	r1, [r7, #0]
 800119a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800119c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	db0a      	blt.n	80011ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a4:	490d      	ldr	r1, [pc, #52]	; (80011dc <__NVIC_SetPriority+0x4c>)
 80011a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011aa:	683a      	ldr	r2, [r7, #0]
 80011ac:	b2d2      	uxtb	r2, r2
 80011ae:	0112      	lsls	r2, r2, #4
 80011b0:	b2d2      	uxtb	r2, r2
 80011b2:	440b      	add	r3, r1
 80011b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011b8:	e00a      	b.n	80011d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ba:	4909      	ldr	r1, [pc, #36]	; (80011e0 <__NVIC_SetPriority+0x50>)
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	f003 030f 	and.w	r3, r3, #15
 80011c2:	3b04      	subs	r3, #4
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	b2d2      	uxtb	r2, r2
 80011c8:	0112      	lsls	r2, r2, #4
 80011ca:	b2d2      	uxtb	r2, r2
 80011cc:	440b      	add	r3, r1
 80011ce:	761a      	strb	r2, [r3, #24]
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	e000e100 	.word	0xe000e100
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b089      	sub	sp, #36	; 0x24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f003 0307 	and.w	r3, r3, #7
 80011f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	f1c3 0307 	rsb	r3, r3, #7
 80011fe:	2b04      	cmp	r3, #4
 8001200:	bf28      	it	cs
 8001202:	2304      	movcs	r3, #4
 8001204:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	3304      	adds	r3, #4
 800120a:	2b06      	cmp	r3, #6
 800120c:	d902      	bls.n	8001214 <NVIC_EncodePriority+0x30>
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	3b03      	subs	r3, #3
 8001212:	e000      	b.n	8001216 <NVIC_EncodePriority+0x32>
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001218:	2201      	movs	r2, #1
 800121a:	69bb      	ldr	r3, [r7, #24]
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	1e5a      	subs	r2, r3, #1
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	401a      	ands	r2, r3
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800122a:	2101      	movs	r1, #1
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	fa01 f303 	lsl.w	r3, r1, r3
 8001232:	1e59      	subs	r1, r3, #1
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001238:	4313      	orrs	r3, r2
         );
}
 800123a:	4618      	mov	r0, r3
 800123c:	3724      	adds	r7, #36	; 0x24
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
	...

08001248 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	3b01      	subs	r3, #1
 8001254:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001258:	d301      	bcc.n	800125e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800125a:	2301      	movs	r3, #1
 800125c:	e00f      	b.n	800127e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800125e:	4a0a      	ldr	r2, [pc, #40]	; (8001288 <SysTick_Config+0x40>)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	3b01      	subs	r3, #1
 8001264:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001266:	210f      	movs	r1, #15
 8001268:	f04f 30ff 	mov.w	r0, #4294967295
 800126c:	f7ff ff90 	bl	8001190 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001270:	4b05      	ldr	r3, [pc, #20]	; (8001288 <SysTick_Config+0x40>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001276:	4b04      	ldr	r3, [pc, #16]	; (8001288 <SysTick_Config+0x40>)
 8001278:	2207      	movs	r2, #7
 800127a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800127c:	2300      	movs	r3, #0
}
 800127e:	4618      	mov	r0, r3
 8001280:	3708      	adds	r7, #8
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	e000e010 	.word	0xe000e010

0800128c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f7ff ff49 	bl	800112c <__NVIC_SetPriorityGrouping>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b086      	sub	sp, #24
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	4603      	mov	r3, r0
 80012aa:	60b9      	str	r1, [r7, #8]
 80012ac:	607a      	str	r2, [r7, #4]
 80012ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012b4:	f7ff ff5e 	bl	8001174 <__NVIC_GetPriorityGrouping>
 80012b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	68b9      	ldr	r1, [r7, #8]
 80012be:	6978      	ldr	r0, [r7, #20]
 80012c0:	f7ff ff90 	bl	80011e4 <NVIC_EncodePriority>
 80012c4:	4602      	mov	r2, r0
 80012c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ca:	4611      	mov	r1, r2
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff ff5f 	bl	8001190 <__NVIC_SetPriority>
}
 80012d2:	bf00      	nop
 80012d4:	3718      	adds	r7, #24
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b082      	sub	sp, #8
 80012de:	af00      	add	r7, sp, #0
 80012e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7ff ffb0 	bl	8001248 <SysTick_Config>
 80012e8:	4603      	mov	r3, r0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b089      	sub	sp, #36	; 0x24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80012fe:	2300      	movs	r3, #0
 8001300:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001302:	2300      	movs	r3, #0
 8001304:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001306:	2300      	movs	r3, #0
 8001308:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800130a:	2300      	movs	r3, #0
 800130c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800130e:	2300      	movs	r3, #0
 8001310:	61fb      	str	r3, [r7, #28]
 8001312:	e169      	b.n	80015e8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001314:	2201      	movs	r2, #1
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	4013      	ands	r3, r2
 8001326:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001328:	693a      	ldr	r2, [r7, #16]
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	429a      	cmp	r2, r3
 800132e:	f040 8158 	bne.w	80015e2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d00b      	beq.n	8001352 <HAL_GPIO_Init+0x5e>
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	2b02      	cmp	r3, #2
 8001340:	d007      	beq.n	8001352 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001346:	2b11      	cmp	r3, #17
 8001348:	d003      	beq.n	8001352 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	2b12      	cmp	r3, #18
 8001350:	d130      	bne.n	80013b4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	005b      	lsls	r3, r3, #1
 800135c:	2203      	movs	r2, #3
 800135e:	fa02 f303 	lsl.w	r3, r2, r3
 8001362:	43db      	mvns	r3, r3
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	4013      	ands	r3, r2
 8001368:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	68da      	ldr	r2, [r3, #12]
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	fa02 f303 	lsl.w	r3, r2, r3
 8001376:	69ba      	ldr	r2, [r7, #24]
 8001378:	4313      	orrs	r3, r2
 800137a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	69ba      	ldr	r2, [r7, #24]
 8001380:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001388:	2201      	movs	r2, #1
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	fa02 f303 	lsl.w	r3, r2, r3
 8001390:	43db      	mvns	r3, r3
 8001392:	69ba      	ldr	r2, [r7, #24]
 8001394:	4013      	ands	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	091b      	lsrs	r3, r3, #4
 800139e:	f003 0201 	and.w	r2, r3, #1
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	fa02 f303 	lsl.w	r3, r2, r3
 80013a8:	69ba      	ldr	r2, [r7, #24]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	2203      	movs	r2, #3
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	43db      	mvns	r3, r3
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	4013      	ands	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	689a      	ldr	r2, [r3, #8]
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d003      	beq.n	80013f4 <HAL_GPIO_Init+0x100>
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	2b12      	cmp	r3, #18
 80013f2:	d123      	bne.n	800143c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	08da      	lsrs	r2, r3, #3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	3208      	adds	r2, #8
 80013fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	f003 0307 	and.w	r3, r3, #7
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	220f      	movs	r2, #15
 800140c:	fa02 f303 	lsl.w	r3, r2, r3
 8001410:	43db      	mvns	r3, r3
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	4013      	ands	r3, r2
 8001416:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	691a      	ldr	r2, [r3, #16]
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	f003 0307 	and.w	r3, r3, #7
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	4313      	orrs	r3, r2
 800142c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	08da      	lsrs	r2, r3, #3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	3208      	adds	r2, #8
 8001436:	69b9      	ldr	r1, [r7, #24]
 8001438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	2203      	movs	r2, #3
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	43db      	mvns	r3, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4013      	ands	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f003 0203 	and.w	r2, r3, #3
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4313      	orrs	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001478:	2b00      	cmp	r3, #0
 800147a:	f000 80b2 	beq.w	80015e2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800147e:	4a5f      	ldr	r2, [pc, #380]	; (80015fc <HAL_GPIO_Init+0x308>)
 8001480:	4b5e      	ldr	r3, [pc, #376]	; (80015fc <HAL_GPIO_Init+0x308>)
 8001482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001484:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001488:	6453      	str	r3, [r2, #68]	; 0x44
 800148a:	4b5c      	ldr	r3, [pc, #368]	; (80015fc <HAL_GPIO_Init+0x308>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001492:	60fb      	str	r3, [r7, #12]
 8001494:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001496:	4a5a      	ldr	r2, [pc, #360]	; (8001600 <HAL_GPIO_Init+0x30c>)
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	089b      	lsrs	r3, r3, #2
 800149c:	3302      	adds	r3, #2
 800149e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	f003 0303 	and.w	r3, r3, #3
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	220f      	movs	r2, #15
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	43db      	mvns	r3, r3
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	4013      	ands	r3, r2
 80014b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a51      	ldr	r2, [pc, #324]	; (8001604 <HAL_GPIO_Init+0x310>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d02b      	beq.n	800151a <HAL_GPIO_Init+0x226>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a50      	ldr	r2, [pc, #320]	; (8001608 <HAL_GPIO_Init+0x314>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d025      	beq.n	8001516 <HAL_GPIO_Init+0x222>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a4f      	ldr	r2, [pc, #316]	; (800160c <HAL_GPIO_Init+0x318>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d01f      	beq.n	8001512 <HAL_GPIO_Init+0x21e>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a4e      	ldr	r2, [pc, #312]	; (8001610 <HAL_GPIO_Init+0x31c>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d019      	beq.n	800150e <HAL_GPIO_Init+0x21a>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a4d      	ldr	r2, [pc, #308]	; (8001614 <HAL_GPIO_Init+0x320>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d013      	beq.n	800150a <HAL_GPIO_Init+0x216>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a4c      	ldr	r2, [pc, #304]	; (8001618 <HAL_GPIO_Init+0x324>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d00d      	beq.n	8001506 <HAL_GPIO_Init+0x212>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a4b      	ldr	r2, [pc, #300]	; (800161c <HAL_GPIO_Init+0x328>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d007      	beq.n	8001502 <HAL_GPIO_Init+0x20e>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a4a      	ldr	r2, [pc, #296]	; (8001620 <HAL_GPIO_Init+0x32c>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d101      	bne.n	80014fe <HAL_GPIO_Init+0x20a>
 80014fa:	2307      	movs	r3, #7
 80014fc:	e00e      	b.n	800151c <HAL_GPIO_Init+0x228>
 80014fe:	2308      	movs	r3, #8
 8001500:	e00c      	b.n	800151c <HAL_GPIO_Init+0x228>
 8001502:	2306      	movs	r3, #6
 8001504:	e00a      	b.n	800151c <HAL_GPIO_Init+0x228>
 8001506:	2305      	movs	r3, #5
 8001508:	e008      	b.n	800151c <HAL_GPIO_Init+0x228>
 800150a:	2304      	movs	r3, #4
 800150c:	e006      	b.n	800151c <HAL_GPIO_Init+0x228>
 800150e:	2303      	movs	r3, #3
 8001510:	e004      	b.n	800151c <HAL_GPIO_Init+0x228>
 8001512:	2302      	movs	r3, #2
 8001514:	e002      	b.n	800151c <HAL_GPIO_Init+0x228>
 8001516:	2301      	movs	r3, #1
 8001518:	e000      	b.n	800151c <HAL_GPIO_Init+0x228>
 800151a:	2300      	movs	r3, #0
 800151c:	69fa      	ldr	r2, [r7, #28]
 800151e:	f002 0203 	and.w	r2, r2, #3
 8001522:	0092      	lsls	r2, r2, #2
 8001524:	4093      	lsls	r3, r2
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	4313      	orrs	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800152c:	4934      	ldr	r1, [pc, #208]	; (8001600 <HAL_GPIO_Init+0x30c>)
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	089b      	lsrs	r3, r3, #2
 8001532:	3302      	adds	r3, #2
 8001534:	69ba      	ldr	r2, [r7, #24]
 8001536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800153a:	4b3a      	ldr	r3, [pc, #232]	; (8001624 <HAL_GPIO_Init+0x330>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001540:	693b      	ldr	r3, [r7, #16]
 8001542:	43db      	mvns	r3, r3
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	4013      	ands	r3, r2
 8001548:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d003      	beq.n	800155e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001556:	69ba      	ldr	r2, [r7, #24]
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	4313      	orrs	r3, r2
 800155c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800155e:	4a31      	ldr	r2, [pc, #196]	; (8001624 <HAL_GPIO_Init+0x330>)
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001564:	4b2f      	ldr	r3, [pc, #188]	; (8001624 <HAL_GPIO_Init+0x330>)
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	43db      	mvns	r3, r3
 800156e:	69ba      	ldr	r2, [r7, #24]
 8001570:	4013      	ands	r3, r2
 8001572:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d003      	beq.n	8001588 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001580:	69ba      	ldr	r2, [r7, #24]
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	4313      	orrs	r3, r2
 8001586:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001588:	4a26      	ldr	r2, [pc, #152]	; (8001624 <HAL_GPIO_Init+0x330>)
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800158e:	4b25      	ldr	r3, [pc, #148]	; (8001624 <HAL_GPIO_Init+0x330>)
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001594:	693b      	ldr	r3, [r7, #16]
 8001596:	43db      	mvns	r3, r3
 8001598:	69ba      	ldr	r2, [r7, #24]
 800159a:	4013      	ands	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015b2:	4a1c      	ldr	r2, [pc, #112]	; (8001624 <HAL_GPIO_Init+0x330>)
 80015b4:	69bb      	ldr	r3, [r7, #24]
 80015b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015b8:	4b1a      	ldr	r3, [pc, #104]	; (8001624 <HAL_GPIO_Init+0x330>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	43db      	mvns	r3, r3
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	4013      	ands	r3, r2
 80015c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d003      	beq.n	80015dc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80015d4:	69ba      	ldr	r2, [r7, #24]
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	4313      	orrs	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015dc:	4a11      	ldr	r2, [pc, #68]	; (8001624 <HAL_GPIO_Init+0x330>)
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	3301      	adds	r3, #1
 80015e6:	61fb      	str	r3, [r7, #28]
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	2b0f      	cmp	r3, #15
 80015ec:	f67f ae92 	bls.w	8001314 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80015f0:	bf00      	nop
 80015f2:	3724      	adds	r7, #36	; 0x24
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	40023800 	.word	0x40023800
 8001600:	40013800 	.word	0x40013800
 8001604:	40020000 	.word	0x40020000
 8001608:	40020400 	.word	0x40020400
 800160c:	40020800 	.word	0x40020800
 8001610:	40020c00 	.word	0x40020c00
 8001614:	40021000 	.word	0x40021000
 8001618:	40021400 	.word	0x40021400
 800161c:	40021800 	.word	0x40021800
 8001620:	40021c00 	.word	0x40021c00
 8001624:	40013c00 	.word	0x40013c00

08001628 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	460b      	mov	r3, r1
 8001632:	807b      	strh	r3, [r7, #2]
 8001634:	4613      	mov	r3, r2
 8001636:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001638:	787b      	ldrb	r3, [r7, #1]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d003      	beq.n	8001646 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800163e:	887a      	ldrh	r2, [r7, #2]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001644:	e003      	b.n	800164e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001646:	887b      	ldrh	r3, [r7, #2]
 8001648:	041a      	lsls	r2, r3, #16
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	619a      	str	r2, [r3, #24]
}
 800164e:	bf00      	nop
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
	...

0800165c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b086      	sub	sp, #24
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001664:	2300      	movs	r3, #0
 8001666:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d101      	bne.n	8001672 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e291      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	2b00      	cmp	r3, #0
 800167c:	f000 8087 	beq.w	800178e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001680:	4b96      	ldr	r3, [pc, #600]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	f003 030c 	and.w	r3, r3, #12
 8001688:	2b04      	cmp	r3, #4
 800168a:	d00c      	beq.n	80016a6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800168c:	4b93      	ldr	r3, [pc, #588]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	f003 030c 	and.w	r3, r3, #12
 8001694:	2b08      	cmp	r3, #8
 8001696:	d112      	bne.n	80016be <HAL_RCC_OscConfig+0x62>
 8001698:	4b90      	ldr	r3, [pc, #576]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016a0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016a4:	d10b      	bne.n	80016be <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016a6:	4b8d      	ldr	r3, [pc, #564]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d06c      	beq.n	800178c <HAL_RCC_OscConfig+0x130>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d168      	bne.n	800178c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e26b      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016c6:	d106      	bne.n	80016d6 <HAL_RCC_OscConfig+0x7a>
 80016c8:	4a84      	ldr	r2, [pc, #528]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80016ca:	4b84      	ldr	r3, [pc, #528]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016d2:	6013      	str	r3, [r2, #0]
 80016d4:	e02e      	b.n	8001734 <HAL_RCC_OscConfig+0xd8>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d10c      	bne.n	80016f8 <HAL_RCC_OscConfig+0x9c>
 80016de:	4a7f      	ldr	r2, [pc, #508]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80016e0:	4b7e      	ldr	r3, [pc, #504]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016e8:	6013      	str	r3, [r2, #0]
 80016ea:	4a7c      	ldr	r2, [pc, #496]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80016ec:	4b7b      	ldr	r3, [pc, #492]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016f4:	6013      	str	r3, [r2, #0]
 80016f6:	e01d      	b.n	8001734 <HAL_RCC_OscConfig+0xd8>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001700:	d10c      	bne.n	800171c <HAL_RCC_OscConfig+0xc0>
 8001702:	4a76      	ldr	r2, [pc, #472]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001704:	4b75      	ldr	r3, [pc, #468]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800170c:	6013      	str	r3, [r2, #0]
 800170e:	4a73      	ldr	r2, [pc, #460]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001710:	4b72      	ldr	r3, [pc, #456]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001718:	6013      	str	r3, [r2, #0]
 800171a:	e00b      	b.n	8001734 <HAL_RCC_OscConfig+0xd8>
 800171c:	4a6f      	ldr	r2, [pc, #444]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 800171e:	4b6f      	ldr	r3, [pc, #444]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	4a6c      	ldr	r2, [pc, #432]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 800172a:	4b6c      	ldr	r3, [pc, #432]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001732:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d013      	beq.n	8001764 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800173c:	f7ff fcc8 	bl	80010d0 <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001744:	f7ff fcc4 	bl	80010d0 <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b64      	cmp	r3, #100	; 0x64
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e21f      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001756:	4b61      	ldr	r3, [pc, #388]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d0f0      	beq.n	8001744 <HAL_RCC_OscConfig+0xe8>
 8001762:	e014      	b.n	800178e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001764:	f7ff fcb4 	bl	80010d0 <HAL_GetTick>
 8001768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800176a:	e008      	b.n	800177e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800176c:	f7ff fcb0 	bl	80010d0 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b64      	cmp	r3, #100	; 0x64
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e20b      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800177e:	4b57      	ldr	r3, [pc, #348]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1f0      	bne.n	800176c <HAL_RCC_OscConfig+0x110>
 800178a:	e000      	b.n	800178e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800178c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d069      	beq.n	800186e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800179a:	4b50      	ldr	r3, [pc, #320]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	f003 030c 	and.w	r3, r3, #12
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d00b      	beq.n	80017be <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017a6:	4b4d      	ldr	r3, [pc, #308]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f003 030c 	and.w	r3, r3, #12
 80017ae:	2b08      	cmp	r3, #8
 80017b0:	d11c      	bne.n	80017ec <HAL_RCC_OscConfig+0x190>
 80017b2:	4b4a      	ldr	r3, [pc, #296]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d116      	bne.n	80017ec <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017be:	4b47      	ldr	r3, [pc, #284]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d005      	beq.n	80017d6 <HAL_RCC_OscConfig+0x17a>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d001      	beq.n	80017d6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e1df      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017d6:	4941      	ldr	r1, [pc, #260]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80017d8:	4b40      	ldr	r3, [pc, #256]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	691b      	ldr	r3, [r3, #16]
 80017e4:	00db      	lsls	r3, r3, #3
 80017e6:	4313      	orrs	r3, r2
 80017e8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ea:	e040      	b.n	800186e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	68db      	ldr	r3, [r3, #12]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d023      	beq.n	800183c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017f4:	4a39      	ldr	r2, [pc, #228]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80017f6:	4b39      	ldr	r3, [pc, #228]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f043 0301 	orr.w	r3, r3, #1
 80017fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001800:	f7ff fc66 	bl	80010d0 <HAL_GetTick>
 8001804:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001806:	e008      	b.n	800181a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001808:	f7ff fc62 	bl	80010d0 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	2b02      	cmp	r3, #2
 8001814:	d901      	bls.n	800181a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e1bd      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800181a:	4b30      	ldr	r3, [pc, #192]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	2b00      	cmp	r3, #0
 8001824:	d0f0      	beq.n	8001808 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001826:	492d      	ldr	r1, [pc, #180]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001828:	4b2c      	ldr	r3, [pc, #176]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	691b      	ldr	r3, [r3, #16]
 8001834:	00db      	lsls	r3, r3, #3
 8001836:	4313      	orrs	r3, r2
 8001838:	600b      	str	r3, [r1, #0]
 800183a:	e018      	b.n	800186e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800183c:	4a27      	ldr	r2, [pc, #156]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 800183e:	4b27      	ldr	r3, [pc, #156]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f023 0301 	bic.w	r3, r3, #1
 8001846:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001848:	f7ff fc42 	bl	80010d0 <HAL_GetTick>
 800184c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800184e:	e008      	b.n	8001862 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001850:	f7ff fc3e 	bl	80010d0 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b02      	cmp	r3, #2
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e199      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001862:	4b1e      	ldr	r3, [pc, #120]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0302 	and.w	r3, r3, #2
 800186a:	2b00      	cmp	r3, #0
 800186c:	d1f0      	bne.n	8001850 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0308 	and.w	r3, r3, #8
 8001876:	2b00      	cmp	r3, #0
 8001878:	d038      	beq.n	80018ec <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d019      	beq.n	80018b6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001882:	4a16      	ldr	r2, [pc, #88]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001884:	4b15      	ldr	r3, [pc, #84]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 8001886:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800188e:	f7ff fc1f 	bl	80010d0 <HAL_GetTick>
 8001892:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001894:	e008      	b.n	80018a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001896:	f7ff fc1b 	bl	80010d0 <HAL_GetTick>
 800189a:	4602      	mov	r2, r0
 800189c:	693b      	ldr	r3, [r7, #16]
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d901      	bls.n	80018a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e176      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018a8:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80018aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018ac:	f003 0302 	and.w	r3, r3, #2
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d0f0      	beq.n	8001896 <HAL_RCC_OscConfig+0x23a>
 80018b4:	e01a      	b.n	80018ec <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018b6:	4a09      	ldr	r2, [pc, #36]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80018b8:	4b08      	ldr	r3, [pc, #32]	; (80018dc <HAL_RCC_OscConfig+0x280>)
 80018ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018bc:	f023 0301 	bic.w	r3, r3, #1
 80018c0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018c2:	f7ff fc05 	bl	80010d0 <HAL_GetTick>
 80018c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018c8:	e00a      	b.n	80018e0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018ca:	f7ff fc01 	bl	80010d0 <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d903      	bls.n	80018e0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e15c      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
 80018dc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018e0:	4b91      	ldr	r3, [pc, #580]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 80018e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018e4:	f003 0302 	and.w	r3, r3, #2
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d1ee      	bne.n	80018ca <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0304 	and.w	r3, r3, #4
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	f000 80a4 	beq.w	8001a42 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018fa:	4b8b      	ldr	r3, [pc, #556]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 80018fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d10d      	bne.n	8001922 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001906:	4a88      	ldr	r2, [pc, #544]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001908:	4b87      	ldr	r3, [pc, #540]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 800190a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001910:	6413      	str	r3, [r2, #64]	; 0x40
 8001912:	4b85      	ldr	r3, [pc, #532]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001916:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800191a:	60bb      	str	r3, [r7, #8]
 800191c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800191e:	2301      	movs	r3, #1
 8001920:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001922:	4b82      	ldr	r3, [pc, #520]	; (8001b2c <HAL_RCC_OscConfig+0x4d0>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800192a:	2b00      	cmp	r3, #0
 800192c:	d118      	bne.n	8001960 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800192e:	4a7f      	ldr	r2, [pc, #508]	; (8001b2c <HAL_RCC_OscConfig+0x4d0>)
 8001930:	4b7e      	ldr	r3, [pc, #504]	; (8001b2c <HAL_RCC_OscConfig+0x4d0>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001938:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800193a:	f7ff fbc9 	bl	80010d0 <HAL_GetTick>
 800193e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001940:	e008      	b.n	8001954 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001942:	f7ff fbc5 	bl	80010d0 <HAL_GetTick>
 8001946:	4602      	mov	r2, r0
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	2b64      	cmp	r3, #100	; 0x64
 800194e:	d901      	bls.n	8001954 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001950:	2303      	movs	r3, #3
 8001952:	e120      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001954:	4b75      	ldr	r3, [pc, #468]	; (8001b2c <HAL_RCC_OscConfig+0x4d0>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800195c:	2b00      	cmp	r3, #0
 800195e:	d0f0      	beq.n	8001942 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	689b      	ldr	r3, [r3, #8]
 8001964:	2b01      	cmp	r3, #1
 8001966:	d106      	bne.n	8001976 <HAL_RCC_OscConfig+0x31a>
 8001968:	4a6f      	ldr	r2, [pc, #444]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 800196a:	4b6f      	ldr	r3, [pc, #444]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 800196c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800196e:	f043 0301 	orr.w	r3, r3, #1
 8001972:	6713      	str	r3, [r2, #112]	; 0x70
 8001974:	e02d      	b.n	80019d2 <HAL_RCC_OscConfig+0x376>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d10c      	bne.n	8001998 <HAL_RCC_OscConfig+0x33c>
 800197e:	4a6a      	ldr	r2, [pc, #424]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001980:	4b69      	ldr	r3, [pc, #420]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001982:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001984:	f023 0301 	bic.w	r3, r3, #1
 8001988:	6713      	str	r3, [r2, #112]	; 0x70
 800198a:	4a67      	ldr	r2, [pc, #412]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 800198c:	4b66      	ldr	r3, [pc, #408]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 800198e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001990:	f023 0304 	bic.w	r3, r3, #4
 8001994:	6713      	str	r3, [r2, #112]	; 0x70
 8001996:	e01c      	b.n	80019d2 <HAL_RCC_OscConfig+0x376>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	2b05      	cmp	r3, #5
 800199e:	d10c      	bne.n	80019ba <HAL_RCC_OscConfig+0x35e>
 80019a0:	4a61      	ldr	r2, [pc, #388]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 80019a2:	4b61      	ldr	r3, [pc, #388]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 80019a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019a6:	f043 0304 	orr.w	r3, r3, #4
 80019aa:	6713      	str	r3, [r2, #112]	; 0x70
 80019ac:	4a5e      	ldr	r2, [pc, #376]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 80019ae:	4b5e      	ldr	r3, [pc, #376]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 80019b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019b2:	f043 0301 	orr.w	r3, r3, #1
 80019b6:	6713      	str	r3, [r2, #112]	; 0x70
 80019b8:	e00b      	b.n	80019d2 <HAL_RCC_OscConfig+0x376>
 80019ba:	4a5b      	ldr	r2, [pc, #364]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 80019bc:	4b5a      	ldr	r3, [pc, #360]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 80019be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019c0:	f023 0301 	bic.w	r3, r3, #1
 80019c4:	6713      	str	r3, [r2, #112]	; 0x70
 80019c6:	4a58      	ldr	r2, [pc, #352]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 80019c8:	4b57      	ldr	r3, [pc, #348]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 80019ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019cc:	f023 0304 	bic.w	r3, r3, #4
 80019d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	689b      	ldr	r3, [r3, #8]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d015      	beq.n	8001a06 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019da:	f7ff fb79 	bl	80010d0 <HAL_GetTick>
 80019de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019e0:	e00a      	b.n	80019f8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019e2:	f7ff fb75 	bl	80010d0 <HAL_GetTick>
 80019e6:	4602      	mov	r2, r0
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d901      	bls.n	80019f8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e0ce      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019f8:	4b4b      	ldr	r3, [pc, #300]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 80019fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019fc:	f003 0302 	and.w	r3, r3, #2
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d0ee      	beq.n	80019e2 <HAL_RCC_OscConfig+0x386>
 8001a04:	e014      	b.n	8001a30 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a06:	f7ff fb63 	bl	80010d0 <HAL_GetTick>
 8001a0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a0c:	e00a      	b.n	8001a24 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a0e:	f7ff fb5f 	bl	80010d0 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	693b      	ldr	r3, [r7, #16]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d901      	bls.n	8001a24 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001a20:	2303      	movs	r3, #3
 8001a22:	e0b8      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a24:	4b40      	ldr	r3, [pc, #256]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001a26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a28:	f003 0302 	and.w	r3, r3, #2
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d1ee      	bne.n	8001a0e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a30:	7dfb      	ldrb	r3, [r7, #23]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d105      	bne.n	8001a42 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a36:	4a3c      	ldr	r2, [pc, #240]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001a38:	4b3b      	ldr	r3, [pc, #236]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a40:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	699b      	ldr	r3, [r3, #24]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	f000 80a4 	beq.w	8001b94 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a4c:	4b36      	ldr	r3, [pc, #216]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f003 030c 	and.w	r3, r3, #12
 8001a54:	2b08      	cmp	r3, #8
 8001a56:	d06b      	beq.n	8001b30 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	2b02      	cmp	r3, #2
 8001a5e:	d149      	bne.n	8001af4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a60:	4a31      	ldr	r2, [pc, #196]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001a62:	4b31      	ldr	r3, [pc, #196]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6c:	f7ff fb30 	bl	80010d0 <HAL_GetTick>
 8001a70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a72:	e008      	b.n	8001a86 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a74:	f7ff fb2c 	bl	80010d0 <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	693b      	ldr	r3, [r7, #16]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	2b02      	cmp	r3, #2
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e087      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a86:	4b28      	ldr	r3, [pc, #160]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d1f0      	bne.n	8001a74 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a92:	4925      	ldr	r1, [pc, #148]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	69da      	ldr	r2, [r3, #28]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	431a      	orrs	r2, r3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa2:	019b      	lsls	r3, r3, #6
 8001aa4:	431a      	orrs	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aaa:	085b      	lsrs	r3, r3, #1
 8001aac:	3b01      	subs	r3, #1
 8001aae:	041b      	lsls	r3, r3, #16
 8001ab0:	431a      	orrs	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab6:	061b      	lsls	r3, r3, #24
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001abe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ac0:	4a19      	ldr	r2, [pc, #100]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001ac2:	4b19      	ldr	r3, [pc, #100]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001acc:	f7ff fb00 	bl	80010d0 <HAL_GetTick>
 8001ad0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ad2:	e008      	b.n	8001ae6 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ad4:	f7ff fafc 	bl	80010d0 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e057      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ae6:	4b10      	ldr	r3, [pc, #64]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d0f0      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x478>
 8001af2:	e04f      	b.n	8001b94 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001af4:	4a0c      	ldr	r2, [pc, #48]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001af6:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001afe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b00:	f7ff fae6 	bl	80010d0 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b08:	f7ff fae2 	bl	80010d0 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e03d      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b1a:	4b03      	ldr	r3, [pc, #12]	; (8001b28 <HAL_RCC_OscConfig+0x4cc>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1f0      	bne.n	8001b08 <HAL_RCC_OscConfig+0x4ac>
 8001b26:	e035      	b.n	8001b94 <HAL_RCC_OscConfig+0x538>
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001b30:	4b1b      	ldr	r3, [pc, #108]	; (8001ba0 <HAL_RCC_OscConfig+0x544>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	699b      	ldr	r3, [r3, #24]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d028      	beq.n	8001b90 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d121      	bne.n	8001b90 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b56:	429a      	cmp	r2, r3
 8001b58:	d11a      	bne.n	8001b90 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b5a:	68fa      	ldr	r2, [r7, #12]
 8001b5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b60:	4013      	ands	r3, r2
 8001b62:	687a      	ldr	r2, [r7, #4]
 8001b64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b66:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d111      	bne.n	8001b90 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b76:	085b      	lsrs	r3, r3, #1
 8001b78:	3b01      	subs	r3, #1
 8001b7a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d107      	bne.n	8001b90 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b8a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d001      	beq.n	8001b94 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e000      	b.n	8001b96 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3718      	adds	r7, #24
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40023800 	.word	0x40023800

08001ba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d101      	bne.n	8001bbc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e0d0      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bbc:	4b6a      	ldr	r3, [pc, #424]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 020f 	and.w	r2, r3, #15
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d210      	bcs.n	8001bec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bca:	4967      	ldr	r1, [pc, #412]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001bcc:	4b66      	ldr	r3, [pc, #408]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f023 020f 	bic.w	r2, r3, #15
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bda:	4b63      	ldr	r3, [pc, #396]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 020f 	and.w	r2, r3, #15
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d001      	beq.n	8001bec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e0b8      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f003 0302 	and.w	r3, r3, #2
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d020      	beq.n	8001c3a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0304 	and.w	r3, r3, #4
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d005      	beq.n	8001c10 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c04:	4a59      	ldr	r2, [pc, #356]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001c06:	4b59      	ldr	r3, [pc, #356]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001c0e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 0308 	and.w	r3, r3, #8
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d005      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c1c:	4a53      	ldr	r2, [pc, #332]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001c1e:	4b53      	ldr	r3, [pc, #332]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001c26:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c28:	4950      	ldr	r1, [pc, #320]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001c2a:	4b50      	ldr	r3, [pc, #320]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0301 	and.w	r3, r3, #1
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d040      	beq.n	8001cc8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d107      	bne.n	8001c5e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4e:	4b47      	ldr	r3, [pc, #284]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d115      	bne.n	8001c86 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e07f      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d107      	bne.n	8001c76 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c66:	4b41      	ldr	r3, [pc, #260]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d109      	bne.n	8001c86 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e073      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c76:	4b3d      	ldr	r3, [pc, #244]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0302 	and.w	r3, r3, #2
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d101      	bne.n	8001c86 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e06b      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c86:	4939      	ldr	r1, [pc, #228]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001c88:	4b38      	ldr	r3, [pc, #224]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f023 0203 	bic.w	r2, r3, #3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c98:	f7ff fa1a 	bl	80010d0 <HAL_GetTick>
 8001c9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c9e:	e00a      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca0:	f7ff fa16 	bl	80010d0 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d901      	bls.n	8001cb6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	e053      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cb6:	4b2d      	ldr	r3, [pc, #180]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	f003 020c 	and.w	r2, r3, #12
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	009b      	lsls	r3, r3, #2
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d1eb      	bne.n	8001ca0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cc8:	4b27      	ldr	r3, [pc, #156]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 020f 	and.w	r2, r3, #15
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d910      	bls.n	8001cf8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cd6:	4924      	ldr	r1, [pc, #144]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd8:	4b23      	ldr	r3, [pc, #140]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f023 020f 	bic.w	r2, r3, #15
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce6:	4b20      	ldr	r3, [pc, #128]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 020f 	and.w	r2, r3, #15
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d001      	beq.n	8001cf8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e032      	b.n	8001d5e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f003 0304 	and.w	r3, r3, #4
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d008      	beq.n	8001d16 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d04:	4919      	ldr	r1, [pc, #100]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001d06:	4b19      	ldr	r3, [pc, #100]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	4313      	orrs	r3, r2
 8001d14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0308 	and.w	r3, r3, #8
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d009      	beq.n	8001d36 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d22:	4912      	ldr	r1, [pc, #72]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001d24:	4b11      	ldr	r3, [pc, #68]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	691b      	ldr	r3, [r3, #16]
 8001d30:	00db      	lsls	r3, r3, #3
 8001d32:	4313      	orrs	r3, r2
 8001d34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d36:	f000 f821 	bl	8001d7c <HAL_RCC_GetSysClockFreq>
 8001d3a:	4601      	mov	r1, r0
 8001d3c:	4b0b      	ldr	r3, [pc, #44]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	091b      	lsrs	r3, r3, #4
 8001d42:	f003 030f 	and.w	r3, r3, #15
 8001d46:	4a0a      	ldr	r2, [pc, #40]	; (8001d70 <HAL_RCC_ClockConfig+0x1cc>)
 8001d48:	5cd3      	ldrb	r3, [r2, r3]
 8001d4a:	fa21 f303 	lsr.w	r3, r1, r3
 8001d4e:	4a09      	ldr	r2, [pc, #36]	; (8001d74 <HAL_RCC_ClockConfig+0x1d0>)
 8001d50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d52:	4b09      	ldr	r3, [pc, #36]	; (8001d78 <HAL_RCC_ClockConfig+0x1d4>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff f976 	bl	8001048 <HAL_InitTick>

  return HAL_OK;
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3710      	adds	r7, #16
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40023c00 	.word	0x40023c00
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	08004d34 	.word	0x08004d34
 8001d74:	20000000 	.word	0x20000000
 8001d78:	20000004 	.word	0x20000004

08001d7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d80:	b087      	sub	sp, #28
 8001d82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001d84:	2200      	movs	r2, #0
 8001d86:	60fa      	str	r2, [r7, #12]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	617a      	str	r2, [r7, #20]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0;
 8001d90:	2200      	movs	r2, #0
 8001d92:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d94:	4a51      	ldr	r2, [pc, #324]	; (8001edc <HAL_RCC_GetSysClockFreq+0x160>)
 8001d96:	6892      	ldr	r2, [r2, #8]
 8001d98:	f002 020c 	and.w	r2, r2, #12
 8001d9c:	2a04      	cmp	r2, #4
 8001d9e:	d007      	beq.n	8001db0 <HAL_RCC_GetSysClockFreq+0x34>
 8001da0:	2a08      	cmp	r2, #8
 8001da2:	d008      	beq.n	8001db6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001da4:	2a00      	cmp	r2, #0
 8001da6:	f040 8090 	bne.w	8001eca <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001daa:	4b4d      	ldr	r3, [pc, #308]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x164>)
 8001dac:	613b      	str	r3, [r7, #16]
      break;
 8001dae:	e08f      	b.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001db0:	4b4c      	ldr	r3, [pc, #304]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x168>)
 8001db2:	613b      	str	r3, [r7, #16]
      break;
 8001db4:	e08c      	b.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001db6:	4a49      	ldr	r2, [pc, #292]	; (8001edc <HAL_RCC_GetSysClockFreq+0x160>)
 8001db8:	6852      	ldr	r2, [r2, #4]
 8001dba:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001dbe:	60fa      	str	r2, [r7, #12]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001dc0:	4a46      	ldr	r2, [pc, #280]	; (8001edc <HAL_RCC_GetSysClockFreq+0x160>)
 8001dc2:	6852      	ldr	r2, [r2, #4]
 8001dc4:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8001dc8:	2a00      	cmp	r2, #0
 8001dca:	d023      	beq.n	8001e14 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001dcc:	4b43      	ldr	r3, [pc, #268]	; (8001edc <HAL_RCC_GetSysClockFreq+0x160>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	099b      	lsrs	r3, r3, #6
 8001dd2:	f04f 0400 	mov.w	r4, #0
 8001dd6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001dda:	f04f 0200 	mov.w	r2, #0
 8001dde:	ea03 0301 	and.w	r3, r3, r1
 8001de2:	ea04 0402 	and.w	r4, r4, r2
 8001de6:	4a3f      	ldr	r2, [pc, #252]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x168>)
 8001de8:	fb02 f104 	mul.w	r1, r2, r4
 8001dec:	2200      	movs	r2, #0
 8001dee:	fb02 f203 	mul.w	r2, r2, r3
 8001df2:	440a      	add	r2, r1
 8001df4:	493b      	ldr	r1, [pc, #236]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x168>)
 8001df6:	fba3 0101 	umull	r0, r1, r3, r1
 8001dfa:	1853      	adds	r3, r2, r1
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f04f 0400 	mov.w	r4, #0
 8001e04:	461a      	mov	r2, r3
 8001e06:	4623      	mov	r3, r4
 8001e08:	f7fe fa0a 	bl	8000220 <__aeabi_uldivmod>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	460c      	mov	r4, r1
 8001e10:	617b      	str	r3, [r7, #20]
 8001e12:	e04c      	b.n	8001eae <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e14:	4a31      	ldr	r2, [pc, #196]	; (8001edc <HAL_RCC_GetSysClockFreq+0x160>)
 8001e16:	6852      	ldr	r2, [r2, #4]
 8001e18:	0992      	lsrs	r2, r2, #6
 8001e1a:	4611      	mov	r1, r2
 8001e1c:	f04f 0200 	mov.w	r2, #0
 8001e20:	f240 15ff 	movw	r5, #511	; 0x1ff
 8001e24:	f04f 0600 	mov.w	r6, #0
 8001e28:	ea05 0501 	and.w	r5, r5, r1
 8001e2c:	ea06 0602 	and.w	r6, r6, r2
 8001e30:	4629      	mov	r1, r5
 8001e32:	4632      	mov	r2, r6
 8001e34:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8001e38:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8001e3c:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8001e40:	4651      	mov	r1, sl
 8001e42:	465a      	mov	r2, fp
 8001e44:	46aa      	mov	sl, r5
 8001e46:	46b3      	mov	fp, r6
 8001e48:	4655      	mov	r5, sl
 8001e4a:	465e      	mov	r6, fp
 8001e4c:	1b4d      	subs	r5, r1, r5
 8001e4e:	eb62 0606 	sbc.w	r6, r2, r6
 8001e52:	4629      	mov	r1, r5
 8001e54:	4632      	mov	r2, r6
 8001e56:	0194      	lsls	r4, r2, #6
 8001e58:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001e5c:	018b      	lsls	r3, r1, #6
 8001e5e:	1a5b      	subs	r3, r3, r1
 8001e60:	eb64 0402 	sbc.w	r4, r4, r2
 8001e64:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8001e68:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8001e6c:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8001e70:	4643      	mov	r3, r8
 8001e72:	464c      	mov	r4, r9
 8001e74:	4655      	mov	r5, sl
 8001e76:	465e      	mov	r6, fp
 8001e78:	18ed      	adds	r5, r5, r3
 8001e7a:	eb46 0604 	adc.w	r6, r6, r4
 8001e7e:	462b      	mov	r3, r5
 8001e80:	4634      	mov	r4, r6
 8001e82:	02a2      	lsls	r2, r4, #10
 8001e84:	607a      	str	r2, [r7, #4]
 8001e86:	687a      	ldr	r2, [r7, #4]
 8001e88:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001e8c:	607a      	str	r2, [r7, #4]
 8001e8e:	029b      	lsls	r3, r3, #10
 8001e90:	603b      	str	r3, [r7, #0]
 8001e92:	e897 0018 	ldmia.w	r7, {r3, r4}
 8001e96:	4618      	mov	r0, r3
 8001e98:	4621      	mov	r1, r4
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	f04f 0400 	mov.w	r4, #0
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	4623      	mov	r3, r4
 8001ea4:	f7fe f9bc 	bl	8000220 <__aeabi_uldivmod>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	460c      	mov	r4, r1
 8001eac:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001eae:	4b0b      	ldr	r3, [pc, #44]	; (8001edc <HAL_RCC_GetSysClockFreq+0x160>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	0c1b      	lsrs	r3, r3, #16
 8001eb4:	f003 0303 	and.w	r3, r3, #3
 8001eb8:	3301      	adds	r3, #1
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco / pllp;
 8001ebe:	697a      	ldr	r2, [r7, #20]
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec6:	613b      	str	r3, [r7, #16]
      break;
 8001ec8:	e002      	b.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001eca:	4b05      	ldr	r3, [pc, #20]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x164>)
 8001ecc:	613b      	str	r3, [r7, #16]
      break;
 8001ece:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ed0:	693b      	ldr	r3, [r7, #16]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	371c      	adds	r7, #28
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	00f42400 	.word	0x00f42400
 8001ee4:	017d7840 	.word	0x017d7840

08001ee8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001eec:	4b03      	ldr	r3, [pc, #12]	; (8001efc <HAL_RCC_GetHCLKFreq+0x14>)
 8001eee:	681b      	ldr	r3, [r3, #0]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	20000000 	.word	0x20000000

08001f00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f04:	f7ff fff0 	bl	8001ee8 <HAL_RCC_GetHCLKFreq>
 8001f08:	4601      	mov	r1, r0
 8001f0a:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	0a9b      	lsrs	r3, r3, #10
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	4a03      	ldr	r2, [pc, #12]	; (8001f24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f16:	5cd3      	ldrb	r3, [r2, r3]
 8001f18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	40023800 	.word	0x40023800
 8001f24:	08004d44 	.word	0x08004d44

08001f28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001f2c:	f7ff ffdc 	bl	8001ee8 <HAL_RCC_GetHCLKFreq>
 8001f30:	4601      	mov	r1, r0
 8001f32:	4b05      	ldr	r3, [pc, #20]	; (8001f48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	0b5b      	lsrs	r3, r3, #13
 8001f38:	f003 0307 	and.w	r3, r3, #7
 8001f3c:	4a03      	ldr	r2, [pc, #12]	; (8001f4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f3e:	5cd3      	ldrb	r3, [r2, r3]
 8001f40:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	08004d44 	.word	0x08004d44

08001f50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b088      	sub	sp, #32
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8001f60:	2300      	movs	r3, #0
 8001f62:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001f64:	2300      	movs	r3, #0
 8001f66:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0301 	and.w	r3, r3, #1
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d012      	beq.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001f74:	4a65      	ldr	r2, [pc, #404]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f76:	4b65      	ldr	r3, [pc, #404]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001f7e:	6093      	str	r3, [r2, #8]
 8001f80:	4962      	ldr	r1, [pc, #392]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f82:	4b62      	ldr	r3, [pc, #392]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001f84:	689a      	ldr	r2, [r3, #8]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d101      	bne.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8001f96:	2301      	movs	r3, #1
 8001f98:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d017      	beq.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001fa6:	4959      	ldr	r1, [pc, #356]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001fa8:	4b58      	ldr	r3, [pc, #352]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001faa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001fae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fc0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001fc4:	d101      	bne.n	8001fca <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d101      	bne.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d017      	beq.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001fe2:	494a      	ldr	r1, [pc, #296]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001fe4:	4b49      	ldr	r3, [pc, #292]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001fe6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001fea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ffc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002000:	d101      	bne.n	8002006 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8002002:	2301      	movs	r3, #1
 8002004:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800200a:	2b00      	cmp	r3, #0
 800200c:	d101      	bne.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 800200e:	2301      	movs	r3, #1
 8002010:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 0320 	and.w	r3, r3, #32
 800201a:	2b00      	cmp	r3, #0
 800201c:	f000 808b 	beq.w	8002136 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002020:	4a3a      	ldr	r2, [pc, #232]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002022:	4b3a      	ldr	r3, [pc, #232]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800202a:	6413      	str	r3, [r2, #64]	; 0x40
 800202c:	4b37      	ldr	r3, [pc, #220]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800202e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002034:	60fb      	str	r3, [r7, #12]
 8002036:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002038:	4a35      	ldr	r2, [pc, #212]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800203a:	4b35      	ldr	r3, [pc, #212]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002042:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002044:	f7ff f844 	bl	80010d0 <HAL_GetTick>
 8002048:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800204a:	e008      	b.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800204c:	f7ff f840 	bl	80010d0 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b64      	cmp	r3, #100	; 0x64
 8002058:	d901      	bls.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e2bc      	b.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800205e:	4b2c      	ldr	r3, [pc, #176]	; (8002110 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002066:	2b00      	cmp	r3, #0
 8002068:	d0f0      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800206a:	4b28      	ldr	r3, [pc, #160]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800206c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800206e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002072:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d035      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	429a      	cmp	r2, r3
 8002086:	d02e      	beq.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002088:	4b20      	ldr	r3, [pc, #128]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800208a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800208c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002090:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002092:	4a1e      	ldr	r2, [pc, #120]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002094:	4b1d      	ldr	r3, [pc, #116]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002096:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002098:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800209c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800209e:	4a1b      	ldr	r2, [pc, #108]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020a0:	4b1a      	ldr	r3, [pc, #104]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020a8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80020aa:	4a18      	ldr	r2, [pc, #96]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80020b0:	4b16      	ldr	r3, [pc, #88]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d114      	bne.n	80020e6 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020bc:	f7ff f808 	bl	80010d0 <HAL_GetTick>
 80020c0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020c2:	e00a      	b.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020c4:	f7ff f804 	bl	80010d0 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d901      	bls.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e27e      	b.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020da:	4b0c      	ldr	r3, [pc, #48]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020de:	f003 0302 	and.w	r3, r3, #2
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d0ee      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020ee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80020f2:	d111      	bne.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 80020f4:	4805      	ldr	r0, [pc, #20]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020f6:	4b05      	ldr	r3, [pc, #20]	; (800210c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002102:	4b04      	ldr	r3, [pc, #16]	; (8002114 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002104:	400b      	ands	r3, r1
 8002106:	4313      	orrs	r3, r2
 8002108:	6083      	str	r3, [r0, #8]
 800210a:	e00b      	b.n	8002124 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800210c:	40023800 	.word	0x40023800
 8002110:	40007000 	.word	0x40007000
 8002114:	0ffffcff 	.word	0x0ffffcff
 8002118:	4aa4      	ldr	r2, [pc, #656]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800211a:	4ba4      	ldr	r3, [pc, #656]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002122:	6093      	str	r3, [r2, #8]
 8002124:	49a1      	ldr	r1, [pc, #644]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002126:	4ba1      	ldr	r3, [pc, #644]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002128:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002132:	4313      	orrs	r3, r2
 8002134:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0310 	and.w	r3, r3, #16
 800213e:	2b00      	cmp	r3, #0
 8002140:	d010      	beq.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002142:	4a9a      	ldr	r2, [pc, #616]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002144:	4b99      	ldr	r3, [pc, #612]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002146:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800214a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800214e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002152:	4996      	ldr	r1, [pc, #600]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002154:	4b95      	ldr	r3, [pc, #596]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002156:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	4313      	orrs	r3, r2
 8002160:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d00a      	beq.n	8002186 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002170:	498e      	ldr	r1, [pc, #568]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002172:	4b8e      	ldr	r3, [pc, #568]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002178:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002180:	4313      	orrs	r3, r2
 8002182:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00a      	beq.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002192:	4986      	ldr	r1, [pc, #536]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002194:	4b85      	ldr	r3, [pc, #532]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800219a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021a2:	4313      	orrs	r3, r2
 80021a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d00a      	beq.n	80021ca <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021b4:	497d      	ldr	r1, [pc, #500]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80021b6:	4b7d      	ldr	r3, [pc, #500]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80021b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80021c4:	4313      	orrs	r3, r2
 80021c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d00a      	beq.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021d6:	4975      	ldr	r1, [pc, #468]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80021d8:	4b74      	ldr	r3, [pc, #464]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80021da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021de:	f023 0203 	bic.w	r2, r3, #3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021e6:	4313      	orrs	r3, r2
 80021e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d00a      	beq.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021f8:	496c      	ldr	r1, [pc, #432]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80021fa:	4b6c      	ldr	r3, [pc, #432]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80021fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002200:	f023 020c 	bic.w	r2, r3, #12
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	4313      	orrs	r3, r2
 800220a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00a      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800221a:	4964      	ldr	r1, [pc, #400]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800221c:	4b63      	ldr	r3, [pc, #396]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800221e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002222:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222a:	4313      	orrs	r3, r2
 800222c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002238:	2b00      	cmp	r3, #0
 800223a:	d00a      	beq.n	8002252 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800223c:	495b      	ldr	r1, [pc, #364]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800223e:	4b5b      	ldr	r3, [pc, #364]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002244:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800224c:	4313      	orrs	r3, r2
 800224e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800225a:	2b00      	cmp	r3, #0
 800225c:	d00a      	beq.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800225e:	4953      	ldr	r1, [pc, #332]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002260:	4b52      	ldr	r3, [pc, #328]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002266:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800226e:	4313      	orrs	r3, r2
 8002270:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800227c:	2b00      	cmp	r3, #0
 800227e:	d00a      	beq.n	8002296 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002280:	494a      	ldr	r1, [pc, #296]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002282:	4b4a      	ldr	r3, [pc, #296]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002288:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002290:	4313      	orrs	r3, r2
 8002292:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d00a      	beq.n	80022b8 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80022a2:	4942      	ldr	r1, [pc, #264]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80022a4:	4b41      	ldr	r3, [pc, #260]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80022a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022aa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022b2:	4313      	orrs	r3, r2
 80022b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d00a      	beq.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80022c4:	4939      	ldr	r1, [pc, #228]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80022c6:	4b39      	ldr	r3, [pc, #228]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80022c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d4:	4313      	orrs	r3, r2
 80022d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d011      	beq.n	800230a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80022e6:	4931      	ldr	r1, [pc, #196]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80022e8:	4b30      	ldr	r3, [pc, #192]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80022ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022ee:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022f6:	4313      	orrs	r3, r2
 80022f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002300:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002304:	d101      	bne.n	800230a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8002306:	2301      	movs	r3, #1
 8002308:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d00a      	beq.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002316:	4925      	ldr	r1, [pc, #148]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002318:	4b24      	ldr	r3, [pc, #144]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800231a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800231e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002326:	4313      	orrs	r3, r2
 8002328:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d00a      	beq.n	800234e <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002338:	491c      	ldr	r1, [pc, #112]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800233a:	4b1c      	ldr	r3, [pc, #112]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800233c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002340:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002348:	4313      	orrs	r3, r2
 800234a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d00a      	beq.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800235a:	4914      	ldr	r1, [pc, #80]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800235c:	4b13      	ldr	r3, [pc, #76]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800235e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002362:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800236a:	4313      	orrs	r3, r2
 800236c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d006      	beq.n	8002384 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	f000 809d 	beq.w	80024be <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002384:	4a09      	ldr	r2, [pc, #36]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002386:	4b09      	ldr	r3, [pc, #36]	; (80023ac <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800238e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002390:	f7fe fe9e 	bl	80010d0 <HAL_GetTick>
 8002394:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002396:	e00b      	b.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002398:	f7fe fe9a 	bl	80010d0 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b64      	cmp	r3, #100	; 0x64
 80023a4:	d904      	bls.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e116      	b.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x688>
 80023aa:	bf00      	nop
 80023ac:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80023b0:	4b8b      	ldr	r3, [pc, #556]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1ed      	bne.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d017      	beq.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d113      	bne.n	80023f8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80023d0:	4b83      	ldr	r3, [pc, #524]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80023d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023d6:	0e1b      	lsrs	r3, r3, #24
 80023d8:	f003 030f 	and.w	r3, r3, #15
 80023dc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 80023de:	4980      	ldr	r1, [pc, #512]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	019a      	lsls	r2, r3, #6
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	061b      	lsls	r3, r3, #24
 80023ea:	431a      	orrs	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	071b      	lsls	r3, r3, #28
 80023f2:	4313      	orrs	r3, r2
 80023f4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d004      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002408:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800240c:	d00a      	beq.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002416:	2b00      	cmp	r3, #0
 8002418:	d024      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800241e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002422:	d11f      	bne.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002424:	4b6e      	ldr	r3, [pc, #440]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8002426:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800242a:	0f1b      	lsrs	r3, r3, #28
 800242c:	f003 0307 	and.w	r3, r3, #7
 8002430:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8002432:	496b      	ldr	r1, [pc, #428]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	019a      	lsls	r2, r3, #6
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	68db      	ldr	r3, [r3, #12]
 800243e:	061b      	lsls	r3, r3, #24
 8002440:	431a      	orrs	r2, r3
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	071b      	lsls	r3, r3, #28
 8002446:	4313      	orrs	r3, r2
 8002448:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800244c:	4964      	ldr	r1, [pc, #400]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800244e:	4b64      	ldr	r3, [pc, #400]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8002450:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002454:	f023 021f 	bic.w	r2, r3, #31
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	69db      	ldr	r3, [r3, #28]
 800245c:	3b01      	subs	r3, #1
 800245e:	4313      	orrs	r3, r2
 8002460:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d00d      	beq.n	800248c <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002470:	495b      	ldr	r1, [pc, #364]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	019a      	lsls	r2, r3, #6
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	061b      	lsls	r3, r3, #24
 800247e:	431a      	orrs	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	071b      	lsls	r3, r3, #28
 8002486:	4313      	orrs	r3, r2
 8002488:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800248c:	4a54      	ldr	r2, [pc, #336]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800248e:	4b54      	ldr	r3, [pc, #336]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002496:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002498:	f7fe fe1a 	bl	80010d0 <HAL_GetTick>
 800249c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800249e:	e008      	b.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80024a0:	f7fe fe16 	bl	80010d0 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b64      	cmp	r3, #100	; 0x64
 80024ac:	d901      	bls.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e092      	b.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80024b2:	4b4b      	ldr	r3, [pc, #300]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d0f0      	beq.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	f040 8088 	bne.w	80025d6 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80024c6:	4a46      	ldr	r2, [pc, #280]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80024c8:	4b45      	ldr	r3, [pc, #276]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024d2:	f7fe fdfd 	bl	80010d0 <HAL_GetTick>
 80024d6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024d8:	e008      	b.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80024da:	f7fe fdf9 	bl	80010d0 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	2b64      	cmp	r3, #100	; 0x64
 80024e6:	d901      	bls.n	80024ec <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e075      	b.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024ec:	4b3c      	ldr	r3, [pc, #240]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80024f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80024f8:	d0ef      	beq.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d003      	beq.n	800250e <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800250a:	2b00      	cmp	r3, #0
 800250c:	d009      	beq.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002516:	2b00      	cmp	r3, #0
 8002518:	d024      	beq.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800251e:	2b00      	cmp	r3, #0
 8002520:	d120      	bne.n	8002564 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002522:	4b2f      	ldr	r3, [pc, #188]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8002524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002528:	0c1b      	lsrs	r3, r3, #16
 800252a:	f003 0303 	and.w	r3, r3, #3
 800252e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8002530:	492b      	ldr	r1, [pc, #172]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	019a      	lsls	r2, r3, #6
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	041b      	lsls	r3, r3, #16
 800253c:	431a      	orrs	r2, r3
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	695b      	ldr	r3, [r3, #20]
 8002542:	061b      	lsls	r3, r3, #24
 8002544:	4313      	orrs	r3, r2
 8002546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800254a:	4925      	ldr	r1, [pc, #148]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800254c:	4b24      	ldr	r3, [pc, #144]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800254e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002552:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6a1b      	ldr	r3, [r3, #32]
 800255a:	3b01      	subs	r3, #1
 800255c:	021b      	lsls	r3, r3, #8
 800255e:	4313      	orrs	r3, r2
 8002560:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d018      	beq.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002574:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002578:	d113      	bne.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800257a:	4b19      	ldr	r3, [pc, #100]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800257c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002580:	0e1b      	lsrs	r3, r3, #24
 8002582:	f003 030f 	and.w	r3, r3, #15
 8002586:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8002588:	4915      	ldr	r1, [pc, #84]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	019a      	lsls	r2, r3, #6
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	699b      	ldr	r3, [r3, #24]
 8002594:	041b      	lsls	r3, r3, #16
 8002596:	431a      	orrs	r2, r3
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	061b      	lsls	r3, r3, #24
 800259c:	4313      	orrs	r3, r2
 800259e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80025a2:	4a0f      	ldr	r2, [pc, #60]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80025a4:	4b0e      	ldr	r3, [pc, #56]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025ae:	f7fe fd8f 	bl	80010d0 <HAL_GetTick>
 80025b2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80025b4:	e008      	b.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80025b6:	f7fe fd8b 	bl	80010d0 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b64      	cmp	r3, #100	; 0x64
 80025c2:	d901      	bls.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e007      	b.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80025c8:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80025d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80025d4:	d1ef      	bne.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3720      	adds	r7, #32
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	40023800 	.word	0x40023800

080025e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e09b      	b.n	800272e <HAL_SPI_Init+0x14a>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d108      	bne.n	8002610 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002606:	d009      	beq.n	800261c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	61da      	str	r2, [r3, #28]
 800260e:	e005      	b.n	800261c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d106      	bne.n	800263c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7fe fb24 	bl	8000c84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2202      	movs	r2, #2
 8002640:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	6812      	ldr	r2, [r2, #0]
 800264c:	6812      	ldr	r2, [r2, #0]
 800264e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002652:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800265c:	d902      	bls.n	8002664 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800265e:	2300      	movs	r3, #0
 8002660:	60fb      	str	r3, [r7, #12]
 8002662:	e002      	b.n	800266a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002664:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002668:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002672:	d007      	beq.n	8002684 <HAL_SPI_Init+0xa0>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800267c:	d002      	beq.n	8002684 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	6852      	ldr	r2, [r2, #4]
 800268c:	f402 7182 	and.w	r1, r2, #260	; 0x104
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6892      	ldr	r2, [r2, #8]
 8002694:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 8002698:	4311      	orrs	r1, r2
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	6912      	ldr	r2, [r2, #16]
 800269e:	f002 0202 	and.w	r2, r2, #2
 80026a2:	4311      	orrs	r1, r2
 80026a4:	687a      	ldr	r2, [r7, #4]
 80026a6:	6952      	ldr	r2, [r2, #20]
 80026a8:	f002 0201 	and.w	r2, r2, #1
 80026ac:	4311      	orrs	r1, r2
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	6992      	ldr	r2, [r2, #24]
 80026b2:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80026b6:	4311      	orrs	r1, r2
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	69d2      	ldr	r2, [r2, #28]
 80026bc:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80026c0:	4311      	orrs	r1, r2
 80026c2:	687a      	ldr	r2, [r7, #4]
 80026c4:	6a12      	ldr	r2, [r2, #32]
 80026c6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80026ca:	4311      	orrs	r1, r2
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80026d0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80026d4:	430a      	orrs	r2, r1
 80026d6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	687a      	ldr	r2, [r7, #4]
 80026de:	6992      	ldr	r2, [r2, #24]
 80026e0:	0c12      	lsrs	r2, r2, #16
 80026e2:	f002 0104 	and.w	r1, r2, #4
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80026ea:	f002 0210 	and.w	r2, r2, #16
 80026ee:	4311      	orrs	r1, r2
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80026f4:	f002 0208 	and.w	r2, r2, #8
 80026f8:	4311      	orrs	r1, r2
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	68d2      	ldr	r2, [r2, #12]
 80026fe:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8002702:	4311      	orrs	r1, r2
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800270a:	430a      	orrs	r2, r1
 800270c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	6812      	ldr	r2, [r2, #0]
 8002716:	69d2      	ldr	r2, [r2, #28]
 8002718:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800271c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3710      	adds	r7, #16
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}

08002736 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002736:	b580      	push	{r7, lr}
 8002738:	b08a      	sub	sp, #40	; 0x28
 800273a:	af00      	add	r7, sp, #0
 800273c:	60f8      	str	r0, [r7, #12]
 800273e:	60b9      	str	r1, [r7, #8]
 8002740:	607a      	str	r2, [r7, #4]
 8002742:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002744:	2301      	movs	r3, #1
 8002746:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002748:	2300      	movs	r3, #0
 800274a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002754:	2b01      	cmp	r3, #1
 8002756:	d101      	bne.n	800275c <HAL_SPI_TransmitReceive+0x26>
 8002758:	2302      	movs	r3, #2
 800275a:	e1f8      	b.n	8002b4e <HAL_SPI_TransmitReceive+0x418>
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2201      	movs	r2, #1
 8002760:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002764:	f7fe fcb4 	bl	80010d0 <HAL_GetTick>
 8002768:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002770:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002778:	887b      	ldrh	r3, [r7, #2]
 800277a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800277c:	887b      	ldrh	r3, [r7, #2]
 800277e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002780:	7efb      	ldrb	r3, [r7, #27]
 8002782:	2b01      	cmp	r3, #1
 8002784:	d00e      	beq.n	80027a4 <HAL_SPI_TransmitReceive+0x6e>
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800278c:	d106      	bne.n	800279c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d102      	bne.n	800279c <HAL_SPI_TransmitReceive+0x66>
 8002796:	7efb      	ldrb	r3, [r7, #27]
 8002798:	2b04      	cmp	r3, #4
 800279a:	d003      	beq.n	80027a4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800279c:	2302      	movs	r3, #2
 800279e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80027a2:	e1ca      	b.n	8002b3a <HAL_SPI_TransmitReceive+0x404>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d005      	beq.n	80027b6 <HAL_SPI_TransmitReceive+0x80>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d002      	beq.n	80027b6 <HAL_SPI_TransmitReceive+0x80>
 80027b0:	887b      	ldrh	r3, [r7, #2]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d103      	bne.n	80027be <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80027bc:	e1bd      	b.n	8002b3a <HAL_SPI_TransmitReceive+0x404>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	2b04      	cmp	r3, #4
 80027c8:	d003      	beq.n	80027d2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2205      	movs	r2, #5
 80027ce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2200      	movs	r2, #0
 80027d6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	887a      	ldrh	r2, [r7, #2]
 80027e2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	887a      	ldrh	r2, [r7, #2]
 80027ea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	68ba      	ldr	r2, [r7, #8]
 80027f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	887a      	ldrh	r2, [r7, #2]
 80027f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	887a      	ldrh	r2, [r7, #2]
 80027fe:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	2200      	movs	r2, #0
 8002804:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	2200      	movs	r2, #0
 800280a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002814:	d802      	bhi.n	800281c <HAL_SPI_TransmitReceive+0xe6>
 8002816:	8a3b      	ldrh	r3, [r7, #16]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d908      	bls.n	800282e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68fa      	ldr	r2, [r7, #12]
 8002822:	6812      	ldr	r2, [r2, #0]
 8002824:	6852      	ldr	r2, [r2, #4]
 8002826:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800282a:	605a      	str	r2, [r3, #4]
 800282c:	e007      	b.n	800283e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68fa      	ldr	r2, [r7, #12]
 8002834:	6812      	ldr	r2, [r2, #0]
 8002836:	6852      	ldr	r2, [r2, #4]
 8002838:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800283c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002848:	2b40      	cmp	r3, #64	; 0x40
 800284a:	d007      	beq.n	800285c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	6812      	ldr	r2, [r2, #0]
 8002854:	6812      	ldr	r2, [r2, #0]
 8002856:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800285a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002864:	d97c      	bls.n	8002960 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d002      	beq.n	8002874 <HAL_SPI_TransmitReceive+0x13e>
 800286e:	8a7b      	ldrh	r3, [r7, #18]
 8002870:	2b01      	cmp	r3, #1
 8002872:	d169      	bne.n	8002948 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	68fa      	ldr	r2, [r7, #12]
 800287a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800287c:	8812      	ldrh	r2, [r2, #0]
 800287e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002884:	1c9a      	adds	r2, r3, #2
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800288e:	b29b      	uxth	r3, r3
 8002890:	3b01      	subs	r3, #1
 8002892:	b29a      	uxth	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002898:	e056      	b.n	8002948 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f003 0302 	and.w	r3, r3, #2
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d11b      	bne.n	80028e0 <HAL_SPI_TransmitReceive+0x1aa>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d016      	beq.n	80028e0 <HAL_SPI_TransmitReceive+0x1aa>
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d113      	bne.n	80028e0 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	68fa      	ldr	r2, [r7, #12]
 80028be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80028c0:	8812      	ldrh	r2, [r2, #0]
 80028c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c8:	1c9a      	adds	r2, r3, #2
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	3b01      	subs	r3, #1
 80028d6:	b29a      	uxth	r2, r3
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80028dc:	2300      	movs	r3, #0
 80028de:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d11c      	bne.n	8002928 <HAL_SPI_TransmitReceive+0x1f2>
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d016      	beq.n	8002928 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	6812      	ldr	r2, [r2, #0]
 8002902:	68d2      	ldr	r2, [r2, #12]
 8002904:	b292      	uxth	r2, r2
 8002906:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290c:	1c9a      	adds	r2, r3, #2
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002918:	b29b      	uxth	r3, r3
 800291a:	3b01      	subs	r3, #1
 800291c:	b29a      	uxth	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002924:	2301      	movs	r3, #1
 8002926:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002928:	f7fe fbd2 	bl	80010d0 <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	1ad2      	subs	r2, r2, r3
 8002932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002934:	429a      	cmp	r2, r3
 8002936:	d307      	bcc.n	8002948 <HAL_SPI_TransmitReceive+0x212>
 8002938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800293a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800293e:	d003      	beq.n	8002948 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8002940:	2303      	movs	r3, #3
 8002942:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002946:	e0f8      	b.n	8002b3a <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800294c:	b29b      	uxth	r3, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1a3      	bne.n	800289a <HAL_SPI_TransmitReceive+0x164>
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002958:	b29b      	uxth	r3, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	d19d      	bne.n	800289a <HAL_SPI_TransmitReceive+0x164>
 800295e:	e0de      	b.n	8002b1e <HAL_SPI_TransmitReceive+0x3e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d003      	beq.n	8002970 <HAL_SPI_TransmitReceive+0x23a>
 8002968:	8a7b      	ldrh	r3, [r7, #18]
 800296a:	2b01      	cmp	r3, #1
 800296c:	f040 80ca 	bne.w	8002b04 <HAL_SPI_TransmitReceive+0x3ce>
    {
      if (hspi->TxXferCount > 1U)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002974:	b29b      	uxth	r3, r3
 8002976:	2b01      	cmp	r3, #1
 8002978:	d912      	bls.n	80029a0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002982:	8812      	ldrh	r2, [r2, #0]
 8002984:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800298a:	1c9a      	adds	r2, r3, #2
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002994:	b29b      	uxth	r3, r3
 8002996:	3b02      	subs	r3, #2
 8002998:	b29a      	uxth	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800299e:	e0b1      	b.n	8002b04 <HAL_SPI_TransmitReceive+0x3ce>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	330c      	adds	r3, #12
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80029aa:	7812      	ldrb	r2, [r2, #0]
 80029ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029b2:	1c5a      	adds	r2, r3, #1
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029bc:	b29b      	uxth	r3, r3
 80029be:	3b01      	subs	r3, #1
 80029c0:	b29a      	uxth	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029c6:	e09d      	b.n	8002b04 <HAL_SPI_TransmitReceive+0x3ce>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d134      	bne.n	8002a40 <HAL_SPI_TransmitReceive+0x30a>
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029da:	b29b      	uxth	r3, r3
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d02f      	beq.n	8002a40 <HAL_SPI_TransmitReceive+0x30a>
 80029e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d12c      	bne.n	8002a40 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d912      	bls.n	8002a16 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	68fa      	ldr	r2, [r7, #12]
 80029f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80029f8:	8812      	ldrh	r2, [r2, #0]
 80029fa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a00:	1c9a      	adds	r2, r3, #2
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	3b02      	subs	r3, #2
 8002a0e:	b29a      	uxth	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002a14:	e012      	b.n	8002a3c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	330c      	adds	r3, #12
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002a20:	7812      	ldrb	r2, [r2, #0]
 8002a22:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a28:	1c5a      	adds	r2, r3, #1
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	3b01      	subs	r3, #1
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d147      	bne.n	8002ade <HAL_SPI_TransmitReceive+0x3a8>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d041      	beq.n	8002ade <HAL_SPI_TransmitReceive+0x3a8>
      {
        if (hspi->RxXferCount > 1U)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002a60:	b29b      	uxth	r3, r3
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d923      	bls.n	8002aae <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	6812      	ldr	r2, [r2, #0]
 8002a6e:	68d2      	ldr	r2, [r2, #12]
 8002a70:	b292      	uxth	r2, r2
 8002a72:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a78:	1c9a      	adds	r2, r3, #2
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	3b02      	subs	r3, #2
 8002a88:	b29a      	uxth	r2, r3
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d81e      	bhi.n	8002ada <HAL_SPI_TransmitReceive+0x3a4>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	68fa      	ldr	r2, [r7, #12]
 8002aa2:	6812      	ldr	r2, [r2, #0]
 8002aa4:	6852      	ldr	r2, [r2, #4]
 8002aa6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002aaa:	605a      	str	r2, [r3, #4]
 8002aac:	e015      	b.n	8002ada <HAL_SPI_TransmitReceive+0x3a4>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	68fa      	ldr	r2, [r7, #12]
 8002ab4:	6812      	ldr	r2, [r2, #0]
 8002ab6:	320c      	adds	r2, #12
 8002ab8:	7812      	ldrb	r2, [r2, #0]
 8002aba:	b2d2      	uxtb	r2, r2
 8002abc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	1c5a      	adds	r2, r3, #1
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	b29a      	uxth	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002ada:	2301      	movs	r3, #1
 8002adc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002ade:	f7fe faf7 	bl	80010d0 <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	1ad2      	subs	r2, r2, r3
 8002ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d303      	bcc.n	8002af6 <HAL_SPI_TransmitReceive+0x3c0>
 8002aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af4:	d102      	bne.n	8002afc <HAL_SPI_TransmitReceive+0x3c6>
 8002af6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d103      	bne.n	8002b04 <HAL_SPI_TransmitReceive+0x3ce>
      {
        errorcode = HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8002b02:	e01a      	b.n	8002b3a <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	f47f af5c 	bne.w	80029c8 <HAL_SPI_TransmitReceive+0x292>
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f47f af55 	bne.w	80029c8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b1e:	69fa      	ldr	r2, [r7, #28]
 8002b20:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002b22:	68f8      	ldr	r0, [r7, #12]
 8002b24:	f000 f932 	bl	8002d8c <SPI_EndRxTxTransaction>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d005      	beq.n	8002b3a <HAL_SPI_TransmitReceive+0x404>
  {
    errorcode = HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2220      	movs	r2, #32
 8002b38:	661a      	str	r2, [r3, #96]	; 0x60
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2200      	movs	r2, #0
 8002b46:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8002b4a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8002b4e:	4618      	mov	r0, r3
 8002b50:	3728      	adds	r7, #40	; 0x28
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
	...

08002b58 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b088      	sub	sp, #32
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	603b      	str	r3, [r7, #0]
 8002b64:	4613      	mov	r3, r2
 8002b66:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002b68:	f7fe fab2 	bl	80010d0 <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b70:	1a9a      	subs	r2, r3, r2
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	4413      	add	r3, r2
 8002b76:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002b78:	f7fe faaa 	bl	80010d0 <HAL_GetTick>
 8002b7c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002b7e:	4b39      	ldr	r3, [pc, #228]	; (8002c64 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	015b      	lsls	r3, r3, #5
 8002b84:	0d1b      	lsrs	r3, r3, #20
 8002b86:	69fa      	ldr	r2, [r7, #28]
 8002b88:	fb02 f303 	mul.w	r3, r2, r3
 8002b8c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b8e:	e054      	b.n	8002c3a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b96:	d050      	beq.n	8002c3a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002b98:	f7fe fa9a 	bl	80010d0 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	1ad2      	subs	r2, r2, r3
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d202      	bcs.n	8002bae <SPI_WaitFlagStateUntilTimeout+0x56>
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d13d      	bne.n	8002c2a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	6812      	ldr	r2, [r2, #0]
 8002bb6:	6852      	ldr	r2, [r2, #4]
 8002bb8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002bbc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002bc6:	d111      	bne.n	8002bec <SPI_WaitFlagStateUntilTimeout+0x94>
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bd0:	d004      	beq.n	8002bdc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bda:	d107      	bne.n	8002bec <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	6812      	ldr	r2, [r2, #0]
 8002be4:	6812      	ldr	r2, [r2, #0]
 8002be6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002bea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bf0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bf4:	d10f      	bne.n	8002c16 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	68fa      	ldr	r2, [r7, #12]
 8002bfc:	6812      	ldr	r2, [r2, #0]
 8002bfe:	6812      	ldr	r2, [r2, #0]
 8002c00:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c04:	601a      	str	r2, [r3, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68fa      	ldr	r2, [r7, #12]
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	6812      	ldr	r2, [r2, #0]
 8002c10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c14:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2201      	movs	r2, #1
 8002c1a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e017      	b.n	8002c5a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002c30:	2300      	movs	r3, #0
 8002c32:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	3b01      	subs	r3, #1
 8002c38:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	401a      	ands	r2, r3
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	bf0c      	ite	eq
 8002c4a:	2301      	moveq	r3, #1
 8002c4c:	2300      	movne	r3, #0
 8002c4e:	b2db      	uxtb	r3, r3
 8002c50:	461a      	mov	r2, r3
 8002c52:	79fb      	ldrb	r3, [r7, #7]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d19b      	bne.n	8002b90 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002c58:	2300      	movs	r3, #0
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3720      	adds	r7, #32
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20000000 	.word	0x20000000

08002c68 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b088      	sub	sp, #32
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	60f8      	str	r0, [r7, #12]
 8002c70:	60b9      	str	r1, [r7, #8]
 8002c72:	607a      	str	r2, [r7, #4]
 8002c74:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002c76:	f7fe fa2b 	bl	80010d0 <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c7e:	1a9a      	subs	r2, r3, r2
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	4413      	add	r3, r2
 8002c84:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002c86:	f7fe fa23 	bl	80010d0 <HAL_GetTick>
 8002c8a:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002c8c:	4b3e      	ldr	r3, [pc, #248]	; (8002d88 <SPI_WaitFifoStateUntilTimeout+0x120>)
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	4613      	mov	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	00da      	lsls	r2, r3, #3
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	0d1b      	lsrs	r3, r3, #20
 8002c9c:	69fa      	ldr	r2, [r7, #28]
 8002c9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ca2:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8002ca4:	e062      	b.n	8002d6c <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002cac:	d109      	bne.n	8002cc2 <SPI_WaitFifoStateUntilTimeout+0x5a>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d106      	bne.n	8002cc2 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	330c      	adds	r3, #12
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8002cc0:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cc8:	d050      	beq.n	8002d6c <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002cca:	f7fe fa01 	bl	80010d0 <HAL_GetTick>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	1ad2      	subs	r2, r2, r3
 8002cd4:	69fb      	ldr	r3, [r7, #28]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d202      	bcs.n	8002ce0 <SPI_WaitFifoStateUntilTimeout+0x78>
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d13d      	bne.n	8002d5c <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68fa      	ldr	r2, [r7, #12]
 8002ce6:	6812      	ldr	r2, [r2, #0]
 8002ce8:	6852      	ldr	r2, [r2, #4]
 8002cea:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002cee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002cf8:	d111      	bne.n	8002d1e <SPI_WaitFifoStateUntilTimeout+0xb6>
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d02:	d004      	beq.n	8002d0e <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d0c:	d107      	bne.n	8002d1e <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	6812      	ldr	r2, [r2, #0]
 8002d16:	6812      	ldr	r2, [r2, #0]
 8002d18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d1c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d26:	d10f      	bne.n	8002d48 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	6812      	ldr	r2, [r2, #0]
 8002d30:	6812      	ldr	r2, [r2, #0]
 8002d32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d36:	601a      	str	r2, [r3, #0]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	68fa      	ldr	r2, [r7, #12]
 8002d3e:	6812      	ldr	r2, [r2, #0]
 8002d40:	6812      	ldr	r2, [r2, #0]
 8002d42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d46:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e010      	b.n	8002d7e <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d101      	bne.n	8002d66 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8002d62:	2300      	movs	r3, #0
 8002d64:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689a      	ldr	r2, [r3, #8]
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	401a      	ands	r2, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d194      	bne.n	8002ca6 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3720      	adds	r7, #32
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	20000000 	.word	0x20000000

08002d8c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b086      	sub	sp, #24
 8002d90:	af02      	add	r7, sp, #8
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f7ff ff5f 	bl	8002c68 <SPI_WaitFifoStateUntilTimeout>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d007      	beq.n	8002dc0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002db4:	f043 0220 	orr.w	r2, r3, #32
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e027      	b.n	8002e10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	9300      	str	r3, [sp, #0]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	2180      	movs	r1, #128	; 0x80
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f7ff fec4 	bl	8002b58 <SPI_WaitFlagStateUntilTimeout>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d007      	beq.n	8002de6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dda:	f043 0220 	orr.w	r2, r3, #32
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002de2:	2303      	movs	r3, #3
 8002de4:	e014      	b.n	8002e10 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	9300      	str	r3, [sp, #0]
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f7ff ff38 	bl	8002c68 <SPI_WaitFifoStateUntilTimeout>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d007      	beq.n	8002e0e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e02:	f043 0220 	orr.w	r2, r3, #32
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e000      	b.n	8002e10 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3710      	adds	r7, #16
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b082      	sub	sp, #8
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e049      	b.n	8002ebe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d106      	bne.n	8002e44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f7fd ff82 	bl	8000d48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2202      	movs	r2, #2
 8002e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681a      	ldr	r2, [r3, #0]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	3304      	adds	r3, #4
 8002e54:	4619      	mov	r1, r3
 8002e56:	4610      	mov	r0, r2
 8002e58:	f000 fa60 	bl	800331c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2201      	movs	r2, #1
 8002e60:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2201      	movs	r2, #1
 8002e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}

08002ec6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ec6:	b580      	push	{r7, lr}
 8002ec8:	b082      	sub	sp, #8
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d101      	bne.n	8002ed8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e049      	b.n	8002f6c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ede:	b2db      	uxtb	r3, r3
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d106      	bne.n	8002ef2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f000 f841 	bl	8002f74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2202      	movs	r2, #2
 8002ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	3304      	adds	r3, #4
 8002f02:	4619      	mov	r1, r3
 8002f04:	4610      	mov	r0, r2
 8002f06:	f000 fa09 	bl	800331c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2201      	movs	r2, #1
 8002f16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2201      	movs	r2, #1
 8002f26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2201      	movs	r2, #1
 8002f36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2201      	movs	r2, #1
 8002f46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2201      	movs	r2, #1
 8002f56:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2201      	movs	r2, #1
 8002f66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3708      	adds	r7, #8
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002f7c:	bf00      	nop
 8002f7e:	370c      	adds	r7, #12
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d101      	bne.n	8002fa2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002f9e:	2302      	movs	r3, #2
 8002fa0:	e0fd      	b.n	800319e <HAL_TIM_PWM_ConfigChannel+0x216>
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2b14      	cmp	r3, #20
 8002fae:	f200 80f0 	bhi.w	8003192 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8002fb2:	a201      	add	r2, pc, #4	; (adr r2, 8002fb8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fb8:	0800300d 	.word	0x0800300d
 8002fbc:	08003193 	.word	0x08003193
 8002fc0:	08003193 	.word	0x08003193
 8002fc4:	08003193 	.word	0x08003193
 8002fc8:	0800304d 	.word	0x0800304d
 8002fcc:	08003193 	.word	0x08003193
 8002fd0:	08003193 	.word	0x08003193
 8002fd4:	08003193 	.word	0x08003193
 8002fd8:	0800308f 	.word	0x0800308f
 8002fdc:	08003193 	.word	0x08003193
 8002fe0:	08003193 	.word	0x08003193
 8002fe4:	08003193 	.word	0x08003193
 8002fe8:	080030cf 	.word	0x080030cf
 8002fec:	08003193 	.word	0x08003193
 8002ff0:	08003193 	.word	0x08003193
 8002ff4:	08003193 	.word	0x08003193
 8002ff8:	08003111 	.word	0x08003111
 8002ffc:	08003193 	.word	0x08003193
 8003000:	08003193 	.word	0x08003193
 8003004:	08003193 	.word	0x08003193
 8003008:	08003151 	.word	0x08003151
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68b9      	ldr	r1, [r7, #8]
 8003012:	4618      	mov	r0, r3
 8003014:	f000 fa22 	bl	800345c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	68fa      	ldr	r2, [r7, #12]
 800301e:	6812      	ldr	r2, [r2, #0]
 8003020:	6992      	ldr	r2, [r2, #24]
 8003022:	f042 0208 	orr.w	r2, r2, #8
 8003026:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	6812      	ldr	r2, [r2, #0]
 8003030:	6992      	ldr	r2, [r2, #24]
 8003032:	f022 0204 	bic.w	r2, r2, #4
 8003036:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68fa      	ldr	r2, [r7, #12]
 800303e:	6812      	ldr	r2, [r2, #0]
 8003040:	6991      	ldr	r1, [r2, #24]
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	6912      	ldr	r2, [r2, #16]
 8003046:	430a      	orrs	r2, r1
 8003048:	619a      	str	r2, [r3, #24]
      break;
 800304a:	e0a3      	b.n	8003194 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68b9      	ldr	r1, [r7, #8]
 8003052:	4618      	mov	r0, r3
 8003054:	f000 fa74 	bl	8003540 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	6812      	ldr	r2, [r2, #0]
 8003060:	6992      	ldr	r2, [r2, #24]
 8003062:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003066:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	68fa      	ldr	r2, [r7, #12]
 800306e:	6812      	ldr	r2, [r2, #0]
 8003070:	6992      	ldr	r2, [r2, #24]
 8003072:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003076:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68fa      	ldr	r2, [r7, #12]
 800307e:	6812      	ldr	r2, [r2, #0]
 8003080:	6991      	ldr	r1, [r2, #24]
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	6912      	ldr	r2, [r2, #16]
 8003086:	0212      	lsls	r2, r2, #8
 8003088:	430a      	orrs	r2, r1
 800308a:	619a      	str	r2, [r3, #24]
      break;
 800308c:	e082      	b.n	8003194 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68b9      	ldr	r1, [r7, #8]
 8003094:	4618      	mov	r0, r3
 8003096:	f000 facb 	bl	8003630 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	6812      	ldr	r2, [r2, #0]
 80030a2:	69d2      	ldr	r2, [r2, #28]
 80030a4:	f042 0208 	orr.w	r2, r2, #8
 80030a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68fa      	ldr	r2, [r7, #12]
 80030b0:	6812      	ldr	r2, [r2, #0]
 80030b2:	69d2      	ldr	r2, [r2, #28]
 80030b4:	f022 0204 	bic.w	r2, r2, #4
 80030b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	68fa      	ldr	r2, [r7, #12]
 80030c0:	6812      	ldr	r2, [r2, #0]
 80030c2:	69d1      	ldr	r1, [r2, #28]
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	6912      	ldr	r2, [r2, #16]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	61da      	str	r2, [r3, #28]
      break;
 80030cc:	e062      	b.n	8003194 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68b9      	ldr	r1, [r7, #8]
 80030d4:	4618      	mov	r0, r3
 80030d6:	f000 fb21 	bl	800371c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68fa      	ldr	r2, [r7, #12]
 80030e0:	6812      	ldr	r2, [r2, #0]
 80030e2:	69d2      	ldr	r2, [r2, #28]
 80030e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	6812      	ldr	r2, [r2, #0]
 80030f2:	69d2      	ldr	r2, [r2, #28]
 80030f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	68fa      	ldr	r2, [r7, #12]
 8003100:	6812      	ldr	r2, [r2, #0]
 8003102:	69d1      	ldr	r1, [r2, #28]
 8003104:	68ba      	ldr	r2, [r7, #8]
 8003106:	6912      	ldr	r2, [r2, #16]
 8003108:	0212      	lsls	r2, r2, #8
 800310a:	430a      	orrs	r2, r1
 800310c:	61da      	str	r2, [r3, #28]
      break;
 800310e:	e041      	b.n	8003194 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68b9      	ldr	r1, [r7, #8]
 8003116:	4618      	mov	r0, r3
 8003118:	f000 fb58 	bl	80037cc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68fa      	ldr	r2, [r7, #12]
 8003122:	6812      	ldr	r2, [r2, #0]
 8003124:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003126:	f042 0208 	orr.w	r2, r2, #8
 800312a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68fa      	ldr	r2, [r7, #12]
 8003132:	6812      	ldr	r2, [r2, #0]
 8003134:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003136:	f022 0204 	bic.w	r2, r2, #4
 800313a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68fa      	ldr	r2, [r7, #12]
 8003142:	6812      	ldr	r2, [r2, #0]
 8003144:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8003146:	68ba      	ldr	r2, [r7, #8]
 8003148:	6912      	ldr	r2, [r2, #16]
 800314a:	430a      	orrs	r2, r1
 800314c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800314e:	e021      	b.n	8003194 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68b9      	ldr	r1, [r7, #8]
 8003156:	4618      	mov	r0, r3
 8003158:	f000 fb8a 	bl	8003870 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68fa      	ldr	r2, [r7, #12]
 8003162:	6812      	ldr	r2, [r2, #0]
 8003164:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003166:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800316a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	6812      	ldr	r2, [r2, #0]
 8003174:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003176:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800317a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	68fa      	ldr	r2, [r7, #12]
 8003182:	6812      	ldr	r2, [r2, #0]
 8003184:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8003186:	68ba      	ldr	r2, [r7, #8]
 8003188:	6912      	ldr	r2, [r2, #16]
 800318a:	0212      	lsls	r2, r2, #8
 800318c:	430a      	orrs	r2, r1
 800318e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003190:	e000      	b.n	8003194 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8003192:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2200      	movs	r2, #0
 8003198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop

080031a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d101      	bne.n	80031c0 <HAL_TIM_ConfigClockSource+0x18>
 80031bc:	2302      	movs	r3, #2
 80031be:	e0a6      	b.n	800330e <HAL_TIM_ConfigClockSource+0x166>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2202      	movs	r2, #2
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	4b4f      	ldr	r3, [pc, #316]	; (8003318 <HAL_TIM_ConfigClockSource+0x170>)
 80031dc:	4013      	ands	r3, r2
 80031de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80031e6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68fa      	ldr	r2, [r7, #12]
 80031ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2b40      	cmp	r3, #64	; 0x40
 80031f6:	d067      	beq.n	80032c8 <HAL_TIM_ConfigClockSource+0x120>
 80031f8:	2b40      	cmp	r3, #64	; 0x40
 80031fa:	d80b      	bhi.n	8003214 <HAL_TIM_ConfigClockSource+0x6c>
 80031fc:	2b10      	cmp	r3, #16
 80031fe:	d073      	beq.n	80032e8 <HAL_TIM_ConfigClockSource+0x140>
 8003200:	2b10      	cmp	r3, #16
 8003202:	d802      	bhi.n	800320a <HAL_TIM_ConfigClockSource+0x62>
 8003204:	2b00      	cmp	r3, #0
 8003206:	d06f      	beq.n	80032e8 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003208:	e078      	b.n	80032fc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800320a:	2b20      	cmp	r3, #32
 800320c:	d06c      	beq.n	80032e8 <HAL_TIM_ConfigClockSource+0x140>
 800320e:	2b30      	cmp	r3, #48	; 0x30
 8003210:	d06a      	beq.n	80032e8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003212:	e073      	b.n	80032fc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003214:	2b70      	cmp	r3, #112	; 0x70
 8003216:	d00d      	beq.n	8003234 <HAL_TIM_ConfigClockSource+0x8c>
 8003218:	2b70      	cmp	r3, #112	; 0x70
 800321a:	d804      	bhi.n	8003226 <HAL_TIM_ConfigClockSource+0x7e>
 800321c:	2b50      	cmp	r3, #80	; 0x50
 800321e:	d033      	beq.n	8003288 <HAL_TIM_ConfigClockSource+0xe0>
 8003220:	2b60      	cmp	r3, #96	; 0x60
 8003222:	d041      	beq.n	80032a8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003224:	e06a      	b.n	80032fc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003226:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800322a:	d066      	beq.n	80032fa <HAL_TIM_ConfigClockSource+0x152>
 800322c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003230:	d017      	beq.n	8003262 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003232:	e063      	b.n	80032fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6818      	ldr	r0, [r3, #0]
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	6899      	ldr	r1, [r3, #8]
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	f000 fbe2 	bl	8003a0c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003256:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	609a      	str	r2, [r3, #8]
      break;
 8003260:	e04c      	b.n	80032fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6818      	ldr	r0, [r3, #0]
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	6899      	ldr	r1, [r3, #8]
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	68db      	ldr	r3, [r3, #12]
 8003272:	f000 fbcb 	bl	8003a0c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6812      	ldr	r2, [r2, #0]
 800327e:	6892      	ldr	r2, [r2, #8]
 8003280:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003284:	609a      	str	r2, [r3, #8]
      break;
 8003286:	e039      	b.n	80032fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6818      	ldr	r0, [r3, #0]
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	6859      	ldr	r1, [r3, #4]
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	461a      	mov	r2, r3
 8003296:	f000 fb3f 	bl	8003918 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2150      	movs	r1, #80	; 0x50
 80032a0:	4618      	mov	r0, r3
 80032a2:	f000 fb98 	bl	80039d6 <TIM_ITRx_SetConfig>
      break;
 80032a6:	e029      	b.n	80032fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6818      	ldr	r0, [r3, #0]
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	6859      	ldr	r1, [r3, #4]
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	461a      	mov	r2, r3
 80032b6:	f000 fb5e 	bl	8003976 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2160      	movs	r1, #96	; 0x60
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 fb88 	bl	80039d6 <TIM_ITRx_SetConfig>
      break;
 80032c6:	e019      	b.n	80032fc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6818      	ldr	r0, [r3, #0]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	6859      	ldr	r1, [r3, #4]
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	461a      	mov	r2, r3
 80032d6:	f000 fb1f 	bl	8003918 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2140      	movs	r1, #64	; 0x40
 80032e0:	4618      	mov	r0, r3
 80032e2:	f000 fb78 	bl	80039d6 <TIM_ITRx_SetConfig>
      break;
 80032e6:	e009      	b.n	80032fc <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4619      	mov	r1, r3
 80032f2:	4610      	mov	r0, r2
 80032f4:	f000 fb6f 	bl	80039d6 <TIM_ITRx_SetConfig>
        break;
 80032f8:	e000      	b.n	80032fc <HAL_TIM_ConfigClockSource+0x154>
      break;
 80032fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800330c:	2300      	movs	r3, #0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	fffeff88 	.word	0xfffeff88

0800331c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a40      	ldr	r2, [pc, #256]	; (8003430 <TIM_Base_SetConfig+0x114>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d013      	beq.n	800335c <TIM_Base_SetConfig+0x40>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800333a:	d00f      	beq.n	800335c <TIM_Base_SetConfig+0x40>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	4a3d      	ldr	r2, [pc, #244]	; (8003434 <TIM_Base_SetConfig+0x118>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d00b      	beq.n	800335c <TIM_Base_SetConfig+0x40>
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	4a3c      	ldr	r2, [pc, #240]	; (8003438 <TIM_Base_SetConfig+0x11c>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d007      	beq.n	800335c <TIM_Base_SetConfig+0x40>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	4a3b      	ldr	r2, [pc, #236]	; (800343c <TIM_Base_SetConfig+0x120>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d003      	beq.n	800335c <TIM_Base_SetConfig+0x40>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a3a      	ldr	r2, [pc, #232]	; (8003440 <TIM_Base_SetConfig+0x124>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d108      	bne.n	800336e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003362:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	68fa      	ldr	r2, [r7, #12]
 800336a:	4313      	orrs	r3, r2
 800336c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	4a2f      	ldr	r2, [pc, #188]	; (8003430 <TIM_Base_SetConfig+0x114>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d02b      	beq.n	80033ce <TIM_Base_SetConfig+0xb2>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800337c:	d027      	beq.n	80033ce <TIM_Base_SetConfig+0xb2>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a2c      	ldr	r2, [pc, #176]	; (8003434 <TIM_Base_SetConfig+0x118>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d023      	beq.n	80033ce <TIM_Base_SetConfig+0xb2>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a2b      	ldr	r2, [pc, #172]	; (8003438 <TIM_Base_SetConfig+0x11c>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d01f      	beq.n	80033ce <TIM_Base_SetConfig+0xb2>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	4a2a      	ldr	r2, [pc, #168]	; (800343c <TIM_Base_SetConfig+0x120>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d01b      	beq.n	80033ce <TIM_Base_SetConfig+0xb2>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	4a29      	ldr	r2, [pc, #164]	; (8003440 <TIM_Base_SetConfig+0x124>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d017      	beq.n	80033ce <TIM_Base_SetConfig+0xb2>
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a28      	ldr	r2, [pc, #160]	; (8003444 <TIM_Base_SetConfig+0x128>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d013      	beq.n	80033ce <TIM_Base_SetConfig+0xb2>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a27      	ldr	r2, [pc, #156]	; (8003448 <TIM_Base_SetConfig+0x12c>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d00f      	beq.n	80033ce <TIM_Base_SetConfig+0xb2>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a26      	ldr	r2, [pc, #152]	; (800344c <TIM_Base_SetConfig+0x130>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d00b      	beq.n	80033ce <TIM_Base_SetConfig+0xb2>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a25      	ldr	r2, [pc, #148]	; (8003450 <TIM_Base_SetConfig+0x134>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d007      	beq.n	80033ce <TIM_Base_SetConfig+0xb2>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a24      	ldr	r2, [pc, #144]	; (8003454 <TIM_Base_SetConfig+0x138>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d003      	beq.n	80033ce <TIM_Base_SetConfig+0xb2>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a23      	ldr	r2, [pc, #140]	; (8003458 <TIM_Base_SetConfig+0x13c>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d108      	bne.n	80033e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4313      	orrs	r3, r2
 80033de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	68fa      	ldr	r2, [r7, #12]
 80033f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	4a0a      	ldr	r2, [pc, #40]	; (8003430 <TIM_Base_SetConfig+0x114>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d003      	beq.n	8003414 <TIM_Base_SetConfig+0xf8>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a0c      	ldr	r2, [pc, #48]	; (8003440 <TIM_Base_SetConfig+0x124>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d103      	bne.n	800341c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	691a      	ldr	r2, [r3, #16]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	615a      	str	r2, [r3, #20]
}
 8003422:	bf00      	nop
 8003424:	3714      	adds	r7, #20
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	40010000 	.word	0x40010000
 8003434:	40000400 	.word	0x40000400
 8003438:	40000800 	.word	0x40000800
 800343c:	40000c00 	.word	0x40000c00
 8003440:	40010400 	.word	0x40010400
 8003444:	40014000 	.word	0x40014000
 8003448:	40014400 	.word	0x40014400
 800344c:	40014800 	.word	0x40014800
 8003450:	40001800 	.word	0x40001800
 8003454:	40001c00 	.word	0x40001c00
 8003458:	40002000 	.word	0x40002000

0800345c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800345c:	b480      	push	{r7}
 800345e:	b087      	sub	sp, #28
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6a1b      	ldr	r3, [r3, #32]
 800346a:	f023 0201 	bic.w	r2, r3, #1
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a1b      	ldr	r3, [r3, #32]
 8003476:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	4b2b      	ldr	r3, [pc, #172]	; (8003534 <TIM_OC1_SetConfig+0xd8>)
 8003488:	4013      	ands	r3, r2
 800348a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f023 0303 	bic.w	r3, r3, #3
 8003492:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	4313      	orrs	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f023 0302 	bic.w	r3, r3, #2
 80034a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a21      	ldr	r2, [pc, #132]	; (8003538 <TIM_OC1_SetConfig+0xdc>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d003      	beq.n	80034c0 <TIM_OC1_SetConfig+0x64>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a20      	ldr	r2, [pc, #128]	; (800353c <TIM_OC1_SetConfig+0xe0>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d10c      	bne.n	80034da <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	f023 0308 	bic.w	r3, r3, #8
 80034c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	697a      	ldr	r2, [r7, #20]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f023 0304 	bic.w	r3, r3, #4
 80034d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a16      	ldr	r2, [pc, #88]	; (8003538 <TIM_OC1_SetConfig+0xdc>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d003      	beq.n	80034ea <TIM_OC1_SetConfig+0x8e>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a15      	ldr	r2, [pc, #84]	; (800353c <TIM_OC1_SetConfig+0xe0>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d111      	bne.n	800350e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80034f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	4313      	orrs	r3, r2
 8003502:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	4313      	orrs	r3, r2
 800350c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	68fa      	ldr	r2, [r7, #12]
 8003518:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	685a      	ldr	r2, [r3, #4]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	621a      	str	r2, [r3, #32]
}
 8003528:	bf00      	nop
 800352a:	371c      	adds	r7, #28
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr
 8003534:	fffeff8f 	.word	0xfffeff8f
 8003538:	40010000 	.word	0x40010000
 800353c:	40010400 	.word	0x40010400

08003540 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003540:	b480      	push	{r7}
 8003542:	b087      	sub	sp, #28
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	f023 0210 	bic.w	r2, r3, #16
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	4b2e      	ldr	r3, [pc, #184]	; (8003624 <TIM_OC2_SetConfig+0xe4>)
 800356c:	4013      	ands	r3, r2
 800356e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003576:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	021b      	lsls	r3, r3, #8
 800357e:	68fa      	ldr	r2, [r7, #12]
 8003580:	4313      	orrs	r3, r2
 8003582:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	f023 0320 	bic.w	r3, r3, #32
 800358a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	011b      	lsls	r3, r3, #4
 8003592:	697a      	ldr	r2, [r7, #20]
 8003594:	4313      	orrs	r3, r2
 8003596:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	4a23      	ldr	r2, [pc, #140]	; (8003628 <TIM_OC2_SetConfig+0xe8>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d003      	beq.n	80035a8 <TIM_OC2_SetConfig+0x68>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	4a22      	ldr	r2, [pc, #136]	; (800362c <TIM_OC2_SetConfig+0xec>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d10d      	bne.n	80035c4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	697a      	ldr	r2, [r7, #20]
 80035b8:	4313      	orrs	r3, r2
 80035ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	4a18      	ldr	r2, [pc, #96]	; (8003628 <TIM_OC2_SetConfig+0xe8>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d003      	beq.n	80035d4 <TIM_OC2_SetConfig+0x94>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	4a17      	ldr	r2, [pc, #92]	; (800362c <TIM_OC2_SetConfig+0xec>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d113      	bne.n	80035fc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	695b      	ldr	r3, [r3, #20]
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	009b      	lsls	r3, r3, #2
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68fa      	ldr	r2, [r7, #12]
 8003606:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685a      	ldr	r2, [r3, #4]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	621a      	str	r2, [r3, #32]
}
 8003616:	bf00      	nop
 8003618:	371c      	adds	r7, #28
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	feff8fff 	.word	0xfeff8fff
 8003628:	40010000 	.word	0x40010000
 800362c:	40010400 	.word	0x40010400

08003630 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003630:	b480      	push	{r7}
 8003632:	b087      	sub	sp, #28
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a1b      	ldr	r3, [r3, #32]
 800363e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	69db      	ldr	r3, [r3, #28]
 8003656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	4b2d      	ldr	r3, [pc, #180]	; (8003710 <TIM_OC3_SetConfig+0xe0>)
 800365c:	4013      	ands	r3, r2
 800365e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f023 0303 	bic.w	r3, r3, #3
 8003666:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68fa      	ldr	r2, [r7, #12]
 800366e:	4313      	orrs	r3, r2
 8003670:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003672:	697b      	ldr	r3, [r7, #20]
 8003674:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003678:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	021b      	lsls	r3, r3, #8
 8003680:	697a      	ldr	r2, [r7, #20]
 8003682:	4313      	orrs	r3, r2
 8003684:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a22      	ldr	r2, [pc, #136]	; (8003714 <TIM_OC3_SetConfig+0xe4>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d003      	beq.n	8003696 <TIM_OC3_SetConfig+0x66>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a21      	ldr	r2, [pc, #132]	; (8003718 <TIM_OC3_SetConfig+0xe8>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d10d      	bne.n	80036b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800369c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	021b      	lsls	r3, r3, #8
 80036a4:	697a      	ldr	r2, [r7, #20]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a17      	ldr	r2, [pc, #92]	; (8003714 <TIM_OC3_SetConfig+0xe4>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d003      	beq.n	80036c2 <TIM_OC3_SetConfig+0x92>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a16      	ldr	r2, [pc, #88]	; (8003718 <TIM_OC3_SetConfig+0xe8>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d113      	bne.n	80036ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	693a      	ldr	r2, [r7, #16]
 80036da:	4313      	orrs	r3, r2
 80036dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	011b      	lsls	r3, r3, #4
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	693a      	ldr	r2, [r7, #16]
 80036ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	685a      	ldr	r2, [r3, #4]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	697a      	ldr	r2, [r7, #20]
 8003702:	621a      	str	r2, [r3, #32]
}
 8003704:	bf00      	nop
 8003706:	371c      	adds	r7, #28
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr
 8003710:	fffeff8f 	.word	0xfffeff8f
 8003714:	40010000 	.word	0x40010000
 8003718:	40010400 	.word	0x40010400

0800371c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800371c:	b480      	push	{r7}
 800371e:	b087      	sub	sp, #28
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	69db      	ldr	r3, [r3, #28]
 8003742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	4b1e      	ldr	r3, [pc, #120]	; (80037c0 <TIM_OC4_SetConfig+0xa4>)
 8003748:	4013      	ands	r3, r2
 800374a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003752:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	021b      	lsls	r3, r3, #8
 800375a:	68fa      	ldr	r2, [r7, #12]
 800375c:	4313      	orrs	r3, r2
 800375e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003766:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	031b      	lsls	r3, r3, #12
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	4313      	orrs	r3, r2
 8003772:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a13      	ldr	r2, [pc, #76]	; (80037c4 <TIM_OC4_SetConfig+0xa8>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d003      	beq.n	8003784 <TIM_OC4_SetConfig+0x68>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a12      	ldr	r2, [pc, #72]	; (80037c8 <TIM_OC4_SetConfig+0xac>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d109      	bne.n	8003798 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003784:	697b      	ldr	r3, [r7, #20]
 8003786:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800378a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	695b      	ldr	r3, [r3, #20]
 8003790:	019b      	lsls	r3, r3, #6
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	4313      	orrs	r3, r2
 8003796:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	68fa      	ldr	r2, [r7, #12]
 80037a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685a      	ldr	r2, [r3, #4]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	693a      	ldr	r2, [r7, #16]
 80037b0:	621a      	str	r2, [r3, #32]
}
 80037b2:	bf00      	nop
 80037b4:	371c      	adds	r7, #28
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	feff8fff 	.word	0xfeff8fff
 80037c4:	40010000 	.word	0x40010000
 80037c8:	40010400 	.word	0x40010400

080037cc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b087      	sub	sp, #28
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6a1b      	ldr	r3, [r3, #32]
 80037da:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80037f4:	68fa      	ldr	r2, [r7, #12]
 80037f6:	4b1b      	ldr	r3, [pc, #108]	; (8003864 <TIM_OC5_SetConfig+0x98>)
 80037f8:	4013      	ands	r3, r2
 80037fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	4313      	orrs	r3, r2
 8003804:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800380c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	041b      	lsls	r3, r3, #16
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	4313      	orrs	r3, r2
 8003818:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a12      	ldr	r2, [pc, #72]	; (8003868 <TIM_OC5_SetConfig+0x9c>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d003      	beq.n	800382a <TIM_OC5_SetConfig+0x5e>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	4a11      	ldr	r2, [pc, #68]	; (800386c <TIM_OC5_SetConfig+0xa0>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d109      	bne.n	800383e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003830:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	695b      	ldr	r3, [r3, #20]
 8003836:	021b      	lsls	r3, r3, #8
 8003838:	697a      	ldr	r2, [r7, #20]
 800383a:	4313      	orrs	r3, r2
 800383c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	697a      	ldr	r2, [r7, #20]
 8003842:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	68fa      	ldr	r2, [r7, #12]
 8003848:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	685a      	ldr	r2, [r3, #4]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	693a      	ldr	r2, [r7, #16]
 8003856:	621a      	str	r2, [r3, #32]
}
 8003858:	bf00      	nop
 800385a:	371c      	adds	r7, #28
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr
 8003864:	fffeff8f 	.word	0xfffeff8f
 8003868:	40010000 	.word	0x40010000
 800386c:	40010400 	.word	0x40010400

08003870 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003870:	b480      	push	{r7}
 8003872:	b087      	sub	sp, #28
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6a1b      	ldr	r3, [r3, #32]
 800387e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a1b      	ldr	r3, [r3, #32]
 800388a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003898:	68fa      	ldr	r2, [r7, #12]
 800389a:	4b1c      	ldr	r3, [pc, #112]	; (800390c <TIM_OC6_SetConfig+0x9c>)
 800389c:	4013      	ands	r3, r2
 800389e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	021b      	lsls	r3, r3, #8
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80038b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	051b      	lsls	r3, r3, #20
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	4313      	orrs	r3, r2
 80038be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a13      	ldr	r2, [pc, #76]	; (8003910 <TIM_OC6_SetConfig+0xa0>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d003      	beq.n	80038d0 <TIM_OC6_SetConfig+0x60>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a12      	ldr	r2, [pc, #72]	; (8003914 <TIM_OC6_SetConfig+0xa4>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d109      	bne.n	80038e4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80038d0:	697b      	ldr	r3, [r7, #20]
 80038d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	695b      	ldr	r3, [r3, #20]
 80038dc:	029b      	lsls	r3, r3, #10
 80038de:	697a      	ldr	r2, [r7, #20]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	697a      	ldr	r2, [r7, #20]
 80038e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685a      	ldr	r2, [r3, #4]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	621a      	str	r2, [r3, #32]
}
 80038fe:	bf00      	nop
 8003900:	371c      	adds	r7, #28
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	feff8fff 	.word	0xfeff8fff
 8003910:	40010000 	.word	0x40010000
 8003914:	40010400 	.word	0x40010400

08003918 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003918:	b480      	push	{r7}
 800391a:	b087      	sub	sp, #28
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6a1b      	ldr	r3, [r3, #32]
 8003928:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6a1b      	ldr	r3, [r3, #32]
 800392e:	f023 0201 	bic.w	r2, r3, #1
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003942:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	011b      	lsls	r3, r3, #4
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	4313      	orrs	r3, r2
 800394c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	f023 030a 	bic.w	r3, r3, #10
 8003954:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	4313      	orrs	r3, r2
 800395c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	621a      	str	r2, [r3, #32]
}
 800396a:	bf00      	nop
 800396c:	371c      	adds	r7, #28
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr

08003976 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003976:	b480      	push	{r7}
 8003978:	b087      	sub	sp, #28
 800397a:	af00      	add	r7, sp, #0
 800397c:	60f8      	str	r0, [r7, #12]
 800397e:	60b9      	str	r1, [r7, #8]
 8003980:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	f023 0210 	bic.w	r2, r3, #16
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	6a1b      	ldr	r3, [r3, #32]
 8003998:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80039a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	031b      	lsls	r3, r3, #12
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80039b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	011b      	lsls	r3, r3, #4
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	697a      	ldr	r2, [r7, #20]
 80039c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	621a      	str	r2, [r3, #32]
}
 80039ca:	bf00      	nop
 80039cc:	371c      	adds	r7, #28
 80039ce:	46bd      	mov	sp, r7
 80039d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d4:	4770      	bx	lr

080039d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80039d6:	b480      	push	{r7}
 80039d8:	b085      	sub	sp, #20
 80039da:	af00      	add	r7, sp, #0
 80039dc:	6078      	str	r0, [r7, #4]
 80039de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80039ee:	683a      	ldr	r2, [r7, #0]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	4313      	orrs	r3, r2
 80039f4:	f043 0307 	orr.w	r3, r3, #7
 80039f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	609a      	str	r2, [r3, #8]
}
 8003a00:	bf00      	nop
 8003a02:	3714      	adds	r7, #20
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b087      	sub	sp, #28
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
 8003a18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	021a      	lsls	r2, r3, #8
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	431a      	orrs	r2, r3
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	4313      	orrs	r3, r2
 8003a38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	697a      	ldr	r2, [r7, #20]
 8003a3e:	609a      	str	r2, [r3, #8]
}
 8003a40:	bf00      	nop
 8003a42:	371c      	adds	r7, #28
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e040      	b.n	8003ae0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d106      	bne.n	8003a74 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7fd f9c2 	bl	8000df8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2224      	movs	r2, #36	; 0x24
 8003a78:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	6812      	ldr	r2, [r2, #0]
 8003a82:	6812      	ldr	r2, [r2, #0]
 8003a84:	f022 0201 	bic.w	r2, r2, #1
 8003a88:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f000 f8be 	bl	8003c0c <UART_SetConfig>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d101      	bne.n	8003a9a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e022      	b.n	8003ae0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d002      	beq.n	8003aa8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003aa2:	6878      	ldr	r0, [r7, #4]
 8003aa4:	f000 fb12 	bl	80040cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	6812      	ldr	r2, [r2, #0]
 8003ab0:	6852      	ldr	r2, [r2, #4]
 8003ab2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ab6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6812      	ldr	r2, [r2, #0]
 8003ac0:	6892      	ldr	r2, [r2, #8]
 8003ac2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003ac6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	6812      	ldr	r2, [r2, #0]
 8003ad0:	6812      	ldr	r2, [r2, #0]
 8003ad2:	f042 0201 	orr.w	r2, r2, #1
 8003ad6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 fb99 	bl	8004210 <UART_CheckIdleState>
 8003ade:	4603      	mov	r3, r0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3708      	adds	r7, #8
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b08a      	sub	sp, #40	; 0x28
 8003aec:	af02      	add	r7, sp, #8
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	603b      	str	r3, [r7, #0]
 8003af4:	4613      	mov	r3, r2
 8003af6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003afc:	2b20      	cmp	r3, #32
 8003afe:	d17f      	bne.n	8003c00 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d002      	beq.n	8003b0c <HAL_UART_Transmit+0x24>
 8003b06:	88fb      	ldrh	r3, [r7, #6]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d101      	bne.n	8003b10 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e078      	b.n	8003c02 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d101      	bne.n	8003b1e <HAL_UART_Transmit+0x36>
 8003b1a:	2302      	movs	r3, #2
 8003b1c:	e071      	b.n	8003c02 <HAL_UART_Transmit+0x11a>
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2201      	movs	r2, #1
 8003b22:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2221      	movs	r2, #33	; 0x21
 8003b32:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b34:	f7fd facc 	bl	80010d0 <HAL_GetTick>
 8003b38:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	88fa      	ldrh	r2, [r7, #6]
 8003b3e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	88fa      	ldrh	r2, [r7, #6]
 8003b46:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b52:	d108      	bne.n	8003b66 <HAL_UART_Transmit+0x7e>
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	691b      	ldr	r3, [r3, #16]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d104      	bne.n	8003b66 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	61bb      	str	r3, [r7, #24]
 8003b64:	e003      	b.n	8003b6e <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003b76:	e02b      	b.n	8003bd0 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	9300      	str	r3, [sp, #0]
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	2180      	movs	r1, #128	; 0x80
 8003b82:	68f8      	ldr	r0, [r7, #12]
 8003b84:	f000 fb77 	bl	8004276 <UART_WaitOnFlagUntilTimeout>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8003b8e:	2303      	movs	r3, #3
 8003b90:	e037      	b.n	8003c02 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d10a      	bne.n	8003bae <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	69ba      	ldr	r2, [r7, #24]
 8003b9e:	8812      	ldrh	r2, [r2, #0]
 8003ba0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ba4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ba6:	69bb      	ldr	r3, [r7, #24]
 8003ba8:	3302      	adds	r3, #2
 8003baa:	61bb      	str	r3, [r7, #24]
 8003bac:	e007      	b.n	8003bbe <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	69fa      	ldr	r2, [r7, #28]
 8003bb4:	7812      	ldrb	r2, [r2, #0]
 8003bb6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	3b01      	subs	r3, #1
 8003bc8:	b29a      	uxth	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003bd6:	b29b      	uxth	r3, r3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1cd      	bne.n	8003b78 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	2200      	movs	r2, #0
 8003be4:	2140      	movs	r1, #64	; 0x40
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f000 fb45 	bl	8004276 <UART_WaitOnFlagUntilTimeout>
 8003bec:	4603      	mov	r3, r0
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d001      	beq.n	8003bf6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e005      	b.n	8003c02 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	e000      	b.n	8003c02 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8003c00:	2302      	movs	r3, #2
  }
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3720      	adds	r7, #32
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
	...

08003c0c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b088      	sub	sp, #32
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003c14:	2300      	movs	r3, #0
 8003c16:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689a      	ldr	r2, [r3, #8]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	691b      	ldr	r3, [r3, #16]
 8003c20:	431a      	orrs	r2, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	431a      	orrs	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	69db      	ldr	r3, [r3, #28]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	6819      	ldr	r1, [r3, #0]
 8003c3a:	4bb3      	ldr	r3, [pc, #716]	; (8003f08 <UART_SetConfig+0x2fc>)
 8003c3c:	400b      	ands	r3, r1
 8003c3e:	6979      	ldr	r1, [r7, #20]
 8003c40:	430b      	orrs	r3, r1
 8003c42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	6812      	ldr	r2, [r2, #0]
 8003c4c:	6852      	ldr	r2, [r2, #4]
 8003c4e:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003c52:	687a      	ldr	r2, [r7, #4]
 8003c54:	68d2      	ldr	r2, [r2, #12]
 8003c56:	430a      	orrs	r2, r1
 8003c58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	699b      	ldr	r3, [r3, #24]
 8003c5e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a1b      	ldr	r3, [r3, #32]
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6812      	ldr	r2, [r2, #0]
 8003c72:	6892      	ldr	r2, [r2, #8]
 8003c74:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8003c78:	697a      	ldr	r2, [r7, #20]
 8003c7a:	430a      	orrs	r2, r1
 8003c7c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4aa2      	ldr	r2, [pc, #648]	; (8003f0c <UART_SetConfig+0x300>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d121      	bne.n	8003ccc <UART_SetConfig+0xc0>
 8003c88:	4ba1      	ldr	r3, [pc, #644]	; (8003f10 <UART_SetConfig+0x304>)
 8003c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c8e:	f003 0303 	and.w	r3, r3, #3
 8003c92:	2b03      	cmp	r3, #3
 8003c94:	d816      	bhi.n	8003cc4 <UART_SetConfig+0xb8>
 8003c96:	a201      	add	r2, pc, #4	; (adr r2, 8003c9c <UART_SetConfig+0x90>)
 8003c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c9c:	08003cad 	.word	0x08003cad
 8003ca0:	08003cb9 	.word	0x08003cb9
 8003ca4:	08003cb3 	.word	0x08003cb3
 8003ca8:	08003cbf 	.word	0x08003cbf
 8003cac:	2301      	movs	r3, #1
 8003cae:	77fb      	strb	r3, [r7, #31]
 8003cb0:	e150      	b.n	8003f54 <UART_SetConfig+0x348>
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	77fb      	strb	r3, [r7, #31]
 8003cb6:	e14d      	b.n	8003f54 <UART_SetConfig+0x348>
 8003cb8:	2304      	movs	r3, #4
 8003cba:	77fb      	strb	r3, [r7, #31]
 8003cbc:	e14a      	b.n	8003f54 <UART_SetConfig+0x348>
 8003cbe:	2308      	movs	r3, #8
 8003cc0:	77fb      	strb	r3, [r7, #31]
 8003cc2:	e147      	b.n	8003f54 <UART_SetConfig+0x348>
 8003cc4:	2310      	movs	r3, #16
 8003cc6:	77fb      	strb	r3, [r7, #31]
 8003cc8:	bf00      	nop
 8003cca:	e143      	b.n	8003f54 <UART_SetConfig+0x348>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a90      	ldr	r2, [pc, #576]	; (8003f14 <UART_SetConfig+0x308>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d134      	bne.n	8003d40 <UART_SetConfig+0x134>
 8003cd6:	4b8e      	ldr	r3, [pc, #568]	; (8003f10 <UART_SetConfig+0x304>)
 8003cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cdc:	f003 030c 	and.w	r3, r3, #12
 8003ce0:	2b0c      	cmp	r3, #12
 8003ce2:	d829      	bhi.n	8003d38 <UART_SetConfig+0x12c>
 8003ce4:	a201      	add	r2, pc, #4	; (adr r2, 8003cec <UART_SetConfig+0xe0>)
 8003ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cea:	bf00      	nop
 8003cec:	08003d21 	.word	0x08003d21
 8003cf0:	08003d39 	.word	0x08003d39
 8003cf4:	08003d39 	.word	0x08003d39
 8003cf8:	08003d39 	.word	0x08003d39
 8003cfc:	08003d2d 	.word	0x08003d2d
 8003d00:	08003d39 	.word	0x08003d39
 8003d04:	08003d39 	.word	0x08003d39
 8003d08:	08003d39 	.word	0x08003d39
 8003d0c:	08003d27 	.word	0x08003d27
 8003d10:	08003d39 	.word	0x08003d39
 8003d14:	08003d39 	.word	0x08003d39
 8003d18:	08003d39 	.word	0x08003d39
 8003d1c:	08003d33 	.word	0x08003d33
 8003d20:	2300      	movs	r3, #0
 8003d22:	77fb      	strb	r3, [r7, #31]
 8003d24:	e116      	b.n	8003f54 <UART_SetConfig+0x348>
 8003d26:	2302      	movs	r3, #2
 8003d28:	77fb      	strb	r3, [r7, #31]
 8003d2a:	e113      	b.n	8003f54 <UART_SetConfig+0x348>
 8003d2c:	2304      	movs	r3, #4
 8003d2e:	77fb      	strb	r3, [r7, #31]
 8003d30:	e110      	b.n	8003f54 <UART_SetConfig+0x348>
 8003d32:	2308      	movs	r3, #8
 8003d34:	77fb      	strb	r3, [r7, #31]
 8003d36:	e10d      	b.n	8003f54 <UART_SetConfig+0x348>
 8003d38:	2310      	movs	r3, #16
 8003d3a:	77fb      	strb	r3, [r7, #31]
 8003d3c:	bf00      	nop
 8003d3e:	e109      	b.n	8003f54 <UART_SetConfig+0x348>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a74      	ldr	r2, [pc, #464]	; (8003f18 <UART_SetConfig+0x30c>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d120      	bne.n	8003d8c <UART_SetConfig+0x180>
 8003d4a:	4b71      	ldr	r3, [pc, #452]	; (8003f10 <UART_SetConfig+0x304>)
 8003d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d50:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003d54:	2b10      	cmp	r3, #16
 8003d56:	d00f      	beq.n	8003d78 <UART_SetConfig+0x16c>
 8003d58:	2b10      	cmp	r3, #16
 8003d5a:	d802      	bhi.n	8003d62 <UART_SetConfig+0x156>
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d005      	beq.n	8003d6c <UART_SetConfig+0x160>
 8003d60:	e010      	b.n	8003d84 <UART_SetConfig+0x178>
 8003d62:	2b20      	cmp	r3, #32
 8003d64:	d005      	beq.n	8003d72 <UART_SetConfig+0x166>
 8003d66:	2b30      	cmp	r3, #48	; 0x30
 8003d68:	d009      	beq.n	8003d7e <UART_SetConfig+0x172>
 8003d6a:	e00b      	b.n	8003d84 <UART_SetConfig+0x178>
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	77fb      	strb	r3, [r7, #31]
 8003d70:	e0f0      	b.n	8003f54 <UART_SetConfig+0x348>
 8003d72:	2302      	movs	r3, #2
 8003d74:	77fb      	strb	r3, [r7, #31]
 8003d76:	e0ed      	b.n	8003f54 <UART_SetConfig+0x348>
 8003d78:	2304      	movs	r3, #4
 8003d7a:	77fb      	strb	r3, [r7, #31]
 8003d7c:	e0ea      	b.n	8003f54 <UART_SetConfig+0x348>
 8003d7e:	2308      	movs	r3, #8
 8003d80:	77fb      	strb	r3, [r7, #31]
 8003d82:	e0e7      	b.n	8003f54 <UART_SetConfig+0x348>
 8003d84:	2310      	movs	r3, #16
 8003d86:	77fb      	strb	r3, [r7, #31]
 8003d88:	bf00      	nop
 8003d8a:	e0e3      	b.n	8003f54 <UART_SetConfig+0x348>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a62      	ldr	r2, [pc, #392]	; (8003f1c <UART_SetConfig+0x310>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d120      	bne.n	8003dd8 <UART_SetConfig+0x1cc>
 8003d96:	4b5e      	ldr	r3, [pc, #376]	; (8003f10 <UART_SetConfig+0x304>)
 8003d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d9c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003da0:	2b40      	cmp	r3, #64	; 0x40
 8003da2:	d00f      	beq.n	8003dc4 <UART_SetConfig+0x1b8>
 8003da4:	2b40      	cmp	r3, #64	; 0x40
 8003da6:	d802      	bhi.n	8003dae <UART_SetConfig+0x1a2>
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d005      	beq.n	8003db8 <UART_SetConfig+0x1ac>
 8003dac:	e010      	b.n	8003dd0 <UART_SetConfig+0x1c4>
 8003dae:	2b80      	cmp	r3, #128	; 0x80
 8003db0:	d005      	beq.n	8003dbe <UART_SetConfig+0x1b2>
 8003db2:	2bc0      	cmp	r3, #192	; 0xc0
 8003db4:	d009      	beq.n	8003dca <UART_SetConfig+0x1be>
 8003db6:	e00b      	b.n	8003dd0 <UART_SetConfig+0x1c4>
 8003db8:	2300      	movs	r3, #0
 8003dba:	77fb      	strb	r3, [r7, #31]
 8003dbc:	e0ca      	b.n	8003f54 <UART_SetConfig+0x348>
 8003dbe:	2302      	movs	r3, #2
 8003dc0:	77fb      	strb	r3, [r7, #31]
 8003dc2:	e0c7      	b.n	8003f54 <UART_SetConfig+0x348>
 8003dc4:	2304      	movs	r3, #4
 8003dc6:	77fb      	strb	r3, [r7, #31]
 8003dc8:	e0c4      	b.n	8003f54 <UART_SetConfig+0x348>
 8003dca:	2308      	movs	r3, #8
 8003dcc:	77fb      	strb	r3, [r7, #31]
 8003dce:	e0c1      	b.n	8003f54 <UART_SetConfig+0x348>
 8003dd0:	2310      	movs	r3, #16
 8003dd2:	77fb      	strb	r3, [r7, #31]
 8003dd4:	bf00      	nop
 8003dd6:	e0bd      	b.n	8003f54 <UART_SetConfig+0x348>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a50      	ldr	r2, [pc, #320]	; (8003f20 <UART_SetConfig+0x314>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d124      	bne.n	8003e2c <UART_SetConfig+0x220>
 8003de2:	4b4b      	ldr	r3, [pc, #300]	; (8003f10 <UART_SetConfig+0x304>)
 8003de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003de8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003df0:	d012      	beq.n	8003e18 <UART_SetConfig+0x20c>
 8003df2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003df6:	d802      	bhi.n	8003dfe <UART_SetConfig+0x1f2>
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d007      	beq.n	8003e0c <UART_SetConfig+0x200>
 8003dfc:	e012      	b.n	8003e24 <UART_SetConfig+0x218>
 8003dfe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e02:	d006      	beq.n	8003e12 <UART_SetConfig+0x206>
 8003e04:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e08:	d009      	beq.n	8003e1e <UART_SetConfig+0x212>
 8003e0a:	e00b      	b.n	8003e24 <UART_SetConfig+0x218>
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	77fb      	strb	r3, [r7, #31]
 8003e10:	e0a0      	b.n	8003f54 <UART_SetConfig+0x348>
 8003e12:	2302      	movs	r3, #2
 8003e14:	77fb      	strb	r3, [r7, #31]
 8003e16:	e09d      	b.n	8003f54 <UART_SetConfig+0x348>
 8003e18:	2304      	movs	r3, #4
 8003e1a:	77fb      	strb	r3, [r7, #31]
 8003e1c:	e09a      	b.n	8003f54 <UART_SetConfig+0x348>
 8003e1e:	2308      	movs	r3, #8
 8003e20:	77fb      	strb	r3, [r7, #31]
 8003e22:	e097      	b.n	8003f54 <UART_SetConfig+0x348>
 8003e24:	2310      	movs	r3, #16
 8003e26:	77fb      	strb	r3, [r7, #31]
 8003e28:	bf00      	nop
 8003e2a:	e093      	b.n	8003f54 <UART_SetConfig+0x348>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a3c      	ldr	r2, [pc, #240]	; (8003f24 <UART_SetConfig+0x318>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d124      	bne.n	8003e80 <UART_SetConfig+0x274>
 8003e36:	4b36      	ldr	r3, [pc, #216]	; (8003f10 <UART_SetConfig+0x304>)
 8003e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e3c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003e40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e44:	d012      	beq.n	8003e6c <UART_SetConfig+0x260>
 8003e46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e4a:	d802      	bhi.n	8003e52 <UART_SetConfig+0x246>
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d007      	beq.n	8003e60 <UART_SetConfig+0x254>
 8003e50:	e012      	b.n	8003e78 <UART_SetConfig+0x26c>
 8003e52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e56:	d006      	beq.n	8003e66 <UART_SetConfig+0x25a>
 8003e58:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003e5c:	d009      	beq.n	8003e72 <UART_SetConfig+0x266>
 8003e5e:	e00b      	b.n	8003e78 <UART_SetConfig+0x26c>
 8003e60:	2301      	movs	r3, #1
 8003e62:	77fb      	strb	r3, [r7, #31]
 8003e64:	e076      	b.n	8003f54 <UART_SetConfig+0x348>
 8003e66:	2302      	movs	r3, #2
 8003e68:	77fb      	strb	r3, [r7, #31]
 8003e6a:	e073      	b.n	8003f54 <UART_SetConfig+0x348>
 8003e6c:	2304      	movs	r3, #4
 8003e6e:	77fb      	strb	r3, [r7, #31]
 8003e70:	e070      	b.n	8003f54 <UART_SetConfig+0x348>
 8003e72:	2308      	movs	r3, #8
 8003e74:	77fb      	strb	r3, [r7, #31]
 8003e76:	e06d      	b.n	8003f54 <UART_SetConfig+0x348>
 8003e78:	2310      	movs	r3, #16
 8003e7a:	77fb      	strb	r3, [r7, #31]
 8003e7c:	bf00      	nop
 8003e7e:	e069      	b.n	8003f54 <UART_SetConfig+0x348>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a28      	ldr	r2, [pc, #160]	; (8003f28 <UART_SetConfig+0x31c>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d124      	bne.n	8003ed4 <UART_SetConfig+0x2c8>
 8003e8a:	4b21      	ldr	r3, [pc, #132]	; (8003f10 <UART_SetConfig+0x304>)
 8003e8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e90:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003e94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e98:	d012      	beq.n	8003ec0 <UART_SetConfig+0x2b4>
 8003e9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e9e:	d802      	bhi.n	8003ea6 <UART_SetConfig+0x29a>
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d007      	beq.n	8003eb4 <UART_SetConfig+0x2a8>
 8003ea4:	e012      	b.n	8003ecc <UART_SetConfig+0x2c0>
 8003ea6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003eaa:	d006      	beq.n	8003eba <UART_SetConfig+0x2ae>
 8003eac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003eb0:	d009      	beq.n	8003ec6 <UART_SetConfig+0x2ba>
 8003eb2:	e00b      	b.n	8003ecc <UART_SetConfig+0x2c0>
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	77fb      	strb	r3, [r7, #31]
 8003eb8:	e04c      	b.n	8003f54 <UART_SetConfig+0x348>
 8003eba:	2302      	movs	r3, #2
 8003ebc:	77fb      	strb	r3, [r7, #31]
 8003ebe:	e049      	b.n	8003f54 <UART_SetConfig+0x348>
 8003ec0:	2304      	movs	r3, #4
 8003ec2:	77fb      	strb	r3, [r7, #31]
 8003ec4:	e046      	b.n	8003f54 <UART_SetConfig+0x348>
 8003ec6:	2308      	movs	r3, #8
 8003ec8:	77fb      	strb	r3, [r7, #31]
 8003eca:	e043      	b.n	8003f54 <UART_SetConfig+0x348>
 8003ecc:	2310      	movs	r3, #16
 8003ece:	77fb      	strb	r3, [r7, #31]
 8003ed0:	bf00      	nop
 8003ed2:	e03f      	b.n	8003f54 <UART_SetConfig+0x348>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a14      	ldr	r2, [pc, #80]	; (8003f2c <UART_SetConfig+0x320>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d138      	bne.n	8003f50 <UART_SetConfig+0x344>
 8003ede:	4b0c      	ldr	r3, [pc, #48]	; (8003f10 <UART_SetConfig+0x304>)
 8003ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ee4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003ee8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003eec:	d026      	beq.n	8003f3c <UART_SetConfig+0x330>
 8003eee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ef2:	d802      	bhi.n	8003efa <UART_SetConfig+0x2ee>
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d01b      	beq.n	8003f30 <UART_SetConfig+0x324>
 8003ef8:	e026      	b.n	8003f48 <UART_SetConfig+0x33c>
 8003efa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003efe:	d01a      	beq.n	8003f36 <UART_SetConfig+0x32a>
 8003f00:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003f04:	d01d      	beq.n	8003f42 <UART_SetConfig+0x336>
 8003f06:	e01f      	b.n	8003f48 <UART_SetConfig+0x33c>
 8003f08:	efff69f3 	.word	0xefff69f3
 8003f0c:	40011000 	.word	0x40011000
 8003f10:	40023800 	.word	0x40023800
 8003f14:	40004400 	.word	0x40004400
 8003f18:	40004800 	.word	0x40004800
 8003f1c:	40004c00 	.word	0x40004c00
 8003f20:	40005000 	.word	0x40005000
 8003f24:	40011400 	.word	0x40011400
 8003f28:	40007800 	.word	0x40007800
 8003f2c:	40007c00 	.word	0x40007c00
 8003f30:	2300      	movs	r3, #0
 8003f32:	77fb      	strb	r3, [r7, #31]
 8003f34:	e00e      	b.n	8003f54 <UART_SetConfig+0x348>
 8003f36:	2302      	movs	r3, #2
 8003f38:	77fb      	strb	r3, [r7, #31]
 8003f3a:	e00b      	b.n	8003f54 <UART_SetConfig+0x348>
 8003f3c:	2304      	movs	r3, #4
 8003f3e:	77fb      	strb	r3, [r7, #31]
 8003f40:	e008      	b.n	8003f54 <UART_SetConfig+0x348>
 8003f42:	2308      	movs	r3, #8
 8003f44:	77fb      	strb	r3, [r7, #31]
 8003f46:	e005      	b.n	8003f54 <UART_SetConfig+0x348>
 8003f48:	2310      	movs	r3, #16
 8003f4a:	77fb      	strb	r3, [r7, #31]
 8003f4c:	bf00      	nop
 8003f4e:	e001      	b.n	8003f54 <UART_SetConfig+0x348>
 8003f50:	2310      	movs	r3, #16
 8003f52:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	69db      	ldr	r3, [r3, #28]
 8003f58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f5c:	d15c      	bne.n	8004018 <UART_SetConfig+0x40c>
  {
    switch (clocksource)
 8003f5e:	7ffb      	ldrb	r3, [r7, #31]
 8003f60:	2b08      	cmp	r3, #8
 8003f62:	d828      	bhi.n	8003fb6 <UART_SetConfig+0x3aa>
 8003f64:	a201      	add	r2, pc, #4	; (adr r2, 8003f6c <UART_SetConfig+0x360>)
 8003f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f6a:	bf00      	nop
 8003f6c:	08003f91 	.word	0x08003f91
 8003f70:	08003f99 	.word	0x08003f99
 8003f74:	08003fa1 	.word	0x08003fa1
 8003f78:	08003fb7 	.word	0x08003fb7
 8003f7c:	08003fa7 	.word	0x08003fa7
 8003f80:	08003fb7 	.word	0x08003fb7
 8003f84:	08003fb7 	.word	0x08003fb7
 8003f88:	08003fb7 	.word	0x08003fb7
 8003f8c:	08003faf 	.word	0x08003faf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f90:	f7fd ffb6 	bl	8001f00 <HAL_RCC_GetPCLK1Freq>
 8003f94:	61b8      	str	r0, [r7, #24]
        break;
 8003f96:	e013      	b.n	8003fc0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f98:	f7fd ffc6 	bl	8001f28 <HAL_RCC_GetPCLK2Freq>
 8003f9c:	61b8      	str	r0, [r7, #24]
        break;
 8003f9e:	e00f      	b.n	8003fc0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fa0:	4b49      	ldr	r3, [pc, #292]	; (80040c8 <UART_SetConfig+0x4bc>)
 8003fa2:	61bb      	str	r3, [r7, #24]
        break;
 8003fa4:	e00c      	b.n	8003fc0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fa6:	f7fd fee9 	bl	8001d7c <HAL_RCC_GetSysClockFreq>
 8003faa:	61b8      	str	r0, [r7, #24]
        break;
 8003fac:	e008      	b.n	8003fc0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fb2:	61bb      	str	r3, [r7, #24]
        break;
 8003fb4:	e004      	b.n	8003fc0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	77bb      	strb	r3, [r7, #30]
        break;
 8003fbe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003fc0:	69bb      	ldr	r3, [r7, #24]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d074      	beq.n	80040b0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	005a      	lsls	r2, r3, #1
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	085b      	lsrs	r3, r3, #1
 8003fd0:	441a      	add	r2, r3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	2b0f      	cmp	r3, #15
 8003fe2:	d916      	bls.n	8004012 <UART_SetConfig+0x406>
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fea:	d212      	bcs.n	8004012 <UART_SetConfig+0x406>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	f023 030f 	bic.w	r3, r3, #15
 8003ff4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	085b      	lsrs	r3, r3, #1
 8003ffa:	b29b      	uxth	r3, r3
 8003ffc:	f003 0307 	and.w	r3, r3, #7
 8004000:	b29a      	uxth	r2, r3
 8004002:	89fb      	ldrh	r3, [r7, #14]
 8004004:	4313      	orrs	r3, r2
 8004006:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	89fa      	ldrh	r2, [r7, #14]
 800400e:	60da      	str	r2, [r3, #12]
 8004010:	e04e      	b.n	80040b0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	77bb      	strb	r3, [r7, #30]
 8004016:	e04b      	b.n	80040b0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004018:	7ffb      	ldrb	r3, [r7, #31]
 800401a:	2b08      	cmp	r3, #8
 800401c:	d827      	bhi.n	800406e <UART_SetConfig+0x462>
 800401e:	a201      	add	r2, pc, #4	; (adr r2, 8004024 <UART_SetConfig+0x418>)
 8004020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004024:	08004049 	.word	0x08004049
 8004028:	08004051 	.word	0x08004051
 800402c:	08004059 	.word	0x08004059
 8004030:	0800406f 	.word	0x0800406f
 8004034:	0800405f 	.word	0x0800405f
 8004038:	0800406f 	.word	0x0800406f
 800403c:	0800406f 	.word	0x0800406f
 8004040:	0800406f 	.word	0x0800406f
 8004044:	08004067 	.word	0x08004067
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004048:	f7fd ff5a 	bl	8001f00 <HAL_RCC_GetPCLK1Freq>
 800404c:	61b8      	str	r0, [r7, #24]
        break;
 800404e:	e013      	b.n	8004078 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004050:	f7fd ff6a 	bl	8001f28 <HAL_RCC_GetPCLK2Freq>
 8004054:	61b8      	str	r0, [r7, #24]
        break;
 8004056:	e00f      	b.n	8004078 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004058:	4b1b      	ldr	r3, [pc, #108]	; (80040c8 <UART_SetConfig+0x4bc>)
 800405a:	61bb      	str	r3, [r7, #24]
        break;
 800405c:	e00c      	b.n	8004078 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800405e:	f7fd fe8d 	bl	8001d7c <HAL_RCC_GetSysClockFreq>
 8004062:	61b8      	str	r0, [r7, #24]
        break;
 8004064:	e008      	b.n	8004078 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004066:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800406a:	61bb      	str	r3, [r7, #24]
        break;
 800406c:	e004      	b.n	8004078 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800406e:	2300      	movs	r3, #0
 8004070:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	77bb      	strb	r3, [r7, #30]
        break;
 8004076:	bf00      	nop
    }

    if (pclk != 0U)
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d018      	beq.n	80040b0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	085a      	lsrs	r2, r3, #1
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	441a      	add	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004090:	b29b      	uxth	r3, r3
 8004092:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	2b0f      	cmp	r3, #15
 8004098:	d908      	bls.n	80040ac <UART_SetConfig+0x4a0>
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040a0:	d204      	bcs.n	80040ac <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = usartdiv;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	60da      	str	r2, [r3, #12]
 80040aa:	e001      	b.n	80040b0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80040ac:	2301      	movs	r3, #1
 80040ae:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80040bc:	7fbb      	ldrb	r3, [r7, #30]
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3720      	adds	r7, #32
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	00f42400 	.word	0x00f42400

080040cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00a      	beq.n	80040f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	6812      	ldr	r2, [r2, #0]
 80040e8:	6852      	ldr	r2, [r2, #4]
 80040ea:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80040f2:	430a      	orrs	r2, r1
 80040f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00a      	beq.n	8004118 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	6812      	ldr	r2, [r2, #0]
 800410a:	6852      	ldr	r2, [r2, #4]
 800410c:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004114:	430a      	orrs	r2, r1
 8004116:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411c:	f003 0304 	and.w	r3, r3, #4
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00a      	beq.n	800413a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6812      	ldr	r2, [r2, #0]
 800412c:	6852      	ldr	r2, [r2, #4]
 800412e:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8004132:	687a      	ldr	r2, [r7, #4]
 8004134:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004136:	430a      	orrs	r2, r1
 8004138:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413e:	f003 0308 	and.w	r3, r3, #8
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00a      	beq.n	800415c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	6812      	ldr	r2, [r2, #0]
 800414e:	6852      	ldr	r2, [r2, #4]
 8004150:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004158:	430a      	orrs	r2, r1
 800415a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004160:	f003 0310 	and.w	r3, r3, #16
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00a      	beq.n	800417e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	6812      	ldr	r2, [r2, #0]
 8004170:	6892      	ldr	r2, [r2, #8]
 8004172:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800417a:	430a      	orrs	r2, r1
 800417c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004182:	f003 0320 	and.w	r3, r3, #32
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00a      	beq.n	80041a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6812      	ldr	r2, [r2, #0]
 8004192:	6892      	ldr	r2, [r2, #8]
 8004194:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800419c:	430a      	orrs	r2, r1
 800419e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d01a      	beq.n	80041e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	6812      	ldr	r2, [r2, #0]
 80041b4:	6852      	ldr	r2, [r2, #4]
 80041b6:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80041be:	430a      	orrs	r2, r1
 80041c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80041ca:	d10a      	bne.n	80041e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	6812      	ldr	r2, [r2, #0]
 80041d4:	6852      	ldr	r2, [r2, #4]
 80041d6:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80041de:	430a      	orrs	r2, r1
 80041e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d00a      	beq.n	8004204 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	6812      	ldr	r2, [r2, #0]
 80041f6:	6852      	ldr	r2, [r2, #4]
 80041f8:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004200:	430a      	orrs	r2, r1
 8004202:	605a      	str	r2, [r3, #4]
  }
}
 8004204:	bf00      	nop
 8004206:	370c      	adds	r7, #12
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b086      	sub	sp, #24
 8004214:	af02      	add	r7, sp, #8
 8004216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004220:	f7fc ff56 	bl	80010d0 <HAL_GetTick>
 8004224:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0308 	and.w	r3, r3, #8
 8004230:	2b08      	cmp	r3, #8
 8004232:	d10e      	bne.n	8004252 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004234:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004238:	9300      	str	r3, [sp, #0]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 f817 	bl	8004276 <UART_WaitOnFlagUntilTimeout>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d001      	beq.n	8004252 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e00d      	b.n	800426e <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2220      	movs	r2, #32
 8004256:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2220      	movs	r2, #32
 800425c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	b084      	sub	sp, #16
 800427a:	af00      	add	r7, sp, #0
 800427c:	60f8      	str	r0, [r7, #12]
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	603b      	str	r3, [r7, #0]
 8004282:	4613      	mov	r3, r2
 8004284:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004286:	e05e      	b.n	8004346 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004288:	69bb      	ldr	r3, [r7, #24]
 800428a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800428e:	d05a      	beq.n	8004346 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004290:	f7fc ff1e 	bl	80010d0 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	1ad2      	subs	r2, r2, r3
 800429a:	69bb      	ldr	r3, [r7, #24]
 800429c:	429a      	cmp	r2, r3
 800429e:	d802      	bhi.n	80042a6 <UART_WaitOnFlagUntilTimeout+0x30>
 80042a0:	69bb      	ldr	r3, [r7, #24]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d11b      	bne.n	80042de <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	6812      	ldr	r2, [r2, #0]
 80042ae:	6812      	ldr	r2, [r2, #0]
 80042b0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80042b4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68fa      	ldr	r2, [r7, #12]
 80042bc:	6812      	ldr	r2, [r2, #0]
 80042be:	6892      	ldr	r2, [r2, #8]
 80042c0:	f022 0201 	bic.w	r2, r2, #1
 80042c4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2220      	movs	r2, #32
 80042ca:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2220      	movs	r2, #32
 80042d0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e043      	b.n	8004366 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0304 	and.w	r3, r3, #4
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d02c      	beq.n	8004346 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	69db      	ldr	r3, [r3, #28]
 80042f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042fa:	d124      	bne.n	8004346 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004304:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	6812      	ldr	r2, [r2, #0]
 800430e:	6812      	ldr	r2, [r2, #0]
 8004310:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004314:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	6812      	ldr	r2, [r2, #0]
 800431e:	6892      	ldr	r2, [r2, #8]
 8004320:	f022 0201 	bic.w	r2, r2, #1
 8004324:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2220      	movs	r2, #32
 800432a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2220      	movs	r2, #32
 8004330:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2220      	movs	r2, #32
 8004336:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004342:	2303      	movs	r3, #3
 8004344:	e00f      	b.n	8004366 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	69da      	ldr	r2, [r3, #28]
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	401a      	ands	r2, r3
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	429a      	cmp	r2, r3
 8004354:	bf0c      	ite	eq
 8004356:	2301      	moveq	r3, #1
 8004358:	2300      	movne	r3, #0
 800435a:	b2db      	uxtb	r3, r3
 800435c:	461a      	mov	r2, r3
 800435e:	79fb      	ldrb	r3, [r7, #7]
 8004360:	429a      	cmp	r2, r3
 8004362:	d091      	beq.n	8004288 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004364:	2300      	movs	r3, #0
}
 8004366:	4618      	mov	r0, r3
 8004368:	3710      	adds	r7, #16
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
	...

08004370 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004370:	f8df d034 	ldr.w	sp, [pc, #52]	; 80043a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004374:	480d      	ldr	r0, [pc, #52]	; (80043ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004376:	490e      	ldr	r1, [pc, #56]	; (80043b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004378:	4a0e      	ldr	r2, [pc, #56]	; (80043b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800437a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800437c:	e002      	b.n	8004384 <LoopCopyDataInit>

0800437e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800437e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004380:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004382:	3304      	adds	r3, #4

08004384 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004384:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004386:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004388:	d3f9      	bcc.n	800437e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800438a:	4a0b      	ldr	r2, [pc, #44]	; (80043b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800438c:	4c0b      	ldr	r4, [pc, #44]	; (80043bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800438e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004390:	e001      	b.n	8004396 <LoopFillZerobss>

08004392 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004392:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004394:	3204      	adds	r2, #4

08004396 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004396:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004398:	d3fb      	bcc.n	8004392 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800439a:	f7fc fe35 	bl	8001008 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800439e:	f000 f817 	bl	80043d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80043a2:	f7fc fa41 	bl	8000828 <main>
  bx  lr    
 80043a6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80043a8:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80043ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80043b0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80043b4:	08004dc0 	.word	0x08004dc0
  ldr r2, =_sbss
 80043b8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80043bc:	200001d4 	.word	0x200001d4

080043c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80043c0:	e7fe      	b.n	80043c0 <ADC_IRQHandler>
	...

080043c4 <__errno>:
 80043c4:	4b01      	ldr	r3, [pc, #4]	; (80043cc <__errno+0x8>)
 80043c6:	6818      	ldr	r0, [r3, #0]
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	2000000c 	.word	0x2000000c

080043d0 <__libc_init_array>:
 80043d0:	b570      	push	{r4, r5, r6, lr}
 80043d2:	4e0d      	ldr	r6, [pc, #52]	; (8004408 <__libc_init_array+0x38>)
 80043d4:	4c0d      	ldr	r4, [pc, #52]	; (800440c <__libc_init_array+0x3c>)
 80043d6:	1ba4      	subs	r4, r4, r6
 80043d8:	10a4      	asrs	r4, r4, #2
 80043da:	2500      	movs	r5, #0
 80043dc:	42a5      	cmp	r5, r4
 80043de:	d109      	bne.n	80043f4 <__libc_init_array+0x24>
 80043e0:	4e0b      	ldr	r6, [pc, #44]	; (8004410 <__libc_init_array+0x40>)
 80043e2:	4c0c      	ldr	r4, [pc, #48]	; (8004414 <__libc_init_array+0x44>)
 80043e4:	f000 fc8e 	bl	8004d04 <_init>
 80043e8:	1ba4      	subs	r4, r4, r6
 80043ea:	10a4      	asrs	r4, r4, #2
 80043ec:	2500      	movs	r5, #0
 80043ee:	42a5      	cmp	r5, r4
 80043f0:	d105      	bne.n	80043fe <__libc_init_array+0x2e>
 80043f2:	bd70      	pop	{r4, r5, r6, pc}
 80043f4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80043f8:	4798      	blx	r3
 80043fa:	3501      	adds	r5, #1
 80043fc:	e7ee      	b.n	80043dc <__libc_init_array+0xc>
 80043fe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004402:	4798      	blx	r3
 8004404:	3501      	adds	r5, #1
 8004406:	e7f2      	b.n	80043ee <__libc_init_array+0x1e>
 8004408:	08004db8 	.word	0x08004db8
 800440c:	08004db8 	.word	0x08004db8
 8004410:	08004db8 	.word	0x08004db8
 8004414:	08004dbc 	.word	0x08004dbc

08004418 <memset>:
 8004418:	4402      	add	r2, r0
 800441a:	4603      	mov	r3, r0
 800441c:	4293      	cmp	r3, r2
 800441e:	d100      	bne.n	8004422 <memset+0xa>
 8004420:	4770      	bx	lr
 8004422:	f803 1b01 	strb.w	r1, [r3], #1
 8004426:	e7f9      	b.n	800441c <memset+0x4>

08004428 <_puts_r>:
 8004428:	b570      	push	{r4, r5, r6, lr}
 800442a:	460e      	mov	r6, r1
 800442c:	4605      	mov	r5, r0
 800442e:	b118      	cbz	r0, 8004438 <_puts_r+0x10>
 8004430:	6983      	ldr	r3, [r0, #24]
 8004432:	b90b      	cbnz	r3, 8004438 <_puts_r+0x10>
 8004434:	f000 fa0e 	bl	8004854 <__sinit>
 8004438:	69ab      	ldr	r3, [r5, #24]
 800443a:	68ac      	ldr	r4, [r5, #8]
 800443c:	b913      	cbnz	r3, 8004444 <_puts_r+0x1c>
 800443e:	4628      	mov	r0, r5
 8004440:	f000 fa08 	bl	8004854 <__sinit>
 8004444:	4b23      	ldr	r3, [pc, #140]	; (80044d4 <_puts_r+0xac>)
 8004446:	429c      	cmp	r4, r3
 8004448:	d117      	bne.n	800447a <_puts_r+0x52>
 800444a:	686c      	ldr	r4, [r5, #4]
 800444c:	89a3      	ldrh	r3, [r4, #12]
 800444e:	071b      	lsls	r3, r3, #28
 8004450:	d51d      	bpl.n	800448e <_puts_r+0x66>
 8004452:	6923      	ldr	r3, [r4, #16]
 8004454:	b1db      	cbz	r3, 800448e <_puts_r+0x66>
 8004456:	3e01      	subs	r6, #1
 8004458:	68a3      	ldr	r3, [r4, #8]
 800445a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800445e:	3b01      	subs	r3, #1
 8004460:	60a3      	str	r3, [r4, #8]
 8004462:	b9e9      	cbnz	r1, 80044a0 <_puts_r+0x78>
 8004464:	2b00      	cmp	r3, #0
 8004466:	da2e      	bge.n	80044c6 <_puts_r+0x9e>
 8004468:	4622      	mov	r2, r4
 800446a:	210a      	movs	r1, #10
 800446c:	4628      	mov	r0, r5
 800446e:	f000 f83f 	bl	80044f0 <__swbuf_r>
 8004472:	3001      	adds	r0, #1
 8004474:	d011      	beq.n	800449a <_puts_r+0x72>
 8004476:	200a      	movs	r0, #10
 8004478:	bd70      	pop	{r4, r5, r6, pc}
 800447a:	4b17      	ldr	r3, [pc, #92]	; (80044d8 <_puts_r+0xb0>)
 800447c:	429c      	cmp	r4, r3
 800447e:	d101      	bne.n	8004484 <_puts_r+0x5c>
 8004480:	68ac      	ldr	r4, [r5, #8]
 8004482:	e7e3      	b.n	800444c <_puts_r+0x24>
 8004484:	4b15      	ldr	r3, [pc, #84]	; (80044dc <_puts_r+0xb4>)
 8004486:	429c      	cmp	r4, r3
 8004488:	bf08      	it	eq
 800448a:	68ec      	ldreq	r4, [r5, #12]
 800448c:	e7de      	b.n	800444c <_puts_r+0x24>
 800448e:	4621      	mov	r1, r4
 8004490:	4628      	mov	r0, r5
 8004492:	f000 f87f 	bl	8004594 <__swsetup_r>
 8004496:	2800      	cmp	r0, #0
 8004498:	d0dd      	beq.n	8004456 <_puts_r+0x2e>
 800449a:	f04f 30ff 	mov.w	r0, #4294967295
 800449e:	bd70      	pop	{r4, r5, r6, pc}
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	da04      	bge.n	80044ae <_puts_r+0x86>
 80044a4:	69a2      	ldr	r2, [r4, #24]
 80044a6:	4293      	cmp	r3, r2
 80044a8:	db06      	blt.n	80044b8 <_puts_r+0x90>
 80044aa:	290a      	cmp	r1, #10
 80044ac:	d004      	beq.n	80044b8 <_puts_r+0x90>
 80044ae:	6823      	ldr	r3, [r4, #0]
 80044b0:	1c5a      	adds	r2, r3, #1
 80044b2:	6022      	str	r2, [r4, #0]
 80044b4:	7019      	strb	r1, [r3, #0]
 80044b6:	e7cf      	b.n	8004458 <_puts_r+0x30>
 80044b8:	4622      	mov	r2, r4
 80044ba:	4628      	mov	r0, r5
 80044bc:	f000 f818 	bl	80044f0 <__swbuf_r>
 80044c0:	3001      	adds	r0, #1
 80044c2:	d1c9      	bne.n	8004458 <_puts_r+0x30>
 80044c4:	e7e9      	b.n	800449a <_puts_r+0x72>
 80044c6:	6823      	ldr	r3, [r4, #0]
 80044c8:	200a      	movs	r0, #10
 80044ca:	1c5a      	adds	r2, r3, #1
 80044cc:	6022      	str	r2, [r4, #0]
 80044ce:	7018      	strb	r0, [r3, #0]
 80044d0:	bd70      	pop	{r4, r5, r6, pc}
 80044d2:	bf00      	nop
 80044d4:	08004d70 	.word	0x08004d70
 80044d8:	08004d90 	.word	0x08004d90
 80044dc:	08004d50 	.word	0x08004d50

080044e0 <puts>:
 80044e0:	4b02      	ldr	r3, [pc, #8]	; (80044ec <puts+0xc>)
 80044e2:	4601      	mov	r1, r0
 80044e4:	6818      	ldr	r0, [r3, #0]
 80044e6:	f7ff bf9f 	b.w	8004428 <_puts_r>
 80044ea:	bf00      	nop
 80044ec:	2000000c 	.word	0x2000000c

080044f0 <__swbuf_r>:
 80044f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044f2:	460e      	mov	r6, r1
 80044f4:	4614      	mov	r4, r2
 80044f6:	4605      	mov	r5, r0
 80044f8:	b118      	cbz	r0, 8004502 <__swbuf_r+0x12>
 80044fa:	6983      	ldr	r3, [r0, #24]
 80044fc:	b90b      	cbnz	r3, 8004502 <__swbuf_r+0x12>
 80044fe:	f000 f9a9 	bl	8004854 <__sinit>
 8004502:	4b21      	ldr	r3, [pc, #132]	; (8004588 <__swbuf_r+0x98>)
 8004504:	429c      	cmp	r4, r3
 8004506:	d12a      	bne.n	800455e <__swbuf_r+0x6e>
 8004508:	686c      	ldr	r4, [r5, #4]
 800450a:	69a3      	ldr	r3, [r4, #24]
 800450c:	60a3      	str	r3, [r4, #8]
 800450e:	89a3      	ldrh	r3, [r4, #12]
 8004510:	071a      	lsls	r2, r3, #28
 8004512:	d52e      	bpl.n	8004572 <__swbuf_r+0x82>
 8004514:	6923      	ldr	r3, [r4, #16]
 8004516:	b363      	cbz	r3, 8004572 <__swbuf_r+0x82>
 8004518:	6923      	ldr	r3, [r4, #16]
 800451a:	6820      	ldr	r0, [r4, #0]
 800451c:	1ac0      	subs	r0, r0, r3
 800451e:	6963      	ldr	r3, [r4, #20]
 8004520:	b2f6      	uxtb	r6, r6
 8004522:	4298      	cmp	r0, r3
 8004524:	4637      	mov	r7, r6
 8004526:	db04      	blt.n	8004532 <__swbuf_r+0x42>
 8004528:	4621      	mov	r1, r4
 800452a:	4628      	mov	r0, r5
 800452c:	f000 f928 	bl	8004780 <_fflush_r>
 8004530:	bb28      	cbnz	r0, 800457e <__swbuf_r+0x8e>
 8004532:	68a3      	ldr	r3, [r4, #8]
 8004534:	3b01      	subs	r3, #1
 8004536:	60a3      	str	r3, [r4, #8]
 8004538:	6823      	ldr	r3, [r4, #0]
 800453a:	1c5a      	adds	r2, r3, #1
 800453c:	6022      	str	r2, [r4, #0]
 800453e:	701e      	strb	r6, [r3, #0]
 8004540:	6963      	ldr	r3, [r4, #20]
 8004542:	3001      	adds	r0, #1
 8004544:	4298      	cmp	r0, r3
 8004546:	d004      	beq.n	8004552 <__swbuf_r+0x62>
 8004548:	89a3      	ldrh	r3, [r4, #12]
 800454a:	07db      	lsls	r3, r3, #31
 800454c:	d519      	bpl.n	8004582 <__swbuf_r+0x92>
 800454e:	2e0a      	cmp	r6, #10
 8004550:	d117      	bne.n	8004582 <__swbuf_r+0x92>
 8004552:	4621      	mov	r1, r4
 8004554:	4628      	mov	r0, r5
 8004556:	f000 f913 	bl	8004780 <_fflush_r>
 800455a:	b190      	cbz	r0, 8004582 <__swbuf_r+0x92>
 800455c:	e00f      	b.n	800457e <__swbuf_r+0x8e>
 800455e:	4b0b      	ldr	r3, [pc, #44]	; (800458c <__swbuf_r+0x9c>)
 8004560:	429c      	cmp	r4, r3
 8004562:	d101      	bne.n	8004568 <__swbuf_r+0x78>
 8004564:	68ac      	ldr	r4, [r5, #8]
 8004566:	e7d0      	b.n	800450a <__swbuf_r+0x1a>
 8004568:	4b09      	ldr	r3, [pc, #36]	; (8004590 <__swbuf_r+0xa0>)
 800456a:	429c      	cmp	r4, r3
 800456c:	bf08      	it	eq
 800456e:	68ec      	ldreq	r4, [r5, #12]
 8004570:	e7cb      	b.n	800450a <__swbuf_r+0x1a>
 8004572:	4621      	mov	r1, r4
 8004574:	4628      	mov	r0, r5
 8004576:	f000 f80d 	bl	8004594 <__swsetup_r>
 800457a:	2800      	cmp	r0, #0
 800457c:	d0cc      	beq.n	8004518 <__swbuf_r+0x28>
 800457e:	f04f 37ff 	mov.w	r7, #4294967295
 8004582:	4638      	mov	r0, r7
 8004584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004586:	bf00      	nop
 8004588:	08004d70 	.word	0x08004d70
 800458c:	08004d90 	.word	0x08004d90
 8004590:	08004d50 	.word	0x08004d50

08004594 <__swsetup_r>:
 8004594:	4b32      	ldr	r3, [pc, #200]	; (8004660 <__swsetup_r+0xcc>)
 8004596:	b570      	push	{r4, r5, r6, lr}
 8004598:	681d      	ldr	r5, [r3, #0]
 800459a:	4606      	mov	r6, r0
 800459c:	460c      	mov	r4, r1
 800459e:	b125      	cbz	r5, 80045aa <__swsetup_r+0x16>
 80045a0:	69ab      	ldr	r3, [r5, #24]
 80045a2:	b913      	cbnz	r3, 80045aa <__swsetup_r+0x16>
 80045a4:	4628      	mov	r0, r5
 80045a6:	f000 f955 	bl	8004854 <__sinit>
 80045aa:	4b2e      	ldr	r3, [pc, #184]	; (8004664 <__swsetup_r+0xd0>)
 80045ac:	429c      	cmp	r4, r3
 80045ae:	d10f      	bne.n	80045d0 <__swsetup_r+0x3c>
 80045b0:	686c      	ldr	r4, [r5, #4]
 80045b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045b6:	b29a      	uxth	r2, r3
 80045b8:	0715      	lsls	r5, r2, #28
 80045ba:	d42c      	bmi.n	8004616 <__swsetup_r+0x82>
 80045bc:	06d0      	lsls	r0, r2, #27
 80045be:	d411      	bmi.n	80045e4 <__swsetup_r+0x50>
 80045c0:	2209      	movs	r2, #9
 80045c2:	6032      	str	r2, [r6, #0]
 80045c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045c8:	81a3      	strh	r3, [r4, #12]
 80045ca:	f04f 30ff 	mov.w	r0, #4294967295
 80045ce:	bd70      	pop	{r4, r5, r6, pc}
 80045d0:	4b25      	ldr	r3, [pc, #148]	; (8004668 <__swsetup_r+0xd4>)
 80045d2:	429c      	cmp	r4, r3
 80045d4:	d101      	bne.n	80045da <__swsetup_r+0x46>
 80045d6:	68ac      	ldr	r4, [r5, #8]
 80045d8:	e7eb      	b.n	80045b2 <__swsetup_r+0x1e>
 80045da:	4b24      	ldr	r3, [pc, #144]	; (800466c <__swsetup_r+0xd8>)
 80045dc:	429c      	cmp	r4, r3
 80045de:	bf08      	it	eq
 80045e0:	68ec      	ldreq	r4, [r5, #12]
 80045e2:	e7e6      	b.n	80045b2 <__swsetup_r+0x1e>
 80045e4:	0751      	lsls	r1, r2, #29
 80045e6:	d512      	bpl.n	800460e <__swsetup_r+0x7a>
 80045e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80045ea:	b141      	cbz	r1, 80045fe <__swsetup_r+0x6a>
 80045ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80045f0:	4299      	cmp	r1, r3
 80045f2:	d002      	beq.n	80045fa <__swsetup_r+0x66>
 80045f4:	4630      	mov	r0, r6
 80045f6:	f000 fa1b 	bl	8004a30 <_free_r>
 80045fa:	2300      	movs	r3, #0
 80045fc:	6363      	str	r3, [r4, #52]	; 0x34
 80045fe:	89a3      	ldrh	r3, [r4, #12]
 8004600:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004604:	81a3      	strh	r3, [r4, #12]
 8004606:	2300      	movs	r3, #0
 8004608:	6063      	str	r3, [r4, #4]
 800460a:	6923      	ldr	r3, [r4, #16]
 800460c:	6023      	str	r3, [r4, #0]
 800460e:	89a3      	ldrh	r3, [r4, #12]
 8004610:	f043 0308 	orr.w	r3, r3, #8
 8004614:	81a3      	strh	r3, [r4, #12]
 8004616:	6923      	ldr	r3, [r4, #16]
 8004618:	b94b      	cbnz	r3, 800462e <__swsetup_r+0x9a>
 800461a:	89a3      	ldrh	r3, [r4, #12]
 800461c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004620:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004624:	d003      	beq.n	800462e <__swsetup_r+0x9a>
 8004626:	4621      	mov	r1, r4
 8004628:	4630      	mov	r0, r6
 800462a:	f000 f9c1 	bl	80049b0 <__smakebuf_r>
 800462e:	89a2      	ldrh	r2, [r4, #12]
 8004630:	f012 0301 	ands.w	r3, r2, #1
 8004634:	d00c      	beq.n	8004650 <__swsetup_r+0xbc>
 8004636:	2300      	movs	r3, #0
 8004638:	60a3      	str	r3, [r4, #8]
 800463a:	6963      	ldr	r3, [r4, #20]
 800463c:	425b      	negs	r3, r3
 800463e:	61a3      	str	r3, [r4, #24]
 8004640:	6923      	ldr	r3, [r4, #16]
 8004642:	b953      	cbnz	r3, 800465a <__swsetup_r+0xc6>
 8004644:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004648:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800464c:	d1ba      	bne.n	80045c4 <__swsetup_r+0x30>
 800464e:	bd70      	pop	{r4, r5, r6, pc}
 8004650:	0792      	lsls	r2, r2, #30
 8004652:	bf58      	it	pl
 8004654:	6963      	ldrpl	r3, [r4, #20]
 8004656:	60a3      	str	r3, [r4, #8]
 8004658:	e7f2      	b.n	8004640 <__swsetup_r+0xac>
 800465a:	2000      	movs	r0, #0
 800465c:	e7f7      	b.n	800464e <__swsetup_r+0xba>
 800465e:	bf00      	nop
 8004660:	2000000c 	.word	0x2000000c
 8004664:	08004d70 	.word	0x08004d70
 8004668:	08004d90 	.word	0x08004d90
 800466c:	08004d50 	.word	0x08004d50

08004670 <__sflush_r>:
 8004670:	898a      	ldrh	r2, [r1, #12]
 8004672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004676:	4605      	mov	r5, r0
 8004678:	0710      	lsls	r0, r2, #28
 800467a:	460c      	mov	r4, r1
 800467c:	d45a      	bmi.n	8004734 <__sflush_r+0xc4>
 800467e:	684b      	ldr	r3, [r1, #4]
 8004680:	2b00      	cmp	r3, #0
 8004682:	dc05      	bgt.n	8004690 <__sflush_r+0x20>
 8004684:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004686:	2b00      	cmp	r3, #0
 8004688:	dc02      	bgt.n	8004690 <__sflush_r+0x20>
 800468a:	2000      	movs	r0, #0
 800468c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004690:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004692:	2e00      	cmp	r6, #0
 8004694:	d0f9      	beq.n	800468a <__sflush_r+0x1a>
 8004696:	2300      	movs	r3, #0
 8004698:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800469c:	682f      	ldr	r7, [r5, #0]
 800469e:	602b      	str	r3, [r5, #0]
 80046a0:	d033      	beq.n	800470a <__sflush_r+0x9a>
 80046a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80046a4:	89a3      	ldrh	r3, [r4, #12]
 80046a6:	075a      	lsls	r2, r3, #29
 80046a8:	d505      	bpl.n	80046b6 <__sflush_r+0x46>
 80046aa:	6863      	ldr	r3, [r4, #4]
 80046ac:	1ac0      	subs	r0, r0, r3
 80046ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80046b0:	b10b      	cbz	r3, 80046b6 <__sflush_r+0x46>
 80046b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80046b4:	1ac0      	subs	r0, r0, r3
 80046b6:	2300      	movs	r3, #0
 80046b8:	4602      	mov	r2, r0
 80046ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80046bc:	6a21      	ldr	r1, [r4, #32]
 80046be:	4628      	mov	r0, r5
 80046c0:	47b0      	blx	r6
 80046c2:	1c43      	adds	r3, r0, #1
 80046c4:	89a3      	ldrh	r3, [r4, #12]
 80046c6:	d106      	bne.n	80046d6 <__sflush_r+0x66>
 80046c8:	6829      	ldr	r1, [r5, #0]
 80046ca:	291d      	cmp	r1, #29
 80046cc:	d84b      	bhi.n	8004766 <__sflush_r+0xf6>
 80046ce:	4a2b      	ldr	r2, [pc, #172]	; (800477c <__sflush_r+0x10c>)
 80046d0:	40ca      	lsrs	r2, r1
 80046d2:	07d6      	lsls	r6, r2, #31
 80046d4:	d547      	bpl.n	8004766 <__sflush_r+0xf6>
 80046d6:	2200      	movs	r2, #0
 80046d8:	6062      	str	r2, [r4, #4]
 80046da:	04d9      	lsls	r1, r3, #19
 80046dc:	6922      	ldr	r2, [r4, #16]
 80046de:	6022      	str	r2, [r4, #0]
 80046e0:	d504      	bpl.n	80046ec <__sflush_r+0x7c>
 80046e2:	1c42      	adds	r2, r0, #1
 80046e4:	d101      	bne.n	80046ea <__sflush_r+0x7a>
 80046e6:	682b      	ldr	r3, [r5, #0]
 80046e8:	b903      	cbnz	r3, 80046ec <__sflush_r+0x7c>
 80046ea:	6560      	str	r0, [r4, #84]	; 0x54
 80046ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80046ee:	602f      	str	r7, [r5, #0]
 80046f0:	2900      	cmp	r1, #0
 80046f2:	d0ca      	beq.n	800468a <__sflush_r+0x1a>
 80046f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80046f8:	4299      	cmp	r1, r3
 80046fa:	d002      	beq.n	8004702 <__sflush_r+0x92>
 80046fc:	4628      	mov	r0, r5
 80046fe:	f000 f997 	bl	8004a30 <_free_r>
 8004702:	2000      	movs	r0, #0
 8004704:	6360      	str	r0, [r4, #52]	; 0x34
 8004706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800470a:	6a21      	ldr	r1, [r4, #32]
 800470c:	2301      	movs	r3, #1
 800470e:	4628      	mov	r0, r5
 8004710:	47b0      	blx	r6
 8004712:	1c41      	adds	r1, r0, #1
 8004714:	d1c6      	bne.n	80046a4 <__sflush_r+0x34>
 8004716:	682b      	ldr	r3, [r5, #0]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d0c3      	beq.n	80046a4 <__sflush_r+0x34>
 800471c:	2b1d      	cmp	r3, #29
 800471e:	d001      	beq.n	8004724 <__sflush_r+0xb4>
 8004720:	2b16      	cmp	r3, #22
 8004722:	d101      	bne.n	8004728 <__sflush_r+0xb8>
 8004724:	602f      	str	r7, [r5, #0]
 8004726:	e7b0      	b.n	800468a <__sflush_r+0x1a>
 8004728:	89a3      	ldrh	r3, [r4, #12]
 800472a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800472e:	81a3      	strh	r3, [r4, #12]
 8004730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004734:	690f      	ldr	r7, [r1, #16]
 8004736:	2f00      	cmp	r7, #0
 8004738:	d0a7      	beq.n	800468a <__sflush_r+0x1a>
 800473a:	0793      	lsls	r3, r2, #30
 800473c:	680e      	ldr	r6, [r1, #0]
 800473e:	bf08      	it	eq
 8004740:	694b      	ldreq	r3, [r1, #20]
 8004742:	600f      	str	r7, [r1, #0]
 8004744:	bf18      	it	ne
 8004746:	2300      	movne	r3, #0
 8004748:	eba6 0807 	sub.w	r8, r6, r7
 800474c:	608b      	str	r3, [r1, #8]
 800474e:	f1b8 0f00 	cmp.w	r8, #0
 8004752:	dd9a      	ble.n	800468a <__sflush_r+0x1a>
 8004754:	4643      	mov	r3, r8
 8004756:	463a      	mov	r2, r7
 8004758:	6a21      	ldr	r1, [r4, #32]
 800475a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800475c:	4628      	mov	r0, r5
 800475e:	47b0      	blx	r6
 8004760:	2800      	cmp	r0, #0
 8004762:	dc07      	bgt.n	8004774 <__sflush_r+0x104>
 8004764:	89a3      	ldrh	r3, [r4, #12]
 8004766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800476a:	81a3      	strh	r3, [r4, #12]
 800476c:	f04f 30ff 	mov.w	r0, #4294967295
 8004770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004774:	4407      	add	r7, r0
 8004776:	eba8 0800 	sub.w	r8, r8, r0
 800477a:	e7e8      	b.n	800474e <__sflush_r+0xde>
 800477c:	20400001 	.word	0x20400001

08004780 <_fflush_r>:
 8004780:	b538      	push	{r3, r4, r5, lr}
 8004782:	690b      	ldr	r3, [r1, #16]
 8004784:	4605      	mov	r5, r0
 8004786:	460c      	mov	r4, r1
 8004788:	b1db      	cbz	r3, 80047c2 <_fflush_r+0x42>
 800478a:	b118      	cbz	r0, 8004794 <_fflush_r+0x14>
 800478c:	6983      	ldr	r3, [r0, #24]
 800478e:	b90b      	cbnz	r3, 8004794 <_fflush_r+0x14>
 8004790:	f000 f860 	bl	8004854 <__sinit>
 8004794:	4b0c      	ldr	r3, [pc, #48]	; (80047c8 <_fflush_r+0x48>)
 8004796:	429c      	cmp	r4, r3
 8004798:	d109      	bne.n	80047ae <_fflush_r+0x2e>
 800479a:	686c      	ldr	r4, [r5, #4]
 800479c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047a0:	b17b      	cbz	r3, 80047c2 <_fflush_r+0x42>
 80047a2:	4621      	mov	r1, r4
 80047a4:	4628      	mov	r0, r5
 80047a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047aa:	f7ff bf61 	b.w	8004670 <__sflush_r>
 80047ae:	4b07      	ldr	r3, [pc, #28]	; (80047cc <_fflush_r+0x4c>)
 80047b0:	429c      	cmp	r4, r3
 80047b2:	d101      	bne.n	80047b8 <_fflush_r+0x38>
 80047b4:	68ac      	ldr	r4, [r5, #8]
 80047b6:	e7f1      	b.n	800479c <_fflush_r+0x1c>
 80047b8:	4b05      	ldr	r3, [pc, #20]	; (80047d0 <_fflush_r+0x50>)
 80047ba:	429c      	cmp	r4, r3
 80047bc:	bf08      	it	eq
 80047be:	68ec      	ldreq	r4, [r5, #12]
 80047c0:	e7ec      	b.n	800479c <_fflush_r+0x1c>
 80047c2:	2000      	movs	r0, #0
 80047c4:	bd38      	pop	{r3, r4, r5, pc}
 80047c6:	bf00      	nop
 80047c8:	08004d70 	.word	0x08004d70
 80047cc:	08004d90 	.word	0x08004d90
 80047d0:	08004d50 	.word	0x08004d50

080047d4 <_cleanup_r>:
 80047d4:	4901      	ldr	r1, [pc, #4]	; (80047dc <_cleanup_r+0x8>)
 80047d6:	f000 b8a9 	b.w	800492c <_fwalk_reent>
 80047da:	bf00      	nop
 80047dc:	08004781 	.word	0x08004781

080047e0 <std.isra.0>:
 80047e0:	2300      	movs	r3, #0
 80047e2:	b510      	push	{r4, lr}
 80047e4:	4604      	mov	r4, r0
 80047e6:	6003      	str	r3, [r0, #0]
 80047e8:	6043      	str	r3, [r0, #4]
 80047ea:	6083      	str	r3, [r0, #8]
 80047ec:	8181      	strh	r1, [r0, #12]
 80047ee:	6643      	str	r3, [r0, #100]	; 0x64
 80047f0:	81c2      	strh	r2, [r0, #14]
 80047f2:	6103      	str	r3, [r0, #16]
 80047f4:	6143      	str	r3, [r0, #20]
 80047f6:	6183      	str	r3, [r0, #24]
 80047f8:	4619      	mov	r1, r3
 80047fa:	2208      	movs	r2, #8
 80047fc:	305c      	adds	r0, #92	; 0x5c
 80047fe:	f7ff fe0b 	bl	8004418 <memset>
 8004802:	4b05      	ldr	r3, [pc, #20]	; (8004818 <std.isra.0+0x38>)
 8004804:	6263      	str	r3, [r4, #36]	; 0x24
 8004806:	4b05      	ldr	r3, [pc, #20]	; (800481c <std.isra.0+0x3c>)
 8004808:	62a3      	str	r3, [r4, #40]	; 0x28
 800480a:	4b05      	ldr	r3, [pc, #20]	; (8004820 <std.isra.0+0x40>)
 800480c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800480e:	4b05      	ldr	r3, [pc, #20]	; (8004824 <std.isra.0+0x44>)
 8004810:	6224      	str	r4, [r4, #32]
 8004812:	6323      	str	r3, [r4, #48]	; 0x30
 8004814:	bd10      	pop	{r4, pc}
 8004816:	bf00      	nop
 8004818:	08004ba9 	.word	0x08004ba9
 800481c:	08004bcb 	.word	0x08004bcb
 8004820:	08004c03 	.word	0x08004c03
 8004824:	08004c27 	.word	0x08004c27

08004828 <__sfmoreglue>:
 8004828:	b570      	push	{r4, r5, r6, lr}
 800482a:	1e4a      	subs	r2, r1, #1
 800482c:	2568      	movs	r5, #104	; 0x68
 800482e:	4355      	muls	r5, r2
 8004830:	460e      	mov	r6, r1
 8004832:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004836:	f000 f949 	bl	8004acc <_malloc_r>
 800483a:	4604      	mov	r4, r0
 800483c:	b140      	cbz	r0, 8004850 <__sfmoreglue+0x28>
 800483e:	2100      	movs	r1, #0
 8004840:	e880 0042 	stmia.w	r0, {r1, r6}
 8004844:	300c      	adds	r0, #12
 8004846:	60a0      	str	r0, [r4, #8]
 8004848:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800484c:	f7ff fde4 	bl	8004418 <memset>
 8004850:	4620      	mov	r0, r4
 8004852:	bd70      	pop	{r4, r5, r6, pc}

08004854 <__sinit>:
 8004854:	6983      	ldr	r3, [r0, #24]
 8004856:	b510      	push	{r4, lr}
 8004858:	4604      	mov	r4, r0
 800485a:	bb33      	cbnz	r3, 80048aa <__sinit+0x56>
 800485c:	6483      	str	r3, [r0, #72]	; 0x48
 800485e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8004860:	6503      	str	r3, [r0, #80]	; 0x50
 8004862:	4b12      	ldr	r3, [pc, #72]	; (80048ac <__sinit+0x58>)
 8004864:	4a12      	ldr	r2, [pc, #72]	; (80048b0 <__sinit+0x5c>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6282      	str	r2, [r0, #40]	; 0x28
 800486a:	4298      	cmp	r0, r3
 800486c:	bf04      	itt	eq
 800486e:	2301      	moveq	r3, #1
 8004870:	6183      	streq	r3, [r0, #24]
 8004872:	f000 f81f 	bl	80048b4 <__sfp>
 8004876:	6060      	str	r0, [r4, #4]
 8004878:	4620      	mov	r0, r4
 800487a:	f000 f81b 	bl	80048b4 <__sfp>
 800487e:	60a0      	str	r0, [r4, #8]
 8004880:	4620      	mov	r0, r4
 8004882:	f000 f817 	bl	80048b4 <__sfp>
 8004886:	2200      	movs	r2, #0
 8004888:	60e0      	str	r0, [r4, #12]
 800488a:	2104      	movs	r1, #4
 800488c:	6860      	ldr	r0, [r4, #4]
 800488e:	f7ff ffa7 	bl	80047e0 <std.isra.0>
 8004892:	2201      	movs	r2, #1
 8004894:	2109      	movs	r1, #9
 8004896:	68a0      	ldr	r0, [r4, #8]
 8004898:	f7ff ffa2 	bl	80047e0 <std.isra.0>
 800489c:	2202      	movs	r2, #2
 800489e:	2112      	movs	r1, #18
 80048a0:	68e0      	ldr	r0, [r4, #12]
 80048a2:	f7ff ff9d 	bl	80047e0 <std.isra.0>
 80048a6:	2301      	movs	r3, #1
 80048a8:	61a3      	str	r3, [r4, #24]
 80048aa:	bd10      	pop	{r4, pc}
 80048ac:	08004d4c 	.word	0x08004d4c
 80048b0:	080047d5 	.word	0x080047d5

080048b4 <__sfp>:
 80048b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048b6:	4b1c      	ldr	r3, [pc, #112]	; (8004928 <__sfp+0x74>)
 80048b8:	681e      	ldr	r6, [r3, #0]
 80048ba:	69b3      	ldr	r3, [r6, #24]
 80048bc:	4607      	mov	r7, r0
 80048be:	b913      	cbnz	r3, 80048c6 <__sfp+0x12>
 80048c0:	4630      	mov	r0, r6
 80048c2:	f7ff ffc7 	bl	8004854 <__sinit>
 80048c6:	3648      	adds	r6, #72	; 0x48
 80048c8:	68b4      	ldr	r4, [r6, #8]
 80048ca:	6873      	ldr	r3, [r6, #4]
 80048cc:	3b01      	subs	r3, #1
 80048ce:	d503      	bpl.n	80048d8 <__sfp+0x24>
 80048d0:	6833      	ldr	r3, [r6, #0]
 80048d2:	b133      	cbz	r3, 80048e2 <__sfp+0x2e>
 80048d4:	6836      	ldr	r6, [r6, #0]
 80048d6:	e7f7      	b.n	80048c8 <__sfp+0x14>
 80048d8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80048dc:	b16d      	cbz	r5, 80048fa <__sfp+0x46>
 80048de:	3468      	adds	r4, #104	; 0x68
 80048e0:	e7f4      	b.n	80048cc <__sfp+0x18>
 80048e2:	2104      	movs	r1, #4
 80048e4:	4638      	mov	r0, r7
 80048e6:	f7ff ff9f 	bl	8004828 <__sfmoreglue>
 80048ea:	6030      	str	r0, [r6, #0]
 80048ec:	2800      	cmp	r0, #0
 80048ee:	d1f1      	bne.n	80048d4 <__sfp+0x20>
 80048f0:	230c      	movs	r3, #12
 80048f2:	603b      	str	r3, [r7, #0]
 80048f4:	4604      	mov	r4, r0
 80048f6:	4620      	mov	r0, r4
 80048f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80048fe:	81e3      	strh	r3, [r4, #14]
 8004900:	2301      	movs	r3, #1
 8004902:	81a3      	strh	r3, [r4, #12]
 8004904:	6665      	str	r5, [r4, #100]	; 0x64
 8004906:	6025      	str	r5, [r4, #0]
 8004908:	60a5      	str	r5, [r4, #8]
 800490a:	6065      	str	r5, [r4, #4]
 800490c:	6125      	str	r5, [r4, #16]
 800490e:	6165      	str	r5, [r4, #20]
 8004910:	61a5      	str	r5, [r4, #24]
 8004912:	2208      	movs	r2, #8
 8004914:	4629      	mov	r1, r5
 8004916:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800491a:	f7ff fd7d 	bl	8004418 <memset>
 800491e:	6365      	str	r5, [r4, #52]	; 0x34
 8004920:	63a5      	str	r5, [r4, #56]	; 0x38
 8004922:	64a5      	str	r5, [r4, #72]	; 0x48
 8004924:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004926:	e7e6      	b.n	80048f6 <__sfp+0x42>
 8004928:	08004d4c 	.word	0x08004d4c

0800492c <_fwalk_reent>:
 800492c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004930:	4680      	mov	r8, r0
 8004932:	4689      	mov	r9, r1
 8004934:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004938:	2600      	movs	r6, #0
 800493a:	b914      	cbnz	r4, 8004942 <_fwalk_reent+0x16>
 800493c:	4630      	mov	r0, r6
 800493e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004942:	68a5      	ldr	r5, [r4, #8]
 8004944:	6867      	ldr	r7, [r4, #4]
 8004946:	3f01      	subs	r7, #1
 8004948:	d501      	bpl.n	800494e <_fwalk_reent+0x22>
 800494a:	6824      	ldr	r4, [r4, #0]
 800494c:	e7f5      	b.n	800493a <_fwalk_reent+0xe>
 800494e:	89ab      	ldrh	r3, [r5, #12]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d907      	bls.n	8004964 <_fwalk_reent+0x38>
 8004954:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004958:	3301      	adds	r3, #1
 800495a:	d003      	beq.n	8004964 <_fwalk_reent+0x38>
 800495c:	4629      	mov	r1, r5
 800495e:	4640      	mov	r0, r8
 8004960:	47c8      	blx	r9
 8004962:	4306      	orrs	r6, r0
 8004964:	3568      	adds	r5, #104	; 0x68
 8004966:	e7ee      	b.n	8004946 <_fwalk_reent+0x1a>

08004968 <__swhatbuf_r>:
 8004968:	b570      	push	{r4, r5, r6, lr}
 800496a:	460e      	mov	r6, r1
 800496c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004970:	2900      	cmp	r1, #0
 8004972:	b090      	sub	sp, #64	; 0x40
 8004974:	4614      	mov	r4, r2
 8004976:	461d      	mov	r5, r3
 8004978:	da07      	bge.n	800498a <__swhatbuf_r+0x22>
 800497a:	2300      	movs	r3, #0
 800497c:	602b      	str	r3, [r5, #0]
 800497e:	89b3      	ldrh	r3, [r6, #12]
 8004980:	061a      	lsls	r2, r3, #24
 8004982:	d410      	bmi.n	80049a6 <__swhatbuf_r+0x3e>
 8004984:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004988:	e00e      	b.n	80049a8 <__swhatbuf_r+0x40>
 800498a:	aa01      	add	r2, sp, #4
 800498c:	f000 f972 	bl	8004c74 <_fstat_r>
 8004990:	2800      	cmp	r0, #0
 8004992:	dbf2      	blt.n	800497a <__swhatbuf_r+0x12>
 8004994:	9a02      	ldr	r2, [sp, #8]
 8004996:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800499a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800499e:	425a      	negs	r2, r3
 80049a0:	415a      	adcs	r2, r3
 80049a2:	602a      	str	r2, [r5, #0]
 80049a4:	e7ee      	b.n	8004984 <__swhatbuf_r+0x1c>
 80049a6:	2340      	movs	r3, #64	; 0x40
 80049a8:	2000      	movs	r0, #0
 80049aa:	6023      	str	r3, [r4, #0]
 80049ac:	b010      	add	sp, #64	; 0x40
 80049ae:	bd70      	pop	{r4, r5, r6, pc}

080049b0 <__smakebuf_r>:
 80049b0:	898b      	ldrh	r3, [r1, #12]
 80049b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80049b4:	079d      	lsls	r5, r3, #30
 80049b6:	4606      	mov	r6, r0
 80049b8:	460c      	mov	r4, r1
 80049ba:	d507      	bpl.n	80049cc <__smakebuf_r+0x1c>
 80049bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80049c0:	6023      	str	r3, [r4, #0]
 80049c2:	6123      	str	r3, [r4, #16]
 80049c4:	2301      	movs	r3, #1
 80049c6:	6163      	str	r3, [r4, #20]
 80049c8:	b002      	add	sp, #8
 80049ca:	bd70      	pop	{r4, r5, r6, pc}
 80049cc:	ab01      	add	r3, sp, #4
 80049ce:	466a      	mov	r2, sp
 80049d0:	f7ff ffca 	bl	8004968 <__swhatbuf_r>
 80049d4:	9900      	ldr	r1, [sp, #0]
 80049d6:	4605      	mov	r5, r0
 80049d8:	4630      	mov	r0, r6
 80049da:	f000 f877 	bl	8004acc <_malloc_r>
 80049de:	b948      	cbnz	r0, 80049f4 <__smakebuf_r+0x44>
 80049e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049e4:	059a      	lsls	r2, r3, #22
 80049e6:	d4ef      	bmi.n	80049c8 <__smakebuf_r+0x18>
 80049e8:	f023 0303 	bic.w	r3, r3, #3
 80049ec:	f043 0302 	orr.w	r3, r3, #2
 80049f0:	81a3      	strh	r3, [r4, #12]
 80049f2:	e7e3      	b.n	80049bc <__smakebuf_r+0xc>
 80049f4:	4b0d      	ldr	r3, [pc, #52]	; (8004a2c <__smakebuf_r+0x7c>)
 80049f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80049f8:	89a3      	ldrh	r3, [r4, #12]
 80049fa:	6020      	str	r0, [r4, #0]
 80049fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a00:	81a3      	strh	r3, [r4, #12]
 8004a02:	9b00      	ldr	r3, [sp, #0]
 8004a04:	6163      	str	r3, [r4, #20]
 8004a06:	9b01      	ldr	r3, [sp, #4]
 8004a08:	6120      	str	r0, [r4, #16]
 8004a0a:	b15b      	cbz	r3, 8004a24 <__smakebuf_r+0x74>
 8004a0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a10:	4630      	mov	r0, r6
 8004a12:	f000 f941 	bl	8004c98 <_isatty_r>
 8004a16:	b128      	cbz	r0, 8004a24 <__smakebuf_r+0x74>
 8004a18:	89a3      	ldrh	r3, [r4, #12]
 8004a1a:	f023 0303 	bic.w	r3, r3, #3
 8004a1e:	f043 0301 	orr.w	r3, r3, #1
 8004a22:	81a3      	strh	r3, [r4, #12]
 8004a24:	89a3      	ldrh	r3, [r4, #12]
 8004a26:	431d      	orrs	r5, r3
 8004a28:	81a5      	strh	r5, [r4, #12]
 8004a2a:	e7cd      	b.n	80049c8 <__smakebuf_r+0x18>
 8004a2c:	080047d5 	.word	0x080047d5

08004a30 <_free_r>:
 8004a30:	b538      	push	{r3, r4, r5, lr}
 8004a32:	4605      	mov	r5, r0
 8004a34:	2900      	cmp	r1, #0
 8004a36:	d045      	beq.n	8004ac4 <_free_r+0x94>
 8004a38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a3c:	1f0c      	subs	r4, r1, #4
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	bfb8      	it	lt
 8004a42:	18e4      	addlt	r4, r4, r3
 8004a44:	f000 f94a 	bl	8004cdc <__malloc_lock>
 8004a48:	4a1f      	ldr	r2, [pc, #124]	; (8004ac8 <_free_r+0x98>)
 8004a4a:	6813      	ldr	r3, [r2, #0]
 8004a4c:	4610      	mov	r0, r2
 8004a4e:	b933      	cbnz	r3, 8004a5e <_free_r+0x2e>
 8004a50:	6063      	str	r3, [r4, #4]
 8004a52:	6014      	str	r4, [r2, #0]
 8004a54:	4628      	mov	r0, r5
 8004a56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a5a:	f000 b940 	b.w	8004cde <__malloc_unlock>
 8004a5e:	42a3      	cmp	r3, r4
 8004a60:	d90c      	bls.n	8004a7c <_free_r+0x4c>
 8004a62:	6821      	ldr	r1, [r4, #0]
 8004a64:	1862      	adds	r2, r4, r1
 8004a66:	4293      	cmp	r3, r2
 8004a68:	bf04      	itt	eq
 8004a6a:	681a      	ldreq	r2, [r3, #0]
 8004a6c:	685b      	ldreq	r3, [r3, #4]
 8004a6e:	6063      	str	r3, [r4, #4]
 8004a70:	bf04      	itt	eq
 8004a72:	1852      	addeq	r2, r2, r1
 8004a74:	6022      	streq	r2, [r4, #0]
 8004a76:	6004      	str	r4, [r0, #0]
 8004a78:	e7ec      	b.n	8004a54 <_free_r+0x24>
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	685a      	ldr	r2, [r3, #4]
 8004a7e:	b10a      	cbz	r2, 8004a84 <_free_r+0x54>
 8004a80:	42a2      	cmp	r2, r4
 8004a82:	d9fa      	bls.n	8004a7a <_free_r+0x4a>
 8004a84:	6819      	ldr	r1, [r3, #0]
 8004a86:	1858      	adds	r0, r3, r1
 8004a88:	42a0      	cmp	r0, r4
 8004a8a:	d10b      	bne.n	8004aa4 <_free_r+0x74>
 8004a8c:	6820      	ldr	r0, [r4, #0]
 8004a8e:	4401      	add	r1, r0
 8004a90:	1858      	adds	r0, r3, r1
 8004a92:	4282      	cmp	r2, r0
 8004a94:	6019      	str	r1, [r3, #0]
 8004a96:	d1dd      	bne.n	8004a54 <_free_r+0x24>
 8004a98:	6810      	ldr	r0, [r2, #0]
 8004a9a:	6852      	ldr	r2, [r2, #4]
 8004a9c:	605a      	str	r2, [r3, #4]
 8004a9e:	4401      	add	r1, r0
 8004aa0:	6019      	str	r1, [r3, #0]
 8004aa2:	e7d7      	b.n	8004a54 <_free_r+0x24>
 8004aa4:	d902      	bls.n	8004aac <_free_r+0x7c>
 8004aa6:	230c      	movs	r3, #12
 8004aa8:	602b      	str	r3, [r5, #0]
 8004aaa:	e7d3      	b.n	8004a54 <_free_r+0x24>
 8004aac:	6820      	ldr	r0, [r4, #0]
 8004aae:	1821      	adds	r1, r4, r0
 8004ab0:	428a      	cmp	r2, r1
 8004ab2:	bf04      	itt	eq
 8004ab4:	6811      	ldreq	r1, [r2, #0]
 8004ab6:	6852      	ldreq	r2, [r2, #4]
 8004ab8:	6062      	str	r2, [r4, #4]
 8004aba:	bf04      	itt	eq
 8004abc:	1809      	addeq	r1, r1, r0
 8004abe:	6021      	streq	r1, [r4, #0]
 8004ac0:	605c      	str	r4, [r3, #4]
 8004ac2:	e7c7      	b.n	8004a54 <_free_r+0x24>
 8004ac4:	bd38      	pop	{r3, r4, r5, pc}
 8004ac6:	bf00      	nop
 8004ac8:	20000090 	.word	0x20000090

08004acc <_malloc_r>:
 8004acc:	b570      	push	{r4, r5, r6, lr}
 8004ace:	1ccd      	adds	r5, r1, #3
 8004ad0:	f025 0503 	bic.w	r5, r5, #3
 8004ad4:	3508      	adds	r5, #8
 8004ad6:	2d0c      	cmp	r5, #12
 8004ad8:	bf38      	it	cc
 8004ada:	250c      	movcc	r5, #12
 8004adc:	2d00      	cmp	r5, #0
 8004ade:	4606      	mov	r6, r0
 8004ae0:	db01      	blt.n	8004ae6 <_malloc_r+0x1a>
 8004ae2:	42a9      	cmp	r1, r5
 8004ae4:	d903      	bls.n	8004aee <_malloc_r+0x22>
 8004ae6:	230c      	movs	r3, #12
 8004ae8:	6033      	str	r3, [r6, #0]
 8004aea:	2000      	movs	r0, #0
 8004aec:	bd70      	pop	{r4, r5, r6, pc}
 8004aee:	f000 f8f5 	bl	8004cdc <__malloc_lock>
 8004af2:	4a23      	ldr	r2, [pc, #140]	; (8004b80 <_malloc_r+0xb4>)
 8004af4:	6814      	ldr	r4, [r2, #0]
 8004af6:	4621      	mov	r1, r4
 8004af8:	b991      	cbnz	r1, 8004b20 <_malloc_r+0x54>
 8004afa:	4c22      	ldr	r4, [pc, #136]	; (8004b84 <_malloc_r+0xb8>)
 8004afc:	6823      	ldr	r3, [r4, #0]
 8004afe:	b91b      	cbnz	r3, 8004b08 <_malloc_r+0x3c>
 8004b00:	4630      	mov	r0, r6
 8004b02:	f000 f841 	bl	8004b88 <_sbrk_r>
 8004b06:	6020      	str	r0, [r4, #0]
 8004b08:	4629      	mov	r1, r5
 8004b0a:	4630      	mov	r0, r6
 8004b0c:	f000 f83c 	bl	8004b88 <_sbrk_r>
 8004b10:	1c43      	adds	r3, r0, #1
 8004b12:	d126      	bne.n	8004b62 <_malloc_r+0x96>
 8004b14:	230c      	movs	r3, #12
 8004b16:	6033      	str	r3, [r6, #0]
 8004b18:	4630      	mov	r0, r6
 8004b1a:	f000 f8e0 	bl	8004cde <__malloc_unlock>
 8004b1e:	e7e4      	b.n	8004aea <_malloc_r+0x1e>
 8004b20:	680b      	ldr	r3, [r1, #0]
 8004b22:	1b5b      	subs	r3, r3, r5
 8004b24:	d41a      	bmi.n	8004b5c <_malloc_r+0x90>
 8004b26:	2b0b      	cmp	r3, #11
 8004b28:	d90f      	bls.n	8004b4a <_malloc_r+0x7e>
 8004b2a:	600b      	str	r3, [r1, #0]
 8004b2c:	50cd      	str	r5, [r1, r3]
 8004b2e:	18cc      	adds	r4, r1, r3
 8004b30:	4630      	mov	r0, r6
 8004b32:	f000 f8d4 	bl	8004cde <__malloc_unlock>
 8004b36:	f104 000b 	add.w	r0, r4, #11
 8004b3a:	1d23      	adds	r3, r4, #4
 8004b3c:	f020 0007 	bic.w	r0, r0, #7
 8004b40:	1ac3      	subs	r3, r0, r3
 8004b42:	d01b      	beq.n	8004b7c <_malloc_r+0xb0>
 8004b44:	425a      	negs	r2, r3
 8004b46:	50e2      	str	r2, [r4, r3]
 8004b48:	bd70      	pop	{r4, r5, r6, pc}
 8004b4a:	428c      	cmp	r4, r1
 8004b4c:	bf0d      	iteet	eq
 8004b4e:	6863      	ldreq	r3, [r4, #4]
 8004b50:	684b      	ldrne	r3, [r1, #4]
 8004b52:	6063      	strne	r3, [r4, #4]
 8004b54:	6013      	streq	r3, [r2, #0]
 8004b56:	bf18      	it	ne
 8004b58:	460c      	movne	r4, r1
 8004b5a:	e7e9      	b.n	8004b30 <_malloc_r+0x64>
 8004b5c:	460c      	mov	r4, r1
 8004b5e:	6849      	ldr	r1, [r1, #4]
 8004b60:	e7ca      	b.n	8004af8 <_malloc_r+0x2c>
 8004b62:	1cc4      	adds	r4, r0, #3
 8004b64:	f024 0403 	bic.w	r4, r4, #3
 8004b68:	42a0      	cmp	r0, r4
 8004b6a:	d005      	beq.n	8004b78 <_malloc_r+0xac>
 8004b6c:	1a21      	subs	r1, r4, r0
 8004b6e:	4630      	mov	r0, r6
 8004b70:	f000 f80a 	bl	8004b88 <_sbrk_r>
 8004b74:	3001      	adds	r0, #1
 8004b76:	d0cd      	beq.n	8004b14 <_malloc_r+0x48>
 8004b78:	6025      	str	r5, [r4, #0]
 8004b7a:	e7d9      	b.n	8004b30 <_malloc_r+0x64>
 8004b7c:	bd70      	pop	{r4, r5, r6, pc}
 8004b7e:	bf00      	nop
 8004b80:	20000090 	.word	0x20000090
 8004b84:	20000094 	.word	0x20000094

08004b88 <_sbrk_r>:
 8004b88:	b538      	push	{r3, r4, r5, lr}
 8004b8a:	4c06      	ldr	r4, [pc, #24]	; (8004ba4 <_sbrk_r+0x1c>)
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	4605      	mov	r5, r0
 8004b90:	4608      	mov	r0, r1
 8004b92:	6023      	str	r3, [r4, #0]
 8004b94:	f7fc f9d8 	bl	8000f48 <_sbrk>
 8004b98:	1c43      	adds	r3, r0, #1
 8004b9a:	d102      	bne.n	8004ba2 <_sbrk_r+0x1a>
 8004b9c:	6823      	ldr	r3, [r4, #0]
 8004b9e:	b103      	cbz	r3, 8004ba2 <_sbrk_r+0x1a>
 8004ba0:	602b      	str	r3, [r5, #0]
 8004ba2:	bd38      	pop	{r3, r4, r5, pc}
 8004ba4:	200001d0 	.word	0x200001d0

08004ba8 <__sread>:
 8004ba8:	b510      	push	{r4, lr}
 8004baa:	460c      	mov	r4, r1
 8004bac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bb0:	f000 f896 	bl	8004ce0 <_read_r>
 8004bb4:	2800      	cmp	r0, #0
 8004bb6:	bfab      	itete	ge
 8004bb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004bba:	89a3      	ldrhlt	r3, [r4, #12]
 8004bbc:	181b      	addge	r3, r3, r0
 8004bbe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004bc2:	bfac      	ite	ge
 8004bc4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004bc6:	81a3      	strhlt	r3, [r4, #12]
 8004bc8:	bd10      	pop	{r4, pc}

08004bca <__swrite>:
 8004bca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bce:	461f      	mov	r7, r3
 8004bd0:	898b      	ldrh	r3, [r1, #12]
 8004bd2:	05db      	lsls	r3, r3, #23
 8004bd4:	4605      	mov	r5, r0
 8004bd6:	460c      	mov	r4, r1
 8004bd8:	4616      	mov	r6, r2
 8004bda:	d505      	bpl.n	8004be8 <__swrite+0x1e>
 8004bdc:	2302      	movs	r3, #2
 8004bde:	2200      	movs	r2, #0
 8004be0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004be4:	f000 f868 	bl	8004cb8 <_lseek_r>
 8004be8:	89a3      	ldrh	r3, [r4, #12]
 8004bea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004bee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004bf2:	81a3      	strh	r3, [r4, #12]
 8004bf4:	4632      	mov	r2, r6
 8004bf6:	463b      	mov	r3, r7
 8004bf8:	4628      	mov	r0, r5
 8004bfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004bfe:	f000 b817 	b.w	8004c30 <_write_r>

08004c02 <__sseek>:
 8004c02:	b510      	push	{r4, lr}
 8004c04:	460c      	mov	r4, r1
 8004c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c0a:	f000 f855 	bl	8004cb8 <_lseek_r>
 8004c0e:	1c43      	adds	r3, r0, #1
 8004c10:	89a3      	ldrh	r3, [r4, #12]
 8004c12:	bf15      	itete	ne
 8004c14:	6560      	strne	r0, [r4, #84]	; 0x54
 8004c16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004c1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004c1e:	81a3      	strheq	r3, [r4, #12]
 8004c20:	bf18      	it	ne
 8004c22:	81a3      	strhne	r3, [r4, #12]
 8004c24:	bd10      	pop	{r4, pc}

08004c26 <__sclose>:
 8004c26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c2a:	f000 b813 	b.w	8004c54 <_close_r>
	...

08004c30 <_write_r>:
 8004c30:	b538      	push	{r3, r4, r5, lr}
 8004c32:	4c07      	ldr	r4, [pc, #28]	; (8004c50 <_write_r+0x20>)
 8004c34:	4605      	mov	r5, r0
 8004c36:	4608      	mov	r0, r1
 8004c38:	4611      	mov	r1, r2
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	6022      	str	r2, [r4, #0]
 8004c3e:	461a      	mov	r2, r3
 8004c40:	f7fc f965 	bl	8000f0e <_write>
 8004c44:	1c43      	adds	r3, r0, #1
 8004c46:	d102      	bne.n	8004c4e <_write_r+0x1e>
 8004c48:	6823      	ldr	r3, [r4, #0]
 8004c4a:	b103      	cbz	r3, 8004c4e <_write_r+0x1e>
 8004c4c:	602b      	str	r3, [r5, #0]
 8004c4e:	bd38      	pop	{r3, r4, r5, pc}
 8004c50:	200001d0 	.word	0x200001d0

08004c54 <_close_r>:
 8004c54:	b538      	push	{r3, r4, r5, lr}
 8004c56:	4c06      	ldr	r4, [pc, #24]	; (8004c70 <_close_r+0x1c>)
 8004c58:	2300      	movs	r3, #0
 8004c5a:	4605      	mov	r5, r0
 8004c5c:	4608      	mov	r0, r1
 8004c5e:	6023      	str	r3, [r4, #0]
 8004c60:	f7fc f99e 	bl	8000fa0 <_close>
 8004c64:	1c43      	adds	r3, r0, #1
 8004c66:	d102      	bne.n	8004c6e <_close_r+0x1a>
 8004c68:	6823      	ldr	r3, [r4, #0]
 8004c6a:	b103      	cbz	r3, 8004c6e <_close_r+0x1a>
 8004c6c:	602b      	str	r3, [r5, #0]
 8004c6e:	bd38      	pop	{r3, r4, r5, pc}
 8004c70:	200001d0 	.word	0x200001d0

08004c74 <_fstat_r>:
 8004c74:	b538      	push	{r3, r4, r5, lr}
 8004c76:	4c07      	ldr	r4, [pc, #28]	; (8004c94 <_fstat_r+0x20>)
 8004c78:	2300      	movs	r3, #0
 8004c7a:	4605      	mov	r5, r0
 8004c7c:	4608      	mov	r0, r1
 8004c7e:	4611      	mov	r1, r2
 8004c80:	6023      	str	r3, [r4, #0]
 8004c82:	f7fc f999 	bl	8000fb8 <_fstat>
 8004c86:	1c43      	adds	r3, r0, #1
 8004c88:	d102      	bne.n	8004c90 <_fstat_r+0x1c>
 8004c8a:	6823      	ldr	r3, [r4, #0]
 8004c8c:	b103      	cbz	r3, 8004c90 <_fstat_r+0x1c>
 8004c8e:	602b      	str	r3, [r5, #0]
 8004c90:	bd38      	pop	{r3, r4, r5, pc}
 8004c92:	bf00      	nop
 8004c94:	200001d0 	.word	0x200001d0

08004c98 <_isatty_r>:
 8004c98:	b538      	push	{r3, r4, r5, lr}
 8004c9a:	4c06      	ldr	r4, [pc, #24]	; (8004cb4 <_isatty_r+0x1c>)
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	4605      	mov	r5, r0
 8004ca0:	4608      	mov	r0, r1
 8004ca2:	6023      	str	r3, [r4, #0]
 8004ca4:	f7fc f998 	bl	8000fd8 <_isatty>
 8004ca8:	1c43      	adds	r3, r0, #1
 8004caa:	d102      	bne.n	8004cb2 <_isatty_r+0x1a>
 8004cac:	6823      	ldr	r3, [r4, #0]
 8004cae:	b103      	cbz	r3, 8004cb2 <_isatty_r+0x1a>
 8004cb0:	602b      	str	r3, [r5, #0]
 8004cb2:	bd38      	pop	{r3, r4, r5, pc}
 8004cb4:	200001d0 	.word	0x200001d0

08004cb8 <_lseek_r>:
 8004cb8:	b538      	push	{r3, r4, r5, lr}
 8004cba:	4c07      	ldr	r4, [pc, #28]	; (8004cd8 <_lseek_r+0x20>)
 8004cbc:	4605      	mov	r5, r0
 8004cbe:	4608      	mov	r0, r1
 8004cc0:	4611      	mov	r1, r2
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	6022      	str	r2, [r4, #0]
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	f7fc f991 	bl	8000fee <_lseek>
 8004ccc:	1c43      	adds	r3, r0, #1
 8004cce:	d102      	bne.n	8004cd6 <_lseek_r+0x1e>
 8004cd0:	6823      	ldr	r3, [r4, #0]
 8004cd2:	b103      	cbz	r3, 8004cd6 <_lseek_r+0x1e>
 8004cd4:	602b      	str	r3, [r5, #0]
 8004cd6:	bd38      	pop	{r3, r4, r5, pc}
 8004cd8:	200001d0 	.word	0x200001d0

08004cdc <__malloc_lock>:
 8004cdc:	4770      	bx	lr

08004cde <__malloc_unlock>:
 8004cde:	4770      	bx	lr

08004ce0 <_read_r>:
 8004ce0:	b538      	push	{r3, r4, r5, lr}
 8004ce2:	4c07      	ldr	r4, [pc, #28]	; (8004d00 <_read_r+0x20>)
 8004ce4:	4605      	mov	r5, r0
 8004ce6:	4608      	mov	r0, r1
 8004ce8:	4611      	mov	r1, r2
 8004cea:	2200      	movs	r2, #0
 8004cec:	6022      	str	r2, [r4, #0]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	f7fc f8f0 	bl	8000ed4 <_read>
 8004cf4:	1c43      	adds	r3, r0, #1
 8004cf6:	d102      	bne.n	8004cfe <_read_r+0x1e>
 8004cf8:	6823      	ldr	r3, [r4, #0]
 8004cfa:	b103      	cbz	r3, 8004cfe <_read_r+0x1e>
 8004cfc:	602b      	str	r3, [r5, #0]
 8004cfe:	bd38      	pop	{r3, r4, r5, pc}
 8004d00:	200001d0 	.word	0x200001d0

08004d04 <_init>:
 8004d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d06:	bf00      	nop
 8004d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d0a:	bc08      	pop	{r3}
 8004d0c:	469e      	mov	lr, r3
 8004d0e:	4770      	bx	lr

08004d10 <_fini>:
 8004d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d12:	bf00      	nop
 8004d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d16:	bc08      	pop	{r3}
 8004d18:	469e      	mov	lr, r3
 8004d1a:	4770      	bx	lr
