// Seed: 2864710362
module module_0 (
    input  wand  id_0,
    input  tri0  id_1
    , id_5,
    output logic id_2,
    output tri1  id_3
);
  parameter id_6 = -1;
  logic id_7;
  always id_2 <= id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd25
) (
    output tri _id_0,
    output supply0 id_1,
    output tri id_2,
    input wor id_3,
    output wire id_4,
    input tri id_5,
    output tri1 id_6,
    output tri1 id_7,
    output wand id_8,
    output logic id_9
);
  assign id_8 = -1;
  wire id_11;
  ;
  parameter id_12[~  -1 : id_0] = "";
  final id_9 <= id_5;
  assign id_1 = id_12;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_9,
      id_7
  );
  assign modCall_1.id_3 = 0;
  logic id_13;
  ;
endmodule
