

================================================================
== Vitis HLS Report for 'k2mm_Pipeline_lpwr_1_lpwr_2'
================================================================
* Date:           Mon Dec  2 12:52:46 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.322 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lpwr_1_lpwr_2  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     134|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      31|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      31|     215|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln50_1_fu_119_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln50_fu_131_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln51_fu_191_p2         |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln50_fu_113_p2        |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln51_fu_137_p2        |      icmp|   0|  0|  15|           7|           8|
    |select_ln50_fu_151_p3      |    select|   0|  0|   7|           1|           7|
    |select_ln52_fu_212_p3      |    select|   0|  0|  32|           1|          32|
    |select_ln6_fu_143_p3       |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 134|          52|          68|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |E_out_blk_n                              |   9|          2|    1|          2|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                  |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten155_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                  |   9|          2|    7|         14|
    |i_fu_54                                  |   9|          2|    7|         14|
    |indvar_flatten155_fu_58                  |   9|          2|   13|         26|
    |j_fu_50                                  |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  81|         18|   57|        114|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_54                  |   7|   0|    7|          0|
    |indvar_flatten155_fu_58  |  13|   0|   13|          0|
    |j_fu_50                  |   7|   0|    7|          0|
    |trunc_ln51_1_reg_248     |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  k2mm_Pipeline_lpwr_1_lpwr_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  k2mm_Pipeline_lpwr_1_lpwr_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  k2mm_Pipeline_lpwr_1_lpwr_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lpwr_1_lpwr_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lpwr_1_lpwr_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  k2mm_Pipeline_lpwr_1_lpwr_2|  return value|
|E_out_din              |  out|   32|     ap_fifo|                        E_out|       pointer|
|E_out_full_n           |   in|    1|     ap_fifo|                        E_out|       pointer|
|E_out_write            |  out|    1|     ap_fifo|                        E_out|       pointer|
|buff_E_out_address0    |  out|   11|   ap_memory|                   buff_E_out|         array|
|buff_E_out_ce0         |  out|    1|   ap_memory|                   buff_E_out|         array|
|buff_E_out_q0          |   in|   32|   ap_memory|                   buff_E_out|         array|
|buff_E_out_1_address0  |  out|   11|   ap_memory|                 buff_E_out_1|         array|
|buff_E_out_1_ce0       |  out|    1|   ap_memory|                 buff_E_out_1|         array|
|buff_E_out_1_q0        |   in|   32|   ap_memory|                 buff_E_out_1|         array|
+-----------------------+-----+-----+------------+-----------------------------+--------------+

