// Seed: 3186909410
module module_0;
  logic id_1, id_2, id_3;
  assign id_1 = 1;
  parameter id_4 = -1 == 1;
  assign id_2 = id_1;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd90
) (
    input  wand  id_0,
    output logic id_1,
    input  tri0  _id_2,
    output logic id_3
);
  reg [id_2 : id_2] id_5, id_6, id_7;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_9;
  id_10 :
  assert property (@(posedge -1) 1) begin : LABEL_0
    begin : LABEL_1
      begin : LABEL_2
        begin : LABEL_3
          @(id_9[1'h0] or posedge id_7) begin : LABEL_4
            id_1 = id_8;
          end
        end
        id_5 <= id_2;
      end
      id_3 = #id_11 1;
    end
    if (1) $signed(16);
    ;
  end
endmodule
