<!DOCTYPE html>



  


<html class="theme-next gemini use-motion" lang="zh-Hans">
<head>
  <meta charset="UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=edge" />
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"/>
<meta name="theme-color" content="#222">









<meta http-equiv="Cache-Control" content="no-transform" />
<meta http-equiv="Cache-Control" content="no-siteapp" />
















  
  
  <link href="/lib/fancybox/source/jquery.fancybox.css?v=2.1.5" rel="stylesheet" type="text/css" />







<link href="/lib/font-awesome/css/font-awesome.min.css?v=4.6.2" rel="stylesheet" type="text/css" />

<link href="/css/main.css?v=5.1.4" rel="stylesheet" type="text/css" />


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png?v=5.1.4">


  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png?v=5.1.4">


  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png?v=5.1.4">


  <link rel="mask-icon" href="/images/logo.svg?v=5.1.4" color="#222">





  <meta name="keywords" content="数字IC," />










<meta name="description" content="UVM的学习也告一段路，接下来进入验证的番外篇，也就是整儿八经的实战项目和对于行业的理解了，升华一下自己的眼界，同时也为以后的工作做些准备">
<meta property="og:type" content="article">
<meta property="og:title" content="项目1">
<meta property="og:url" content="http://yoursite.com/2020/07/30/IC%E9%AA%8C%E8%AF%81-%E9%A1%B9%E7%9B%AE1/index.html">
<meta property="og:site_name" content="悦来客栈">
<meta property="og:description" content="UVM的学习也告一段路，接下来进入验证的番外篇，也就是整儿八经的实战项目和对于行业的理解了，升华一下自己的眼界，同时也为以后的工作做些准备">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210801152901.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210801154143.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210801155527.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210801155855.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210801163149.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210801164307.png">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20210308150834372.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3FxXzM5Nzk0MDYy,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210807102944.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210802184827.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210802225324.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210803004043.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210803005728.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210803010000.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210803010732.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210803011005.png">
<meta property="og:image" content="https://gitee.com/biongd/img/raw/master/img/20210727205241.png">
<meta property="article:published_time" content="2020-07-30T06:25:30.000Z">
<meta property="article:modified_time" content="2021-09-06T11:32:37.141Z">
<meta property="article:author" content="xujunjie&#39;blog">
<meta property="article:tag" content="数字IC">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://gitee.com/biongd/img/raw/master/img/20210801152901.png">



<script type="text/javascript" id="hexo.configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Gemini',
    version: '5.1.4',
    sidebar: {"position":"left","display":"post","display_updated":true,"offset":12,"b2t":true,"scrollpercent":false,"onmobile":false},
    fancybox: true,
    tabs: true,
    motion: {"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},
    duoshuo: {
      userId: '0',
      author: '博主'
    },
    algolia: {
      applicationID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    }
  };
</script>



  <link rel="canonical" href="http://yoursite.com/2020/07/30/IC验证-项目1/"/>





  <title>项目1 | 悦来客栈</title>
  








<meta name="generator" content="Hexo 4.2.1"></head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-Hans">

  
  
    
  

  <div class="container sidebar-position-left page-post-detail">
    <div class="headband"></div>

    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-wrapper">
  <div class="site-meta ">
    

    <div class="custom-logo-site-title">
      <a href="/"  class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">悦来客栈</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
      
        <p class="site-subtitle">learn and better</p>
      
  </div>

  <div class="site-nav-toggle">
    <button>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
    </button>
  </div>
</div>

<nav class="site-nav">
  

  
    <ul id="menu" class="menu">
      
        
        <li class="menu-item menu-item-home">
          <a href="/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-home"></i> <br />
            
            首页
          </a>
        </li>
      
        
        <li class="menu-item menu-item-tags">
          <a href="/tags/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-tags"></i> <br />
            
            标签
          </a>
        </li>
      
        
        <li class="menu-item menu-item-categories">
          <a href="/categories/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-th"></i> <br />
            
            分类
          </a>
        </li>
      
        
        <li class="menu-item menu-item-archives">
          <a href="/archives/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-archive"></i> <br />
            
            归档
          </a>
        </li>
      

      
        <li class="menu-item menu-item-search">
          
            <a href="javascript:;" class="popup-trigger">
          
            
              <i class="menu-item-icon fa fa-search fa-fw"></i> <br />
            
            搜索
          </a>
        </li>
      
    </ul>
  

  
    <div class="site-search">
      
  <div class="popup search-popup local-search-popup">
  <div class="local-search-header clearfix">
    <span class="search-icon">
      <i class="fa fa-search"></i>
    </span>
    <span class="popup-btn-close">
      <i class="fa fa-times-circle"></i>
    </span>
    <div class="local-search-input-wrapper">
      <input autocomplete="off"
             placeholder="搜索..." spellcheck="false"
             type="text" id="local-search-input">
    </div>
  </div>
  <div id="local-search-result"></div>
</div>



    </div>
  
</nav>



 </div>
    </header>

    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div id="content" class="content">
            

  <div id="posts" class="posts-expand">
    

  

  
  
  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://yoursite.com/2020/07/30/IC%E9%AA%8C%E8%AF%81-%E9%A1%B9%E7%9B%AE1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="xujunjie'blog">
      <meta itemprop="description" content="">
      <meta itemprop="image" content="/images/avatar.png">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="悦来客栈">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">项目1</h1>
        

        <div class="post-meta">
          <span class="post-time">
              
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2020-07-30T14:25:30+08:00">
                2020-07-30
              </time>
            
            
                <span class="post-updated">
                     &nbsp; | &nbsp; 更新于
                     <time itemprop="dateUpdated" datetime="2021-09-06T19:32:37+08:00" content="2021-09-06">
                          2021-09-06
                     </time>
                 </span>
             

            

            
          </span>

          
            <span class="post-category" >
            
              <span class="post-meta-divider">|</span>
            
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              
                <span class="post-meta-item-text">分类于</span>
              
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E6%95%B0%E5%AD%97-%E9%AA%8C%E8%AF%81%E6%8B%94%E9%AB%98-SystemVerilog-verilog%E5%9F%BA%E7%A1%80-%E6%80%BB%E7%BA%BFVIP-%E9%A1%B9%E7%9B%AE-mcdf%E5%AE%9E%E9%AA%8C-UVM/" itemprop="url" rel="index">
                    <span itemprop="name">数字-验证拔高.SystemVerilog.verilog基础.总线VIP.项目.mcdf实验.UVM.</span>
                  </a>
                </span>

                
                
              
            </span>
          

          
            
          

          
          

          

          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        <p>UVM的学习也告一段路，接下来进入验证的番外篇，也就是整儿八经的实战项目和对于行业的理解了，升华一下自己的眼界，同时也为以后的工作做些准备</p>
<a id="more"></a>
<h1 id="1-MCDF设计更新"><a href="#1-MCDF设计更新" class="headerlink" title="1. MCDF设计更新"></a>1. MCDF设计更新</h1><p>贴近工作场景，核心除了怎么更好的编，还有怎么更稳定的复用和迭代！！！</p>
<h2 id="1-1-结构更新"><a href="#1-1-结构更新" class="headerlink" title="1.1 结构更新"></a>1.1 结构更新</h2><ul>
<li>channel的概念由slave node替代</li>
<li>slave node的接口发生变化</li>
<li>register的接口发生变化</li>
<li>formatter的接口发生变化</li>
</ul>
<p><img src="https://gitee.com/biongd/img/raw/master/img/20210801152901.png" alt="image-20210801152901826" style="zoom:80%;" /></p>
<h2 id="1-2-接口变化"><a href="#1-2-接口变化" class="headerlink" title="1.2 接口变化"></a>1.2 接口变化</h2><h3 id="slave-node接口"><a href="#slave-node接口" class="headerlink" title="slave node接口"></a>slave node接口</h3><ul>
<li><code>DATA(31:0)</code>：通道数据输入。（input）</li>
<li><code>DATA_PARITY</code>：data数据的奇偶校验位。（input）</li>
<li><code>VALID</code>：数据有效标志信号。（input）</li>
<li><code>WAIT</code>：暂停接收。（类似于之前的ready信号）（output）</li>
<li><code>PARITY_ERR</code>：slave node侧发现数据或者数据校验位出错。（output）</li>
</ul>
<p>输入数据和奇偶校验位，输出看数据和奇偶校验是否匹配</p>
<h3 id="register接口-AMBA-APB标准总线"><a href="#register接口-AMBA-APB标准总线" class="headerlink" title="register接口(AMBA APB标准总线)"></a>register接口(AMBA APB标准总线)</h3><ul>
<li><code>PADDR(7:0)</code>：地址。（input）</li>
<li><code>PWR</code>：写标识。（input）</li>
<li><code>PEN</code>：总线使能。（input）</li>
<li><code>PSEL</code>：总线选择。（input）</li>
<li><code>PWDATA(31:0)</code>：写入数据。（input）</li>
<li><code>PRDATA(31:0)</code>：读出数据。（output）</li>
<li><code>PREADY</code>：读写操作完成标识，可以用于延迟。（output）</li>
<li><code>PSLVERR</code>：总线操作错误。（例如无效空间访问）（output）</li>
</ul>
<h3 id="formatter接口"><a href="#formatter接口" class="headerlink" title="formatter接口"></a>formatter接口</h3><ul>
<li><code>PKG_VLD</code>：数据包有效标识。（output）</li>
<li><code>PKG_FST</code>：数据包首个数据标识符。（output）</li>
<li><code>PKG_DATA</code>：数据输出端口。（output）</li>
<li><code>PKG_LST</code>：数据包末尾数据标识符。（output）</li>
<li><code>PKG_RDY</code>：接受侧准备就绪标识。（input）</li>
</ul>
<h2 id="1-3-时序更新"><a href="#1-3-时序更新" class="headerlink" title="1.3 时序更新"></a>1.3 时序更新</h2><h3 id="slave-node接口时序"><a href="#slave-node接口时序" class="headerlink" title="slave node接口时序"></a>slave node接口时序</h3><ul>
<li>slave node接收从上行发来的数据，包括32bit的DATA和1bit的Parity。数据在VALID的指示下接收。</li>
<li>数据能否被接收取决于三个条件：数据是否有效(VALID)、内部FIFO的状态(Not Full)、数据有效性的校验结果(No Parity Error)。如果后两个条件不满足，WAIT端口置起，阻挡上行数据发送。</li>
<li>DATA_PARITY_ERR端口在第三个条件不满足时被置起（不像FIFO状态可以自动改变wait信号），这个信号也同时作为RO(ready only)状态位可以通过APB读出。而且它<strong>只能通过APB设置P_ERR_CLR寄存器来清除复位。</strong></li>
</ul>
<p><img src="https://gitee.com/biongd/img/raw/master/img/20210801154143.png" alt="image-20210801154143147" style="zoom:80%;" /></p>
<p>上图给出了6种传输情形：</p>
<ul>
<li>#1：正常传输。</li>
<li>#2：VALID=0，上行数据未准备好，等待。</li>
<li>#3：数据校验错误，接收端置起WAIT将数据接收和输入挂起。</li>
<li>#4：错误标识位通过APB清除，数据准备重发。</li>
<li>#5：FIFO满，WAIT置起，数据发送被延期。</li>
<li>#6：FIFO恢复，重发数据成功。</li>
</ul>
<p>问：为啥会出现输入的奇偶校验位DATA_PARITY在到达slaveNODE之后和数据对应不上的情况？</p>
<p>答：<img src="https://gitee.com/biongd/img/raw/master/img/20210801155527.png" alt="image-20210801155527540" style="zoom:80%;" /></p>
<p>如上图所示的1个4个bit的输入，每一位对应一个触发器，最低位由于延迟而导致建立时间不够从1变成了0，此时输入的奇偶校验和数据就对不上了</p>
<h3 id="formatter数据包格式以及接口时序"><a href="#formatter数据包格式以及接口时序" class="headerlink" title="formatter数据包格式以及接口时序"></a>formatter数据包格式以及接口时序</h3><p><img src="https://gitee.com/biongd/img/raw/master/img/20210801155855.png" alt="image-20210801155855670" style="zoom:80%;" /></p>
<p><img src="https://gitee.com/biongd/img/raw/master/img/20210801163149.png" alt="image-20210801163149889" style="zoom:80%;" /></p>
<p>之前的formatter：ch_id和length都是放在接口上的，现在都放在了头字里，且length不再是简单的4,8,16,32。而是1-256</p>
<p>注意这里的奇偶校验位parity是只检测所有的data还是包含了头字</p>
<h3 id="寄存器更新"><a href="#寄存器更新" class="headerlink" title="寄存器更新"></a>寄存器更新</h3><p><img src="https://gitee.com/biongd/img/raw/master/img/20210801164307.png" alt="image-20210801164307305" style="zoom:80%;" /></p>
<p>变化明显：</p>
<ul>
<li>由一个32位寄存器决定对哪个slave进行操作，同样是一个寄存器决定所有通道的数据包长度</li>
<li>free_slot对应之前的状态寄存器，读取avalid</li>
<li>parity_err对应slave的奇偶校验检测的数据，通过寄存器parity_err_clr可以将其擦除</li>
</ul>
<h2 id="1-4-设计代码"><a href="#1-4-设计代码" class="headerlink" title="1.4 设计代码"></a>1.4 设计代码</h2><h3 id="slave-node"><a href="#slave-node" class="headerlink" title="slave_node"></a>slave_node</h3><p><code>assign valid_o = !fifo_empty_s;</code></p>
<p>意味着只要slave的fifo不满，valid_o 信号就为1,</p>
<p>top_module中：<code>assign req_vec_s = {slv3_valid_o_s,slv2_valid_o_s,slv1_valid_o_s,slv0_valid_o_s};</code></p>
<p>4个chnal的valid_o 信号构成了arbiter的4位输入，再结合arbiter的仲裁算法，从valid_o 信号为1的通道中选择1个和formater通信</p>
<p>端口：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> slave_node (</span><br><span class="line">    <span class="keyword">input</span> clk_i, </span><br><span class="line">    <span class="keyword">input</span> rst_n_i, </span><br><span class="line">    <span class="comment">// 和driver通信</span></span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] data_i, </span><br><span class="line">    <span class="keyword">input</span> data_p_i, <span class="comment">// 输入的奇偶校验位</span></span><br><span class="line">    <span class="keyword">input</span> valid_i, <span class="comment">// 数据有效信号</span></span><br><span class="line">    <span class="keyword">input</span> slv_en_i, <span class="comment">// 使能信号</span></span><br><span class="line">    <span class="keyword">output</span> wait_o, </span><br><span class="line">    <span class="keyword">output</span> parity_err_o, <span class="comment">// 内部奇偶校验和外部输入不匹配</span></span><br><span class="line">	<span class="comment">// 和fifo通信</span></span><br><span class="line">    <span class="keyword">input</span> fetch_i,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] data_o,  </span><br><span class="line">    <span class="keyword">output</span> [ <span class="number">5</span>:<span class="number">0</span>] freeslot_o, <span class="comment">// 给到状态寄存器，表示fifo有多少空位     </span></span><br><span class="line">    <span class="keyword">output</span> valid_o, <span class="comment">//不为空就可以向下传</span></span><br><span class="line">    </span><br><span class="line">    <span class="comment">// 和寄存器通信</span></span><br><span class="line">    <span class="keyword">input</span> parity_err_clr_i <span class="comment">//将奇偶校验的输出拉低</span></span><br><span class="line"></span><br><span class="line">);    </span><br><span class="line"><span class="keyword">reg</span>     parity_err_r ;</span><br><span class="line"><span class="keyword">wire</span>    parity_err_s, wait_s, fifo_full_s, fifo_wr_s, fifo_rd_s, fifo_empty_s;</span><br></pre></td></tr></table></figure>
<p>奇偶校验的处理</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> parity_err_s = valid_i &amp;&amp; ^&#123;data_i,data_p_i&#125;; <span class="comment">//data的异或结果和传入的奇偶校验位异或</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk_i <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n_i) <span class="keyword">begin</span> : Parity_Err</span><br><span class="line">    <span class="keyword">if</span> (!rst_n_i) <span class="keyword">begin</span></span><br><span class="line">       parity_err_r &lt;= <span class="number">1'b0</span>;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">       <span class="keyword">if</span> (parity_err_s    ) parity_err_r &lt;= <span class="number">1'b1</span> ; </span><br><span class="line">       <span class="keyword">if</span> (parity_err_clr_i) parity_err_r &lt;= <span class="number">1'b0</span> ;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> parity_err_o = parity_err_r;</span><br><span class="line"><span class="keyword">assign</span> parity_err_o = parity_err_r;</span><br><span class="line"></span><br><span class="line"><span class="comment">// slave的写，读，idle三种状态的条件</span></span><br><span class="line"><span class="keyword">assign</span> wait_s       = fifo_full_s || parity_err_r; </span><br><span class="line"><span class="keyword">assign</span> fifo_wr_s    = valid_i &amp;&amp; !wait_s &amp;&amp; slv_en_i ; <span class="comment">//为1时fifo执行写入</span></span><br><span class="line"><span class="keyword">assign</span> fifo_rd_s    = fetch_i &amp;&amp; !fifo_empty_s; <span class="comment">// 为1时从fifo读取</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//决定写入时是否要等待</span></span><br><span class="line"><span class="keyword">assign</span> wait_o = !slv_en_i || wait_s;</span><br><span class="line"></span><br><span class="line">sync_dff_fifo inst_fifo  (</span><br><span class="line">    <span class="variable">.clk_i</span>(clk_i             ),</span><br><span class="line">    <span class="variable">.rst_n_i</span>(rst_n_i         ),</span><br><span class="line">    <span class="variable">.data_i</span>(data_i           ),</span><br><span class="line">    <span class="variable">.rd_i</span>(fifo_rd_s          ),</span><br><span class="line">    <span class="variable">.wr_i</span>(fifo_wr_s          ),</span><br><span class="line">    <span class="variable">.full_o</span>(fifo_full_s      ),</span><br><span class="line">    <span class="variable">.empty_o</span>(fifo_empty_s    ),</span><br><span class="line">    <span class="variable">.data_o</span>(data_o           ),</span><br><span class="line">    <span class="variable">.freeslot_o</span>(freeslot_o   )</span><br><span class="line">);     </span><br><span class="line"><span class="comment">// fifo不为空时就表示下行数据有效</span></span><br><span class="line"><span class="keyword">assign</span> valid_o = !fifo_empty_s;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>fifo模块的定义</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sync_dff_fifo (</span><br><span class="line">    <span class="keyword">input</span> clk_i, </span><br><span class="line">    <span class="keyword">input</span> rst_n_i, </span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] data_i,   <span class="comment">//宽度32          </span></span><br><span class="line">    <span class="keyword">input</span> rd_i,             </span><br><span class="line">    <span class="keyword">input</span> wr_i,               </span><br><span class="line">    <span class="keyword">output</span> full_o, <span class="comment">//满时为1</span></span><br><span class="line">    <span class="keyword">output</span> empty_o, <span class="comment">//空时为1</span></span><br><span class="line">    <span class="keyword">output</span> overflow_o, <span class="comment">//溢出</span></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] data_o,             </span><br><span class="line">    <span class="keyword">output</span> [<span class="number">5</span>:<span class="number">0</span>] freeslot_o <span class="comment">//给到状态寄存器，表示fifo有多少空位         </span></span><br><span class="line">); </span><br><span class="line"><span class="keyword">parameter</span> ADDR_W_C = <span class="number">5</span>; <span class="comment">//fifo状态，对应状态寄存器</span></span><br><span class="line"><span class="keyword">parameter</span> DEPTH_C = <span class="number">32</span>; <span class="comment">//fifo深度32</span></span><br><span class="line">    <span class="comment">//写地址</span></span><br><span class="line"><span class="keyword">reg</span>  [ADDR_W_C-<span class="number">1</span> :<span class="number">0</span>]      wr_p_r ;</span><br><span class="line">    <span class="comment">//读地址</span></span><br><span class="line"><span class="keyword">reg</span>  [ADDR_W_C-<span class="number">1</span> :<span class="number">0</span>]      rd_p_r ;</span><br><span class="line"><span class="comment">//定义32*32的数组，模拟fifo容器</span></span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">31</span>:<span class="number">0</span>]               mem [DEPTH_C-<span class="number">1</span>:<span class="number">0</span>] ; </span><br><span class="line"><span class="keyword">reg</span>  [ADDR_W_C   :<span class="number">0</span>]      freeslot_r ;</span><br><span class="line"><span class="keyword">wire</span> full_s, empty_s; </span><br><span class="line"><span class="keyword">reg</span>  overflow_r ;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_i <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n_i)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n_i) <span class="keyword">begin</span></span><br><span class="line">             freeslot_r &lt;= DEPTH_C;</span><br><span class="line">             rd_p_r     &lt;= <span class="number">0</span>;</span><br><span class="line">             wr_p_r     &lt;= <span class="number">0</span>;</span><br><span class="line">             overflow_r &lt;= <span class="number">1'b0</span>;</span><br><span class="line">         <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">             <span class="comment">//满足读写条件，且数据有效位 为1，slave模块将读、写置1</span></span><br><span class="line">             <span class="keyword">if</span>(rd_i) rd_p_r     &lt;= rd_p_r    +<span class="number">1</span> ;</span><br><span class="line">             <span class="keyword">if</span>(wr_i) wr_p_r     &lt;= wr_p_r    +<span class="number">1</span> ;</span><br><span class="line">             <span class="comment">//数据读出，空槽+1</span></span><br><span class="line">             <span class="keyword">if</span> ( rd_i &amp;&amp; ~wr_i &amp;&amp; !empty_s ) <span class="keyword">begin</span></span><br><span class="line">                freeslot_r &lt;= freeslot_r+<span class="number">1</span> ; </span><br><span class="line">             <span class="keyword">end</span></span><br><span class="line">             <span class="comment">//没满时数据写入，空槽-1，满了就设置</span></span><br><span class="line">             <span class="keyword">if</span> (~rd_i &amp;&amp; wr_i ) <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (~full_s) <span class="keyword">begin</span></span><br><span class="line">                    freeslot_r &lt;= freeslot_r-<span class="number">1</span> ; <span class="comment">// cnt-- on only write</span></span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    overflow_r &lt;= <span class="number">1'b1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">             <span class="keyword">end</span></span><br><span class="line">             <span class="keyword">if</span> (wr_i) <span class="keyword">begin</span></span><br><span class="line">                 mem[wr_p_r] &lt;= data_i ;</span><br><span class="line">             <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">assign</span> full_s  = freeslot_r ==       <span class="number">0</span> ? <span class="number">1</span> : <span class="number">0</span>  ; </span><br><span class="line">    <span class="keyword">assign</span> empty_s = freeslot_r == DEPTH_C ? <span class="number">1</span> : <span class="number">0</span>  ; </span><br><span class="line">    <span class="keyword">assign</span> empty_o = empty_s  ; </span><br><span class="line">    <span class="keyword">assign</span> full_o  = full_s ;</span><br><span class="line">    <span class="keyword">assign</span> overflow_o = overflow_r;</span><br><span class="line">    <span class="keyword">assign</span> data_o  = mem[rd_p_r];</span><br><span class="line">    <span class="keyword">assign</span> freeslot_o = freeslot_r ;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="arbiter"><a href="#arbiter" class="headerlink" title="arbiter"></a>arbiter</h3><p>冲裁器的仲裁行为规定：</p>
<ul>
<li><p>4个通道中，从左到右的优先级依次降低，但这样设计会导致后面的通道很难有机会发送数据，如何解决这一问题？？</p>
<p><strong>解决措施就是用cp_vec_r信号将请求信号进行左右拆分</strong>，只有左侧有请求信号或者只有右侧有的时候，就按照左侧的优先级更高；</p>
<p>如果左侧和右侧同时有请求的时候，选择右侧的最左边请求信号作为winner</p>
<p>注意：cp_vec_r信号拆分出的l_filter 和 r_filter（~l_filter）覆盖了4个bit，然后和slave_node过来的请求req信号做与运算， 保证了只要有一个req，都能够选出winer</p>
</li>
<li><p>如果是常量的cp_vec_r，则拆分方式太过僵硬，优先级仍然是锁死的，可以考虑进行动态调整cp_vec_r信号，让4个通道的覆盖率尽可能相同</p>
<p><strong>将cp信号和win信号挂钩</strong>，此时优先级就按照轮询的方式发生变化</p>
<p>如果命中了通道4，上一次的win信号为0001，则cp为0010，left为1100，right为0011</p>
<p>此时的优先级变为：通道3，通道4，通道1，通道2</p>
<p>如果命中了通道3：win信号变为0010，则cp为0100，left为1000，right为0111；</p>
<p>此时的优先级为：通道2，通道3，通道4，通道1</p>
<p>如果命中了通道2：win信号变为0100，则cp为1000，left为0000，right为1111；</p>
<p>此时的优先级为：通道1，通道2，通道3，通道4</p>
<p>如果命中了通道1：win信号变为1000，cp为0001，left为1110，right为1；</p>
<p>此时的优先级为：通道4，通道1，通道2，通道3</p>
</li>
</ul>
<p>仲裁器的最终输出：沟通formater的slave通道winner</p>
<p>只有formater的trigger_i信号为1时，win_vec_o才会更新，更新值为trigger_i信号到来前的win_vec_s值。</p>
<ul>
<li><p>即在trigger_i高电平信号到来前，优先级 &amp; req信号 得到win_vec_s；</p>
</li>
<li><p>在trigger_i高电平信号到来时，当前的win_vec_s就是沟通formater的通道，优先级会发生更改；</p>
<p>在下一次触发信号到来前，会不断按照新的优先级计算出新的winner。</p>
</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> RR_arbiter(</span><br><span class="line">    <span class="keyword">input</span> clk_i,</span><br><span class="line">    <span class="keyword">input</span> rst_n_i,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] req_vec_i,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] win_vec_o,</span><br><span class="line">    <span class="keyword">input</span> trigger_i   </span><br><span class="line">);</span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>] cp_vec_r ; </span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] filter_L_s, filter_R_s, req_msb1_L_s, req_msb1_R_s, req_FL_L_s, req_FL_R_s, req_R_s, req_L_s;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] win_L_s   , win_R_s    ;</span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>] win_vec_s;</span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>] win_vec_r;</span><br><span class="line"><span class="keyword">wire</span>       req_all0_L_s, req_all0_R_s ;</span><br><span class="line"><span class="comment">//--------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment">// Generate filter L/R from cp_vec_r</span></span><br><span class="line"><span class="comment">// e.g. cp_vec_r : 0100</span></span><br><span class="line"><span class="comment">//      r_filter : 0111 </span></span><br><span class="line"><span class="comment">//                      r3: c3</span></span><br><span class="line"><span class="comment">//                      r2: c3 | c2</span></span><br><span class="line"><span class="comment">//                      r1: c3 | c2 | c1</span></span><br><span class="line"><span class="comment">//                      r0: c3 | c2 | c1 | c0</span></span><br><span class="line"><span class="comment">//      l_filter : 1000 (not r_filter)</span></span><br><span class="line"><span class="comment">//--------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="keyword">assign</span> filter_L_s[<span class="number">3</span>] = cp_vec_r[<span class="number">3</span>];</span><br><span class="line"><span class="keyword">assign</span> filter_L_s[<span class="number">2</span>] = cp_vec_r[<span class="number">3</span>] || cp_vec_r[<span class="number">2</span>] ;</span><br><span class="line"><span class="keyword">assign</span> filter_L_s[<span class="number">1</span>] = cp_vec_r[<span class="number">3</span>] || cp_vec_r[<span class="number">2</span>] || cp_vec_r[<span class="number">1</span>] ;</span><br><span class="line"><span class="keyword">assign</span> filter_L_s[<span class="number">0</span>] = cp_vec_r[<span class="number">3</span>] || cp_vec_r[<span class="number">2</span>] || cp_vec_r[<span class="number">1</span>] || cp_vec_r[<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> filter_R_s    = ~ filter_L_s ;</span><br><span class="line"><span class="comment">//--------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment">// generate L/R parts with filter</span></span><br><span class="line"><span class="comment">// e.g. req      = 001100</span></span><br><span class="line"><span class="comment">//      cp       = 000100</span></span><br><span class="line"><span class="comment">//      filter_L = 111000 </span></span><br><span class="line"><span class="comment">//      filter_R = 000111</span></span><br><span class="line"><span class="comment">//      req_L    = 001000 </span></span><br><span class="line"><span class="comment">//      req_R    = 000100 </span></span><br><span class="line"><span class="comment">//--------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="keyword">assign</span> req_L_s = req_vec_i &amp; filter_R_s ;</span><br><span class="line"><span class="keyword">assign</span> req_R_s = req_vec_i &amp; filter_L_s ;</span><br><span class="line"><span class="comment">//--------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment">// fill 1s into req lower part (right is lower)</span></span><br><span class="line"><span class="comment">// e.g. req      = 001100</span></span><br><span class="line"><span class="comment">//      cp       = 000100</span></span><br><span class="line"><span class="comment">//      filter_L = 111000 </span></span><br><span class="line"><span class="comment">//      filter_R = 000111</span></span><br><span class="line"><span class="comment">//      req_L    = 001000 </span></span><br><span class="line"><span class="comment">//      req_R    = 000100 </span></span><br><span class="line"><span class="comment">//      req_FL_L = 001111 </span></span><br><span class="line"><span class="comment">//      req_FL_R = 000111 </span></span><br><span class="line"><span class="comment">//--------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="keyword">assign</span> req_FL_L_s[<span class="number">3</span>] = req_L_s[<span class="number">3</span>];</span><br><span class="line"><span class="keyword">assign</span> req_FL_L_s[<span class="number">2</span>] = req_L_s[<span class="number">3</span>] || req_L_s[<span class="number">2</span>] ;</span><br><span class="line"><span class="keyword">assign</span> req_FL_L_s[<span class="number">1</span>] = req_L_s[<span class="number">3</span>] || req_L_s[<span class="number">2</span>] || req_L_s[<span class="number">1</span>] ;</span><br><span class="line"><span class="keyword">assign</span> req_FL_L_s[<span class="number">0</span>] = req_L_s[<span class="number">3</span>] || req_L_s[<span class="number">2</span>] || req_L_s[<span class="number">1</span>] || req_L_s[<span class="number">0</span>]  ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> req_FL_R_s[<span class="number">3</span>] = req_R_s[<span class="number">3</span>];</span><br><span class="line"><span class="keyword">assign</span> req_FL_R_s[<span class="number">2</span>] = req_R_s[<span class="number">3</span>] || req_R_s[<span class="number">2</span>] ;</span><br><span class="line"><span class="keyword">assign</span> req_FL_R_s[<span class="number">1</span>] = req_R_s[<span class="number">3</span>] || req_R_s[<span class="number">2</span>] || req_R_s[<span class="number">1</span>] ;</span><br><span class="line"><span class="keyword">assign</span> req_FL_R_s[<span class="number">0</span>] = req_R_s[<span class="number">3</span>] || req_R_s[<span class="number">2</span>] || req_R_s[<span class="number">1</span>] || req_R_s[<span class="number">0</span>]  ;</span><br><span class="line"><span class="comment">//--------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment">// Find the bit 1 from the Left most</span></span><br><span class="line"><span class="comment">// e.g. req          = 001100</span></span><br><span class="line"><span class="comment">//      cp           = 000100</span></span><br><span class="line"><span class="comment">//      filter_L     = 111000 </span></span><br><span class="line"><span class="comment">//      filter_R     = 000111</span></span><br><span class="line"><span class="comment">//      req_L        = 001000 </span></span><br><span class="line"><span class="comment">//      req_R        = 000100 </span></span><br><span class="line"><span class="comment">//      req_FL_L     = 001111 </span></span><br><span class="line"><span class="comment">//      req_FL_R     = 000111 </span></span><br><span class="line"><span class="comment">//      req_MSB1_L   = 001000</span></span><br><span class="line"><span class="comment">//      req_MSB1_R   = 000100</span></span><br><span class="line"><span class="comment">//--------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="keyword">assign</span> req_msb1_L_s[<span class="number">3</span>] = req_FL_L_s[<span class="number">3</span>] ;</span><br><span class="line"><span class="keyword">assign</span> req_msb1_L_s[<span class="number">2</span>] =   req_msb1_L_s[<span class="number">3</span>]                                  ? <span class="number">1'b0</span> : req_FL_L_s[<span class="number">2</span>] ;</span><br><span class="line"><span class="keyword">assign</span> req_msb1_L_s[<span class="number">1</span>] = |&#123;req_msb1_L_s[<span class="number">3</span>],req_msb1_L_s[<span class="number">2</span>]&#125;                 ? <span class="number">1'b0</span> : req_FL_L_s[<span class="number">1</span>] ;</span><br><span class="line"><span class="keyword">assign</span> req_msb1_L_s[<span class="number">0</span>] = |&#123;req_msb1_L_s[<span class="number">3</span>],req_msb1_L_s[<span class="number">2</span>],req_msb1_L_s[<span class="number">1</span>]&#125; ? <span class="number">1'b0</span> : req_FL_L_s[<span class="number">0</span>] ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> req_msb1_R_s[<span class="number">3</span>] = req_FL_R_s[<span class="number">3</span>] ;</span><br><span class="line"><span class="keyword">assign</span> req_msb1_R_s[<span class="number">2</span>] =   req_msb1_R_s[<span class="number">3</span>]                                 ? <span class="number">1'b0</span> : req_FL_R_s[<span class="number">2</span>] ;</span><br><span class="line"><span class="keyword">assign</span> req_msb1_R_s[<span class="number">1</span>] = |&#123;req_msb1_R_s[<span class="number">3</span>],req_msb1_R_s[<span class="number">2</span>]                &#125;? <span class="number">1'b0</span> : req_FL_R_s[<span class="number">1</span>] ;</span><br><span class="line"><span class="keyword">assign</span> req_msb1_R_s[<span class="number">0</span>] = |&#123;req_msb1_R_s[<span class="number">3</span>],req_msb1_R_s[<span class="number">2</span>],req_msb1_R_s[<span class="number">1</span>]&#125;? <span class="number">1'b0</span> : req_FL_R_s[<span class="number">0</span>] ;</span><br><span class="line"><span class="comment">//最终的左右两边的最左侧信号</span></span><br><span class="line"><span class="keyword">assign</span> req_all0_L_s = ~(|req_msb1_L_s) ;</span><br><span class="line"><span class="keyword">assign</span> req_all0_R_s = ~(|req_msb1_R_s) ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(req_all0_L_s <span class="keyword">or</span> req_all0_R_s <span class="keyword">or</span> req_msb1_R_s <span class="keyword">or</span> req_msb1_L_s)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (&#123;req_all0_L_s, req_all0_R_s&#125;)</span><br><span class="line">        <span class="number">2'b11</span>: win_vec_s &lt;= <span class="number">4'b0000</span>      ; <span class="comment">// 没有请求进来</span></span><br><span class="line">        <span class="number">2'b10</span>: win_vec_s &lt;= req_msb1_R_s ; <span class="comment">// 只有右侧有请求，选择最左边的那个</span></span><br><span class="line">        <span class="number">2'b01</span>: win_vec_s &lt;= req_msb1_L_s ; <span class="comment">// 只有左侧有请求，选择最左边的那个</span></span><br><span class="line">        <span class="number">2'b00</span>: win_vec_s &lt;= req_msb1_R_s ; <span class="comment">// 左侧和右侧都有请求，选择右侧的最左边那个</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> win_vec_o = win_vec_r;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_i <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n_i)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n_i) <span class="keyword">begin</span></span><br><span class="line">        cp_vec_r  &lt;= <span class="number">4'b1000</span>;</span><br><span class="line">        win_vec_r &lt;= <span class="number">4'b0000</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (trigger_i) <span class="keyword">begin</span></span><br><span class="line">            cp_vec_r[<span class="number">0</span>] &lt;= win_vec_s[<span class="number">1</span>];</span><br><span class="line">            cp_vec_r[<span class="number">1</span>] &lt;= win_vec_s[<span class="number">2</span>];</span><br><span class="line">            cp_vec_r[<span class="number">2</span>] &lt;= win_vec_s[<span class="number">3</span>];</span><br><span class="line">            cp_vec_r[<span class="number">3</span>] &lt;= win_vec_s[<span class="number">0</span>]; </span><br><span class="line">            win_vec_r &lt;= win_vec_s;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h3 id="formater"><a href="#formater" class="headerlink" title="formater"></a>formater</h3><p><strong>对外端口:</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> formater(</span><br><span class="line">    <span class="keyword">input</span> clk_i,</span><br><span class="line">    <span class="keyword">input</span> rst_n_i,</span><br><span class="line"><span class="comment">//4通道数据输入</span></span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">31</span>:<span class="number">0</span>]           data_slv0_i,</span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">31</span>:<span class="number">0</span>]           data_slv1_i,</span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">31</span>:<span class="number">0</span>]           data_slv2_i,</span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">31</span>:<span class="number">0</span>]           data_slv3_i,</span><br><span class="line"><span class="comment">//4通道配置寄存器输入 id+len（寄存器复位时输入默认值，可重新写入）</span></span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">7</span>:<span class="number">0</span>]            id_slv0_i,</span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">7</span>:<span class="number">0</span>]            id_slv1_i,</span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">7</span>:<span class="number">0</span>]            id_slv2_i,</span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">7</span>:<span class="number">0</span>]            id_slv3_i,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">7</span>:<span class="number">0</span>]            len_slv0_i,</span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">7</span>:<span class="number">0</span>]            len_slv1_i,</span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">7</span>:<span class="number">0</span>]            len_slv2_i,</span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">7</span>:<span class="number">0</span>]            len_slv3_i,</span><br><span class="line"><span class="comment">//起始通道输入（mcdf顶层可以看到，这里的每一位对应slave_node的valid_o）</span></span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">3</span>:<span class="number">0</span>]            req_vec_i ,</span><br><span class="line">    <span class="keyword">output</span>    [<span class="number">3</span>:<span class="number">0</span>]            fetch_vec_o,</span><br><span class="line"><span class="comment">//arbiter通信</span></span><br><span class="line">    <span class="keyword">input</span>     [<span class="number">3</span>:<span class="number">0</span>]            win_vec_i, </span><br><span class="line">    <span class="keyword">output</span>                     trigger_start_o,</span><br><span class="line"><span class="comment">//下行数据，与formater的driver通信</span></span><br><span class="line">    <span class="keyword">input</span>                      rev_rdy_i, <span class="comment">// driver给的ready信号</span></span><br><span class="line">    <span class="keyword">output</span>                     pkg_vld_o, <span class="comment">// 打包好了信号</span></span><br><span class="line">    <span class="keyword">output</span>   [<span class="number">31</span>:<span class="number">0</span>]            pkg_dat_o, <span class="comment">// 单次数据传送</span></span><br><span class="line">    <span class="keyword">output</span>                     pkg_fst_o, <span class="comment">// 开始发送信号</span></span><br><span class="line">    <span class="keyword">output</span>                     pkg_lst_o  <span class="comment">// 结束信号</span></span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<p><strong>3种输出（len+id；payload；parity）：</strong></p>
<ol>
<li><p>状态转换：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 初始态</span></span><br><span class="line"><span class="keyword">parameter</span> [<span class="number">2</span>:<span class="number">0</span>] ST_RST     = <span class="number">3'b000</span>;</span><br><span class="line"><span class="comment">// 给arbiter发送请求信号</span></span><br><span class="line"><span class="keyword">parameter</span> [<span class="number">2</span>:<span class="number">0</span>] ST_Run_RR  = <span class="number">3'b001</span>;</span><br><span class="line"><span class="comment">// 收到reciver_ready信号后，发送header信号</span></span><br><span class="line"><span class="keyword">parameter</span> [<span class="number">2</span>:<span class="number">0</span>] ST_Header  = <span class="number">3'b010</span>; </span><br><span class="line"><span class="comment">// 收到reciver_ready信号后，发送len长度的数据</span></span><br><span class="line"><span class="keyword">parameter</span> [<span class="number">2</span>:<span class="number">0</span>] ST_Payload = <span class="number">3'b011</span>;</span><br><span class="line"><span class="comment">// 最后一个字发送奇偶校验</span></span><br><span class="line"><span class="keyword">parameter</span> [<span class="number">2</span>:<span class="number">0</span>] ST_Parity  = <span class="number">3'b100</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] cur_st, nxt_st;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] win_req_vec_s      ;</span><br><span class="line"><span class="keyword">wire</span> win_req_s          ;</span><br><span class="line"><span class="keyword">wire</span> any_req_s          ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> win_req_vec_s = win_vec_i &amp; req_vec_i ;  <span class="comment">//4位slave发送的req和arbiter的仲裁win可能会错过，此时一样是4位0</span></span><br><span class="line"><span class="keyword">assign</span> win_req_s     = |win_req_vec_s ;</span><br><span class="line"><span class="keyword">assign</span> any_req_s     = |req_vec_i ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_i <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n_i)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n_i) cur_st &lt;= ST_RST    ; </span><br><span class="line">    <span class="keyword">else</span>          cur_st &lt;= nxt_st    ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    nxt_st &lt;= cur_st;</span><br><span class="line">    <span class="keyword">case</span> (cur_st)</span><br><span class="line">        <span class="comment">//slave 只要向formater发送4位req有1位为1，formater应向arbiter发送triger信号 </span></span><br><span class="line">        ST_RST     : <span class="keyword">if</span> (                          any_req_s) nxt_st &lt;= ST_Run_RR   ;</span><br><span class="line">        <span class="comment">//只要4位仲裁win信号和4位req信号匹配，formater应进入header状态，将发送header信息（组合逻辑已经得到了id和len）</span></span><br><span class="line">        ST_Run_RR  : <span class="keyword">if</span> (                          win_req_s) nxt_st &lt;= ST_Header   ; </span><br><span class="line">        <span class="comment">//接收到recive信号，正式进入传输阶段</span></span><br><span class="line">        ST_Header  : <span class="keyword">if</span> (             rev_rdy_i &amp;&amp; win_req_s) nxt_st &lt;= ST_Payload  ;</span><br><span class="line">        <span class="comment">//</span></span><br><span class="line">        ST_Payload : <span class="keyword">if</span> (pkg_lst_s &amp;&amp; rev_rdy_i &amp;&amp; win_req_s) nxt_st &lt;= ST_Parity   ; </span><br><span class="line">        ST_Parity  : <span class="keyword">if</span> (             rev_rdy_i             ) nxt_st &lt;= ST_Run_RR   ;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>仲裁结果：(还可以通过case分支语句)</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//Select winner for data/id/len</span></span><br><span class="line"><span class="keyword">assign</span> data_slv0_win_s = win_vec_i[<span class="number">0</span>] ? data_slv0_i: <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">assign</span> data_slv1_win_s = win_vec_i[<span class="number">1</span>] ? data_slv1_i: <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">assign</span> data_slv2_win_s = win_vec_i[<span class="number">2</span>] ? data_slv2_i: <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">assign</span> data_slv3_win_s = win_vec_i[<span class="number">3</span>] ? data_slv3_i: <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">assign</span> data_win_s      = data_slv0_win_s | data_slv1_win_s | data_slv2_win_s | data_slv3_win_s ; </span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> id_slv0_win_s   = win_vec_i[<span class="number">0</span>] ? id_slv0_i  : <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">assign</span> id_slv1_win_s   = win_vec_i[<span class="number">1</span>] ? id_slv1_i  : <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">assign</span> id_slv2_win_s   = win_vec_i[<span class="number">2</span>] ? id_slv2_i  : <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">assign</span> id_slv3_win_s   = win_vec_i[<span class="number">3</span>] ? id_slv3_i  : <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">assign</span> id_win_s        = id_slv0_win_s | id_slv1_win_s | id_slv2_win_s | id_slv3_win_s  ; </span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> len_slv0_win_s  = win_vec_i[<span class="number">0</span>] ? len_slv0_i : <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">assign</span> len_slv1_win_s  = win_vec_i[<span class="number">1</span>] ? len_slv1_i : <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">assign</span> len_slv2_win_s  = win_vec_i[<span class="number">2</span>] ? len_slv2_i : <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">assign</span> len_slv3_win_s  = win_vec_i[<span class="number">3</span>] ? len_slv3_i : <span class="number">0</span> ;</span><br><span class="line"><span class="keyword">assign</span> len_win_s       = len_slv0_win_s | len_slv1_win_s | len_slv2_win_s | len_slv3_win_s ;</span><br></pre></td></tr></table></figure>
</li>
<li><p>当前状态</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> is_st_run_rr_s     ;</span><br><span class="line"><span class="keyword">wire</span> is_st_header_s     ;</span><br><span class="line"><span class="keyword">wire</span> is_st_payload_s    ;</span><br><span class="line"><span class="keyword">wire</span> is_st_parity_s     ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> send_header_s      ;</span><br><span class="line"><span class="keyword">wire</span> send_payload_s     ;</span><br><span class="line"><span class="keyword">wire</span> send_parity_s      ;</span><br><span class="line"><span class="keyword">wire</span> pkg_lst_s          ;</span><br><span class="line"><span class="comment">//驱动发送</span></span><br><span class="line"><span class="keyword">assign</span> is_st_run_rr_s     = (cur_st==ST_Run_RR )? <span class="number">1'b1</span> : <span class="number">1'b0</span> ; </span><br><span class="line"><span class="comment">//头信息发送</span></span><br><span class="line"><span class="keyword">assign</span> is_st_header_s     = (cur_st==ST_Header )? <span class="number">1'b1</span> : <span class="number">1'b0</span> ; </span><br><span class="line"><span class="comment">//数据信息发送</span></span><br><span class="line"><span class="keyword">assign</span> is_st_payload_s    = (cur_st==ST_Payload)? <span class="number">1'b1</span> : <span class="number">1'b0</span> ; </span><br><span class="line"><span class="comment">//奇偶校验发送</span></span><br><span class="line"><span class="keyword">assign</span> is_st_parity_s     = (cur_st==ST_Parity )? <span class="number">1'b1</span> : <span class="number">1'b0</span> ; </span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> send_header_s      = is_st_header_s   &amp;&amp; rev_rdy_i ;</span><br><span class="line"><span class="keyword">assign</span> send_payload_s     = is_st_payload_s  &amp;&amp; rev_rdy_i &amp;&amp; win_req_s ; </span><br><span class="line"><span class="keyword">assign</span> send_parity_s      = is_st_parity_s   &amp;&amp; rev_rdy_i ;<span class="keyword">assign</span> trigger_start_o    = is_st_run_rr_s ;</span><br><span class="line"><span class="keyword">assign</span> pkg_lst_s          = ~|(len_cnt_r)    ;</span><br></pre></td></tr></table></figure>
</li>
</ol>
<p><strong>对slave_node的输出：</strong>(fetch)</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>]  fetch_vec_s ;</span><br><span class="line"><span class="keyword">assign</span> fetch_vec_s = &#123;<span class="number">4</span>&#123;rev_rdy_i &amp;&amp; is_st_payload_s &#125;&#125; &amp; win_vec_i ;</span><br><span class="line"><span class="keyword">assign</span> fetch_vec_o = fetch_vec_s ;</span><br></pre></td></tr></table></figure>
<p>当前formater处于is_st_payload_s，且</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] data_slv0_win_s ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] data_slv1_win_s ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] data_slv2_win_s ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] data_slv3_win_s ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] data_win_s      ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] id_slv0_win_s   ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] id_slv1_win_s   ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] id_slv2_win_s   ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] id_slv3_win_s   ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] id_win_s        ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] len_slv0_win_s  ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] len_slv1_win_s  ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] len_slv2_win_s  ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] len_slv3_win_s  ;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] len_win_s       ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> pkg_vld_s          ;  </span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">31</span>:<span class="number">0</span>] tx_d_s      ;</span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">31</span>:<span class="number">0</span>] parity_r    ;</span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">7</span>:<span class="number">0</span>]  len_cnt_r   ;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    tx_d_s   &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// Header &lt;= ID + LEN</span></span><br><span class="line">    <span class="keyword">if</span> (is_st_header_s) <span class="keyword">begin</span></span><br><span class="line">        tx_d_s   &lt;= &#123;id_win_s, len_win_s,<span class="number">16'h0000</span>&#125;;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line">    <span class="comment">// Payload</span></span><br><span class="line">    <span class="keyword">if</span> (is_st_payload_s) <span class="keyword">begin</span></span><br><span class="line">        tx_d_s   &lt;= data_win_s ;</span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line">    <span class="comment">// Parity</span></span><br><span class="line">    <span class="keyword">if</span> (is_st_parity_s) <span class="keyword">begin</span></span><br><span class="line">        tx_d_s   &lt;= parity_r;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//--------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="comment">//Parity Gen</span></span><br><span class="line"><span class="comment">//--------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_i <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n_i)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (~rst_n_i) <span class="keyword">begin</span></span><br><span class="line">        parity_r &lt;= <span class="number">0</span> ;</span><br><span class="line">        len_cnt_r &lt;= <span class="number">0</span> ;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// Load the 1st data in buffer</span></span><br><span class="line">        <span class="keyword">if</span> (send_header_s) <span class="keyword">begin</span></span><br><span class="line">            parity_r  &lt;= &#123;id_win_s, len_win_s,<span class="number">16'h0000</span>&#125;;</span><br><span class="line">            len_cnt_r &lt;= len_win_s ;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line">        <span class="comment">// XOR payload</span></span><br><span class="line">        <span class="keyword">if</span> (send_payload_s) <span class="keyword">begin</span></span><br><span class="line">            parity_r &lt;= data_win_s ^ parity_r ; </span><br><span class="line">            len_cnt_r&lt;= len_cnt_r - <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line">        <span class="comment">//</span></span><br><span class="line">        <span class="keyword">if</span> (send_parity_s) <span class="keyword">begin</span></span><br><span class="line">            parity_r  &lt;= <span class="number">0</span> ;</span><br><span class="line">            len_cnt_r &lt;= <span class="number">0</span> ;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">    <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">end</span> </span><br><span class="line"></span><br><span class="line"><span class="comment">// fetch asserted when </span></span><br><span class="line"><span class="comment">// 1. downlink's recieve_ready is asserted &amp;</span></span><br><span class="line"><span class="comment">// 2. selected fifo data is valid</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//--------------------------------------------------------------------------------------------------------</span></span><br><span class="line"><span class="keyword">assign</span> pkg_dat_o = tx_d_s ;</span><br><span class="line"><span class="keyword">assign</span> pkg_fst_o = send_header_s  ;</span><br><span class="line"><span class="keyword">assign</span> pkg_lst_o = send_parity_s  ;</span><br><span class="line"><span class="comment">//---------------------------------------</span></span><br><span class="line"><span class="comment">// pkg_vld_o asserted when</span></span><br><span class="line"><span class="comment">// a. header phase</span></span><br><span class="line"><span class="comment">// b. send payload phase and payload is valid</span></span><br><span class="line"><span class="comment">// c. parity phase</span></span><br><span class="line"><span class="keyword">assign</span> pkg_vld_s = is_st_header_s || (is_st_payload_s &amp;&amp; win_req_s) || is_st_parity_s ; </span><br><span class="line"><span class="keyword">assign</span> pkg_vld_o = pkg_vld_s ;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h1 id="2-UVM验证环境更新策略"><a href="#2-UVM验证环境更新策略" class="headerlink" title="2. UVM验证环境更新策略"></a>2. UVM验证环境更新策略</h1><h2 id="2-1-组件更新"><a href="#2-1-组件更新" class="headerlink" title="2.1 组件更新"></a>2.1 组件更新</h2><p><img src="https://img-blog.csdnimg.cn/20210308150834372.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3FxXzM5Nzk0MDYy,size_16,color_FFFFFF,t_70" alt="在这里插入图片描述" style="zoom: 80%;" /></p>
<ul>
<li>channel master agent的driver和monitor由于总线接口信号和时序的变化，需要更新。</li>
<li>register master agent由于总线更新为APB，需要开发完整的APB master agent。</li>
<li>formatter slave agent由于总线信号和时序的变化，也需要进行更新。</li>
<li>寄存器列表发生了变化，因此也需要进行寄存器模块的更新。</li>
<li>由于寄存器访问VIP发生变化，也需要对寄存器模型与总线VIP桥接转换的adapter进行更新。</li>
</ul>
<h2 id="2-2-环境更新"><a href="#2-2-环境更新" class="headerlink" title="2.2 环境更新"></a>2.2 环境更新</h2><ul>
<li>与MCDF连接的各个接口信号需要重新定义。</li>
<li>在顶层testbench，对于各个接口信号的连接也需要更新。</li>
</ul>
<h2 id="2-3-测试更新"><a href="#2-3-测试更新" class="headerlink" title="2.3 测试更新"></a>2.3 测试更新</h2><ul>
<li>在尽量保证验证环境复用和测试用例复用的情况下，需要考虑如何复用原有的测试。原有的测试部分可以分为：do_config()，即寄存器配置部分。do_formatter()，即formatter slave agent行为模型的配置。do_data()，即发送数据。</li>
<li>可以尽量保证do_formatter()和do_data()的测试代码部分保持不变， 而只修改上层对寄存器的配置部分。</li>
<li>寄存器的配置之所以需要修改，是因为寄存器模型本身发生了变化，而与访问寄存器总线IP发生变化没有直接关系。</li>
</ul>
<p><strong>总结：</strong><br> 更新：寄存器模型、总线、adapter、do_config()、环境。</p>
<h2 id="2-4-环境复用和序列复用"><a href="#2-4-环境复用和序列复用" class="headerlink" title="2.4 环境复用和序列复用"></a>2.4 环境复用和序列复用</h2><p>环境复用：</p>
<ul>
<li>保证顶层环境的稳定</li>
<li>尽量减少底层组件的更新</li>
</ul>
<p>在更新底层组件的时候，也要考虑如何实施，从而保证顶层环境的稳定。</p>
<p>序列复用：</p>
<ul>
<li>保证底层序列的稳定</li>
<li>尽量减少底层序列的更新</li>
</ul>
<p>尽量让底层序列的更新尽可能少的影响顶层序列</p>
<h1 id="3-VIP"><a href="#3-VIP" class="headerlink" title="3. VIP"></a>3. VIP</h1><h2 id="3-1-APB的VIP"><a href="#3-1-APB的VIP" class="headerlink" title="3.1 APB的VIP"></a>3.1 APB的VIP</h2><p><img src="https://gitee.com/biongd/img/raw/master/img/20210807102944.png" alt="image-20210807102944216" style="zoom:67%;" /></p>
<h3 id="transcation-和-sequence"><a href="#transcation-和-sequence" class="headerlink" title="transcation 和 sequence"></a>transcation 和 sequence</h3><h4 id="apb-transfer-sv"><a href="#apb-transfer-sv" class="headerlink" title="apb_transfer.sv"></a>apb_transfer.sv</h4><p>地址（一个PADDR信号），数据（1个PWDATA/PRDATA信号），和总线的三种操作状态(三个控制信号决定了状态：PSEL, PENABLE, PWRITE)</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="meta-keyword">ifndef</span> APB_TRANSFER_SV</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">define</span> APB_TRANSFER_SV</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span> &#123;IDLE, WRITE, READ &#125; apb_trans_kind;</span><br><span class="line"></span><br><span class="line"><span class="keyword">class</span> apb_transfer <span class="keyword">extends</span> uvm_sequence_item;</span><br><span class="line">  <span class="comment">// USER: Add transaction fields</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">rand</span> <span class="keyword">bit</span> [<span class="number">31</span>:<span class="number">0</span>]      addr;</span><br><span class="line">  <span class="keyword">rand</span> <span class="keyword">bit</span> [<span class="number">31</span>:<span class="number">0</span>]      data;</span><br><span class="line">  <span class="keyword">rand</span> apb_trans_kind  trans_kind; </span><br><span class="line">  <span class="keyword">rand</span> <span class="keyword">int</span> idle_cycles;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">constraint</span> cstr&#123;</span><br><span class="line">    <span class="keyword">soft</span> idle_cycles == <span class="number">1</span>;</span><br><span class="line">  &#125;;</span><br><span class="line"></span><br><span class="line">   <span class="comment">// USER: Add constraint blocks</span></span><br><span class="line">  <span class="meta">`uvm_object_utils_begin(apb_transfer)</span></span><br><span class="line">    <span class="meta">`uvm_field_enum     (apb_trans_kind, trans_kind, UVM_ALL_ON)</span></span><br><span class="line">    <span class="comment">// USER: Register fields here</span></span><br><span class="line">    <span class="meta">`uvm_field_int      (addr, UVM_ALL_ON)</span></span><br><span class="line">    <span class="meta">`uvm_field_int      (data, UVM_ALL_ON)</span></span><br><span class="line">    <span class="meta">`uvm_field_int      (idle_cycles, UVM_ALL_ON)</span></span><br><span class="line">  <span class="meta">`uvm_object_utils_end</span></span><br><span class="line"></span><br><span class="line">  <span class="comment">// new - constructor</span></span><br><span class="line">  <span class="keyword">function</span> <span class="keyword">new</span> (<span class="keyword">string</span> name = <span class="string">"apb_transfer_inst"</span>);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.new</span>(name);</span><br><span class="line">  <span class="keyword">endfunction</span> : <span class="keyword">new</span></span><br><span class="line"><span class="keyword">endclass</span> : apb_transfer</span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="meta-keyword">endif</span> // APB_TRANSFER_SV</span></span><br></pre></td></tr></table></figure>
<h4 id="底层apb-master-sequence"><a href="#底层apb-master-sequence" class="headerlink" title="底层apb_master_sequence"></a>底层apb_master_sequence</h4><ul>
<li><p>apb_master_single_write_sequence</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">virtual</span> <span class="keyword">task</span> body();</span><br><span class="line">  <span class="meta">`uvm_info(get_type_name(),"Starting sequence", UVM_HIGH)</span></span><br><span class="line"> <span class="meta">`uvm_do_with(req, &#123;trans_kind == WRITE; addr == local::addr; data == local::data;&#125;)</span></span><br><span class="line">  get_response(rsp);</span><br><span class="line">  <span class="meta">`uvm_info(get_type_name(),$psprintf("Done sequence: %s",req.convert2string()), UVM_HIGH)</span></span><br><span class="line"><span class="keyword">endtask</span>: body</span><br></pre></td></tr></table></figure>
</li>
<li><p>apb_master_single_read_sequence</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">virtual</span> <span class="keyword">task</span> body();</span><br><span class="line">  <span class="meta">`uvm_info(get_type_name(),"Starting sequence", UVM_HIGH)</span></span><br><span class="line"> <span class="meta">`uvm_do_with(req, &#123;trans_kind == READ; addr == local::addr;&#125;)</span></span><br><span class="line">  get_response(rsp);</span><br><span class="line">  data = rsp<span class="variable">.data</span>;</span><br><span class="line">  <span class="meta">`uvm_info(get_type_name(),$psprintf("Done sequence: %s",req.convert2string()), UVM_HIGH)</span></span><br><span class="line"><span class="keyword">endtask</span>: body</span><br></pre></td></tr></table></figure>
</li>
<li><p>apb_master_write_read_sequence</p>
<p>写完就读，设置cycle为0，写和读用的地址也是同一个</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">rand</span> <span class="keyword">int</span>           idle_cycles; </span><br><span class="line"><span class="keyword">constraint</span> cstr&#123;</span><br><span class="line">  idle_cycles == <span class="number">0</span>;</span><br><span class="line">&#125;</span><br><span class="line"><span class="keyword">virtual</span> <span class="keyword">task</span> body();</span><br><span class="line">  <span class="meta">`uvm_info(get_type_name(),"Starting sequence", UVM_HIGH)</span></span><br><span class="line"> <span class="meta">`uvm_do_with(req,  &#123;trans_kind == WRITE; </span></span><br><span class="line">                      addr == <span class="keyword">local</span>::addr; </span><br><span class="line">                      data == <span class="keyword">local</span>::data;</span><br><span class="line">                      idle_cycles == <span class="keyword">local</span>::idle_cycles;</span><br><span class="line">                     &#125;)</span><br><span class="line">  get_response(rsp);</span><br><span class="line">  <span class="meta">`uvm_do_with(req, &#123;trans_kind == READ; addr == local::addr;&#125;)</span></span><br><span class="line">  get_response(rsp);</span><br><span class="line">  data = rsp<span class="variable">.data</span>;</span><br><span class="line">  <span class="meta">`uvm_info(get_type_name(),$psprintf("Done sequence: %s",req.convert2string()), UVM_HIGH)</span></span><br><span class="line"><span class="keyword">endtask</span>: body</span><br></pre></td></tr></table></figure>
</li>
<li><p>apb_master_burst_write_sequence</p>
<p>连续写：数据改为数组</p>
<p>随机化：给一个连增的地址写入连增的数据</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">rand</span> <span class="keyword">bit</span> [<span class="number">31</span>:<span class="number">0</span>]      data[];</span><br><span class="line"><span class="keyword">constraint</span> cstr&#123;</span><br><span class="line">    <span class="keyword">soft</span> data<span class="variable">.size</span>() <span class="keyword">inside</span> &#123;<span class="number">4</span>, <span class="number">8</span>, <span class="number">16</span>, <span class="number">32</span>&#125;;</span><br><span class="line">    <span class="keyword">foreach</span>(data[i]) <span class="keyword">soft</span> data[i] == addr + (i &lt;&lt; <span class="number">2</span>);</span><br><span class="line">  &#125;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">task</span> body();</span><br><span class="line">    <span class="meta">`uvm_info(get_type_name(),"Starting sequence", UVM_HIGH)</span></span><br><span class="line">    <span class="keyword">foreach</span>(data[i]) <span class="keyword">begin</span></span><br><span class="line">	    <span class="meta">`uvm_do_with(req, &#123;trans_kind == WRITE; </span></span><br><span class="line">                         addr == <span class="keyword">local</span>::addr + (i&lt;&lt;<span class="number">2</span>); </span><br><span class="line">                         data == <span class="keyword">local</span>::data[i];</span><br><span class="line">                         idle_cycles == <span class="number">0</span>;</span><br><span class="line">                        &#125;)</span><br><span class="line">      get_response(rsp);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="meta">`uvm_do_with(req, &#123;trans_kind == IDLE;&#125;)</span></span><br><span class="line">    get_response(rsp);</span><br><span class="line">    <span class="meta">`uvm_info(get_type_name(),$psprintf("Done sequence: %s",req.convert2string()), UVM_HIGH)</span></span><br><span class="line">  <span class="keyword">endtask</span>: body</span><br></pre></td></tr></table></figure>
</li>
<li><p>apb_master_burst_read_sequence</p>
<p>连续读，将读回的结果放入data数组</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">rand</span> <span class="keyword">bit</span> [<span class="number">31</span>:<span class="number">0</span>]      addr;</span><br><span class="line">  <span class="keyword">rand</span> <span class="keyword">bit</span> [<span class="number">31</span>:<span class="number">0</span>]      data[];</span><br><span class="line">  <span class="keyword">constraint</span> cstr&#123;</span><br><span class="line">    <span class="keyword">soft</span> data<span class="variable">.size</span>() <span class="keyword">inside</span> &#123;<span class="number">4</span>, <span class="number">8</span>, <span class="number">16</span>, <span class="number">32</span>&#125;;</span><br><span class="line">  &#125;</span><br><span class="line">  <span class="meta">`uvm_object_utils(apb_master_burst_read_sequence)</span></span><br><span class="line">  <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name=<span class="string">""</span>); </span><br><span class="line">    <span class="keyword">super</span><span class="variable">.new</span>(name);</span><br><span class="line">  <span class="keyword">endfunction</span> : <span class="keyword">new</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">task</span> body();</span><br><span class="line">    <span class="meta">`uvm_info(get_type_name(),"Starting sequence", UVM_HIGH)</span></span><br><span class="line">    <span class="keyword">foreach</span>(data[i]) <span class="keyword">begin</span></span><br><span class="line">	    <span class="meta">`uvm_do_with(req, &#123;trans_kind == READ; </span></span><br><span class="line">                         addr == <span class="keyword">local</span>::addr + (i&lt;&lt;<span class="number">2</span>); </span><br><span class="line">                         idle_cycles == <span class="number">0</span>;</span><br><span class="line">                        &#125;)</span><br><span class="line">      get_response(rsp);</span><br><span class="line">      data[i] = rsp<span class="variable">.data</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="meta">`uvm_do_with(req, &#123;trans_kind == IDLE;&#125;)</span></span><br><span class="line">    get_response(rsp);</span><br><span class="line">    <span class="meta">`uvm_info(get_type_name(),$psprintf("Done sequence: %s",req.convert2string()), UVM_HIGH)</span></span><br><span class="line">  <span class="keyword">endtask</span>: body</span><br></pre></td></tr></table></figure>
</li>
</ul>
<h3 id="apb-test"><a href="#apb-test" class="headerlink" title="apb_test"></a>apb_test</h3><p>test主要就是在build_phase中进行创建，让环境准备好；在run_phase中进行挂载，让系统跑起来~~</p>
<p>test cases真正的核心在于sequences</p>
<h4 id="apb-base-test-sequence"><a href="#apb-base-test-sequence" class="headerlink" title="apb_base_test_sequence"></a>apb_base_test_sequence</h4><p>check_mem_data()方法原理：(参考上面的结构图)</p>
<p>关联数组mem：bit[31:0] 对应32位地址总线</p>
<p>用来master和slave之间的数据比对，test和slave中都有一个mem，master通过接口发送数据给slave，slave中的mem和test中的mem都会存储这个数据，等从slave读回数据时，就可以和test中mem里面的数据进行比较。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> apb_base_test_sequence <span class="keyword">extends</span> uvm_sequence <span class="variable">#(apb_transfer)</span>;</span><br><span class="line">  <span class="keyword">bit</span>[<span class="number">31</span>:<span class="number">0</span>] mem[<span class="keyword">bit</span>[<span class="number">31</span>:<span class="number">0</span>]];</span><br><span class="line">  <span class="meta">`uvm_object_utils(apb_base_test_sequence)</span></span><br><span class="line">  <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name=<span class="string">""</span>); </span><br><span class="line">    <span class="keyword">super</span><span class="variable">.new</span>(name);</span><br><span class="line">  <span class="keyword">endfunction</span> : <span class="keyword">new</span></span><br><span class="line">  <span class="keyword">function</span> <span class="keyword">bit</span> check_mem_data(<span class="keyword">bit</span>[<span class="number">31</span>:<span class="number">0</span>] addr, <span class="keyword">bit</span>[<span class="number">31</span>:<span class="number">0</span>] data);</span><br><span class="line">    <span class="keyword">if</span>(mem<span class="variable">.exists</span>(addr)) <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span>(data != mem[addr]) <span class="keyword">begin</span></span><br><span class="line">        <span class="meta">`uvm_error("CMPDATA", $sformatf("addr 32'h%8x, READ DATA expected 32'h%8x != actual 32'h%8x", addr, mem[addr], data))</span></span><br><span class="line">        <span class="keyword">return</span> <span class="number">0</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="meta">`uvm_info("CMPDATA", $sformatf("addr 32'h%8x, READ DATA 32'h%8x comparing success!", addr, data), UVM_LOW)</span></span><br><span class="line">        <span class="keyword">return</span> <span class="number">1</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span>(data != <span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">        <span class="meta">`uvm_error("CMPDATA", $sformatf("addr 32'h%8x, READ DATA expected 32'h00000000 != actual 32'h%8x", addr, data))</span></span><br><span class="line">        <span class="keyword">return</span> <span class="number">0</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="meta">`uvm_info("CMPDATA", $sformatf("addr 32'h%8x, READ DATA 32'h%8x comparing success!", addr, data), UVM_LOW)</span></span><br><span class="line">        <span class="keyword">return</span> <span class="number">1</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endfunction</span>: check_mem_data</span><br><span class="line"></span><br><span class="line">  <span class="keyword">task</span> wait_reset_release();</span><br><span class="line">    @(<span class="keyword">negedge</span> apb_tb<span class="variable">.rstn</span>);</span><br><span class="line">    @(<span class="keyword">posedge</span> apb_tb<span class="variable">.rstn</span>);</span><br><span class="line">  <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">task</span> wait_cycles(<span class="keyword">int</span> n);</span><br><span class="line">    <span class="keyword">repeat</span>(n) @(<span class="keyword">posedge</span> apb_tb<span class="variable">.clk</span>);</span><br><span class="line">  <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">function</span> <span class="keyword">bit</span>[<span class="number">31</span>:<span class="number">0</span>] get_rand_addr();</span><br><span class="line">    <span class="keyword">bit</span>[<span class="number">31</span>:<span class="number">0</span>] addr;</span><br><span class="line">    <span class="keyword">void</span>'(std::randomize(addr) <span class="keyword">with</span> &#123;addr[<span class="number">31</span>:<span class="number">12</span>] == <span class="number">0</span>; addr[<span class="number">1</span>:<span class="number">0</span>] == <span class="number">0</span>;&#125;);</span><br><span class="line">    <span class="keyword">return</span> addr;</span><br><span class="line">  <span class="keyword">endfunction</span></span><br><span class="line"><span class="keyword">endclass</span></span><br></pre></td></tr></table></figure>
<h4 id="apb-single-transaction-sequence类"><a href="#apb-single-transaction-sequence类" class="headerlink" title="apb_single_transaction_sequence类"></a><strong><code>apb_single_transaction_sequence</code>类</strong></h4><p>可以看到base_test的sequence没有body（）方法，也就是激励的挂载全部交由子类进行</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">task</span> body();</span><br><span class="line">  <span class="keyword">bit</span>[<span class="number">31</span>:<span class="number">0</span>] addr;</span><br><span class="line">  <span class="keyword">this</span><span class="variable">.wait_reset_release</span>();</span><br><span class="line">  <span class="keyword">this</span><span class="variable">.wait_cycles</span>(<span class="number">10</span>);</span><br><span class="line"></span><br><span class="line">  <span class="comment">// TEST continous write transaction：</span></span><br><span class="line">  <span class="meta">`uvm_info(get_type_name(), "TEST continous write transaction...", UVM_LOW)</span></span><br><span class="line">  <span class="keyword">repeat</span>(test_num) <span class="keyword">begin</span></span><br><span class="line">    addr = <span class="keyword">this</span><span class="variable">.get_rand_addr</span>();</span><br><span class="line">    <span class="meta">`uvm_do_with(single_write_seq, &#123;addr == local::addr; data == local::addr;&#125;)</span></span><br><span class="line">    mem[addr] = addr;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">  <span class="comment">// TEST continous read transaction</span></span><br><span class="line">  <span class="meta">`uvm_info(get_type_name(), "TEST continous read transaction...", UVM_LOW)</span></span><br><span class="line">  <span class="keyword">repeat</span>(test_num) <span class="keyword">begin</span></span><br><span class="line">    addr = <span class="keyword">this</span><span class="variable">.get_rand_addr</span>();</span><br><span class="line">    <span class="meta">`uvm_do_with(single_read_seq, &#123;addr == local::addr;&#125;)</span></span><br><span class="line">    <span class="keyword">void</span>'(<span class="keyword">this</span><span class="variable">.check_mem_data</span>(addr, single_read_seq<span class="variable">.data</span>));</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">  <span class="comment">// TEST read transaction after write transaction</span></span><br><span class="line">  <span class="meta">`uvm_info(get_type_name(), "TEST read transaction after write transaction...", UVM_LOW)</span></span><br><span class="line">  <span class="keyword">repeat</span>(test_num) <span class="keyword">begin</span></span><br><span class="line">    addr = <span class="keyword">this</span><span class="variable">.get_rand_addr</span>();</span><br><span class="line">    <span class="meta">`uvm_do_with(single_write_seq, &#123;addr == local::addr; data == local::addr;&#125;)</span></span><br><span class="line">    mem[addr] = addr;</span><br><span class="line">    <span class="meta">`uvm_do_with(single_read_seq, &#123;addr == local::addr;&#125;)</span></span><br><span class="line">    <span class="keyword">void</span>'(<span class="keyword">this</span><span class="variable">.check_mem_data</span>(addr, single_read_seq<span class="variable">.data</span>));</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">  <span class="comment">// TEST read transaction immediately after write transaction</span></span><br><span class="line">  <span class="meta">`uvm_info(get_type_name(), "TEST read transaction immediately after write transaction", UVM_LOW)</span></span><br><span class="line">  <span class="keyword">repeat</span>(test_num) <span class="keyword">begin</span></span><br><span class="line">    addr = <span class="keyword">this</span><span class="variable">.get_rand_addr</span>();</span><br><span class="line">    <span class="meta">`uvm_do_with(write_read_seq, &#123;addr == local::addr; data == local::addr;&#125;)</span></span><br><span class="line">    mem[addr] = addr;</span><br><span class="line">    <span class="keyword">void</span>'(<span class="keyword">this</span><span class="variable">.check_mem_data</span>(addr, write_read_seq<span class="variable">.data</span>));</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">  <span class="keyword">this</span><span class="variable">.wait_cycles</span>(<span class="number">10</span>);</span><br><span class="line"><span class="keyword">endtask</span></span><br></pre></td></tr></table></figure>
<h2 id="3-2-APB协议的断言检查和断言覆盖率"><a href="#3-2-APB协议的断言检查和断言覆盖率" class="headerlink" title="3.2 APB协议的断言检查和断言覆盖率"></a>3.2 APB协议的断言检查和断言覆盖率</h2><p><img src="https://gitee.com/biongd/img/raw/master/img/20210802184827.png" alt="image-20210802184155414" style="zoom: 80%;" /><img src="https://gitee.com/biongd/img/raw/master/img/20210802225324.png" alt="image-20210802225324329"></p>
<p><strong>问：为啥这里的读、写都是用##2的，中间空的一拍呢？</strong></p>
<p>APB总线的时序，中间空了一拍setup的状态。</p>
<p>以连续写为例：相当于PENABLE为1时，写入数据。下一拍：PSEL和PWRITE保持，PENABLE为0，此时为setup状态，也就是开启了一次新的传输，PWDATA也在此时建立。再下一拍：PENABLE拉高，数据写入。</p>
<p><strong>即一次写或读需要 两拍时钟才能完成</strong>：见断言覆盖率-1</p>
<h3 id="断言检查："><a href="#断言检查：" class="headerlink" title="断言检查："></a>断言检查：</h3><p>所有property都在interface中定义，先看一下interface中总线信号的定义</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">interface</span> apb_if (<span class="keyword">input</span> clk, <span class="keyword">input</span> rstn);</span><br><span class="line"></span><br><span class="line">  <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] paddr;</span><br><span class="line">  <span class="keyword">logic</span>        pwrite;</span><br><span class="line">  <span class="keyword">logic</span>        psel;</span><br><span class="line">  <span class="keyword">logic</span>        penable;</span><br><span class="line">  <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] pwdata;</span><br><span class="line">  <span class="keyword">logic</span> [<span class="number">31</span>:<span class="number">0</span>] prdata;</span><br></pre></td></tr></table></figure>
<p><strong>1.在PSEL为高时，PADDR总线不可以为X值</strong></p>
<p>注意系统boolean方法：$isunknown()：信号为x则返回1</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> p_paddr_no_x;</span><br><span class="line">    @(<span class="keyword">posedge</span> clk) psel |-&gt; !<span class="built_in">$isunknown</span>(paddr);</span><br><span class="line"><span class="keyword">endproperty</span>: p_paddr_no_x</span><br><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span>(p_paddr_no_x) <span class="keyword">else</span> <span class="meta">`uvm_error("ASSERT", "PADDR is unknown when PSEL is high")</span></span><br></pre></td></tr></table></figure>
<p><strong>2.在PSEL拉高的下一个周期，PENABLE也应该拉高</strong></p>
<p>注意系统boolean方法：$rose()：上一拍的值为0，这一拍的值为1，则返回1</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> p_psel_rose_next_cycle_penable_rise;</span><br><span class="line">  @(<span class="keyword">posedge</span> clk) <span class="built_in">$rose</span>(psel) |=&gt; <span class="built_in">$rose</span>(penable);</span><br><span class="line"><span class="keyword">endproperty</span>: p_psel_rose_next_cycle_penable_rise</span><br><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span>(p_psel_rose_next_cycle_penable_rise) <span class="keyword">else</span> <span class="meta">`uvm_error("ASSERT", "PENABLE not rose after 1 cycle PSEL rose")</span></span><br></pre></td></tr></table></figure>
<p><strong>3.在PENABLE拉高的下一个周期，PENABLE应该拉低</strong></p>
<p>注意系统boolean方法：$fell()：上一拍的值为1，这一拍的值为0，则返回1</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> p_penable_rose_next_cycle_fall;</span><br><span class="line">  @(<span class="keyword">posedge</span> clk) <span class="built_in">$rose</span>(penable) |=&gt; <span class="built_in">$fell</span>(penable);</span><br><span class="line"><span class="keyword">endproperty</span>: p_penable_rose_next_cycle_fall</span><br><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span>(p_penable_rose_next_cycle_fall) <span class="keyword">else</span> <span class="meta">`uvm_error("ASSERT", "PENABLE not fall after 1 cycle PENABLE rose")</span></span><br></pre></td></tr></table></figure>
<p><strong>4.在PSEL和PWRITE同时保持为高的阶段，PWDATA需要保持</strong> </p>
<p>注意系统boolean方法：$stable()：信号在时钟上升沿保持不变（也就是第二拍的数据和第一拍保持一样）则返回1</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> p_pwdata_stable_during_trans_phase;</span><br><span class="line">  @(<span class="keyword">posedge</span> clk) ((psel &amp;&amp; !penable) ##<span class="number">1</span> (psel &amp;&amp; penable)) |-&gt; <span class="built_in">$stable</span>(pwdata);</span><br><span class="line"><span class="keyword">endproperty</span>: p_pwdata_stable_during_trans_phase</span><br><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span>(p_pwdata_stable_during_trans_phase) <span class="keyword">else</span> <span class="meta">`uvm_error("ASSERT", "PWDATA not stable during transaction phase")</span></span><br></pre></td></tr></table></figure>
<p><strong>5.下一次传输开始前（如何判断下一次传播啥时候开始），PADDR和PWRITE信号应该保持不变</strong></p>
<p>当前者为某个区间取值，例如[1:5]，如果没有|-&gt;或者|=&gt;时，则匹配一次即可进入下一阶段或者断言成功，但是如果有|-&gt;或者|=&gt;时，则必须保证所有情况都满足才能进入下一阶段，否则卡死。而first_match的作用就是在此时，使得只要出现一种满足情况即可进入下一阶段。</p>
<p>$rose(penable)：第一次数据传输，记录此时PADDR和PWRITE</p>
<p>(psel &amp;&amp; !penable)[=1]：第二次setup，记录上一拍的。。。看一下时序图，在setup的这一拍传入新的PADDR</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> p_paddr_stable_until_next_trans;       <span class="comment">//PADDR保持不变</span></span><br><span class="line">  <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] addr1, addr2;</span><br><span class="line">  @(<span class="keyword">posedge</span> clk) <span class="keyword">first_match</span>((<span class="built_in">$rose</span>(penable),addr1=paddr) ##<span class="number">1</span> ((psel &amp;&amp; !penable)[=<span class="number">1</span>],addr2=<span class="built_in">$past</span>(paddr))) |-&gt; addr1 == addr2;</span><br><span class="line"><span class="keyword">endproperty</span>: p_paddr_stable_until_next_trans</span><br><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span>(p_paddr_stable_until_next_trans) <span class="keyword">else</span> <span class="meta">`uvm_error("ASSERT", "PADDR not stable until next transaction start")</span></span><br><span class="line">   </span><br><span class="line"><span class="keyword">property</span> p_pwrite_stable_until_next_trans;     <span class="comment">//PWRITE保持不变</span></span><br><span class="line">  <span class="keyword">logic</span> pwrite1, pwrite2;</span><br><span class="line">  @(<span class="keyword">posedge</span> clk) <span class="keyword">first_match</span>((<span class="built_in">$rose</span>(penable),pwrite1=pwrite) ##<span class="number">1</span> ((psel &amp;&amp; !penable)[=<span class="number">1</span>],pwrite2=<span class="built_in">$past</span>(pwrite))) |-&gt; pwrite1 == pwrite2;</span><br><span class="line"><span class="keyword">endproperty</span>: p_pwrite_stable_until_next_trans</span><br><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span>(p_pwrite_stable_until_next_trans) <span class="keyword">else</span> <span class="meta">`uvm_error("ASSERT", "PWRITE not stable until next transaction start")</span></span><br></pre></td></tr></table></figure>
<p><strong>6.在PENABLE拉高的同一个周期，如果是读信号，PRDATA应该发生变化</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> p_prdata_available_once_penable_rose;</span><br><span class="line">  @(<span class="keyword">posedge</span> clk) <span class="built_in">$rose</span>(penable) &amp;&amp; !pwrite |-&gt; !<span class="built_in">$stable</span>(prdata);</span><br><span class="line"><span class="keyword">endproperty</span>: p_prdata_available_once_penable_rose</span><br><span class="line"><span class="keyword">assert</span> <span class="keyword">property</span>(p_prdata_available_once_penable_rose) <span class="keyword">else</span> <span class="meta">`uvm_error("ASSERT", "PRDATA not available once PENABLE rose")</span></span><br></pre></td></tr></table></figure>
<p><strong>7.断言检查的控制</strong></p>
<p>只有做过复位之后才将断言检查打开</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span>: assertion_control</span><br><span class="line">  <span class="keyword">fork</span></span><br><span class="line">    <span class="keyword">forever</span> <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">wait</span>(rstn == <span class="number">0</span>);</span><br><span class="line">      <span class="built_in">$assertoff</span>();</span><br><span class="line">      <span class="keyword">wait</span>(rstn == <span class="number">1</span>);</span><br><span class="line">      <span class="built_in">$asserton</span>();</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">join_none</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<h3 id="断言覆盖率"><a href="#断言覆盖率" class="headerlink" title="断言覆盖率"></a>断言覆盖率</h3><p><strong>1.写操作时，分别发生连续写（</strong>只需要覆盖到PSEL连续4拍为高，同时PWRITE连续4拍为高才能保证，PENABLE和PSEL的关系在上面的断言检查中已经检查过了 ，不用重复定义）<strong>和非连续写</strong>（PSEL信号每两拍就得拉下来至少1拍，PWRITE无所谓）</p>
<p>注意：</p>
<p>操作符throughout必须连接一个表达式和一个序列即req throughout seq，含义是在seq匹配起始到结束期间，req都必须成立。</p>
<p>[*2]：连续两拍</p>
<p>[=1]：非连续的1拍，前面（0-n）拍为！penable，后面（0-n）拍为！penable</p>
<ul>
<li>不连续的写了两次</li>
<li>连续的写了两次</li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> p_write_during_nonburst_trans;    <span class="comment">//非连续写</span></span><br><span class="line">  @(<span class="keyword">posedge</span> clk) <span class="built_in">$rose</span>(penable) |-&gt; pwrite <span class="keyword">throughout</span> (##<span class="number">1</span> (!penable)[*<span class="number">2</span>] ##<span class="number">1</span> penable[=<span class="number">1</span>]);</span><br><span class="line"><span class="keyword">endproperty</span>: p_write_during_nonburst_trans</span><br><span class="line"><span class="keyword">cover</span> <span class="keyword">property</span>(p_write_during_nonburst_trans);</span><br><span class="line">    </span><br><span class="line"><span class="keyword">property</span> p_write_during_burst_trans;       <span class="comment">//连续写</span></span><br><span class="line">  @(<span class="keyword">posedge</span> clk) <span class="built_in">$rose</span>(penable) |-&gt; pwrite <span class="keyword">throughout</span> (##<span class="number">2</span> penable);</span><br><span class="line"><span class="keyword">endproperty</span>: p_write_during_burst_trans</span><br><span class="line"><span class="keyword">cover</span> <span class="keyword">property</span>(p_write_during_burst_trans);</span><br></pre></td></tr></table></figure>
<p><strong>2.对同一个地址先做写操作，再不间隔做读操作</strong></p>
<p>要求读的地址和写地址保持相同，</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> p_write_read_burst_trans;</span><br><span class="line">  <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] addr;</span><br><span class="line">  @(<span class="keyword">posedge</span> clk) (<span class="built_in">$rose</span>(penable) &amp;&amp; pwrite, addr=paddr) |-&gt; (##<span class="number">2</span> (<span class="built_in">$rose</span>(penable) &amp;&amp; !pwrite &amp;&amp; addr==paddr)); </span><br><span class="line"><span class="keyword">endproperty</span>: p_write_read_burst_trans</span><br><span class="line"><span class="keyword">cover</span> <span class="keyword">property</span>(p_write_read_burst_trans);</span><br></pre></td></tr></table></figure>
<p><strong>3.对同一个地址做连续两次写操作，再从中读取数据</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> p_write_twice_read_burst_trans;</span><br><span class="line">  <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] addr;</span><br><span class="line">  @(<span class="keyword">posedge</span> clk) (<span class="built_in">$rose</span>(penable) &amp;&amp; pwrite, addr=paddr) |-&gt; (##<span class="number">2</span> (<span class="built_in">$rose</span>(penable) &amp;&amp; pwrite &amp;&amp; addr==paddr) ##<span class="number">2</span> (<span class="built_in">$rose</span>(penable) &amp;&amp; !pwrite &amp;&amp; addr==paddr) );</span><br><span class="line"><span class="keyword">endproperty</span>: p_write_twice_read_burst_trans</span><br><span class="line"><span class="keyword">cover</span> <span class="keyword">property</span>(p_write_twice_read_burst_trans);</span><br></pre></td></tr></table></figure>
<p><strong>4.读操作时，分别发生连续读和不连续读</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">property</span> p_read_during_nonburst_trans;     <span class="comment">//直接套用不连续写</span></span><br><span class="line">  @(<span class="keyword">posedge</span> clk) <span class="built_in">$rose</span>(penable) |-&gt; !pwrite <span class="keyword">throughout</span> (##<span class="number">1</span> (!penable)[*<span class="number">2</span>] ##<span class="number">1</span> penable[=<span class="number">1</span>]);</span><br><span class="line"><span class="keyword">endproperty</span>: p_read_during_nonburst_trans</span><br><span class="line"><span class="keyword">cover</span> <span class="keyword">property</span>(p_read_during_nonburst_trans);</span><br><span class="line">    </span><br><span class="line"><span class="keyword">property</span> p_read_during_burst_trans;       <span class="comment">//直接套用连续写</span></span><br><span class="line">  @(<span class="keyword">posedge</span> clk) <span class="built_in">$rose</span>(penable) |-&gt; !pwrite <span class="keyword">throughout</span> (##<span class="number">2</span> penable);</span><br><span class="line"><span class="keyword">endproperty</span>: p_read_during_burst_trans</span><br><span class="line"><span class="keyword">cover</span> <span class="keyword">property</span>(p_read_during_burst_trans);</span><br></pre></td></tr></table></figure>
<p><strong>5.发生对同一个地址的读操作再不间隔做写操作，再不间隔做读操作</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"> <span class="keyword">property</span> p_read_write_read_burst_trans;</span><br><span class="line">   <span class="keyword">logic</span>[<span class="number">31</span>:<span class="number">0</span>] addr;</span><br><span class="line">@(<span class="keyword">posedge</span> clk) (<span class="built_in">$rose</span>(penable) &amp;&amp; !pwrite, addr=paddr) |-&gt; (##<span class="number">2</span> (<span class="built_in">$rose</span>(penable) &amp;&amp; pwrite &amp;&amp; addr==paddr) ##<span class="number">2</span> (<span class="built_in">$rose</span>(penable) &amp;&amp; !pwrite &amp;&amp; addr==paddr) );</span><br><span class="line"> <span class="keyword">endproperty</span>: p_read_write_read_burst_trans</span><br><span class="line"> <span class="keyword">cover</span> <span class="keyword">property</span>(p_read_write_read_burst_trans);</span><br></pre></td></tr></table></figure>
<h2 id="仿真命令"><a href="#仿真命令" class="headerlink" title="仿真命令"></a>仿真命令</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">vsim -novopt -sv_seed random -assertdebug -assertcover -classdebug +UVM_TESTNAME=apb_single_transaction_test -l assertion<span class="variable">.log</span> work<span class="variable">.apb_tb</span></span><br></pre></td></tr></table></figure>
<h3 id="执行结果"><a href="#执行结果" class="headerlink" title="执行结果"></a>执行结果</h3><h4 id="assertion"><a href="#assertion" class="headerlink" title="assertion"></a>assertion</h4><p><img src="https://gitee.com/biongd/img/raw/master/img/20210803004043.png" alt="image-20210803004043117"></p>
<p>可以看到定义的7个并行断言</p>
<ul>
<li>pass count：真正通过property的，而不是空成功的（前置和后置seq都满足）</li>
<li>active count：当前后台有没有正在做检查的assertion</li>
<li>failure count：失败的property</li>
<li>peak memory：峰值的memory，当前a满足，就需要开个线程去评估b，如果下一拍还满足就再开一个线程，当覆盖多个周期时，线程的累计会消耗大量资源</li>
</ul>
<h4 id="日志"><a href="#日志" class="headerlink" title="日志"></a>日志</h4><p><img src="https://gitee.com/biongd/img/raw/master/img/20210803005728.png" alt="image-20210803005728575" style="zoom:80%;" /></p>
<p>可以直观的看到错误的数量，这也是为什么选择用`uvm_error进行打印！！！</p>
<h4 id="assertion波形"><a href="#assertion波形" class="headerlink" title="assertion波形"></a>assertion波形</h4><p><img src="https://gitee.com/biongd/img/raw/master/img/20210803010000.png" alt="image-20210803010000612"></p>
<p>断言检查的第4项：property p_pwdata_stable_during_trans_phase;</p>
<p>蓝点代表start：进入assert；黄点代表pass：在第二拍验证通过</p>
<h4 id="covergroup"><a href="#covergroup" class="headerlink" title="covergroup"></a>covergroup</h4><p>功能覆盖率</p>
<p><img src="https://gitee.com/biongd/img/raw/master/img/20210803010732.png" alt="image-20210803010732214"></p>
<h4 id="cover-directives"><a href="#cover-directives" class="headerlink" title="cover directives"></a>cover directives</h4><p>断言覆盖率</p>
<p><img src="https://gitee.com/biongd/img/raw/master/img/20210803011005.png" alt="image-20210803011005771"></p>
<h1 id="4-项目验证代码"><a href="#4-项目验证代码" class="headerlink" title="4. 项目验证代码"></a>4. 项目验证代码</h1><p>大概思路：</p>
<ul>
<li><p>VIP提供了沟通寄存器的master_agent，此时只需要建立寄存器模型，由adapter给agent的sequencer发送item</p>
<p>要思考一下寄存器的激励发送方式</p>
</li>
</ul>
<h2 id="寄存器模型（python生成）"><a href="#寄存器模型（python生成）" class="headerlink" title="寄存器模型（python生成）"></a>寄存器模型（python生成）</h2><ul>
<li><p><strong>slv_en_reg（4位，对应每个寄存器的使能）</strong></p>
<p>覆盖率的收集调用方法是固定搭配：sample（）方法+sample_values（）方法；</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">package</span> mcdf_rgm_pkg;</span><br><span class="line">  <span class="keyword">import</span> uvm_pkg::*;</span><br><span class="line">  <span class="meta">`<span class="meta-keyword">include</span> "uvm_macros.svh"</span></span><br><span class="line">  <span class="keyword">class</span> slv_en_reg <span class="keyword">extends</span> uvm_reg;</span><br><span class="line">    <span class="meta">`uvm_object_utils(slv_en_reg)</span></span><br><span class="line">    <span class="keyword">rand</span> uvm_reg_field en;</span><br><span class="line">    <span class="keyword">rand</span> uvm_reg_field reserved;</span><br><span class="line">    <span class="keyword">covergroup</span> value_cg;</span><br><span class="line">      option<span class="variable">.per_instance</span> = <span class="number">1</span>;</span><br><span class="line">      en: <span class="keyword">coverpoint</span> en<span class="variable">.value</span>[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line">      reserved: <span class="keyword">coverpoint</span> reserved<span class="variable">.value</span>[<span class="number">27</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">endgroup</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name = <span class="string">"slv_en_reg"</span>);</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.new</span>(name, <span class="number">32</span>, UVM_CVR_ALL);</span><br><span class="line">      <span class="keyword">void</span>'(set_coverage(UVM_CVR_FIELD_VALS));</span><br><span class="line">      <span class="keyword">if</span>(has_coverage(UVM_CVR_FIELD_VALS)) <span class="keyword">begin</span></span><br><span class="line">        value_cg = <span class="keyword">new</span>();</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">    <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> build();</span><br><span class="line">      en = uvm_reg_field::type_id::create(<span class="string">"en"</span>);</span><br><span class="line">      reserved = uvm_reg_field::type_id::create(<span class="string">"reserved"</span>);</span><br><span class="line">      en<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">4</span>, <span class="number">0</span>, <span class="string">"RW"</span>, <span class="number">0</span>, <span class="number">'h0</span>, <span class="number">1</span>, <span class="number">1</span>, <span class="number">0</span>);</span><br><span class="line">      reserved<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">28</span>, <span class="number">4</span>, <span class="string">"RO"</span>, <span class="number">0</span>, <span class="number">'h0</span>, <span class="number">1</span>, <span class="number">0</span>, <span class="number">0</span>);</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">void</span> sample(</span><br><span class="line">      uvm_reg_data_t data,</span><br><span class="line">      uvm_reg_data_t byte_en,</span><br><span class="line">      <span class="keyword">bit</span>            is_read,</span><br><span class="line">      uvm_reg_map    map</span><br><span class="line">    );</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.sample</span>(data, byte_en, is_read, map);</span><br><span class="line">      sample_values(); </span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">void</span> sample_values();</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.sample_values</span>();</span><br><span class="line">      <span class="keyword">if</span> (get_coverage(UVM_CVR_FIELD_VALS)) <span class="keyword">begin</span></span><br><span class="line">        value_cg<span class="variable">.sample</span>();</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">  <span class="keyword">endclass</span></span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>parity_err_clr_reg（4位，对应4个奇偶校验结果的状态寄存器，为1时擦除）</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> parity_err_clr_reg <span class="keyword">extends</span> uvm_reg;</span><br><span class="line">    <span class="meta">`uvm_object_utils(parity_err_clr_reg)</span></span><br><span class="line">    <span class="keyword">rand</span> uvm_reg_field err_clr;</span><br><span class="line">    <span class="keyword">rand</span> uvm_reg_field reserved;</span><br><span class="line">    <span class="keyword">covergroup</span> value_cg;</span><br><span class="line">      option<span class="variable">.per_instance</span> = <span class="number">1</span>;</span><br><span class="line">      err_clr: <span class="keyword">coverpoint</span> err_clr<span class="variable">.value</span>[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line">      reserved: <span class="keyword">coverpoint</span> reserved<span class="variable">.value</span>[<span class="number">27</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">endgroup</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name = <span class="string">"parity_err_clr_reg"</span>);</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.new</span>(name, <span class="number">32</span>, UVM_CVR_ALL);</span><br><span class="line">      <span class="keyword">void</span>'(set_coverage(UVM_CVR_FIELD_VALS));</span><br><span class="line">      <span class="keyword">if</span>(has_coverage(UVM_CVR_FIELD_VALS)) <span class="keyword">begin</span></span><br><span class="line">        value_cg = <span class="keyword">new</span>();</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">    <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> build();</span><br><span class="line">      err_clr = uvm_reg_field::type_id::create(<span class="string">"err_clr"</span>);</span><br><span class="line">      reserved = uvm_reg_field::type_id::create(<span class="string">"reserved"</span>);</span><br><span class="line">      err_clr<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">4</span>, <span class="number">0</span>, <span class="string">"RW"</span>, <span class="number">0</span>, <span class="number">'h0</span>, <span class="number">1</span>, <span class="number">1</span>, <span class="number">0</span>);</span><br><span class="line">      reserved<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">28</span>, <span class="number">4</span>, <span class="string">"RO"</span>, <span class="number">0</span>, <span class="number">'h0</span>, <span class="number">1</span>, <span class="number">0</span>, <span class="number">0</span>);</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"><span class="keyword">endclass</span></span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>slv_id_reg（32位，每个字节对应一个通道的ID，给到fomater）</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> slv_id_reg <span class="keyword">extends</span> uvm_reg;</span><br><span class="line">    <span class="meta">`uvm_object_utils(slv_id_reg)</span></span><br><span class="line">    <span class="keyword">rand</span> uvm_reg_field slv0_id;</span><br><span class="line">    <span class="keyword">rand</span> uvm_reg_field slv1_id;</span><br><span class="line">    <span class="keyword">rand</span> uvm_reg_field slv2_id;</span><br><span class="line">    <span class="keyword">rand</span> uvm_reg_field slv3_id;</span><br><span class="line">    <span class="keyword">covergroup</span> value_cg;</span><br><span class="line">      option<span class="variable">.per_instance</span> = <span class="number">1</span>;</span><br><span class="line">      slv0_id: <span class="keyword">coverpoint</span> slv0_id<span class="variable">.value</span>[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">      slv1_id: <span class="keyword">coverpoint</span> slv1_id<span class="variable">.value</span>[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">      slv2_id: <span class="keyword">coverpoint</span> slv2_id<span class="variable">.value</span>[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">      slv3_id: <span class="keyword">coverpoint</span> slv3_id<span class="variable">.value</span>[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">endgroup</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name = <span class="string">"slv_id_reg"</span>);</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.new</span>(name, <span class="number">32</span>, UVM_CVR_ALL);</span><br><span class="line">      <span class="keyword">void</span>'(set_coverage(UVM_CVR_FIELD_VALS));</span><br><span class="line">      <span class="keyword">if</span>(has_coverage(UVM_CVR_FIELD_VALS)) <span class="keyword">begin</span></span><br><span class="line">        value_cg = <span class="keyword">new</span>();</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">    <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> build();</span><br><span class="line">      slv0_id = uvm_reg_field::type_id::create(<span class="string">"slv0_id"</span>);</span><br><span class="line">      slv1_id = uvm_reg_field::type_id::create(<span class="string">"slv1_id"</span>);</span><br><span class="line">      slv2_id = uvm_reg_field::type_id::create(<span class="string">"slv2_id"</span>);</span><br><span class="line">      slv3_id = uvm_reg_field::type_id::create(<span class="string">"slv3_id"</span>);</span><br><span class="line">      slv0_id<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="string">"RW"</span>, <span class="number">0</span>, <span class="number">'h0</span>, <span class="number">1</span>, <span class="number">1</span>, <span class="number">0</span>);</span><br><span class="line">      slv1_id<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">8</span>, <span class="number">8</span>, <span class="string">"RW"</span>, <span class="number">0</span>, <span class="number">'h1</span>, <span class="number">1</span>, <span class="number">1</span>, <span class="number">0</span>);</span><br><span class="line">      slv2_id<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">8</span>, <span class="number">16</span>, <span class="string">"RW"</span>, <span class="number">0</span>, <span class="number">'h2</span>, <span class="number">1</span>, <span class="number">1</span>, <span class="number">0</span>);</span><br><span class="line">      slv3_id<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">8</span>, <span class="number">24</span>, <span class="string">"RW"</span>, <span class="number">0</span>, <span class="number">'h3</span>, <span class="number">1</span>, <span class="number">1</span>, <span class="number">0</span>);</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"><span class="keyword">endclass</span></span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>slv_len_reg(32位，每个字节对应一个通道的打包数据长度，给formater)</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> slv_len_reg <span class="keyword">extends</span> uvm_reg;</span><br><span class="line">  <span class="meta">`uvm_object_utils(slv_len_reg)</span></span><br><span class="line">  <span class="keyword">rand</span> uvm_reg_field slv0_len;</span><br><span class="line">  <span class="keyword">rand</span> uvm_reg_field slv1_len;</span><br><span class="line">  <span class="keyword">rand</span> uvm_reg_field slv2_len;</span><br><span class="line">  <span class="keyword">rand</span> uvm_reg_field slv3_len;</span><br><span class="line">  <span class="keyword">covergroup</span> value_cg;</span><br><span class="line">    option<span class="variable">.per_instance</span> = <span class="number">1</span>;</span><br><span class="line">    slv0_len: <span class="keyword">coverpoint</span> slv0_len<span class="variable">.value</span>[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">    slv1_len: <span class="keyword">coverpoint</span> slv1_len<span class="variable">.value</span>[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">    slv2_len: <span class="keyword">coverpoint</span> slv2_len<span class="variable">.value</span>[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">    slv3_len: <span class="keyword">coverpoint</span> slv3_len<span class="variable">.value</span>[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">  <span class="keyword">endgroup</span></span><br><span class="line">  <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name = <span class="string">"slv_len_reg"</span>);</span><br><span class="line">    <span class="keyword">super</span><span class="variable">.new</span>(name, <span class="number">32</span>, UVM_CVR_ALL);</span><br><span class="line">    <span class="keyword">void</span>'(set_coverage(UVM_CVR_FIELD_VALS));</span><br><span class="line">    <span class="keyword">if</span>(has_coverage(UVM_CVR_FIELD_VALS)) <span class="keyword">begin</span></span><br><span class="line">      value_cg = <span class="keyword">new</span>();</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">  <span class="keyword">endfunction</span></span><br><span class="line">  <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> build();</span><br><span class="line">    slv0_len = uvm_reg_field::type_id::create(<span class="string">"slv0_len"</span>);</span><br><span class="line">    slv1_len = uvm_reg_field::type_id::create(<span class="string">"slv1_len"</span>);</span><br><span class="line">    slv2_len = uvm_reg_field::type_id::create(<span class="string">"slv2_len"</span>);</span><br><span class="line">    slv3_len = uvm_reg_field::type_id::create(<span class="string">"slv3_len"</span>);</span><br><span class="line">    slv0_len<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">8</span>, <span class="number">0</span>, <span class="string">"RW"</span>, <span class="number">0</span>, <span class="number">'h0</span>, <span class="number">1</span>, <span class="number">1</span>, <span class="number">0</span>);</span><br><span class="line">    slv1_len<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">8</span>, <span class="number">8</span>, <span class="string">"RW"</span>, <span class="number">0</span>, <span class="number">'h0</span>, <span class="number">1</span>, <span class="number">1</span>, <span class="number">0</span>);</span><br><span class="line">    slv2_len<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">8</span>, <span class="number">16</span>, <span class="string">"RW"</span>, <span class="number">0</span>, <span class="number">'h0</span>, <span class="number">1</span>, <span class="number">1</span>, <span class="number">0</span>);</span><br><span class="line">    slv3_len<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">8</span>, <span class="number">24</span>, <span class="string">"RW"</span>, <span class="number">0</span>, <span class="number">'h0</span>, <span class="number">1</span>, <span class="number">1</span>, <span class="number">0</span>);</span><br><span class="line">  <span class="keyword">endfunction</span></span><br><span class="line"><span class="keyword">endclass</span></span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>slv_free_slot_reg（6位状态寄存器，复位值为32，记录slave_fifo的当前空余位）</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> slv0_free_slot_reg <span class="keyword">extends</span> uvm_reg;</span><br><span class="line">    <span class="meta">`uvm_object_utils(slv0_free_slot_reg)</span></span><br><span class="line">    <span class="keyword">rand</span> uvm_reg_field free_slot;</span><br><span class="line">    <span class="keyword">rand</span> uvm_reg_field reserved;</span><br><span class="line">    <span class="keyword">covergroup</span> value_cg;</span><br><span class="line">      option<span class="variable">.per_instance</span> = <span class="number">1</span>;</span><br><span class="line">      free_slot: <span class="keyword">coverpoint</span> free_slot<span class="variable">.value</span>[<span class="number">5</span>:<span class="number">0</span>];</span><br><span class="line">      reserved: <span class="keyword">coverpoint</span> reserved<span class="variable">.value</span>[<span class="number">25</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">endgroup</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name = <span class="string">"slv0_free_slot_reg"</span>);</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.new</span>(name, <span class="number">32</span>, UVM_CVR_ALL);</span><br><span class="line">      <span class="keyword">void</span>'(set_coverage(UVM_CVR_FIELD_VALS));</span><br><span class="line">      <span class="keyword">if</span>(has_coverage(UVM_CVR_FIELD_VALS)) <span class="keyword">begin</span></span><br><span class="line">        value_cg = <span class="keyword">new</span>();</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">    <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> build();</span><br><span class="line">      free_slot = uvm_reg_field::type_id::create(<span class="string">"free_slot"</span>);</span><br><span class="line">      reserved = uvm_reg_field::type_id::create(<span class="string">"reserved"</span>);</span><br><span class="line">      free_slot<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">6</span>, <span class="number">0</span>, <span class="string">"RO"</span>, <span class="number">0</span>, <span class="number">'h20</span>, <span class="number">1</span>, <span class="number">0</span>, <span class="number">0</span>);</span><br><span class="line">      reserved<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">26</span>, <span class="number">6</span>, <span class="string">"RO"</span>, <span class="number">0</span>, <span class="number">'h0</span>, <span class="number">1</span>, <span class="number">0</span>, <span class="number">0</span>);</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"><span class="keyword">endclass</span></span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>slv_parity_err_reg（1位状态寄存器，slave_Node输入数据的奇偶校验结果和输入的奇偶校验位不匹配时置1）</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> slv0_parity_err_reg <span class="keyword">extends</span> uvm_reg;</span><br><span class="line">    <span class="meta">`uvm_object_utils(slv0_parity_err_reg)</span></span><br><span class="line">    <span class="keyword">rand</span> uvm_reg_field parity_err;</span><br><span class="line">    <span class="keyword">rand</span> uvm_reg_field reserved;</span><br><span class="line">    <span class="keyword">covergroup</span> value_cg;</span><br><span class="line">      option<span class="variable">.per_instance</span> = <span class="number">1</span>;</span><br><span class="line">      parity_err: <span class="keyword">coverpoint</span> parity_err<span class="variable">.value</span>[<span class="number">0</span>:<span class="number">0</span>];</span><br><span class="line">      reserved: <span class="keyword">coverpoint</span> reserved<span class="variable">.value</span>[<span class="number">30</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">endgroup</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name = <span class="string">"slv0_parity_err_reg"</span>);</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.new</span>(name, <span class="number">32</span>, UVM_CVR_ALL);</span><br><span class="line">      <span class="keyword">void</span>'(set_coverage(UVM_CVR_FIELD_VALS));</span><br><span class="line">      <span class="keyword">if</span>(has_coverage(UVM_CVR_FIELD_VALS)) <span class="keyword">begin</span></span><br><span class="line">        value_cg = <span class="keyword">new</span>();</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">    <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> build();</span><br><span class="line">      parity_err = uvm_reg_field::type_id::create(<span class="string">"parity_err"</span>);</span><br><span class="line">      reserved = uvm_reg_field::type_id::create(<span class="string">"reserved"</span>);</span><br><span class="line">      parity_err<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">1</span>, <span class="number">0</span>, <span class="string">"RO"</span>, <span class="number">0</span>, <span class="number">'h0</span>, <span class="number">1</span>, <span class="number">0</span>, <span class="number">0</span>);</span><br><span class="line">      reserved<span class="variable">.configure</span>(<span class="keyword">this</span>, <span class="number">31</span>, <span class="number">1</span>, <span class="string">"RO"</span>, <span class="number">0</span>, <span class="number">'h0</span>, <span class="number">1</span>, <span class="number">0</span>, <span class="number">0</span>);</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">  <span class="keyword">endclass</span></span><br></pre></td></tr></table></figure>
<p>无论是6位的slv_freeslot寄存器，还是1位的slv_parity寄存器，都可以只声明一次类，然后通过例化创建多个寄存器对象</p>
<p>但是通过脚本创建寄存器的时候要将尽量统一化管理才行~</p>
</li>
<li><p><strong>寄存器模型</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> mcdf_rgm <span class="keyword">extends</span> uvm_reg_block;</span><br><span class="line">    <span class="meta">`uvm_object_utils(mcdf_rgm)</span></span><br><span class="line">    <span class="keyword">rand</span> slv_en_reg slv_en;</span><br><span class="line">    <span class="keyword">rand</span> parity_err_clr_reg parity_err_clr;</span><br><span class="line">    <span class="keyword">rand</span> slv_id_reg slv_id;</span><br><span class="line">    <span class="keyword">rand</span> slv_len_reg slv_len;</span><br><span class="line">    <span class="keyword">rand</span> slv0_free_slot_reg slv0_free_slot;</span><br><span class="line">    <span class="keyword">rand</span> slv1_free_slot_reg slv1_free_slot;</span><br><span class="line">    <span class="keyword">rand</span> slv2_free_slot_reg slv2_free_slot;</span><br><span class="line">    <span class="keyword">rand</span> slv3_free_slot_reg slv3_free_slot;</span><br><span class="line">    <span class="keyword">rand</span> slv0_parity_err_reg slv0_parity_err;</span><br><span class="line">    <span class="keyword">rand</span> slv1_parity_err_reg slv1_parity_err;</span><br><span class="line">    <span class="keyword">rand</span> slv2_parity_err_reg slv2_parity_err;</span><br><span class="line">    <span class="keyword">rand</span> slv3_parity_err_reg slv3_parity_err;</span><br><span class="line">    uvm_reg_map map;</span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">new</span>(<span class="keyword">string</span> name = <span class="string">"mcdf_rgm"</span>);</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.new</span>(name, UVM_NO_COVERAGE);</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">    <span class="keyword">virtual</span> <span class="keyword">function</span> <span class="keyword">void</span> build();</span><br><span class="line">      slv_en = slv_en_reg::type_id::create(<span class="string">"slv_en"</span>);</span><br><span class="line">      slv_en<span class="variable">.configure</span>(<span class="keyword">this</span>);</span><br><span class="line">      slv_en<span class="variable">.build</span>();</span><br><span class="line">      parity_err_clr = parity_err_clr_reg::type_id::create(<span class="string">"parity_err_clr"</span>);</span><br><span class="line">      parity_err_clr<span class="variable">.configure</span>(<span class="keyword">this</span>);</span><br><span class="line">      parity_err_clr<span class="variable">.build</span>();</span><br><span class="line">      slv_id = slv_id_reg::type_id::create(<span class="string">"slv_id"</span>);</span><br><span class="line">      slv_id<span class="variable">.configure</span>(<span class="keyword">this</span>);</span><br><span class="line">      slv_id<span class="variable">.build</span>();</span><br><span class="line">      slv_len = slv_len_reg::type_id::create(<span class="string">"slv_len"</span>);</span><br><span class="line">      slv_len<span class="variable">.configure</span>(<span class="keyword">this</span>);</span><br><span class="line">      slv_len<span class="variable">.build</span>();</span><br><span class="line">      slv0_free_slot = slv0_free_slot_reg::type_id::create(<span class="string">"slv0_free_slot"</span>);</span><br><span class="line">      slv0_free_slot<span class="variable">.configure</span>(<span class="keyword">this</span>);</span><br><span class="line">      slv0_free_slot<span class="variable">.build</span>();</span><br><span class="line">      ...<span class="comment">//slv1，slv2，slv3</span></span><br><span class="line">      slv0_parity_err = slv0_parity_err_reg::type_id::create(<span class="string">"slv0_parity_err"</span>);</span><br><span class="line">      slv0_parity_err<span class="variable">.configure</span>(<span class="keyword">this</span>);</span><br><span class="line">      slv0_parity_err<span class="variable">.build</span>();</span><br><span class="line">      ...<span class="comment">//slv1,slv2,slv3</span></span><br><span class="line">      map = create_map(<span class="string">"map"</span>, <span class="number">'h0</span>, <span class="number">4</span>, UVM_LITTLE_ENDIAN);</span><br><span class="line">      map<span class="variable">.add_reg</span>(slv_en, <span class="number">32'h00</span>, <span class="string">"RW"</span>);</span><br><span class="line">      map<span class="variable">.add_reg</span>(parity_err_clr, <span class="number">32'h04</span>, <span class="string">"RW"</span>);</span><br><span class="line">      map<span class="variable">.add_reg</span>(slv_id, <span class="number">32'h08</span>, <span class="string">"RW"</span>);</span><br><span class="line">      map<span class="variable">.add_reg</span>(slv_len, <span class="number">32'h0C</span>, <span class="string">"RW"</span>);</span><br><span class="line">      map<span class="variable">.add_reg</span>(slv0_free_slot, <span class="number">32'h80</span>, <span class="string">"RO"</span>);</span><br><span class="line">      map<span class="variable">.add_reg</span>(slv1_free_slot, <span class="number">32'h84</span>, <span class="string">"RO"</span>);</span><br><span class="line">      map<span class="variable">.add_reg</span>(slv2_free_slot, <span class="number">32'h88</span>, <span class="string">"RO"</span>);</span><br><span class="line">      map<span class="variable">.add_reg</span>(slv3_free_slot, <span class="number">32'h8C</span>, <span class="string">"RO"</span>);</span><br><span class="line">      map<span class="variable">.add_reg</span>(slv0_parity_err, <span class="number">32'h90</span>, <span class="string">"RO"</span>);</span><br><span class="line">      map<span class="variable">.add_reg</span>(slv1_parity_err, <span class="number">32'h94</span>, <span class="string">"RO"</span>);</span><br><span class="line">      map<span class="variable">.add_reg</span>(slv2_parity_err, <span class="number">32'h98</span>, <span class="string">"RO"</span>);</span><br><span class="line">      map<span class="variable">.add_reg</span>(slv3_parity_err, <span class="number">32'h9C</span>, <span class="string">"RO"</span>);</span><br><span class="line">      slv_en<span class="variable">.add_hdl_path_slice</span>(<span class="string">"ctrl_mem[0]"</span>, <span class="number">0</span>, <span class="number">32</span>);</span><br><span class="line">      parity_err_clr<span class="variable">.add_hdl_path_slice</span>(<span class="string">"ctrl_mem[1]"</span>, <span class="number">0</span>, <span class="number">32</span>);</span><br><span class="line">      slv_id<span class="variable">.add_hdl_path_slice</span>(<span class="string">"ctrl_mem[2]"</span>, <span class="number">0</span>, <span class="number">32</span>);</span><br><span class="line">      slv_len<span class="variable">.add_hdl_path_slice</span>(<span class="string">"ctrl_mem[3]"</span>, <span class="number">0</span>, <span class="number">32</span>);</span><br><span class="line">      slv0_free_slot<span class="variable">.add_hdl_path_slice</span>(<span class="string">"ro_mem[0]"</span>, <span class="number">0</span>, <span class="number">32</span>);</span><br><span class="line">      slv1_free_slot<span class="variable">.add_hdl_path_slice</span>(<span class="string">"ro_mem[1]"</span>, <span class="number">0</span>, <span class="number">32</span>);</span><br><span class="line">      slv2_free_slot<span class="variable">.add_hdl_path_slice</span>(<span class="string">"ro_mem[2]"</span>, <span class="number">0</span>, <span class="number">32</span>);</span><br><span class="line">      slv3_free_slot<span class="variable">.add_hdl_path_slice</span>(<span class="string">"ro_mem[3]"</span>, <span class="number">0</span>, <span class="number">32</span>);</span><br><span class="line">      slv0_parity_err<span class="variable">.add_hdl_path_slice</span>(<span class="string">"ro_mem[4]"</span>, <span class="number">0</span>, <span class="number">32</span>);</span><br><span class="line">      slv1_parity_err<span class="variable">.add_hdl_path_slice</span>(<span class="string">"ro_mem[5]"</span>, <span class="number">0</span>, <span class="number">32</span>);</span><br><span class="line">      slv2_parity_err<span class="variable">.add_hdl_path_slice</span>(<span class="string">"ro_mem[6]"</span>, <span class="number">0</span>, <span class="number">32</span>);</span><br><span class="line">      slv3_parity_err<span class="variable">.add_hdl_path_slice</span>(<span class="string">"ro_mem[7]"</span>, <span class="number">0</span>, <span class="number">32</span>);</span><br><span class="line">      add_hdl_path(<span class="string">"tb.dut.inst_reg_if"</span>);</span><br><span class="line">      lock_model();</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"><span class="comment">//输入通道号，返回formater要打包的长度</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">int</span> get_reg_field_length(<span class="keyword">int</span> ch);</span><br><span class="line">      <span class="keyword">int</span> fd;</span><br><span class="line">      <span class="keyword">case</span>(ch)</span><br><span class="line">        <span class="number">0</span>: fd = slv_len<span class="variable">.slv0_len</span><span class="variable">.get</span>();</span><br><span class="line">        <span class="number">1</span>: fd = slv_len<span class="variable">.slv1_len</span><span class="variable">.get</span>();</span><br><span class="line">        <span class="number">2</span>: fd = slv_len<span class="variable">.slv2_len</span><span class="variable">.get</span>();</span><br><span class="line">        <span class="number">3</span>: fd = slv_len<span class="variable">.slv3_len</span><span class="variable">.get</span>();</span><br><span class="line">        <span class="keyword">default</span>: <span class="meta">`uvm_error("TYPERR", $sformatf("channel number should not be %0d", ch))</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">      <span class="keyword">return</span> fd;</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"><span class="comment">//输入通道号，返回通道id</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">int</span> get_reg_field_id(<span class="keyword">int</span> ch);</span><br><span class="line">      <span class="keyword">int</span> fd;</span><br><span class="line">      <span class="keyword">case</span>(ch)</span><br><span class="line">        <span class="number">0</span>: fd = slv_id<span class="variable">.slv0_id</span><span class="variable">.get</span>();</span><br><span class="line">        <span class="number">1</span>: fd = slv_id<span class="variable">.slv1_id</span><span class="variable">.get</span>();</span><br><span class="line">        <span class="number">2</span>: fd = slv_id<span class="variable">.slv2_id</span><span class="variable">.get</span>();</span><br><span class="line">        <span class="number">3</span>: fd = slv_id<span class="variable">.slv3_id</span><span class="variable">.get</span>();</span><br><span class="line">        <span class="keyword">default</span>: <span class="meta">`uvm_error("TYPERR", $sformatf("channel number should not be %0d", ch))</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">      <span class="keyword">return</span> fd;</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"><span class="comment">//根据id，判断是哪个通道</span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">int</span> get_chnl_index(<span class="keyword">int</span> ch_id);</span><br><span class="line">      <span class="keyword">int</span> fd_id;</span><br><span class="line">      <span class="keyword">for</span>(<span class="keyword">int</span> i=<span class="number">0</span>; i&lt;<span class="number">4</span>; i++) <span class="keyword">begin</span></span><br><span class="line">        fd_id = get_reg_field_id(i);</span><br><span class="line">        <span class="keyword">if</span>(fd_id == ch_id)</span><br><span class="line">          <span class="keyword">return</span> i;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="meta">`uvm_error("CHIDERR", $sformatf("unrecognized channel ID and could not find the corresponding channel index", ch_id))</span></span><br><span class="line">      <span class="keyword">return</span> -<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">  <span class="keyword">endclass</span></span><br><span class="line"><span class="keyword">endpackage</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<h2 id="验证顶层"><a href="#验证顶层" class="headerlink" title="验证顶层"></a>验证顶层</h2><h3 id="1-refmod"><a href="#1-refmod" class="headerlink" title="1. refmod"></a>1. refmod</h3><p><img src="https://gitee.com/biongd/img/raw/master/img/20210727205241.png" alt="image-20210727205241147" style="zoom:67%;" /></p>
<p>区别于上面没有使用寄存器模型的refmod，uvm中可以直接从寄存器模型中获取各寄存器域的值！！！</p>
<p>调用寄存器内部定义的任务获取数据进行打包的通道和数据包长度</p>
<p><code>rgm.get_reg_field_length(ch)</code></p>
<p><code>rgm.get_reg_field_id(ch)</code></p>
<p>此时只需要从</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> mcdf_refmod <span class="keyword">extends</span> uvm_component;</span><br><span class="line">    mcdf_rgm rgm;</span><br><span class="line">    uvm_blocking_get_peek_port <span class="variable">#(chnl_mon_trans)</span> in_bgpk_ports[<span class="number">4</span>];</span><br><span class="line">    uvm_tlm_analysis_fifo <span class="variable">#(fmt_trans)</span> out_tlm_fifos[<span class="number">4</span>];</span><br><span class="line"></span><br><span class="line">    <span class="meta">`uvm_component_utils(mcdf_refmod) </span></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">new</span> (<span class="keyword">string</span> name = <span class="string">"mcdf_refmod"</span>, uvm_component parent);</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.new</span>(name, parent);</span><br><span class="line">      <span class="keyword">foreach</span>(in_bgpk_ports[i]) in_bgpk_ports[i] = <span class="keyword">new</span>(<span class="built_in">$sformatf</span>(<span class="string">"in_bgpk_ports[%0d]"</span>, i), <span class="keyword">this</span>);</span><br><span class="line">      <span class="keyword">foreach</span>(out_tlm_fifos[i]) out_tlm_fifos[i] = <span class="keyword">new</span>(<span class="built_in">$sformatf</span>(<span class="string">"out_tlm_fifos[%0d]"</span>, i), <span class="keyword">this</span>);</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">void</span> build_phase(uvm_phase phase);</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.build_phase</span>(phase);</span><br><span class="line">      <span class="keyword">if</span>(!uvm_config_db<span class="variable">#(mcdf_rgm)::get(this,"","rgm", rgm))</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="meta">`uvm_fatal("GETRGM","cannot get RGM handle from config DB")</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> run_phase(uvm_phase phase);</span><br><span class="line">      <span class="keyword">fork</span></span><br><span class="line">        do_packet(<span class="number">0</span>);</span><br><span class="line">        do_packet(<span class="number">1</span>);</span><br><span class="line">        do_packet(<span class="number">2</span>);</span><br><span class="line">        do_packet(<span class="number">3</span>);</span><br><span class="line">      <span class="keyword">join</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> do_packet(<span class="keyword">int</span> ch);</span><br><span class="line">      fmt_trans ot;</span><br><span class="line">      chnl_mon_trans it;</span><br><span class="line">      <span class="keyword">forever</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">this</span><span class="variable">.in_bgpk_ports</span>[ch]<span class="variable">.peek</span>(it);</span><br><span class="line">        ot = <span class="keyword">new</span>();</span><br><span class="line">        ot<span class="variable">.length</span> = rgm<span class="variable">.get_reg_field_length</span>(ch);</span><br><span class="line">        ot<span class="variable">.ch_id</span> = rgm<span class="variable">.get_reg_field_id</span>(ch);</span><br><span class="line">        ot<span class="variable">.data</span> = <span class="keyword">new</span>[ot<span class="variable">.length</span>+<span class="number">3</span>];</span><br><span class="line">        <span class="keyword">foreach</span>(ot<span class="variable">.data</span>[m]) <span class="keyword">begin</span></span><br><span class="line">          <span class="keyword">if</span>(m == <span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">            ot<span class="variable">.data</span>[m] = (ot<span class="variable">.ch_id</span>&lt;&lt;<span class="number">24</span>) + (ot<span class="variable">.length</span>&lt;&lt;<span class="number">16</span>);</span><br><span class="line">            ot<span class="variable">.parity</span> = ot<span class="variable">.data</span>[m];</span><br><span class="line">          <span class="keyword">end</span> </span><br><span class="line">          <span class="keyword">else</span> <span class="keyword">if</span>(m == ot<span class="variable">.data</span><span class="variable">.size</span>()-<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            ot<span class="variable">.data</span>[m] = ot<span class="variable">.parity</span>;</span><br><span class="line">          <span class="keyword">end</span></span><br><span class="line">          <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">this</span><span class="variable">.in_bgpk_ports</span>[ch]<span class="variable">.get</span>(it);</span><br><span class="line">            ot<span class="variable">.data</span>[m] = it<span class="variable">.data</span>;</span><br><span class="line">            ot<span class="variable">.parity</span> ^= it<span class="variable">.data</span>;</span><br><span class="line">          <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">this</span><span class="variable">.out_tlm_fifos</span>[ch]<span class="variable">.put</span>(ot);</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line">  <span class="keyword">endclass</span>: mcdf_refmod</span><br></pre></td></tr></table></figure>
<h3 id="2-scordboard"><a href="#2-scordboard" class="headerlink" title="2. scordboard"></a>2. scordboard</h3><p>在scordboard中例化参考模型，scoreboard，monitor，refmod之间使用tlm端口或tlm管道建立连接。</p>
<ul>
<li><p>do_data_compare()：发送到通道的激励</p>
<p>寄存器模型内部定义的get_chnl_index方法，可以根据fmt_monitor的transcation中的ch_id属性进行转换，得到这个fmt_trans是哪一个通道；</p>
<p>在该通道的out_tlm_fifo中取出打包好的fmt_trans和fmt_tlm_fifo中的trans进行对比</p>
</li>
<li></li>
</ul>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">class</span> mcdf_checker <span class="keyword">extends</span> uvm_scoreboard;</span><br><span class="line">    <span class="keyword">local</span> <span class="keyword">int</span> err_count;</span><br><span class="line">    <span class="keyword">local</span> <span class="keyword">int</span> total_count;</span><br><span class="line">    <span class="keyword">local</span> <span class="keyword">int</span> chnl_count[<span class="number">4</span>];</span><br><span class="line">    <span class="keyword">local</span> <span class="keyword">virtual</span> chnl_intf chnl_vifs[<span class="number">4</span>]; </span><br><span class="line">    <span class="keyword">local</span> <span class="keyword">virtual</span> mcdf_intf mcdf_vif;</span><br><span class="line">    <span class="keyword">local</span> mcdf_refmod refmod;</span><br><span class="line">    mcdf_rgm rgm;</span><br><span class="line"></span><br><span class="line">    uvm_tlm_analysis_fifo <span class="variable">#(chnl_mon_trans)</span> chnl_tlm_fifos[<span class="number">4</span>];</span><br><span class="line">    uvm_tlm_analysis_fifo <span class="variable">#(fmt_trans)</span> fmt_tlm_fifo;</span><br><span class="line"></span><br><span class="line">    uvm_blocking_get_port <span class="variable">#(fmt_trans)</span> exp_bg_ports[<span class="number">4</span>];</span><br><span class="line"></span><br><span class="line">    <span class="meta">`uvm_component_utils(mcdf_checker)</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">new</span> (<span class="keyword">string</span> name = <span class="string">"mcdf_checker"</span>, uvm_component parent);</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.new</span>(name, parent);</span><br><span class="line">      <span class="keyword">this</span><span class="variable">.err_count</span> = <span class="number">0</span>;</span><br><span class="line">      <span class="keyword">this</span><span class="variable">.total_count</span> = <span class="number">0</span>;</span><br><span class="line">      <span class="keyword">foreach</span>(<span class="keyword">this</span><span class="variable">.chnl_count</span>[i]) <span class="keyword">this</span><span class="variable">.chnl_count</span>[i] = <span class="number">0</span>;</span><br><span class="line">      <span class="keyword">foreach</span>(chnl_tlm_fifos[i]) chnl_tlm_fifos[i] = <span class="keyword">new</span>(<span class="built_in">$sformatf</span>(<span class="string">"chnl_tlm_fifos[%0d]"</span>, i), <span class="keyword">this</span>);</span><br><span class="line">      fmt_tlm_fifo = <span class="keyword">new</span>(<span class="string">"fmt_tlm_fifo"</span>, <span class="keyword">this</span>);</span><br><span class="line">      <span class="keyword">foreach</span>(exp_bg_ports[i]) exp_bg_ports[i] = <span class="keyword">new</span>(<span class="built_in">$sformatf</span>(<span class="string">"exp_bg_ports[%0d]"</span>, i), <span class="keyword">this</span>);</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">void</span> build_phase(uvm_phase phase);</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.build_phase</span>(phase);</span><br><span class="line">      <span class="comment">// get virtual interface</span></span><br><span class="line">      <span class="keyword">if</span>(!uvm_config_db<span class="variable">#(virtual mcdf_intf)::get(this,"","mcdf_vif", mcdf_vif))</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="meta">`uvm_fatal("GETVIF","cannot get vif handle from config DB")</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">foreach</span>(chnl_vifs[i]) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!uvm_config_db<span class="variable">#(virtual chnl_intf)::get(this,"",$sformatf("chnl_vifs[%0d]",i), chnl_vifs[i]))</span> <span class="keyword">begin</span></span><br><span class="line">          <span class="meta">`uvm_fatal("GETVIF","cannot get vif handle from config DB")</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">if</span>(!uvm_config_db<span class="variable">#(mcdf_rgm)::get(this,"","rgm", rgm))</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="meta">`uvm_fatal("GETRGM","cannot get RGM handle from config DB")</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">this</span><span class="variable">.refmod</span> = mcdf_refmod::type_id::create(<span class="string">"refmod"</span>, <span class="keyword">this</span>);</span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">void</span> connect_phase(uvm_phase phase);</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.connect_phase</span>(phase);</span><br><span class="line">      <span class="keyword">foreach</span>(refmod<span class="variable">.in_bgpk_ports</span>[i]) refmod<span class="variable">.in_bgpk_ports</span>[i]<span class="variable">.connect</span>(chnl_tlm_fifos[i]<span class="variable">.blocking_get_peek_export</span>);</span><br><span class="line">      <span class="keyword">foreach</span>(exp_bg_ports[i]) <span class="keyword">begin</span></span><br><span class="line">        exp_bg_ports[i]<span class="variable">.connect</span>(refmod<span class="variable">.out_tlm_fifos</span>[i]<span class="variable">.blocking_get_export</span>);</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> run_phase(uvm_phase phase);</span><br><span class="line">      <span class="keyword">fork</span></span><br><span class="line">        <span class="keyword">this</span><span class="variable">.do_channel_disable_check</span>(<span class="number">0</span>);</span><br><span class="line">        <span class="keyword">this</span><span class="variable">.do_channel_disable_check</span>(<span class="number">1</span>);</span><br><span class="line">        <span class="keyword">this</span><span class="variable">.do_channel_disable_check</span>(<span class="number">2</span>);</span><br><span class="line">        <span class="keyword">this</span><span class="variable">.do_channel_disable_check</span>(<span class="number">3</span>);</span><br><span class="line">        <span class="keyword">this</span><span class="variable">.do_data_compare</span>();</span><br><span class="line">      <span class="keyword">join</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> do_data_compare();</span><br><span class="line">      fmt_trans expt, mont;</span><br><span class="line">      <span class="keyword">bit</span> cmp;</span><br><span class="line">      <span class="keyword">int</span> ch_idx;</span><br><span class="line">      <span class="keyword">forever</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">this</span><span class="variable">.fmt_tlm_fifo</span><span class="variable">.get</span>(mont);</span><br><span class="line">        ch_idx = <span class="keyword">this</span><span class="variable">.rgm</span><span class="variable">.get_chnl_index</span>(mont<span class="variable">.ch_id</span>);</span><br><span class="line">        <span class="keyword">this</span><span class="variable">.exp_bg_ports</span>[ch_idx]<span class="variable">.get</span>(expt);</span><br><span class="line">        cmp = mont<span class="variable">.compare</span>(expt);   </span><br><span class="line">        <span class="keyword">this</span><span class="variable">.total_count</span>++;</span><br><span class="line">        <span class="keyword">this</span><span class="variable">.chnl_count</span>[ch_idx]++;</span><br><span class="line">        <span class="keyword">if</span>(cmp == <span class="number">0</span>) <span class="keyword">begin</span></span><br><span class="line">          <span class="keyword">this</span><span class="variable">.err_count</span>++; #<span class="number">1</span>ns;</span><br><span class="line">          <span class="meta">`uvm_info("[CMPERR]", $sformatf("monitored formatter data packet:\n %s", mont.sprint()), UVM_MEDIUM)</span></span><br><span class="line">          <span class="meta">`uvm_info("[CMPERR]", $sformatf("expected formatter data packet:\n %s", expt.sprint()), UVM_MEDIUM)</span></span><br><span class="line">          <span class="meta">`uvm_error("[CMPERR]", $sformatf("%0dth times comparing but failed! MCDF monitored output packet is different with reference model output", this.total_count))</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">          <span class="meta">`uvm_info("[CMPSUC]",$sformatf("%0dth times comparing and succeeded! MCDF monitored output packet is the same with reference model output", this.total_count), UVM_LOW)</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">task</span> do_channel_disable_check(<span class="keyword">int</span> id);</span><br><span class="line">      <span class="keyword">forever</span> <span class="keyword">begin</span></span><br><span class="line">        @(<span class="keyword">posedge</span> <span class="keyword">this</span><span class="variable">.mcdf_vif</span><span class="variable">.clk</span> <span class="keyword">iff</span> (<span class="keyword">this</span><span class="variable">.mcdf_vif</span><span class="variable">.rstn</span> &amp;&amp; <span class="keyword">this</span><span class="variable">.mcdf_vif</span><span class="variable">.mon_ck</span><span class="variable">.chnl_en</span>[id]===<span class="number">0</span>));</span><br><span class="line">        <span class="keyword">if</span>(<span class="keyword">this</span><span class="variable">.chnl_vifs</span>[id]<span class="variable">.mon_ck</span><span class="variable">.ch_valid</span>===<span class="number">1</span> &amp;&amp; <span class="keyword">this</span><span class="variable">.chnl_vifs</span>[id]<span class="variable">.mon_ck</span><span class="variable">.ch_wait</span>===<span class="number">0</span>)</span><br><span class="line">          <span class="meta">`uvm_error("[CHKERR]", "ERROR! when channel disabled, wait signal low when valid high") </span></span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endtask</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">function</span> <span class="keyword">void</span> report_phase(uvm_phase phase);</span><br><span class="line">      <span class="keyword">string</span> s;</span><br><span class="line">      <span class="keyword">super</span><span class="variable">.report_phase</span>(phase);</span><br><span class="line">      s = <span class="string">"\n---------------------------------------------------------------\n"</span>;</span><br><span class="line">      s = &#123;s, <span class="string">"CHECKER SUMMARY \n"</span>&#125;; </span><br><span class="line">      s = &#123;s, <span class="built_in">$sformatf</span>(<span class="string">"total comparison count: %0d \n"</span>, <span class="keyword">this</span><span class="variable">.total_count</span>)&#125;; </span><br><span class="line">      <span class="keyword">foreach</span>(<span class="keyword">this</span><span class="variable">.chnl_count</span>[i]) s = &#123;s, <span class="built_in">$sformatf</span>(<span class="string">" channel[%0d] comparison count: %0d \n"</span>, i, <span class="keyword">this</span><span class="variable">.chnl_count</span>[i])&#125;;</span><br><span class="line">      s = &#123;s, <span class="built_in">$sformatf</span>(<span class="string">"total error count: %0d \n"</span>, <span class="keyword">this</span><span class="variable">.err_count</span>)&#125;; </span><br><span class="line">      <span class="keyword">foreach</span>(<span class="keyword">this</span><span class="variable">.chnl_tlm_fifos</span>[i]) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(<span class="keyword">this</span><span class="variable">.chnl_tlm_fifos</span>[i]<span class="variable">.size</span>() != <span class="number">0</span>)</span><br><span class="line">          s = &#123;s, <span class="built_in">$sformatf</span>(<span class="string">"WARNING:: chnl_tlm_fifos[%0d] is not empty! size = %0d \n"</span>, i, <span class="keyword">this</span><span class="variable">.chnl_tlm_fifos</span>[i]<span class="variable">.size</span>())&#125;; </span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">if</span>(<span class="keyword">this</span><span class="variable">.fmt_tlm_fifo</span><span class="variable">.size</span>() != <span class="number">0</span>)</span><br><span class="line">          s = &#123;s, <span class="built_in">$sformatf</span>(<span class="string">"WARNING:: fmt_tlm_fifo is not empty! size = %0d \n"</span>, <span class="keyword">this</span><span class="variable">.fmt_tlm_fifo</span><span class="variable">.size</span>())&#125;; </span><br><span class="line">      s = &#123;s, <span class="string">"---------------------------------------------------------------\n"</span>&#125;;</span><br><span class="line">      <span class="meta">`uvm_info(get_type_name(), s, UVM_LOW)</span></span><br><span class="line">    <span class="keyword">endfunction</span></span><br><span class="line">  <span class="keyword">endclass</span>: mcdf_checker</span><br></pre></td></tr></table></figure>

      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      
        <div class="post-tags">
          
            <a href="/tags/%E6%95%B0%E5%AD%97IC/" rel="tag"># 数字IC</a>
          
        </div>
      

      
      
      

      
        <div class="post-nav">
          <div class="post-nav-next post-nav-item">
            
              <a href="/2020/07/30/%E8%A7%A3%E9%87%8A%E5%9E%8B%E5%92%8C%E7%BC%96%E8%AF%91%E5%9E%8B%E8%AF%AD%E8%A8%80%E7%9A%84%E5%8C%BA%E5%88%AB/" rel="next" title="解释型和编译型语言的区别">
                <i class="fa fa-chevron-left"></i> 解释型和编译型语言的区别
              </a>
            
          </div>

          <span class="post-nav-divider"></span>

          <div class="post-nav-prev post-nav-item">
            
              <a href="/2020/07/31/python-%E6%AD%A3%E5%88%99%E8%A1%A8%E8%BE%BE/" rel="prev" title="正则表达式-python">
                正则表达式-python <i class="fa fa-chevron-right"></i>
              </a>
            
          </div>
        </div>
      

      
      
    </footer>
  </div>
  
  
  
  </article>



    <div class="post-spread">
      
    </div>
  </div>


          </div>
          


          

  



        </div>
        
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    
    <div class="sidebar-inner">

      

      
        <ul class="sidebar-nav motion-element">
          <li class="sidebar-nav-toc sidebar-nav-active" data-target="post-toc-wrap">
            文章目录
          </li>
          <li class="sidebar-nav-overview" data-target="site-overview-wrap">
            站点概览
          </li>
        </ul>
      

      <section class="site-overview-wrap sidebar-panel">
        <div class="site-overview">
          <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
            
              <img class="site-author-image" itemprop="image"
                src="/images/avatar.png"
                alt="xujunjie'blog" />
            
              <p class="site-author-name" itemprop="name">xujunjie'blog</p>
              <p class="site-description motion-element" itemprop="description">使一个人有限的生命更加有效也即等于延长了人的生命</p>
          </div>

          <nav class="site-state motion-element">

            
              <div class="site-state-item site-state-posts">
              
                <a href="/archives/%7C%7C%20archive">
              
                  <span class="site-state-item-count">75</span>
                  <span class="site-state-item-name">日志</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-categories">
                <a href="/categories/index.html">
                  <span class="site-state-item-count">14</span>
                  <span class="site-state-item-name">分类</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-tags">
                <a href="/tags/index.html">
                  <span class="site-state-item-count">33</span>
                  <span class="site-state-item-name">标签</span>
                </a>
              </div>
            

          </nav>

          

          

          
          

          
          

          

        </div>
      </section>

      
      <!--noindex-->
        <section class="post-toc-wrap motion-element sidebar-panel sidebar-panel-active">
          <div class="post-toc">

            
              
            

            
              <div class="post-toc-content"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#1-MCDF设计更新"><span class="nav-text">1. MCDF设计更新</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#1-1-结构更新"><span class="nav-text">1.1 结构更新</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#1-2-接口变化"><span class="nav-text">1.2 接口变化</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#slave-node接口"><span class="nav-text">slave node接口</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#register接口-AMBA-APB标准总线"><span class="nav-text">register接口(AMBA APB标准总线)</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#formatter接口"><span class="nav-text">formatter接口</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#1-3-时序更新"><span class="nav-text">1.3 时序更新</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#slave-node接口时序"><span class="nav-text">slave node接口时序</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#formatter数据包格式以及接口时序"><span class="nav-text">formatter数据包格式以及接口时序</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#寄存器更新"><span class="nav-text">寄存器更新</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#1-4-设计代码"><span class="nav-text">1.4 设计代码</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#slave-node"><span class="nav-text">slave_node</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#arbiter"><span class="nav-text">arbiter</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#formater"><span class="nav-text">formater</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2-UVM验证环境更新策略"><span class="nav-text">2. UVM验证环境更新策略</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#2-1-组件更新"><span class="nav-text">2.1 组件更新</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-2-环境更新"><span class="nav-text">2.2 环境更新</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-3-测试更新"><span class="nav-text">2.3 测试更新</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#2-4-环境复用和序列复用"><span class="nav-text">2.4 环境复用和序列复用</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#3-VIP"><span class="nav-text">3. VIP</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#3-1-APB的VIP"><span class="nav-text">3.1 APB的VIP</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#transcation-和-sequence"><span class="nav-text">transcation 和 sequence</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#apb-transfer-sv"><span class="nav-text">apb_transfer.sv</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#底层apb-master-sequence"><span class="nav-text">底层apb_master_sequence</span></a></li></ol></li><li class="nav-item nav-level-3"><a class="nav-link" href="#apb-test"><span class="nav-text">apb_test</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#apb-base-test-sequence"><span class="nav-text">apb_base_test_sequence</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#apb-single-transaction-sequence类"><span class="nav-text">apb_single_transaction_sequence类</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#3-2-APB协议的断言检查和断言覆盖率"><span class="nav-text">3.2 APB协议的断言检查和断言覆盖率</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#断言检查："><span class="nav-text">断言检查：</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#断言覆盖率"><span class="nav-text">断言覆盖率</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#仿真命令"><span class="nav-text">仿真命令</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#执行结果"><span class="nav-text">执行结果</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#assertion"><span class="nav-text">assertion</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#日志"><span class="nav-text">日志</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#assertion波形"><span class="nav-text">assertion波形</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#covergroup"><span class="nav-text">covergroup</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#cover-directives"><span class="nav-text">cover directives</span></a></li></ol></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#4-项目验证代码"><span class="nav-text">4. 项目验证代码</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#寄存器模型（python生成）"><span class="nav-text">寄存器模型（python生成）</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#验证顶层"><span class="nav-text">验证顶层</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-refmod"><span class="nav-text">1. refmod</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-scordboard"><span class="nav-text">2. scordboard</span></a></li></ol></li></ol></li></ol></div>
            

          </div>
        </section>
      <!--/noindex-->
      

      
        <div class="back-to-top">
          <i class="fa fa-arrow-up"></i>
          
        </div>
      

    </div>
  </aside>


        
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <div class="copyright">&copy; <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">xujunjie'blog</span>

  
</div>


  <div class="powered-by">由 <a class="theme-link" target="_blank" href="https://hexo.io">Hexo</a> 强力驱动</div>



  <span class="post-meta-divider">|</span>



  <div class="theme-info">主题 &mdash; <a class="theme-link" target="_blank" href="https://github.com/iissnan/hexo-theme-next">NexT.Gemini</a> v5.1.4</div>




        







        
      </div>
    </footer>

    

    

  </div>

  

<script type="text/javascript">
  if (Object.prototype.toString.call(window.Promise) !== '[object Function]') {
    window.Promise = null;
  }
</script>









  












  
  
    <script type="text/javascript" src="/lib/jquery/index.js?v=2.1.3"></script>
  

  
  
    <script type="text/javascript" src="/lib/fastclick/lib/fastclick.min.js?v=1.0.6"></script>
  

  
  
    <script type="text/javascript" src="/lib/jquery_lazyload/jquery.lazyload.js?v=1.9.7"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/fancybox/source/jquery.fancybox.pack.js?v=2.1.5"></script>
  


  


  <script type="text/javascript" src="/js/src/utils.js?v=5.1.4"></script>

  <script type="text/javascript" src="/js/src/motion.js?v=5.1.4"></script>


  
  <script src='https://unpkg.com/mermaid@7.1.2/dist/mermaid.min.js'></script>
  <script>
    if (window.mermaid) {
      mermaid.initialize("");
    }
  </script>


  
  


  <script type="text/javascript" src="/js/src/affix.js?v=5.1.4"></script>

  <script type="text/javascript" src="/js/src/schemes/pisces.js?v=5.1.4"></script>



  
  <script type="text/javascript" src="/js/src/scrollspy.js?v=5.1.4"></script>
<script type="text/javascript" src="/js/src/post-details.js?v=5.1.4"></script>



  


  <script type="text/javascript" src="/js/src/bootstrap.js?v=5.1.4"></script>



  


  




	





  





  












  

  <script type="text/javascript">
    // Popup Window;
    var isfetched = false;
    var isXml = true;
    // Search DB path;
    var search_path = "./public/search.xml";
    if (search_path.length === 0) {
      search_path = "search.xml";
    } else if (/json$/i.test(search_path)) {
      isXml = false;
    }
    var path = "/" + search_path;
    // monitor main search box;

    var onPopupClose = function (e) {
      $('.popup').hide();
      $('#local-search-input').val('');
      $('.search-result-list').remove();
      $('#no-result').remove();
      $(".local-search-pop-overlay").remove();
      $('body').css('overflow', '');
    }

    function proceedsearch() {
      $("body")
        .append('<div class="search-popup-overlay local-search-pop-overlay"></div>')
        .css('overflow', 'hidden');
      $('.search-popup-overlay').click(onPopupClose);
      $('.popup').toggle();
      var $localSearchInput = $('#local-search-input');
      $localSearchInput.attr("autocapitalize", "none");
      $localSearchInput.attr("autocorrect", "off");
      $localSearchInput.focus();
    }

    // search function;
    var searchFunc = function(path, search_id, content_id) {
      'use strict';

      // start loading animation
      $("body")
        .append('<div class="search-popup-overlay local-search-pop-overlay">' +
          '<div id="search-loading-icon">' +
          '<i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>' +
          '</div>' +
          '</div>')
        .css('overflow', 'hidden');
      $("#search-loading-icon").css('margin', '20% auto 0 auto').css('text-align', 'center');

      $.ajax({
        url: path,
        dataType: isXml ? "xml" : "json",
        async: true,
        success: function(res) {
          // get the contents from search data
          isfetched = true;
          $('.popup').detach().appendTo('.header-inner');
          var datas = isXml ? $("entry", res).map(function() {
            return {
              title: $("title", this).text(),
              content: $("content",this).text(),
              url: $("url" , this).text()
            };
          }).get() : res;
          var input = document.getElementById(search_id);
          var resultContent = document.getElementById(content_id);
          var inputEventFunction = function() {
            var searchText = input.value.trim().toLowerCase();
            var keywords = searchText.split(/[\s\-]+/);
            if (keywords.length > 1) {
              keywords.push(searchText);
            }
            var resultItems = [];
            if (searchText.length > 0) {
              // perform local searching
              datas.forEach(function(data) {
                var isMatch = false;
                var hitCount = 0;
                var searchTextCount = 0;
                var title = data.title.trim();
                var titleInLowerCase = title.toLowerCase();
                var content = data.content.trim().replace(/<[^>]+>/g,"");
                var contentInLowerCase = content.toLowerCase();
                var articleUrl = decodeURIComponent(data.url);
                var indexOfTitle = [];
                var indexOfContent = [];
                // only match articles with not empty titles
                if(title != '') {
                  keywords.forEach(function(keyword) {
                    function getIndexByWord(word, text, caseSensitive) {
                      var wordLen = word.length;
                      if (wordLen === 0) {
                        return [];
                      }
                      var startPosition = 0, position = [], index = [];
                      if (!caseSensitive) {
                        text = text.toLowerCase();
                        word = word.toLowerCase();
                      }
                      while ((position = text.indexOf(word, startPosition)) > -1) {
                        index.push({position: position, word: word});
                        startPosition = position + wordLen;
                      }
                      return index;
                    }

                    indexOfTitle = indexOfTitle.concat(getIndexByWord(keyword, titleInLowerCase, false));
                    indexOfContent = indexOfContent.concat(getIndexByWord(keyword, contentInLowerCase, false));
                  });
                  if (indexOfTitle.length > 0 || indexOfContent.length > 0) {
                    isMatch = true;
                    hitCount = indexOfTitle.length + indexOfContent.length;
                  }
                }

                // show search results

                if (isMatch) {
                  // sort index by position of keyword

                  [indexOfTitle, indexOfContent].forEach(function (index) {
                    index.sort(function (itemLeft, itemRight) {
                      if (itemRight.position !== itemLeft.position) {
                        return itemRight.position - itemLeft.position;
                      } else {
                        return itemLeft.word.length - itemRight.word.length;
                      }
                    });
                  });

                  // merge hits into slices

                  function mergeIntoSlice(text, start, end, index) {
                    var item = index[index.length - 1];
                    var position = item.position;
                    var word = item.word;
                    var hits = [];
                    var searchTextCountInSlice = 0;
                    while (position + word.length <= end && index.length != 0) {
                      if (word === searchText) {
                        searchTextCountInSlice++;
                      }
                      hits.push({position: position, length: word.length});
                      var wordEnd = position + word.length;

                      // move to next position of hit

                      index.pop();
                      while (index.length != 0) {
                        item = index[index.length - 1];
                        position = item.position;
                        word = item.word;
                        if (wordEnd > position) {
                          index.pop();
                        } else {
                          break;
                        }
                      }
                    }
                    searchTextCount += searchTextCountInSlice;
                    return {
                      hits: hits,
                      start: start,
                      end: end,
                      searchTextCount: searchTextCountInSlice
                    };
                  }

                  var slicesOfTitle = [];
                  if (indexOfTitle.length != 0) {
                    slicesOfTitle.push(mergeIntoSlice(title, 0, title.length, indexOfTitle));
                  }

                  var slicesOfContent = [];
                  while (indexOfContent.length != 0) {
                    var item = indexOfContent[indexOfContent.length - 1];
                    var position = item.position;
                    var word = item.word;
                    // cut out 100 characters
                    var start = position - 20;
                    var end = position + 80;
                    if(start < 0){
                      start = 0;
                    }
                    if (end < position + word.length) {
                      end = position + word.length;
                    }
                    if(end > content.length){
                      end = content.length;
                    }
                    slicesOfContent.push(mergeIntoSlice(content, start, end, indexOfContent));
                  }

                  // sort slices in content by search text's count and hits' count

                  slicesOfContent.sort(function (sliceLeft, sliceRight) {
                    if (sliceLeft.searchTextCount !== sliceRight.searchTextCount) {
                      return sliceRight.searchTextCount - sliceLeft.searchTextCount;
                    } else if (sliceLeft.hits.length !== sliceRight.hits.length) {
                      return sliceRight.hits.length - sliceLeft.hits.length;
                    } else {
                      return sliceLeft.start - sliceRight.start;
                    }
                  });

                  // select top N slices in content

                  var upperBound = parseInt('1');
                  if (upperBound >= 0) {
                    slicesOfContent = slicesOfContent.slice(0, upperBound);
                  }

                  // highlight title and content

                  function highlightKeyword(text, slice) {
                    var result = '';
                    var prevEnd = slice.start;
                    slice.hits.forEach(function (hit) {
                      result += text.substring(prevEnd, hit.position);
                      var end = hit.position + hit.length;
                      result += '<b class="search-keyword">' + text.substring(hit.position, end) + '</b>';
                      prevEnd = end;
                    });
                    result += text.substring(prevEnd, slice.end);
                    return result;
                  }

                  var resultItem = '';

                  if (slicesOfTitle.length != 0) {
                    resultItem += "<li><a href='" + articleUrl + "' class='search-result-title'>" + highlightKeyword(title, slicesOfTitle[0]) + "</a>";
                  } else {
                    resultItem += "<li><a href='" + articleUrl + "' class='search-result-title'>" + title + "</a>";
                  }

                  slicesOfContent.forEach(function (slice) {
                    resultItem += "<a href='" + articleUrl + "'>" +
                      "<p class=\"search-result\">" + highlightKeyword(content, slice) +
                      "...</p>" + "</a>";
                  });

                  resultItem += "</li>";
                  resultItems.push({
                    item: resultItem,
                    searchTextCount: searchTextCount,
                    hitCount: hitCount,
                    id: resultItems.length
                  });
                }
              })
            };
            if (keywords.length === 1 && keywords[0] === "") {
              resultContent.innerHTML = '<div id="no-result"><i class="fa fa-search fa-5x" /></div>'
            } else if (resultItems.length === 0) {
              resultContent.innerHTML = '<div id="no-result"><i class="fa fa-frown-o fa-5x" /></div>'
            } else {
              resultItems.sort(function (resultLeft, resultRight) {
                if (resultLeft.searchTextCount !== resultRight.searchTextCount) {
                  return resultRight.searchTextCount - resultLeft.searchTextCount;
                } else if (resultLeft.hitCount !== resultRight.hitCount) {
                  return resultRight.hitCount - resultLeft.hitCount;
                } else {
                  return resultRight.id - resultLeft.id;
                }
              });
              var searchResultList = '<ul class=\"search-result-list\">';
              resultItems.forEach(function (result) {
                searchResultList += result.item;
              })
              searchResultList += "</ul>";
              resultContent.innerHTML = searchResultList;
            }
          }

          if ('auto' === 'auto') {
            input.addEventListener('input', inputEventFunction);
          } else {
            $('.search-icon').click(inputEventFunction);
            input.addEventListener('keypress', function (event) {
              if (event.keyCode === 13) {
                inputEventFunction();
              }
            });
          }

          // remove loading animation
          $(".local-search-pop-overlay").remove();
          $('body').css('overflow', '');

          proceedsearch();
        }
      });
    }

    // handle and trigger popup window;
    $('.popup-trigger').click(function(e) {
      e.stopPropagation();
      if (isfetched === false) {
        searchFunc(path, 'local-search-input', 'local-search-result');
      } else {
        proceedsearch();
      };
    });

    $('.popup-btn-close').click(onPopupClose);
    $('.popup').click(function(e){
      e.stopPropagation();
    });
    $(document).on('keyup', function (event) {
      var shouldDismissSearchPopup = event.which === 27 &&
        $('.search-popup').is(':visible');
      if (shouldDismissSearchPopup) {
        onPopupClose();
      }
    });
  </script>





  

  

  

  
  

  
  


  

  

</body>
</html>
