# Risc-V-Processor-simulate-on-logisim
RV32I processor impliment on logisim. It is able to run the following instructions:
* add,addw
* addi,addiw
* and
* andi
* auipc
* beq
* bge
* bgeu
* blt
* bltu
* bne
* jal
* jalr
* lui
* lw
* or
* ori
* sll,sllw
* slli,slliw
* sra,sraw
* srai,sraiw
* srl,srlw
* srli,srliw
* sub,subw
* sw
* xor
* xori

![image](https://user-images.githubusercontent.com/92606043/137551575-49d254bc-b75b-4f69-b403-8c5009caa673.png)

