{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650422263380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650422263380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 19 23:37:43 2022 " "Processing started: Tue Apr 19 23:37:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650422263380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422263380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula7 -c aula7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula7 -c aula7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422263380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650422263706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_aula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_aula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_aula-arquitetura " "Found design unit 1: processador_aula-arquitetura" {  } { { "processador_aula.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/processador_aula.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270441 ""} { "Info" "ISGN_ENTITY_NAME" "1 processadoR_aula " "Found entity 1: processadoR_aula" {  } { { "processador_aula.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/processador_aula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270442 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270443 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorretorno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorretorno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorRetorno-comportamento " "Found design unit 1: registradorRetorno-comportamento" {  } { { "registradorRetorno.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/registradorRetorno.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270445 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorRetorno " "Found entity 1: registradorRetorno" {  } { { "registradorRetorno.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/registradorRetorno.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270446 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270447 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270448 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270450 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/memoriaRAM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270451 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/memoriaRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/flipflop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270452 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270454 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270454 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-comportamento " "Found design unit 1: decoder-comportamento" {  } { { "decoder.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270455 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula7-arch_name " "Found design unit 1: aula7-arch_name" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270456 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula7 " "Found entity 1: aula7" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270458 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270459 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_1porta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_1porta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_1porta-comportamento " "Found design unit 1: buffer_3_state_1porta-comportamento" {  } { { "buffer_3_state_1porta.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/buffer_3_state_1porta.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270460 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_1porta " "Found entity 1: buffer_3_state_1porta" {  } { { "buffer_3_state_1porta.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/buffer_3_state_1porta.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270461 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650422270461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422270461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula7 " "Elaborating entity \"aula7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650422270489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:MemoriaRAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:MemoriaRAM\"" {  } { { "aula7.vhd" "MemoriaRAM" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetector edgeDetector:edgeDetector " "Elaborating entity \"edgeDetector\" for hierarchy \"edgeDetector:edgeDetector\"" {  } { { "aula7.vhd" "edgeDetector" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:flipflop_debounce " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:flipflop_debounce\"" {  } { { "aula7.vhd" "flipflop_debounce" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM_instrucao " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM_instrucao\"" {  } { { "aula7.vhd" "ROM_instrucao" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processadoR_aula processadoR_aula:processador " "Elaborating entity \"processadoR_aula\" for hierarchy \"processadoR_aula:processador\"" {  } { { "aula7.vhd" "processador" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processadoR_aula:processador\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processadoR_aula:processador\|muxGenerico2x1:MUX1\"" {  } { { "processador_aula.vhd" "MUX1" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/processador_aula.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 processadoR_aula:processador\|muxGenerico4x1:MUXJMP " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"processadoR_aula:processador\|muxGenerico4x1:MUXJMP\"" {  } { { "processador_aula.vhd" "MUXJMP" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/processador_aula.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processadoR_aula:processador\|registradorGenerico:REGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"processadoR_aula:processador\|registradorGenerico:REGA\"" {  } { { "processador_aula.vhd" "REGA" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/processador_aula.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processadoR_aula:processador\|registradorGenerico:End_retorno " "Elaborating entity \"registradorGenerico\" for hierarchy \"processadoR_aula:processador\|registradorGenerico:End_retorno\"" {  } { { "processador_aula.vhd" "End_retorno" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/processador_aula.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processadoR_aula:processador\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"processadoR_aula:processador\|somaConstante:incrementaPC\"" {  } { { "processador_aula.vhd" "incrementaPC" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/processador_aula.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub processadoR_aula:processador\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"processadoR_aula:processador\|ULASomaSub:ULA1\"" {  } { { "processador_aula.vhd" "ULA1" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/processador_aula.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processadoR_aula:processador\|decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"processadoR_aula:processador\|decoder:decoder\"" {  } { { "processador_aula.vhd" "decoder" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/processador_aula.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:decoder_blocos " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:decoder_blocos\"" {  } { { "aula7.vhd" "decoder_blocos" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:decoder_binario1 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:decoder_binario1\"" {  } { { "aula7.vhd" "decoder_binario1" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_4bit1 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_4bit1\"" {  } { { "aula7.vhd" "REG_4bit1" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas buffer_3_state_8portas:buffer_3state " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"buffer_3_state_8portas:buffer_3state\"" {  } { { "aula7.vhd" "buffer_3state" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_1porta buffer_3_state_1porta:buffer_3state_1SW8 " "Elaborating entity \"buffer_3_state_1porta\" for hierarchy \"buffer_3_state_1porta:buffer_3state_1SW8\"" {  } { { "aula7.vhd" "buffer_3state_1SW8" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422270545 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:MemoriaRAM\|ram " "RAM logic \"memoriaRAM:MemoriaRAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/memoriaRAM.vhd" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1650422270811 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1650422270811 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dadolidoRAM\[7\]\" " "Converted tri-state node \"dadolidoRAM\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1650422270818 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dadolidoRAM\[6\]\" " "Converted tri-state node \"dadolidoRAM\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1650422270818 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dadolidoRAM\[5\]\" " "Converted tri-state node \"dadolidoRAM\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1650422270818 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dadolidoRAM\[4\]\" " "Converted tri-state node \"dadolidoRAM\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1650422270818 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dadolidoRAM\[3\]\" " "Converted tri-state node \"dadolidoRAM\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1650422270818 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dadolidoRAM\[2\]\" " "Converted tri-state node \"dadolidoRAM\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1650422270818 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dadolidoRAM\[1\]\" " "Converted tri-state node \"dadolidoRAM\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1650422270818 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"dadolidoRAM\[0\]\" " "Converted tri-state node \"dadolidoRAM\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1650422270818 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1650422270818 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422271040 "|aula7|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422271040 "|aula7|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422271040 "|aula7|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422271040 "|aula7|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422271040 "|aula7|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422271040 "|aula7|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422271040 "|aula7|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422271040 "|aula7|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422271040 "|aula7|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650422271040 "|aula7|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650422271040 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650422271103 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650422271280 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650422271417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650422271417 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422271482 "|aula7|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422271482 "|aula7|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422271482 "|aula7|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422271482 "|aula7|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422271482 "|aula7|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422271482 "|aula7|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422271482 "|aula7|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422271482 "|aula7|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422271482 "|aula7|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422271482 "|aula7|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "aula7.vhd" "" { Text "C:/Users/guilh/descomp_projRelogio/aula7/aula7_restored/aula7.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650422271482 "|aula7|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650422271482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650422271483 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650422271483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650422271483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650422271483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650422271500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 19 23:37:51 2022 " "Processing ended: Tue Apr 19 23:37:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650422271500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650422271500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650422271500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650422271500 ""}
