library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity Pa2Se is
Port(
		i_RST 	  	: in std_logic;
		i_CLK 		: in std_logic;
  	 	i_LOAD    	: in std_logic;
		i_ND  	 	: in std_logic;
		o_TX    	: out std_logic := '1'
) ;
end Pa2Se;

architecture behavioral of Pa2Se is

	signal w_DATA : std_logic_vector(7 downto 0);
	signal w_ND	: std_logic;
	
begin

	U1 : process(i_CLK,i_RST)
	
		begin
			if(i_RST = '1') then
				w_ND <= '0';
				o_TX <= '1'; 
				
			elsif falling_edge(i_CLK) then
				if(i_ND = '1') then
					o_tx <= w_DATA(7);
					w_ND <= '1';
					
				else
					w_ND <= '0';
					
				end if;
				
			end if;
			
		end process U1;
	
	U2	: process(i_CLK) 
			begin
				if rising_edge(i_CLK) then
					if(i_LOAD = '1') then
						w_DATA <= "11111111";
						--o_TX <= '1'; -- só por segurança, para mantermos o SDA alto antes do inicio
					elsif(w_ND = '1') then
						w_DATA <= w_DATA(6 downto 0) & '0';
					end if;
				end if;
			end process u2;
end behavioral;
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					