 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : spi_top
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:30:58 2025
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: wb_adr_i[3]
              (input port clocked by clk)
  Endpoint: shift/data_reg[119]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_top            8000                  saed32rvt_ss0p95v25c
  spi_shift          8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_adr_i[3] (in)                         0.00       0.01 f
  U215/Y (NAND2X0_RVT)                     0.29       0.30 r
  U193/Y (INVX0_RVT)                       0.23       0.53 f
  U216/Y (AND3X1_RVT)                      0.72       1.24 f
  shift/latch[3] (spi_shift)               0.00       1.24 f
  shift/U827/Y (NAND2X0_RVT)               0.06       1.31 r
  shift/U602/Y (AND4X1_RVT)                0.25       1.56 r
  shift/U71/Y (NAND2X0_RVT)                0.20       1.75 f
  shift/U240/Y (INVX1_RVT)                 4.10       5.85 r
  shift/U118/Y (AO21X1_RVT)                3.79       9.64 r
  shift/U608/Y (AO22X1_RVT)                0.08       9.71 r
  shift/data_reg[119]/D (DFFARX1_RVT)      0.01       9.73 r
  data arrival time                                   9.73

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  shift/data_reg[119]/CLK (DFFARX1_RVT)
                                           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.73
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb_adr_i[3]
              (input port clocked by clk)
  Endpoint: shift/data_reg[96]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_top            8000                  saed32rvt_ss0p95v25c
  spi_shift          8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_adr_i[3] (in)                         0.00       0.01 f
  U215/Y (NAND2X0_RVT)                     0.29       0.30 r
  U193/Y (INVX0_RVT)                       0.23       0.53 f
  U216/Y (AND3X1_RVT)                      0.72       1.24 f
  shift/latch[3] (spi_shift)               0.00       1.24 f
  shift/U827/Y (NAND2X0_RVT)               0.06       1.31 r
  shift/U602/Y (AND4X1_RVT)                0.25       1.56 r
  shift/U71/Y (NAND2X0_RVT)                0.20       1.75 f
  shift/U239/Y (INVX1_RVT)                 4.10       5.85 r
  shift/U113/Y (AO21X1_RVT)                3.79       9.64 r
  shift/U666/Y (AO22X1_RVT)                0.08       9.71 r
  shift/data_reg[96]/D (DFFARX1_RVT)       0.01       9.73 r
  data arrival time                                   9.73

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  shift/data_reg[96]/CLK (DFFARX1_RVT)     0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.73
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb_adr_i[3]
              (input port clocked by clk)
  Endpoint: shift/data_reg[118]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_top            8000                  saed32rvt_ss0p95v25c
  spi_shift          8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_adr_i[3] (in)                         0.00       0.01 f
  U215/Y (NAND2X0_RVT)                     0.29       0.30 r
  U193/Y (INVX0_RVT)                       0.23       0.53 f
  U216/Y (AND3X1_RVT)                      0.72       1.24 f
  shift/latch[3] (spi_shift)               0.00       1.24 f
  shift/U827/Y (NAND2X0_RVT)               0.06       1.31 r
  shift/U602/Y (AND4X1_RVT)                0.25       1.56 r
  shift/U71/Y (NAND2X0_RVT)                0.20       1.75 f
  shift/U240/Y (INVX1_RVT)                 4.10       5.85 r
  shift/U72/Y (AO21X1_RVT)                 3.79       9.64 r
  shift/U622/Y (AO22X1_RVT)                0.08       9.71 r
  shift/data_reg[118]/D (DFFARX1_RVT)      0.01       9.73 r
  data arrival time                                   9.73

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  shift/data_reg[118]/CLK (DFFARX1_RVT)
                                           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.73
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb_adr_i[3]
              (input port clocked by clk)
  Endpoint: shift/data_reg[114]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_top            8000                  saed32rvt_ss0p95v25c
  spi_shift          8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_adr_i[3] (in)                         0.00       0.01 f
  U215/Y (NAND2X0_RVT)                     0.29       0.30 r
  U193/Y (INVX0_RVT)                       0.23       0.53 f
  U216/Y (AND3X1_RVT)                      0.72       1.24 f
  shift/latch[3] (spi_shift)               0.00       1.24 f
  shift/U827/Y (NAND2X0_RVT)               0.06       1.31 r
  shift/U602/Y (AND4X1_RVT)                0.25       1.56 r
  shift/U71/Y (NAND2X0_RVT)                0.20       1.75 f
  shift/U240/Y (INVX1_RVT)                 4.10       5.85 r
  shift/U383/Y (AO21X1_RVT)                3.79       9.64 r
  shift/U630/Y (AO22X1_RVT)                0.08       9.71 r
  shift/data_reg[114]/D (DFFARX1_RVT)      0.01       9.73 r
  data arrival time                                   9.73

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  shift/data_reg[114]/CLK (DFFARX1_RVT)
                                           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.73
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb_adr_i[3]
              (input port clocked by clk)
  Endpoint: shift/data_reg[108]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_top            8000                  saed32rvt_ss0p95v25c
  spi_shift          8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_adr_i[3] (in)                         0.00       0.01 f
  U215/Y (NAND2X0_RVT)                     0.29       0.30 r
  U193/Y (INVX0_RVT)                       0.23       0.53 f
  U216/Y (AND3X1_RVT)                      0.72       1.24 f
  shift/latch[3] (spi_shift)               0.00       1.24 f
  shift/U827/Y (NAND2X0_RVT)               0.06       1.31 r
  shift/U602/Y (AND4X1_RVT)                0.25       1.56 r
  shift/U71/Y (NAND2X0_RVT)                0.20       1.75 f
  shift/U240/Y (INVX1_RVT)                 4.10       5.85 r
  shift/U81/Y (AO21X1_RVT)                 3.79       9.64 r
  shift/U646/Y (AO22X1_RVT)                0.08       9.71 r
  shift/data_reg[108]/D (DFFARX1_RVT)      0.01       9.73 r
  data arrival time                                   9.73

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  shift/data_reg[108]/CLK (DFFARX1_RVT)
                                           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.73
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb_adr_i[3]
              (input port clocked by clk)
  Endpoint: shift/data_reg[109]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_top            8000                  saed32rvt_ss0p95v25c
  spi_shift          8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_adr_i[3] (in)                         0.00       0.01 f
  U215/Y (NAND2X0_RVT)                     0.29       0.30 r
  U193/Y (INVX0_RVT)                       0.23       0.53 f
  U216/Y (AND3X1_RVT)                      0.72       1.24 f
  shift/latch[3] (spi_shift)               0.00       1.24 f
  shift/U827/Y (NAND2X0_RVT)               0.06       1.31 r
  shift/U602/Y (AND4X1_RVT)                0.25       1.56 r
  shift/U71/Y (NAND2X0_RVT)                0.20       1.75 f
  shift/U240/Y (INVX1_RVT)                 4.10       5.85 r
  shift/U82/Y (AO21X1_RVT)                 3.79       9.64 r
  shift/U644/Y (AO22X1_RVT)                0.08       9.71 r
  shift/data_reg[109]/D (DFFARX1_RVT)      0.01       9.73 r
  data arrival time                                   9.73

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  shift/data_reg[109]/CLK (DFFARX1_RVT)
                                           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.73
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb_adr_i[3]
              (input port clocked by clk)
  Endpoint: shift/data_reg[110]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_top            8000                  saed32rvt_ss0p95v25c
  spi_shift          8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_adr_i[3] (in)                         0.00       0.01 f
  U215/Y (NAND2X0_RVT)                     0.29       0.30 r
  U193/Y (INVX0_RVT)                       0.23       0.53 f
  U216/Y (AND3X1_RVT)                      0.72       1.24 f
  shift/latch[3] (spi_shift)               0.00       1.24 f
  shift/U827/Y (NAND2X0_RVT)               0.06       1.31 r
  shift/U602/Y (AND4X1_RVT)                0.25       1.56 r
  shift/U71/Y (NAND2X0_RVT)                0.20       1.75 f
  shift/U240/Y (INVX1_RVT)                 4.10       5.85 r
  shift/U91/Y (AO21X1_RVT)                 3.79       9.64 r
  shift/U642/Y (AO22X1_RVT)                0.08       9.71 r
  shift/data_reg[110]/D (DFFARX1_RVT)      0.01       9.73 r
  data arrival time                                   9.73

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  shift/data_reg[110]/CLK (DFFARX1_RVT)
                                           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.73
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb_adr_i[3]
              (input port clocked by clk)
  Endpoint: shift/data_reg[116]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_top            8000                  saed32rvt_ss0p95v25c
  spi_shift          8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_adr_i[3] (in)                         0.00       0.01 f
  U215/Y (NAND2X0_RVT)                     0.29       0.30 r
  U193/Y (INVX0_RVT)                       0.23       0.53 f
  U216/Y (AND3X1_RVT)                      0.72       1.24 f
  shift/latch[3] (spi_shift)               0.00       1.24 f
  shift/U827/Y (NAND2X0_RVT)               0.06       1.31 r
  shift/U602/Y (AND4X1_RVT)                0.25       1.56 r
  shift/U71/Y (NAND2X0_RVT)                0.20       1.75 f
  shift/U240/Y (INVX1_RVT)                 4.10       5.85 r
  shift/U85/Y (AO21X1_RVT)                 3.79       9.64 r
  shift/U626/Y (AO22X1_RVT)                0.08       9.71 r
  shift/data_reg[116]/D (DFFARX1_RVT)      0.01       9.73 r
  data arrival time                                   9.73

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  shift/data_reg[116]/CLK (DFFARX1_RVT)
                                           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.73
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb_adr_i[3]
              (input port clocked by clk)
  Endpoint: shift/data_reg[112]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_top            8000                  saed32rvt_ss0p95v25c
  spi_shift          8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_adr_i[3] (in)                         0.00       0.01 f
  U215/Y (NAND2X0_RVT)                     0.29       0.30 r
  U193/Y (INVX0_RVT)                       0.23       0.53 f
  U216/Y (AND3X1_RVT)                      0.72       1.24 f
  shift/latch[3] (spi_shift)               0.00       1.24 f
  shift/U827/Y (NAND2X0_RVT)               0.06       1.31 r
  shift/U602/Y (AND4X1_RVT)                0.25       1.56 r
  shift/U71/Y (NAND2X0_RVT)                0.20       1.75 f
  shift/U240/Y (INVX1_RVT)                 4.10       5.85 r
  shift/U83/Y (AO21X1_RVT)                 3.79       9.64 r
  shift/U634/Y (AO22X1_RVT)                0.08       9.71 r
  shift/data_reg[112]/D (DFFARX1_RVT)      0.01       9.73 r
  data arrival time                                   9.73

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  shift/data_reg[112]/CLK (DFFARX1_RVT)
                                           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.73
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wb_adr_i[3]
              (input port clocked by clk)
  Endpoint: shift/data_reg[113]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  spi_top            8000                  saed32rvt_ss0p95v25c
  spi_shift          8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 f
  wb_adr_i[3] (in)                         0.00       0.01 f
  U215/Y (NAND2X0_RVT)                     0.29       0.30 r
  U193/Y (INVX0_RVT)                       0.23       0.53 f
  U216/Y (AND3X1_RVT)                      0.72       1.24 f
  shift/latch[3] (spi_shift)               0.00       1.24 f
  shift/U827/Y (NAND2X0_RVT)               0.06       1.31 r
  shift/U602/Y (AND4X1_RVT)                0.25       1.56 r
  shift/U71/Y (NAND2X0_RVT)                0.20       1.75 f
  shift/U240/Y (INVX1_RVT)                 4.10       5.85 r
  shift/U84/Y (AO21X1_RVT)                 3.79       9.64 r
  shift/U632/Y (AO22X1_RVT)                0.08       9.71 r
  shift/data_reg[113]/D (DFFARX1_RVT)      0.01       9.73 r
  data arrival time                                   9.73

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  shift/data_reg[113]/CLK (DFFARX1_RVT)
                                           0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -9.73
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
