

================================================================
== Vivado HLS Report for 'bit_reverse25'
================================================================
* Date:           Thu Jul 13 17:33:54 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.704 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027| 10.270 us | 10.270 us |  1027|  1027|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- bit_reverse_loop  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      56|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      66|    -|
|Register         |        -|      -|      52|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      52|     122|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_164_p2                        |     +    |      0|  0|  18|          11|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln24_fu_158_p2                |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln26_fu_184_p2                |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  56|          40|          31|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  21|          4|    1|          4|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_input_assign_phi_fu_150_p4  |   9|          2|   11|         22|
    |input_assign_reg_146                   |   9|          2|   11|         22|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  66|         14|   26|         54|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_reg_208                        |  11|   0|   11|          0|
    |icmp_ln24_reg_204                |   1|   0|    1|          0|
    |icmp_ln26_reg_213                |   1|   0|    1|          0|
    |icmp_ln26_reg_213_pp0_iter1_reg  |   1|   0|    1|          0|
    |input_assign_reg_146             |  11|   0|   11|          0|
    |zext_ln29_reg_217                |  10|   0|   64|         54|
    |zext_ln29_reg_217_pp0_iter1_reg  |  10|   0|   64|         54|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  52|   0|  160|        108|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_start          |  in |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_done           | out |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_idle           | out |    1| ap_ctrl_hs | bit_reverse25 | return value |
|ap_ready          | out |    1| ap_ctrl_hs | bit_reverse25 | return value |
|X_R_V_address0    | out |   10|  ap_memory |     X_R_V     |     array    |
|X_R_V_ce0         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_R_V_q0          |  in |   22|  ap_memory |     X_R_V     |     array    |
|X_R_V_address1    | out |   10|  ap_memory |     X_R_V     |     array    |
|X_R_V_ce1         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_R_V_q1          |  in |   22|  ap_memory |     X_R_V     |     array    |
|X_I_V_address0    | out |   10|  ap_memory |     X_I_V     |     array    |
|X_I_V_ce0         | out |    1|  ap_memory |     X_I_V     |     array    |
|X_I_V_q0          |  in |   22|  ap_memory |     X_I_V     |     array    |
|X_I_V_address1    | out |   10|  ap_memory |     X_I_V     |     array    |
|X_I_V_ce1         | out |    1|  ap_memory |     X_I_V     |     array    |
|X_I_V_q1          |  in |   22|  ap_memory |     X_I_V     |     array    |
|OUT_R_V_address0  | out |   10|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_ce0       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_we0       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_d0        | out |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_address1  | out |   10|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_ce1       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_we1       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_d1        | out |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_I_V_address0  | out |   10|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_ce0       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_we0       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_d0        | out |   22|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_address1  | out |   10|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_ce1       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_we1       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_d1        | out |   22|  ap_memory |    OUT_I_V    |     array    |
+------------------+-----+-----+------------+---------------+--------------+

