// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dac_table_8x_dac_table_8x_Pipeline_runloop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        iout_TREADY,
        qout_TREADY,
        iqout_TREADY,
        comb2wide_V_address0,
        comb2wide_V_ce0,
        comb2wide_V_q0,
        run,
        iout_TDATA,
        iout_TVALID,
        iout_TKEEP,
        iout_TSTRB,
        iout_TLAST,
        qout_TDATA,
        qout_TVALID,
        qout_TKEEP,
        qout_TSTRB,
        qout_TLAST,
        iqout_TDATA,
        iqout_TVALID,
        iqout_TKEEP,
        iqout_TSTRB,
        iqout_TUSER,
        iqout_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   iout_TREADY;
input   qout_TREADY;
input   iqout_TREADY;
output  [14:0] comb2wide_V_address0;
output   comb2wide_V_ce0;
input  [511:0] comb2wide_V_q0;
input   run;
output  [127:0] iout_TDATA;
output   iout_TVALID;
output  [15:0] iout_TKEEP;
output  [15:0] iout_TSTRB;
output  [0:0] iout_TLAST;
output  [127:0] qout_TDATA;
output   qout_TVALID;
output  [15:0] qout_TKEEP;
output  [15:0] qout_TSTRB;
output  [0:0] qout_TLAST;
output  [255:0] iqout_TDATA;
output   iqout_TVALID;
output  [31:0] iqout_TKEEP;
output  [31:0] iqout_TSTRB;
output  [7:0] iqout_TUSER;
output  [0:0] iqout_TLAST;

reg ap_idle;
reg comb2wide_V_ce0;
reg iout_TVALID;
reg qout_TVALID;
reg iqout_TVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] p_run_reg_298;
reg   [0:0] p_run_reg_298_pp0_iter1_reg;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_p_run_phi_fu_301_p4;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    iout_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    qout_TDATA_blk_n;
reg    iqout_TDATA_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] p_runcache_2_reg_309;
wire   [0:0] trunc_ln29_fu_333_p1;
reg   [0:0] trunc_ln29_reg_844;
reg   [0:0] trunc_ln29_reg_844_pp0_iter1_reg;
wire   [0:0] set_tlast_fu_341_p2;
reg   [0:0] set_tlast_reg_852;
reg   [0:0] set_tlast_reg_852_pp0_iter1_reg;
wire   [0:0] p_run_2_fu_368_p2;
reg   [0:0] p_run_2_reg_864;
wire   [0:0] p_runcache_fu_374_p3;
wire   [7:0] iqtmp_user_V_fu_382_p1;
reg   [7:0] iqtmp_user_V_reg_874;
reg   [7:0] iqtmp_user_V_reg_874_pp0_iter1_reg;
reg   [511:0] iq_for2clocks_V_1_reg_879;
wire   [127:0] i_V_fu_391_p1;
reg   [127:0] i_V_reg_884;
reg   [127:0] q_V_reg_889;
wire   [15:0] trunc_ln674_2_fu_405_p1;
reg   [15:0] trunc_ln674_2_reg_894;
reg   [15:0] tmp_4_reg_899;
reg   [15:0] tmp_6_reg_904;
reg   [15:0] tmp_7_reg_909;
reg   [15:0] tmp_9_reg_914;
reg   [15:0] tmp_s_reg_919;
reg   [15:0] tmp_1_reg_924;
reg   [15:0] tmp_2_reg_929;
reg   [15:0] tmp_5_reg_934;
reg   [15:0] tmp_8_reg_939;
reg   [15:0] tmp_3_reg_944;
reg   [15:0] tmp_10_reg_949;
reg   [15:0] tmp_11_reg_954;
reg   [15:0] tmp_12_reg_959;
reg   [15:0] tmp_13_reg_964;
reg   [15:0] tmp_14_reg_969;
wire    ap_loop_init;
reg   [0:0] ap_phi_mux_p_runcache_2_phi_fu_312_p4;
wire   [63:0] zext_ln587_fu_363_p1;
reg   [15:0] p_Val2_1_fu_214;
wire   [15:0] sample_group_V_fu_327_p2;
reg   [15:0] ap_sig_allocacmp_sample_group_V_1;
reg   [511:0] p_Val2_2_fu_218;
wire   [511:0] p_Val2_s_fu_798_p3;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln674_fu_337_p1;
wire   [14:0] ret_V_fu_353_p4;
wire   [0:0] p_Result_s_fu_347_p2;
wire   [0:0] p_runcache_fu_374_p2;
wire   [15:0] tmp_30_fu_752_p4;
wire   [15:0] tmp_29_fu_742_p4;
wire   [15:0] tmp_28_fu_732_p4;
wire   [15:0] tmp_27_fu_722_p4;
wire   [15:0] tmp_26_fu_712_p4;
wire   [15:0] tmp_25_fu_702_p4;
wire   [15:0] tmp_24_fu_692_p4;
wire   [15:0] tmp_23_fu_682_p4;
wire   [15:0] tmp_22_fu_672_p4;
wire   [15:0] tmp_21_fu_662_p4;
wire   [15:0] tmp_20_fu_652_p4;
wire   [15:0] tmp_19_fu_642_p4;
wire   [15:0] tmp_18_fu_632_p4;
wire   [15:0] tmp_17_fu_622_p4;
wire   [15:0] tmp_16_fu_612_p4;
wire   [15:0] tmp_15_fu_602_p4;
wire   [127:0] q_V_1_fu_592_p4;
wire   [127:0] i_V_1_fu_582_p4;
wire   [255:0] p_Result_4_fu_762_p17;
wire   [255:0] p_Result_3_fu_562_p17;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_590;
reg    ap_condition_595;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

dac_table_8x_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_phi_mux_p_run_phi_fu_301_p4 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            p_Val2_1_fu_214 <= sample_group_V_fu_327_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            p_Val2_1_fu_214 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            p_run_reg_298 <= 1'd1;
        end else if ((1'b1 == ap_condition_595)) begin
            p_run_reg_298 <= p_run_2_reg_864;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        iqtmp_user_V_reg_874_pp0_iter1_reg <= iqtmp_user_V_reg_874;
        p_run_reg_298_pp0_iter1_reg <= p_run_reg_298;
        set_tlast_reg_852_pp0_iter1_reg <= set_tlast_reg_852;
        trunc_ln29_reg_844_pp0_iter1_reg <= trunc_ln29_reg_844;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_run_reg_298 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln29_reg_844 == 1'd0))) begin
        i_V_reg_884 <= i_V_fu_391_p1;
        q_V_reg_889 <= {{comb2wide_V_q0[255:128]}};
        tmp_10_reg_949 <= {{comb2wide_V_q0[223:208]}};
        tmp_11_reg_954 <= {{comb2wide_V_q0[111:96]}};
        tmp_12_reg_959 <= {{comb2wide_V_q0[239:224]}};
        tmp_13_reg_964 <= {{comb2wide_V_q0[127:112]}};
        tmp_14_reg_969 <= {{comb2wide_V_q0[255:240]}};
        tmp_1_reg_924 <= {{comb2wide_V_q0[63:48]}};
        tmp_2_reg_929 <= {{comb2wide_V_q0[191:176]}};
        tmp_3_reg_944 <= {{comb2wide_V_q0[95:80]}};
        tmp_4_reg_899 <= {{comb2wide_V_q0[143:128]}};
        tmp_5_reg_934 <= {{comb2wide_V_q0[79:64]}};
        tmp_6_reg_904 <= {{comb2wide_V_q0[31:16]}};
        tmp_7_reg_909 <= {{comb2wide_V_q0[159:144]}};
        tmp_8_reg_939 <= {{comb2wide_V_q0[207:192]}};
        tmp_9_reg_914 <= {{comb2wide_V_q0[47:32]}};
        tmp_s_reg_919 <= {{comb2wide_V_q0[175:160]}};
        trunc_ln674_2_reg_894 <= trunc_ln674_2_fu_405_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_run_reg_298 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iq_for2clocks_V_1_reg_879 <= comb2wide_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_run_phi_fu_301_p4 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iqtmp_user_V_reg_874 <= iqtmp_user_V_fu_382_p1;
        set_tlast_reg_852 <= set_tlast_fu_341_p2;
        trunc_ln29_reg_844 <= trunc_ln29_fu_333_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_run_reg_298_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2_fu_218 <= p_Val2_s_fu_798_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_run_phi_fu_301_p4 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_run_2_reg_864 <= p_run_2_fu_368_p2;
        p_runcache_2_reg_309 <= p_runcache_fu_374_p3;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_run_phi_fu_301_p4 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_p_run_phi_fu_301_p4 = 1'd1;
        end else if ((1'b1 == ap_condition_590)) begin
            ap_phi_mux_p_run_phi_fu_301_p4 = p_run_2_reg_864;
        end else begin
            ap_phi_mux_p_run_phi_fu_301_p4 = 1'd1;
        end
    end else begin
        ap_phi_mux_p_run_phi_fu_301_p4 = 1'd1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_phi_mux_p_runcache_2_phi_fu_312_p4 = 1'd1;
    end else begin
        ap_phi_mux_p_runcache_2_phi_fu_312_p4 = p_runcache_2_reg_309;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sample_group_V_1 = 16'd0;
    end else begin
        ap_sig_allocacmp_sample_group_V_1 = p_Val2_1_fu_214;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        comb2wide_V_ce0 = 1'b1;
    end else begin
        comb2wide_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (p_run_reg_298_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        iout_TDATA_blk_n = iout_TREADY;
    end else begin
        iout_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_run_reg_298_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        iout_TVALID = 1'b1;
    end else begin
        iout_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (p_run_reg_298_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        iqout_TDATA_blk_n = iqout_TREADY;
    end else begin
        iqout_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_run_reg_298_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        iqout_TVALID = 1'b1;
    end else begin
        iqout_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (p_run_reg_298_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        qout_TDATA_blk_n = qout_TREADY;
    end else begin
        qout_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_run_reg_298_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        qout_TVALID = 1'b1;
    end else begin
        qout_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (((iqout_TREADY == 1'b0) & (p_run_reg_298_pp0_iter1_reg == 1'd1)) | ((qout_TREADY == 1'b0) & (p_run_reg_298_pp0_iter1_reg == 1'd1)) | ((p_run_reg_298_pp0_iter1_reg == 1'd1) & (iout_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((iqout_TREADY == 1'b0) & (p_run_reg_298_pp0_iter1_reg == 1'd1)) | ((qout_TREADY == 1'b0) & (p_run_reg_298_pp0_iter1_reg == 1'd1)) | ((p_run_reg_298_pp0_iter1_reg == 1'd1) & (iout_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((iqout_TREADY == 1'b0) & (p_run_reg_298_pp0_iter1_reg == 1'd1)) | ((qout_TREADY == 1'b0) & (p_run_reg_298_pp0_iter1_reg == 1'd1)) | ((p_run_reg_298_pp0_iter1_reg == 1'd1) & (iout_TREADY == 1'b0))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = (((iqout_TREADY == 1'b0) & (p_run_reg_298_pp0_iter1_reg == 1'd1)) | ((qout_TREADY == 1'b0) & (p_run_reg_298_pp0_iter1_reg == 1'd1)) | ((p_run_reg_298_pp0_iter1_reg == 1'd1) & (iout_TREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((iqout_TREADY == 1'b0) & (p_run_reg_298_pp0_iter1_reg == 1'd1)) | ((qout_TREADY == 1'b0) & (p_run_reg_298_pp0_iter1_reg == 1'd1)) | ((p_run_reg_298_pp0_iter1_reg == 1'd1) & (iout_TREADY == 1'b0)));
end

always @ (*) begin
    ap_condition_590 = ((1'b0 == ap_block_pp0_stage0) & (p_run_reg_298 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_595 = ((1'b0 == ap_block_pp0_stage0_11001) & (p_run_reg_298 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign comb2wide_V_address0 = zext_ln587_fu_363_p1;

assign i_V_1_fu_582_p4 = {{p_Val2_2_fu_218[383:256]}};

assign i_V_fu_391_p1 = comb2wide_V_q0[127:0];

assign iout_TDATA = ((trunc_ln29_reg_844_pp0_iter1_reg[0:0] == 1'b1) ? i_V_1_fu_582_p4 : i_V_reg_884);

assign iout_TKEEP = 16'd0;

assign iout_TLAST = set_tlast_reg_852_pp0_iter1_reg;

assign iout_TSTRB = 16'd0;

assign iqout_TDATA = ((trunc_ln29_reg_844_pp0_iter1_reg[0:0] == 1'b1) ? p_Result_4_fu_762_p17 : p_Result_3_fu_562_p17);

assign iqout_TKEEP = 32'd0;

assign iqout_TLAST = set_tlast_reg_852_pp0_iter1_reg;

assign iqout_TSTRB = 32'd0;

assign iqout_TUSER = iqtmp_user_V_reg_874_pp0_iter1_reg;

assign iqtmp_user_V_fu_382_p1 = ap_sig_allocacmp_sample_group_V_1[7:0];

assign p_Result_3_fu_562_p17 = {{{{{{{{{{{{{{{{tmp_14_reg_969}, {tmp_13_reg_964}}, {tmp_12_reg_959}}, {tmp_11_reg_954}}, {tmp_10_reg_949}}, {tmp_3_reg_944}}, {tmp_8_reg_939}}, {tmp_5_reg_934}}, {tmp_2_reg_929}}, {tmp_1_reg_924}}, {tmp_s_reg_919}}, {tmp_9_reg_914}}, {tmp_7_reg_909}}, {tmp_6_reg_904}}, {tmp_4_reg_899}}, {trunc_ln674_2_reg_894}};

assign p_Result_4_fu_762_p17 = {{{{{{{{{{{{{{{{tmp_30_fu_752_p4}, {tmp_29_fu_742_p4}}, {tmp_28_fu_732_p4}}, {tmp_27_fu_722_p4}}, {tmp_26_fu_712_p4}}, {tmp_25_fu_702_p4}}, {tmp_24_fu_692_p4}}, {tmp_23_fu_682_p4}}, {tmp_22_fu_672_p4}}, {tmp_21_fu_662_p4}}, {tmp_20_fu_652_p4}}, {tmp_19_fu_642_p4}}, {tmp_18_fu_632_p4}}, {tmp_17_fu_622_p4}}, {tmp_16_fu_612_p4}}, {tmp_15_fu_602_p4}};

assign p_Result_s_fu_347_p2 = (trunc_ln29_fu_333_p1 ^ 1'd1);

assign p_Val2_s_fu_798_p3 = ((trunc_ln29_reg_844_pp0_iter1_reg[0:0] == 1'b1) ? p_Val2_2_fu_218 : iq_for2clocks_V_1_reg_879);

assign p_run_2_fu_368_p2 = (p_Result_s_fu_347_p2 | ap_phi_mux_p_runcache_2_phi_fu_312_p4);

assign p_runcache_fu_374_p2 = run;

assign p_runcache_fu_374_p3 = ((trunc_ln29_fu_333_p1[0:0] == 1'b1) ? ap_phi_mux_p_runcache_2_phi_fu_312_p4 : p_runcache_fu_374_p2);

assign q_V_1_fu_592_p4 = {{p_Val2_2_fu_218[511:384]}};

assign qout_TDATA = ((trunc_ln29_reg_844_pp0_iter1_reg[0:0] == 1'b1) ? q_V_1_fu_592_p4 : q_V_reg_889);

assign qout_TKEEP = 16'd0;

assign qout_TLAST = set_tlast_reg_852_pp0_iter1_reg;

assign qout_TSTRB = 16'd0;

assign ret_V_fu_353_p4 = {{ap_sig_allocacmp_sample_group_V_1[15:1]}};

assign sample_group_V_fu_327_p2 = (ap_sig_allocacmp_sample_group_V_1 + 16'd1);

assign set_tlast_fu_341_p2 = ((trunc_ln674_fu_337_p1 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_15_fu_602_p4 = {{p_Val2_2_fu_218[271:256]}};

assign tmp_16_fu_612_p4 = {{p_Val2_2_fu_218[399:384]}};

assign tmp_17_fu_622_p4 = {{p_Val2_2_fu_218[287:272]}};

assign tmp_18_fu_632_p4 = {{p_Val2_2_fu_218[415:400]}};

assign tmp_19_fu_642_p4 = {{p_Val2_2_fu_218[303:288]}};

assign tmp_20_fu_652_p4 = {{p_Val2_2_fu_218[431:416]}};

assign tmp_21_fu_662_p4 = {{p_Val2_2_fu_218[319:304]}};

assign tmp_22_fu_672_p4 = {{p_Val2_2_fu_218[447:432]}};

assign tmp_23_fu_682_p4 = {{p_Val2_2_fu_218[335:320]}};

assign tmp_24_fu_692_p4 = {{p_Val2_2_fu_218[463:448]}};

assign tmp_25_fu_702_p4 = {{p_Val2_2_fu_218[351:336]}};

assign tmp_26_fu_712_p4 = {{p_Val2_2_fu_218[479:464]}};

assign tmp_27_fu_722_p4 = {{p_Val2_2_fu_218[367:352]}};

assign tmp_28_fu_732_p4 = {{p_Val2_2_fu_218[495:480]}};

assign tmp_29_fu_742_p4 = {{p_Val2_2_fu_218[383:368]}};

assign tmp_30_fu_752_p4 = {{p_Val2_2_fu_218[511:496]}};

assign trunc_ln29_fu_333_p1 = ap_sig_allocacmp_sample_group_V_1[0:0];

assign trunc_ln674_2_fu_405_p1 = comb2wide_V_q0[15:0];

assign trunc_ln674_fu_337_p1 = ap_sig_allocacmp_sample_group_V_1[7:0];

assign zext_ln587_fu_363_p1 = ret_V_fu_353_p4;

endmodule //dac_table_8x_dac_table_8x_Pipeline_runloop
