TimeQuest Timing Analyzer report for turbo_encoder
Thu Oct 25 11:54:52 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'curr_state.norm'
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Hold: 'clock'
 15. Slow 1200mV 85C Model Hold: 'curr_state.norm'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'curr_state.norm'
 24. Slow 1200mV 0C Model Setup: 'clock'
 25. Slow 1200mV 0C Model Hold: 'clock'
 26. Slow 1200mV 0C Model Hold: 'curr_state.norm'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'curr_state.norm'
 34. Fast 1200mV 0C Model Setup: 'clock'
 35. Fast 1200mV 0C Model Hold: 'clock'
 36. Fast 1200mV 0C Model Hold: 'curr_state.norm'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; turbo_encoder                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                           ;
+-----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------+
; Clock Name      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets             ;
+-----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------+
; clock           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }           ;
; curr_state.norm ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { curr_state.norm } ;
+-----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 228.31 MHz ; 228.31 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------+
; Slow 1200mV 85C Model Setup Summary      ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; curr_state.norm ; -3.001 ; -3.001        ;
; clock           ; -2.488 ; -48.747       ;
+-----------------+--------+---------------+


+------------------------------------------+
; Slow 1200mV 85C Model Hold Summary       ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; clock           ; -0.035 ; -0.035        ;
; curr_state.norm ; 2.760  ; 0.000         ;
+-----------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-----------------+--------+------------------------+
; Clock           ; Slack  ; End Point TNS          ;
+-----------------+--------+------------------------+
; clock           ; -3.000 ; -43.000                ;
; curr_state.norm ; 0.417  ; 0.000                  ;
+-----------------+--------+------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'curr_state.norm'                                                               ;
+--------+-----------------+---------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------+--------------+-----------------+--------------+------------+------------+
; -3.001 ; curr_state.idle ; wr_en   ; clock        ; curr_state.norm ; 0.500        ; -1.570     ; 0.936      ;
+--------+-----------------+---------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -2.488 ; counter[7]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 3.421      ;
; -2.351 ; counter[5]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 3.284      ;
; -2.285 ; counter[1]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 3.218      ;
; -2.248 ; counter[0]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 3.181      ;
; -2.213 ; counter[2]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 3.146      ;
; -2.188 ; counter[4]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 3.121      ;
; -2.151 ; counter[8]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 3.084      ;
; -2.145 ; counter[11]                                                                              ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 3.078      ;
; -2.101 ; counter[6]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 3.034      ;
; -1.984 ; counter[10]                                                                              ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 2.917      ;
; -1.961 ; counter[3]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 2.894      ;
; -1.884 ; counter[9]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 2.817      ;
; -1.835 ; counter[7]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.835 ; counter[7]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.835 ; counter[7]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.835 ; counter[7]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.835 ; counter[7]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.835 ; counter[7]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.835 ; counter[7]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.835 ; counter[7]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.835 ; counter[7]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.835 ; counter[7]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.835 ; counter[7]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.835 ; counter[7]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.835 ; counter[7]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.768      ;
; -1.804 ; wr_en                                                                                    ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; curr_state.norm ; clock       ; 0.500        ; 2.334      ; 4.633      ;
; -1.804 ; wr_en                                                                                    ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; curr_state.norm ; clock       ; 0.500        ; 2.334      ; 4.633      ;
; -1.804 ; wr_en                                                                                    ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.500        ; 2.334      ; 4.633      ;
; -1.801 ; wr_en                                                                                    ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.500        ; 2.335      ; 4.631      ;
; -1.801 ; wr_en                                                                                    ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.500        ; 2.335      ; 4.631      ;
; -1.801 ; wr_en                                                                                    ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; curr_state.norm ; clock       ; 0.500        ; 2.335      ; 4.631      ;
; -1.801 ; wr_en                                                                                    ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; curr_state.norm ; clock       ; 0.500        ; 2.335      ; 4.631      ;
; -1.801 ; wr_en                                                                                    ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; curr_state.norm ; clock       ; 0.500        ; 2.335      ; 4.631      ;
; -1.801 ; wr_en                                                                                    ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; curr_state.norm ; clock       ; 0.500        ; 2.335      ; 4.631      ;
; -1.780 ; counter[12]                                                                              ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 2.713      ;
; -1.778 ; counter[8]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; counter[8]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; counter[8]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; counter[8]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; counter[8]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; counter[8]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; counter[8]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; counter[8]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; counter[8]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; counter[8]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; counter[8]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; counter[8]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.778 ; counter[8]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.711      ;
; -1.772 ; counter[11]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.772 ; counter[11]                                                                              ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.772 ; counter[11]                                                                              ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.772 ; counter[11]                                                                              ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.772 ; counter[11]                                                                              ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.772 ; counter[11]                                                                              ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.772 ; counter[11]                                                                              ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.772 ; counter[11]                                                                              ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.772 ; counter[11]                                                                              ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.772 ; counter[11]                                                                              ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.772 ; counter[11]                                                                              ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.772 ; counter[11]                                                                              ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.772 ; counter[11]                                                                              ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.705      ;
; -1.750 ; counter[7]                                                                               ; curr_state.idle                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 2.683      ;
; -1.698 ; counter[5]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; counter[5]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; counter[5]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; counter[5]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; counter[5]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; counter[5]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; counter[5]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; counter[5]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; counter[5]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; counter[5]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; counter[5]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; counter[5]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.698 ; counter[5]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.631      ;
; -1.690 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.500        ; 0.905      ; 3.090      ;
; -1.621 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clock           ; clock       ; 1.000        ; -0.062     ; 2.554      ;
; -1.613 ; counter[5]                                                                               ; curr_state.idle                                                                          ; clock           ; clock       ; 1.000        ; -0.062     ; 2.546      ;
; -1.611 ; counter[10]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.611 ; counter[10]                                                                              ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.611 ; counter[10]                                                                              ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.611 ; counter[10]                                                                              ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.611 ; counter[10]                                                                              ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.611 ; counter[10]                                                                              ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.611 ; counter[10]                                                                              ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.611 ; counter[10]                                                                              ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.611 ; counter[10]                                                                              ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.611 ; counter[10]                                                                              ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.611 ; counter[10]                                                                              ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.611 ; counter[10]                                                                              ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.611 ; counter[10]                                                                              ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.544      ;
; -1.582 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.500        ; 0.905      ; 2.982      ;
; -1.547 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.500        ; 0.905      ; 2.947      ;
; -1.535 ; counter[4]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.062     ; 2.468      ;
; -1.535 ; counter[4]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.468      ;
; -1.535 ; counter[4]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.468      ;
; -1.535 ; counter[4]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.468      ;
; -1.535 ; counter[4]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.468      ;
; -1.535 ; counter[4]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.468      ;
; -1.535 ; counter[4]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.062     ; 2.468      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -0.035 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.000        ; 1.032      ; 1.154      ;
; 0.288  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.000        ; 1.032      ; 1.477      ;
; 0.358  ; curr_state.idle                                                                          ; curr_state.idle                                                                          ; clock           ; clock       ; 0.000        ; 0.062      ; 0.577      ;
; 0.368  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; -0.500       ; 1.109      ; 1.154      ;
; 0.375  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.061      ; 0.593      ;
; 0.375  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.061      ; 0.593      ;
; 0.394  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.061      ; 0.612      ;
; 0.394  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.062      ; 0.613      ;
; 0.394  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.062      ; 0.613      ;
; 0.394  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.061      ; 0.612      ;
; 0.394  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.062      ; 0.613      ;
; 0.394  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.062      ; 0.613      ;
; 0.395  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.061      ; 0.613      ;
; 0.395  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.061      ; 0.613      ;
; 0.396  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.061      ; 0.614      ;
; 0.396  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.061      ; 0.614      ;
; 0.456  ; curr_state.norm                                                                          ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; curr_state.norm ; clock       ; 0.000        ; 2.206      ; 3.038      ;
; 0.523  ; curr_state.term_1                                                                        ; curr_state.term_2                                                                        ; clock           ; clock       ; 0.000        ; 0.045      ; 0.725      ;
; 0.525  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clock           ; clock       ; 0.000        ; 0.062      ; 0.744      ;
; 0.560  ; counter[5]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 0.779      ;
; 0.563  ; counter[4]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 0.782      ;
; 0.571  ; counter[12]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 0.790      ;
; 0.577  ; counter[3]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 0.796      ;
; 0.580  ; counter[1]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 0.799      ;
; 0.590  ; counter[2]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 0.809      ;
; 0.595  ; counter[0]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 0.814      ;
; 0.674  ; curr_state.term_0                                                                        ; curr_state.term_1                                                                        ; clock           ; clock       ; 0.000        ; -0.082     ; 0.749      ;
; 0.691  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; -0.500       ; 1.109      ; 1.477      ;
; 0.696  ; counter[7]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 0.915      ;
; 0.707  ; counter[6]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 0.926      ;
; 0.707  ; counter[8]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 0.926      ;
; 0.707  ; counter[9]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 0.926      ;
; 0.708  ; counter[10]                                                                              ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 0.927      ;
; 0.708  ; counter[11]                                                                              ; counter[11]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 0.927      ;
; 0.712  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.000        ; 1.032      ; 1.901      ;
; 0.734  ; curr_state.idle                                                                          ; curr_state.term_0                                                                        ; clock           ; clock       ; 0.000        ; -0.006     ; 0.885      ;
; 0.773  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; 0.143      ; 0.593      ;
; 0.792  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; 0.143      ; 0.612      ;
; 0.792  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; 0.144      ; 0.613      ;
; 0.792  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; 0.144      ; 0.613      ;
; 0.793  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; 0.143      ; 0.613      ;
; 0.794  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; 0.143      ; 0.614      ;
; 0.816  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.000        ; 1.032      ; 2.005      ;
; 0.834  ; counter[5]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.053      ;
; 0.850  ; counter[4]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.069      ;
; 0.850  ; curr_state.norm                                                                          ; curr_state.idle                                                                          ; curr_state.norm ; clock       ; 0.000        ; 2.207      ; 3.433      ;
; 0.852  ; counter[3]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.071      ;
; 0.852  ; counter[4]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.071      ;
; 0.854  ; counter[1]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.073      ;
; 0.865  ; counter[0]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.084      ;
; 0.867  ; counter[0]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.086      ;
; 0.878  ; counter[2]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.097      ;
; 0.880  ; counter[2]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.099      ;
; 0.928  ; curr_state.norm                                                                          ; curr_state.norm                                                                          ; curr_state.norm ; clock       ; 0.000        ; 2.207      ; 3.511      ;
; 0.932  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; -0.016     ; 0.593      ;
; 0.944  ; counter[5]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.163      ;
; 0.946  ; counter[5]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.165      ;
; 0.951  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; -0.016     ; 0.612      ;
; 0.951  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; -0.015     ; 0.613      ;
; 0.951  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; -0.015     ; 0.613      ;
; 0.952  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; -0.016     ; 0.613      ;
; 0.953  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; -0.016     ; 0.614      ;
; 0.957  ; curr_state.norm                                                                          ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; curr_state.norm ; clock       ; -0.500       ; 2.206      ; 3.039      ;
; 0.962  ; counter[3]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.181      ;
; 0.962  ; counter[4]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.181      ;
; 0.964  ; counter[3]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.183      ;
; 0.964  ; counter[1]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.183      ;
; 0.964  ; counter[4]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.183      ;
; 0.966  ; counter[1]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.185      ;
; 0.971  ; counter[7]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.190      ;
; 0.977  ; counter[0]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.196      ;
; 0.979  ; counter[0]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.198      ;
; 0.982  ; counter[9]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 1.201      ;
; 0.983  ; counter[11]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 1.202      ;
; 0.990  ; counter[2]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.209      ;
; 0.992  ; counter[2]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.211      ;
; 0.994  ; counter[8]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.213      ;
; 0.995  ; counter[10]                                                                              ; counter[11]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 1.214      ;
; 0.995  ; counter[6]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.214      ;
; 0.996  ; counter[8]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 1.215      ;
; 0.997  ; counter[6]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.216      ;
; 0.997  ; counter[10]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 1.216      ;
; 1.056  ; counter[5]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.275      ;
; 1.058  ; counter[5]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 1.277      ;
; 1.074  ; counter[3]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.293      ;
; 1.074  ; counter[4]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.293      ;
; 1.076  ; counter[3]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; counter[1]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.295      ;
; 1.076  ; counter[4]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 1.295      ;
; 1.078  ; counter[1]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.297      ;
; 1.081  ; counter[7]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.300      ;
; 1.083  ; counter[7]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 1.302      ;
; 1.089  ; counter[0]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.308      ;
; 1.091  ; counter[0]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.310      ;
; 1.092  ; counter[9]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 1.311      ;
; 1.094  ; counter[9]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.062      ; 1.313      ;
; 1.096  ; counter[3]                                                                               ; curr_state.idle                                                                          ; clock           ; clock       ; 0.000        ; 0.062      ; 1.315      ;
; 1.102  ; counter[2]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.321      ;
; 1.104  ; counter[2]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.062      ; 1.323      ;
; 1.105  ; curr_state.term_2                                                                        ; curr_state.term_3                                                                        ; clock           ; clock       ; 0.000        ; 0.319      ; 1.581      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'curr_state.norm'                                                               ;
+-------+-----------------+---------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node       ; To Node ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------+--------------+-----------------+--------------+------------+------------+
; 2.760 ; curr_state.idle ; wr_en   ; clock        ; curr_state.norm ; -0.500       ; -1.427     ; 0.853      ;
+-------+-----------------+---------+--------------+-----------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 246.91 MHz ; 246.91 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------+
; Slow 1200mV 0C Model Setup Summary       ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; curr_state.norm ; -2.660 ; -2.660        ;
; clock           ; -2.178 ; -41.757       ;
+-----------------+--------+---------------+


+------------------------------------------+
; Slow 1200mV 0C Model Hold Summary        ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; clock           ; -0.022 ; -0.022        ;
; curr_state.norm ; 2.572  ; 0.000         ;
+-----------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------------+--------+-----------------------+
; Clock           ; Slack  ; End Point TNS         ;
+-----------------+--------+-----------------------+
; clock           ; -3.000 ; -43.000               ;
; curr_state.norm ; 0.431  ; 0.000                 ;
+-----------------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'curr_state.norm'                                                                ;
+--------+-----------------+---------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------+--------------+-----------------+--------------+------------+------------+
; -2.660 ; curr_state.idle ; wr_en   ; clock        ; curr_state.norm ; 0.500        ; -1.427     ; 0.836      ;
+--------+-----------------+---------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -2.178 ; counter[7]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 3.118      ;
; -2.060 ; counter[5]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 3.000      ;
; -1.965 ; counter[0]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 2.905      ;
; -1.926 ; counter[1]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 2.866      ;
; -1.923 ; counter[4]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 2.863      ;
; -1.922 ; counter[2]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 2.862      ;
; -1.878 ; counter[8]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 2.818      ;
; -1.873 ; counter[11]                                                                              ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 2.813      ;
; -1.841 ; counter[6]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 2.781      ;
; -1.738 ; counter[10]                                                                              ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 2.678      ;
; -1.713 ; counter[3]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 2.653      ;
; -1.645 ; counter[9]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 2.585      ;
; -1.578 ; counter[7]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.578 ; counter[7]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.578 ; counter[7]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.578 ; counter[7]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.578 ; counter[7]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.578 ; counter[7]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.578 ; counter[7]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.578 ; counter[7]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.578 ; counter[7]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.578 ; counter[7]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.578 ; counter[7]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.578 ; counter[7]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.578 ; counter[7]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.518      ;
; -1.565 ; wr_en                                                                                    ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; curr_state.norm ; clock       ; 0.500        ; 2.123      ; 4.183      ;
; -1.565 ; wr_en                                                                                    ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; curr_state.norm ; clock       ; 0.500        ; 2.123      ; 4.183      ;
; -1.565 ; wr_en                                                                                    ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.500        ; 2.123      ; 4.183      ;
; -1.563 ; wr_en                                                                                    ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.500        ; 2.123      ; 4.181      ;
; -1.563 ; wr_en                                                                                    ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.500        ; 2.123      ; 4.181      ;
; -1.563 ; wr_en                                                                                    ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; curr_state.norm ; clock       ; 0.500        ; 2.123      ; 4.181      ;
; -1.563 ; wr_en                                                                                    ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; curr_state.norm ; clock       ; 0.500        ; 2.123      ; 4.181      ;
; -1.563 ; wr_en                                                                                    ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; curr_state.norm ; clock       ; 0.500        ; 2.123      ; 4.181      ;
; -1.563 ; wr_en                                                                                    ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; curr_state.norm ; clock       ; 0.500        ; 2.123      ; 4.181      ;
; -1.535 ; counter[12]                                                                              ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.055     ; 2.475      ;
; -1.529 ; counter[8]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; counter[8]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; counter[8]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; counter[8]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; counter[8]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; counter[8]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; counter[8]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; counter[8]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; counter[8]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; counter[8]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; counter[8]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; counter[8]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.529 ; counter[8]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.469      ;
; -1.525 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.500        ; 0.820      ; 2.840      ;
; -1.524 ; counter[11]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.524 ; counter[11]                                                                              ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.524 ; counter[11]                                                                              ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.524 ; counter[11]                                                                              ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.524 ; counter[11]                                                                              ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.524 ; counter[11]                                                                              ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.524 ; counter[11]                                                                              ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.524 ; counter[11]                                                                              ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.524 ; counter[11]                                                                              ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.524 ; counter[11]                                                                              ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.524 ; counter[11]                                                                              ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.524 ; counter[11]                                                                              ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.524 ; counter[11]                                                                              ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.464      ;
; -1.496 ; counter[7]                                                                               ; curr_state.idle                                                                          ; clock           ; clock       ; 1.000        ; -0.054     ; 2.437      ;
; -1.460 ; counter[5]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.460 ; counter[5]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.460 ; counter[5]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.460 ; counter[5]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.460 ; counter[5]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.460 ; counter[5]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.460 ; counter[5]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.460 ; counter[5]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.460 ; counter[5]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.460 ; counter[5]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.460 ; counter[5]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.460 ; counter[5]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.460 ; counter[5]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.400      ;
; -1.396 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.500        ; 0.820      ; 2.711      ;
; -1.392 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.500        ; 0.820      ; 2.707      ;
; -1.389 ; counter[10]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.389 ; counter[10]                                                                              ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.389 ; counter[10]                                                                              ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.389 ; counter[10]                                                                              ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.389 ; counter[10]                                                                              ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.389 ; counter[10]                                                                              ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.389 ; counter[10]                                                                              ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.389 ; counter[10]                                                                              ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.389 ; counter[10]                                                                              ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.389 ; counter[10]                                                                              ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.389 ; counter[10]                                                                              ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.389 ; counter[10]                                                                              ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.389 ; counter[10]                                                                              ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.329      ;
; -1.378 ; counter[5]                                                                               ; curr_state.idle                                                                          ; clock           ; clock       ; 1.000        ; -0.054     ; 2.319      ;
; -1.331 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clock           ; clock       ; 1.000        ; -0.055     ; 2.271      ;
; -1.323 ; counter[4]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.055     ; 2.263      ;
; -1.323 ; counter[4]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.263      ;
; -1.323 ; counter[4]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.263      ;
; -1.323 ; counter[4]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.263      ;
; -1.323 ; counter[4]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.263      ;
; -1.323 ; counter[4]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.263      ;
; -1.323 ; counter[4]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.055     ; 2.263      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -0.022 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.000        ; 0.932      ; 1.054      ;
; 0.271  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.000        ; 0.932      ; 1.347      ;
; 0.313  ; curr_state.idle                                                                          ; curr_state.idle                                                                          ; clock           ; clock       ; 0.000        ; 0.054      ; 0.511      ;
; 0.340  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.055      ; 0.539      ;
; 0.356  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.055      ; 0.555      ;
; 0.356  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.055      ; 0.555      ;
; 0.357  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.055      ; 0.556      ;
; 0.357  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.055      ; 0.556      ;
; 0.358  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.055      ; 0.557      ;
; 0.358  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.055      ; 0.557      ;
; 0.358  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.055      ; 0.557      ;
; 0.358  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.055      ; 0.557      ;
; 0.358  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.055      ; 0.557      ;
; 0.358  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.055      ; 0.557      ;
; 0.389  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; -0.500       ; 1.001      ; 1.054      ;
; 0.392  ; curr_state.norm                                                                          ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; curr_state.norm ; clock       ; 0.000        ; 1.994      ; 2.730      ;
; 0.471  ; curr_state.term_1                                                                        ; curr_state.term_2                                                                        ; clock           ; clock       ; 0.000        ; 0.040      ; 0.655      ;
; 0.485  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clock           ; clock       ; 0.000        ; 0.055      ; 0.684      ;
; 0.503  ; counter[5]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.702      ;
; 0.506  ; counter[4]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.705      ;
; 0.513  ; counter[12]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 0.712      ;
; 0.519  ; counter[3]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.718      ;
; 0.520  ; counter[1]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.719      ;
; 0.530  ; counter[2]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.729      ;
; 0.534  ; counter[0]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.733      ;
; 0.615  ; curr_state.term_0                                                                        ; curr_state.term_1                                                                        ; clock           ; clock       ; 0.000        ; -0.071     ; 0.688      ;
; 0.634  ; counter[7]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.833      ;
; 0.641  ; counter[8]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.840      ;
; 0.644  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.000        ; 0.932      ; 1.720      ;
; 0.645  ; counter[9]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.844      ;
; 0.646  ; counter[11]                                                                              ; counter[11]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 0.845      ;
; 0.649  ; counter[6]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.848      ;
; 0.650  ; counter[10]                                                                              ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 0.849      ;
; 0.664  ; curr_state.idle                                                                          ; curr_state.term_0                                                                        ; clock           ; clock       ; 0.000        ; 0.000      ; 0.808      ;
; 0.682  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; -0.500       ; 1.001      ; 1.347      ;
; 0.726  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.000        ; 0.932      ; 1.802      ;
; 0.745  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; 0.130      ; 0.539      ;
; 0.748  ; counter[5]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.947      ;
; 0.755  ; counter[4]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.954      ;
; 0.761  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; 0.130      ; 0.555      ;
; 0.762  ; counter[4]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.961      ;
; 0.762  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; 0.130      ; 0.556      ;
; 0.763  ; counter[3]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.962      ;
; 0.763  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; 0.130      ; 0.557      ;
; 0.763  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; 0.130      ; 0.557      ;
; 0.763  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; 0.130      ; 0.557      ;
; 0.765  ; counter[1]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.964      ;
; 0.768  ; counter[0]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.967      ;
; 0.775  ; counter[0]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.974      ;
; 0.779  ; counter[2]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.978      ;
; 0.786  ; counter[2]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 0.985      ;
; 0.813  ; curr_state.norm                                                                          ; curr_state.idle                                                                          ; curr_state.norm ; clock       ; 0.000        ; 1.994      ; 3.151      ;
; 0.837  ; counter[5]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.036      ;
; 0.844  ; counter[5]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.043      ;
; 0.851  ; counter[4]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.050      ;
; 0.852  ; counter[3]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.051      ;
; 0.854  ; counter[1]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.053      ;
; 0.858  ; counter[4]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.057      ;
; 0.859  ; counter[3]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.058      ;
; 0.861  ; counter[1]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.060      ;
; 0.864  ; counter[0]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.063      ;
; 0.871  ; counter[0]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.070      ;
; 0.875  ; counter[2]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.074      ;
; 0.878  ; counter[7]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.077      ;
; 0.882  ; counter[2]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.081      ;
; 0.885  ; curr_state.norm                                                                          ; curr_state.norm                                                                          ; curr_state.norm ; clock       ; 0.000        ; 1.994      ; 3.223      ;
; 0.889  ; counter[9]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 1.088      ;
; 0.889  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; -0.014     ; 0.539      ;
; 0.890  ; counter[11]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 1.089      ;
; 0.890  ; counter[8]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.089      ;
; 0.897  ; counter[8]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 1.096      ;
; 0.898  ; counter[6]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.097      ;
; 0.899  ; counter[10]                                                                              ; counter[11]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 1.098      ;
; 0.905  ; counter[6]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.104      ;
; 0.905  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; -0.014     ; 0.555      ;
; 0.906  ; counter[10]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 1.105      ;
; 0.906  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; -0.014     ; 0.556      ;
; 0.907  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; -0.014     ; 0.557      ;
; 0.907  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; -0.014     ; 0.557      ;
; 0.907  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; -0.014     ; 0.557      ;
; 0.909  ; curr_state.norm                                                                          ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; curr_state.norm ; clock       ; -0.500       ; 1.994      ; 2.747      ;
; 0.933  ; counter[5]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.132      ;
; 0.940  ; counter[5]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 1.139      ;
; 0.947  ; counter[4]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.146      ;
; 0.948  ; counter[3]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.147      ;
; 0.950  ; counter[1]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.149      ;
; 0.954  ; counter[4]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 1.153      ;
; 0.955  ; counter[3]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.154      ;
; 0.957  ; counter[1]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.156      ;
; 0.960  ; counter[0]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.159      ;
; 0.967  ; counter[7]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.166      ;
; 0.967  ; counter[0]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.166      ;
; 0.971  ; counter[2]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.170      ;
; 0.972  ; counter[9]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 1.171      ;
; 0.974  ; counter[7]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 1.173      ;
; 0.978  ; counter[2]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.055      ; 1.177      ;
; 0.978  ; curr_state.norm                                                                          ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.000        ; 2.920      ; 4.242      ;
; 0.985  ; counter[9]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 1.184      ;
; 0.986  ; counter[8]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 0.000        ; 0.055      ; 1.185      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'curr_state.norm'                                                                ;
+-------+-----------------+---------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node       ; To Node ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------+--------------+-----------------+--------------+------------+------------+
; 2.572 ; curr_state.idle ; wr_en   ; clock        ; curr_state.norm ; -0.500       ; -1.304     ; 0.788      ;
+-------+-----------------+---------+--------------+-----------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------+
; Fast 1200mV 0C Model Setup Summary       ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; curr_state.norm ; -1.477 ; -1.477        ;
; clock           ; -1.037 ; -18.569       ;
+-----------------+--------+---------------+


+------------------------------------------+
; Fast 1200mV 0C Model Hold Summary        ;
+-----------------+--------+---------------+
; Clock           ; Slack  ; End Point TNS ;
+-----------------+--------+---------------+
; clock           ; -0.044 ; -0.044        ;
; curr_state.norm ; 1.747  ; 0.000         ;
+-----------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-----------------+--------+-----------------------+
; Clock           ; Slack  ; End Point TNS         ;
+-----------------+--------+-----------------------+
; clock           ; -3.000 ; -45.452               ;
; curr_state.norm ; 0.451  ; 0.000                 ;
+-----------------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'curr_state.norm'                                                                ;
+--------+-----------------+---------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------+--------------+-----------------+--------------+------------+------------+
; -1.477 ; curr_state.idle ; wr_en   ; clock        ; curr_state.norm ; 0.500        ; -0.896     ; 0.524      ;
+--------+-----------------+---------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -1.037 ; wr_en                                                                                    ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; curr_state.norm ; clock       ; 0.500        ; 1.314      ; 2.838      ;
; -1.037 ; wr_en                                                                                    ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; curr_state.norm ; clock       ; 0.500        ; 1.314      ; 2.838      ;
; -1.037 ; wr_en                                                                                    ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.500        ; 1.314      ; 2.838      ;
; -1.033 ; wr_en                                                                                    ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.500        ; 1.315      ; 2.835      ;
; -1.033 ; wr_en                                                                                    ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.500        ; 1.315      ; 2.835      ;
; -1.033 ; wr_en                                                                                    ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; curr_state.norm ; clock       ; 0.500        ; 1.315      ; 2.835      ;
; -1.033 ; wr_en                                                                                    ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; curr_state.norm ; clock       ; 0.500        ; 1.315      ; 2.835      ;
; -1.033 ; wr_en                                                                                    ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; curr_state.norm ; clock       ; 0.500        ; 1.315      ; 2.835      ;
; -1.033 ; wr_en                                                                                    ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; curr_state.norm ; clock       ; 0.500        ; 1.315      ; 2.835      ;
; -0.962 ; counter[7]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.913      ;
; -0.890 ; counter[5]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.841      ;
; -0.873 ; counter[1]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.824      ;
; -0.840 ; counter[0]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.791      ;
; -0.821 ; counter[2]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.772      ;
; -0.802 ; counter[4]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.753      ;
; -0.776 ; counter[11]                                                                              ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.727      ;
; -0.775 ; counter[8]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.726      ;
; -0.754 ; counter[6]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.705      ;
; -0.720 ; curr_state.norm                                                                          ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.500        ; 1.698      ; 3.010      ;
; -0.689 ; counter[10]                                                                              ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.640      ;
; -0.685 ; counter[3]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.636      ;
; -0.663 ; curr_state.norm                                                                          ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.500        ; 1.698      ; 2.953      ;
; -0.631 ; counter[9]                                                                               ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.582      ;
; -0.564 ; counter[12]                                                                              ; curr_state.norm                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.515      ;
; -0.529 ; counter[7]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.529 ; counter[7]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.529 ; counter[7]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.529 ; counter[7]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.529 ; counter[7]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.529 ; counter[7]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.529 ; counter[7]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.529 ; counter[7]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.529 ; counter[7]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.529 ; counter[7]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.529 ; counter[7]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.529 ; counter[7]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.529 ; counter[7]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.480      ;
; -0.519 ; counter[7]                                                                               ; curr_state.idle                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.470      ;
; -0.516 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clock           ; clock       ; 1.000        ; -0.036     ; 1.467      ;
; -0.496 ; counter[11]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; counter[11]                                                                              ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; counter[11]                                                                              ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; counter[11]                                                                              ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; counter[11]                                                                              ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; counter[11]                                                                              ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; counter[11]                                                                              ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; counter[11]                                                                              ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; counter[11]                                                                              ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; counter[11]                                                                              ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; counter[11]                                                                              ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; counter[11]                                                                              ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.496 ; counter[11]                                                                              ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.447      ;
; -0.495 ; counter[8]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; counter[8]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; counter[8]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; counter[8]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; counter[8]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; counter[8]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; counter[8]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; counter[8]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; counter[8]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; counter[8]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; counter[8]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; counter[8]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; counter[8]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.446      ;
; -0.495 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.500        ; 0.771      ; 1.753      ;
; -0.461 ; curr_state.norm                                                                          ; curr_state.idle                                                                          ; curr_state.norm ; clock       ; 0.500        ; 1.198      ; 2.251      ;
; -0.455 ; counter[5]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.455 ; counter[5]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.455 ; counter[5]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.455 ; counter[5]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.455 ; counter[5]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.455 ; counter[5]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.455 ; counter[5]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.455 ; counter[5]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.455 ; counter[5]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.455 ; counter[5]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.455 ; counter[5]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.455 ; counter[5]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.455 ; counter[5]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.406      ;
; -0.447 ; counter[5]                                                                               ; curr_state.idle                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.398      ;
; -0.438 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.500        ; 0.771      ; 1.696      ;
; -0.431 ; curr_state.norm                                                                          ; curr_state.norm                                                                          ; curr_state.norm ; clock       ; 0.500        ; 1.198      ; 2.221      ;
; -0.430 ; counter[1]                                                                               ; curr_state.idle                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.381      ;
; -0.409 ; counter[10]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; counter[10]                                                                              ; counter[0]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; counter[10]                                                                              ; counter[2]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; counter[10]                                                                              ; counter[1]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; counter[10]                                                                              ; counter[3]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; counter[10]                                                                              ; counter[6]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; counter[10]                                                                              ; counter[4]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; counter[10]                                                                              ; counter[5]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; counter[10]                                                                              ; counter[7]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; counter[10]                                                                              ; counter[8]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; counter[10]                                                                              ; counter[9]                                                                               ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; counter[10]                                                                              ; counter[10]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.409 ; counter[10]                                                                              ; counter[11]                                                                              ; clock           ; clock       ; 1.000        ; -0.036     ; 1.360      ;
; -0.397 ; counter[0]                                                                               ; curr_state.idle                                                                          ; clock           ; clock       ; 1.000        ; -0.036     ; 1.348      ;
; -0.394 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.500        ; 0.771      ; 1.652      ;
; -0.386 ; counter[7]                                                                               ; curr_state.term_0                                                                        ; clock           ; clock       ; 1.000        ; -0.101     ; 1.272      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                ; To Node                                                                                  ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -0.044 ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.000        ; 0.570      ; 0.610      ;
; 0.116  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; -0.500       ; 0.890      ; 0.610      ;
; 0.127  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.000        ; 0.570      ; 0.781      ;
; 0.187  ; curr_state.idle                                                                          ; curr_state.idle                                                                          ; clock           ; clock       ; 0.000        ; 0.036      ; 0.307      ;
; 0.196  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.035      ; 0.315      ;
; 0.196  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.035      ; 0.315      ;
; 0.206  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.035      ; 0.325      ;
; 0.206  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.035      ; 0.325      ;
; 0.206  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.036      ; 0.326      ;
; 0.207  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.035      ; 0.326      ;
; 0.207  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.035      ; 0.326      ;
; 0.207  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; 0.000        ; 0.035      ; 0.326      ;
; 0.207  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; 0.000        ; 0.035      ; 0.326      ;
; 0.244  ; curr_state.norm                                                                          ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; curr_state.norm ; clock       ; 0.000        ; 1.249      ; 1.702      ;
; 0.270  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clock           ; clock       ; 0.000        ; 0.036      ; 0.390      ;
; 0.281  ; curr_state.term_1                                                                        ; curr_state.term_2                                                                        ; clock           ; clock       ; 0.000        ; 0.025      ; 0.390      ;
; 0.287  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; -0.500       ; 0.890      ; 0.781      ;
; 0.299  ; counter[5]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; counter[4]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.420      ;
; 0.305  ; counter[12]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.425      ;
; 0.309  ; counter[3]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.429      ;
; 0.311  ; counter[1]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.431      ;
; 0.317  ; counter[2]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.437      ;
; 0.320  ; counter[0]                                                                               ; counter[0]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.440      ;
; 0.354  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.000        ; 0.570      ; 1.008      ;
; 0.354  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; 0.357      ; 0.315      ;
; 0.357  ; curr_state.term_0                                                                        ; curr_state.term_1                                                                        ; clock           ; clock       ; 0.000        ; -0.048     ; 0.393      ;
; 0.364  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; 0.357      ; 0.325      ;
; 0.364  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; 0.358      ; 0.326      ;
; 0.364  ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft3|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; 0.358      ; 0.326      ;
; 0.365  ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; clock           ; clock       ; -0.500       ; 0.357      ; 0.326      ;
; 0.365  ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                ; clock           ; clock       ; -0.500       ; 0.357      ; 0.326      ;
; 0.367  ; counter[7]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.487      ;
; 0.373  ; counter[9]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.493      ;
; 0.373  ; counter[11]                                                                              ; counter[11]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.493      ;
; 0.374  ; counter[10]                                                                              ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.494      ;
; 0.375  ; counter[6]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.495      ;
; 0.375  ; counter[8]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.495      ;
; 0.385  ; curr_state.idle                                                                          ; curr_state.term_0                                                                        ; clock           ; clock       ; 0.000        ; -0.002     ; 0.467      ;
; 0.417  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; 0.000        ; 0.570      ; 1.071      ;
; 0.428  ; curr_state.norm                                                                          ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.000        ; 2.088      ; 2.725      ;
; 0.444  ; curr_state.norm                                                                          ; curr_state.idle                                                                          ; curr_state.norm ; clock       ; 0.000        ; 1.249      ; 1.902      ;
; 0.448  ; counter[5]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.568      ;
; 0.458  ; counter[4]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.578      ;
; 0.458  ; counter[3]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.578      ;
; 0.460  ; counter[1]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.580      ;
; 0.461  ; counter[4]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.581      ;
; 0.469  ; counter[0]                                                                               ; counter[1]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.589      ;
; 0.472  ; counter[0]                                                                               ; counter[2]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.592      ;
; 0.475  ; counter[2]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.595      ;
; 0.475  ; curr_state.norm                                                                          ; curr_state.norm                                                                          ; curr_state.norm ; clock       ; 0.000        ; 1.249      ; 1.933      ;
; 0.478  ; counter[2]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.598      ;
; 0.489  ; curr_state.norm                                                                          ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.000        ; 2.088      ; 2.786      ;
; 0.511  ; counter[5]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.631      ;
; 0.514  ; counter[5]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.634      ;
; 0.514  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; -0.500       ; 0.890      ; 1.008      ;
; 0.516  ; counter[7]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.636      ;
; 0.521  ; counter[3]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.641      ;
; 0.522  ; counter[11]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.642      ;
; 0.522  ; counter[9]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.642      ;
; 0.523  ; counter[1]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.643      ;
; 0.524  ; counter[3]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.644      ;
; 0.524  ; counter[4]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.644      ;
; 0.526  ; counter[1]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.646      ;
; 0.527  ; counter[4]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.647      ;
; 0.532  ; counter[10]                                                                              ; counter[11]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.652      ;
; 0.533  ; counter[8]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.653      ;
; 0.533  ; counter[6]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.653      ;
; 0.535  ; counter[10]                                                                              ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.655      ;
; 0.535  ; counter[0]                                                                               ; counter[3]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.655      ;
; 0.536  ; counter[6]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.656      ;
; 0.536  ; counter[8]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.656      ;
; 0.538  ; counter[0]                                                                               ; counter[4]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.658      ;
; 0.541  ; counter[2]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.661      ;
; 0.544  ; counter[2]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.664      ;
; 0.551  ; curr_state.norm                                                                          ; shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; curr_state.norm ; clock       ; 0.000        ; 1.768      ; 2.528      ;
; 0.552  ; curr_state.term_2                                                                        ; curr_state.term_3                                                                        ; clock           ; clock       ; 0.000        ; 0.187      ; 0.823      ;
; 0.577  ; counter[5]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.697      ;
; 0.577  ; encoder_module:encoder_module0|shiftreg:sft0|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; shiftreg:sft1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                ; clock           ; clock       ; -0.500       ; 0.890      ; 1.071      ;
; 0.579  ; counter[7]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.699      ;
; 0.580  ; counter[5]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.700      ;
; 0.582  ; counter[7]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.702      ;
; 0.584  ; counter[3]                                                                               ; curr_state.idle                                                                          ; clock           ; clock       ; 0.000        ; 0.036      ; 0.704      ;
; 0.585  ; counter[9]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.705      ;
; 0.587  ; counter[3]                                                                               ; counter[7]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.707      ;
; 0.588  ; counter[9]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.708      ;
; 0.589  ; counter[1]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.709      ;
; 0.590  ; counter[3]                                                                               ; counter[8]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.710      ;
; 0.590  ; counter[4]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.710      ;
; 0.592  ; counter[1]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.712      ;
; 0.593  ; counter[4]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.713      ;
; 0.599  ; counter[6]                                                                               ; counter[9]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.719      ;
; 0.599  ; counter[8]                                                                               ; counter[11]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.719      ;
; 0.601  ; counter[0]                                                                               ; counter[5]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.721      ;
; 0.602  ; counter[6]                                                                               ; counter[10]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.722      ;
; 0.602  ; counter[8]                                                                               ; counter[12]                                                                              ; clock           ; clock       ; 0.000        ; 0.036      ; 0.722      ;
; 0.604  ; counter[0]                                                                               ; counter[6]                                                                               ; clock           ; clock       ; 0.000        ; 0.036      ; 0.724      ;
+--------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'curr_state.norm'                                                                ;
+-------+-----------------+---------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node       ; To Node ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------+--------------+-----------------+--------------+------------+------------+
; 1.747 ; curr_state.idle ; wr_en   ; clock        ; curr_state.norm ; -0.500       ; -0.815     ; 0.452      ;
+-------+-----------------+---------+--------------+-----------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -3.001  ; -0.044 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -2.488  ; -0.044 ; N/A      ; N/A     ; -3.000              ;
;  curr_state.norm ; -3.001  ; 1.747  ; N/A      ; N/A     ; 0.417               ;
; Design-wide TNS  ; -51.748 ; -0.044 ; 0.0      ; 0.0     ; -45.452             ;
;  clock           ; -48.747 ; -0.044 ; N/A      ; N/A     ; -45.452             ;
;  curr_state.norm ; -3.001  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; d0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cin                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; d1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; d2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; d1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; d2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; d0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; d1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; d2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------+
; Setup Transfers                                                               ;
+-----------------+-----------------+----------+----------+----------+----------+
; From Clock      ; To Clock        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------+-----------------+----------+----------+----------+----------+
; clock           ; clock           ; 350      ; 12       ; 28       ; 12       ;
; curr_state.norm ; clock           ; 7        ; 25       ; 4        ; 22       ;
; clock           ; curr_state.norm ; 0        ; 0        ; 1        ; 0        ;
+-----------------+-----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------+
; Hold Transfers                                                                ;
+-----------------+-----------------+----------+----------+----------+----------+
; From Clock      ; To Clock        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------+-----------------+----------+----------+----------+----------+
; clock           ; clock           ; 350      ; 12       ; 28       ; 12       ;
; curr_state.norm ; clock           ; 7        ; 25       ; 4        ; 22       ;
; clock           ; curr_state.norm ; 0        ; 0        ; 1        ; 0        ;
+-----------------+-----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 31    ; 31   ;
+---------------------------------+-------+------+


+--------------------------------------------------------+
; Clock Status Summary                                   ;
+-----------------+-----------------+------+-------------+
; Target          ; Clock           ; Type ; Status      ;
+-----------------+-----------------+------+-------------+
; clock           ; clock           ; Base ; Constrained ;
; curr_state.norm ; curr_state.norm ; Base ; Constrained ;
+-----------------+-----------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; cin        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; d0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; cin        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; d0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; d2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Oct 25 11:54:46 2018
Info: Command: quartus_sta turbo_encoder -c turbo_encoder
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'turbo_encoder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name curr_state.norm curr_state.norm
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.001
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.001              -3.001 curr_state.norm 
    Info (332119):    -2.488             -48.747 clock 
Info (332146): Worst-case hold slack is -0.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.035              -0.035 clock 
    Info (332119):     2.760               0.000 curr_state.norm 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -43.000 clock 
    Info (332119):     0.417               0.000 curr_state.norm 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.660              -2.660 curr_state.norm 
    Info (332119):    -2.178             -41.757 clock 
Info (332146): Worst-case hold slack is -0.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.022              -0.022 clock 
    Info (332119):     2.572               0.000 curr_state.norm 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -43.000 clock 
    Info (332119):     0.431               0.000 curr_state.norm 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.477
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.477              -1.477 curr_state.norm 
    Info (332119):    -1.037             -18.569 clock 
Info (332146): Worst-case hold slack is -0.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.044              -0.044 clock 
    Info (332119):     1.747               0.000 curr_state.norm 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.452 clock 
    Info (332119):     0.451               0.000 curr_state.norm 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4777 megabytes
    Info: Processing ended: Thu Oct 25 11:54:52 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


