read -sv run_verilog_mid/adder_32b_23_40_b331e39ff87319980b88a675258b64d1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_23_40_b331e39ff87319980b88a675258b64d1_yosys.v
