$date
	Tue Sep 23 00:21:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_SRLatch $end
$var wire 1 ! Q $end
$var reg 1 " R $end
$var reg 1 # S $end
$scope module uut $end
$var wire 1 " R $end
$var wire 1 # S $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#10
1!
1#
#20
0#
#30
0!
1"
#40
0"
#70
