ALIGN,FUNC_0
AMDGPU_FW_LOAD_PSP,VAR_0
AMDGPU_UCODE_ID_VCN,VAR_1
DRM_INFO,FUNC_1
PAGE_SIZE,VAR_2
SOC15_IH_CLIENTID_VCN,VAR_3
SOC15_REG_OFFSET,FUNC_2
UVD,VAR_4
VCN_1_0__SRCID__UVD_ENC_GENERAL_PURPOSE,VAR_5
VCN_1_0__SRCID__UVD_SYSTEM_MESSAGE_INTERRUPT,VAR_6
amdgpu_irq_add_id,FUNC_3
amdgpu_ring_init,FUNC_4
amdgpu_vcn_resume,FUNC_5
amdgpu_vcn_sw_init,FUNC_6
le32_to_cpu,FUNC_7
mmUVD_GPCOM_VCPU_CMD,VAR_7
mmUVD_GPCOM_VCPU_DATA0,VAR_8
mmUVD_GPCOM_VCPU_DATA1,VAR_9
mmUVD_JPEG_PITCH,VAR_10
mmUVD_NO_OP,VAR_11
mmUVD_SCRATCH9,VAR_12
sprintf,FUNC_8
vcn_v1_0_pause_dpg_mode,VAR_13
vcn_v1_0_sw_init,FUNC_9
handle,VAR_14
ring,VAR_15
i,VAR_16
r,VAR_17
adev,VAR_18
hdr,VAR_19
