QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 00:06:10 on Jun 09,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
-- Loading module M4
-- Loading module M3
-- Loading module M2
-- Loading module M1
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 4, found 0.
Incremental compilation check found no design-units (out of 8) may be reused.
Optimizing 8 design-units (inlining 6/7 module instances):
-- Inlining interface I(fast__1)
-- Inlining module M1(fast)
-- Inlining module M2(fast)
** Warning: testcases/alwayslatch_misc_svi_dotnameModuleInst.sv(30): (vopt-2685) [TFMPC] - Too few port connections for 'u_M1'.  Expected 2, found 1.
** Warning: testcases/alwayslatch_misc_svi_dotnameModuleInst.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'o_a'.
-- Inlining module M3(fast)
-- Inlining module M4(fast)
-- Inlining module top(fast)
-- Optimizing module tb(fast)
-- Optimizing interface I(fast)
Optimized design name is design_unit
End time: 00:06:11 on Jun 09,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 3
