// Seed: 3416954263
module module_0 #(
    parameter id_8 = 32'd74
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire _id_8;
  inout wire id_7;
  input wire id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_5[id_8]  = id_3 - id_7 ? id_5 : "";
  assign id_2[1!=""] = id_4 & -1;
  always @(id_9 or posedge 1 == 1'b0) #1;
endmodule
module module_1 #(
    parameter id_1 = 32'd18,
    parameter id_3 = 32'd38,
    parameter id_8 = 32'd25
) (
    _id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  output reg id_2;
  input wire _id_1;
  always id_2 = #(id_3  : -1  : -1'b0) -1'b0;
  logic [7:0][1 : id_3  ==  id_1] id_4;
  logic [1 : id_1] id_5;
  ;
  wire  id_6;
  logic id_7;
  ;
  wire _id_8;
  assign id_7[-1] = 1;
  assign id_8 = id_4[id_3 :-1];
  module_0 modCall_1 (
      id_5,
      id_7,
      id_5,
      id_6,
      id_4,
      id_6,
      id_6,
      id_8,
      id_5,
      id_6
  );
  tri1 id_9;
  assign id_2 = (id_8);
  assign id_9 = 1'h0;
  logic [1 : id_8] id_10;
  ;
endmodule
