<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>FCMGT (zero) -- A64</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">FCMGT (zero)</h2><p id="desc">
      <p class="aml">Floating-point Compare Greater than zero (vector). This instruction reads each floating-point value in the source SIMD&amp;FP register and if the value is greater than zero sets every bit of the corresponding vector element in the destination SIMD&amp;FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&amp;FP register to zero.</p>
      <p class="aml">This instruction can generate a floating-point exception. Depending on the settings in <a class="armarm-xref" title="Reference to ARM ARM section">FPCR</a>, the exception results in either a flag being set in <a class="armarm-xref" title="Reference to ARM ARM section">FPSR</a>, or a synchronous exception being generated. For more information, see <a class="armarm-xref" title="Reference to ARM ARM section">Floating-point exception traps</a>.</p>
      <p class="aml">Depending on the settings in the <a class="armarm-xref" title="Reference to ARM ARM section">CPACR_EL1</a>, <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL2</a>, and <a class="armarm-xref" title="Reference to ARM ARM section">CPTR_EL3</a> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p>
    </p>
    <p class="desc">
      It has encodings from 4 classes:
      <a href="#FCMGT_asisdmiscfp16_FZ">Scalar half precision</a>
      , 
      <a href="#FCMGT_asisdmisc_FZ">Scalar single-precision and double-precision</a>
      , 
      <a href="#FCMGT_asimdmiscfp16_FZ">Vector half precision</a>
       and 
      <a href="#FCMGT_asimdmisc_FZ">Vector single-precision and double-precision</a>
    </p>
    <h3 class="classheading"><a name="FCMGT_asisdmiscfp16_FZ" id="FCMGT_asisdmiscfp16_FZ">Scalar half precision</a><font style="font-size:smaller;"><br />(ARMv8.2)
          </font></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td colspan="2"></td><td class="droppedname">U</td><td colspan="5"></td><td></td><td colspan="6"></td><td colspan="4"></td><td class="droppedname">op</td><td colspan="2"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Scalar half precision</h4><p class="asm-code"><a name="FCMGT_asisdmiscfp16_FZ" id="FCMGT_asisdmiscfp16_FZ">FCMGT  <a href="#hd" title="16-bit SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Hd&gt;</a>, <a href="#hn" title="16-bit SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Hn&gt;</a>, #0.0</a></p></div><p class="pseudocode">if !HaveFP16Ext() then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();

integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

integer esize = 16;
integer datasize = esize;
integer elements = 1;

<a href="shared_pseudocode.html#CompareOp" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp</a> comparison;
case op:U of
    when '00' comparison = <a href="shared_pseudocode.html#CompareOp_GT" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_GT</a>;
    when '01' comparison = <a href="shared_pseudocode.html#CompareOp_GE" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_GE</a>;
    when '10' comparison = <a href="shared_pseudocode.html#CompareOp_EQ" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_EQ</a>;
    when '11' comparison = <a href="shared_pseudocode.html#CompareOp_LE" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_LE</a>;</p>
    <h3 class="classheading"><a name="FCMGT_asisdmisc_FZ" id="FCMGT_asisdmisc_FZ">Scalar single-precision and double-precision</a></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">sz</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td colspan="2"></td><td class="droppedname">U</td><td colspan="5"></td><td></td><td></td><td colspan="5"></td><td colspan="4"></td><td class="droppedname">op</td><td colspan="2"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Scalar single-precision and double-precision</h4><p class="asm-code"><a name="FCMGT_asisdmisc_FZ" id="FCMGT_asisdmisc_FZ">FCMGT  <a href="#v" title="Width specifier (field &quot;sz&quot;) [D,S]">&lt;V&gt;</a><a href="#d" title="SIMD&amp;FP destination register number (field &quot;Rd&quot;)">&lt;d&gt;</a>, <a href="#v" title="Width specifier (field &quot;sz&quot;) [D,S]">&lt;V&gt;</a><a href="#n" title="SIMD&amp;FP source register number (field &quot;Rn&quot;)">&lt;n&gt;</a>, #0.0</a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

integer esize = 32 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(sz);
integer datasize = esize;
integer elements = 1;

<a href="shared_pseudocode.html#CompareOp" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp</a> comparison;
case op:U of
    when '00' comparison = <a href="shared_pseudocode.html#CompareOp_GT" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_GT</a>;
    when '01' comparison = <a href="shared_pseudocode.html#CompareOp_GE" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_GE</a>;
    when '10' comparison = <a href="shared_pseudocode.html#CompareOp_EQ" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_EQ</a>;
    when '11' comparison = <a href="shared_pseudocode.html#CompareOp_LE" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_LE</a>;</p>
    <h3 class="classheading"><a name="FCMGT_asimdmiscfp16_FZ" id="FCMGT_asimdmiscfp16_FZ">Vector half precision</a><font style="font-size:smaller;"><br />(ARMv8.2)
          </font></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">0</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td></td><td></td><td class="droppedname">U</td><td colspan="5"></td><td></td><td colspan="6"></td><td colspan="4"></td><td class="droppedname">op</td><td colspan="2"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Vector half precision</h4><p class="asm-code"><a name="FCMGT_asimdmiscfp16_FZ" id="FCMGT_asimdmiscfp16_FZ">FCMGT  <a href="#vd" title="SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Vd&gt;</a>.<a href="#t_1" title="Arrangement specifier (field &quot;Q&quot;) [4H,8H]">&lt;T&gt;</a>, <a href="#vn" title="SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Vn&gt;</a>.<a href="#t_1" title="Arrangement specifier (field &quot;Q&quot;) [4H,8H]">&lt;T&gt;</a>, #0.0</a></p></div><p class="pseudocode">if !HaveFP16Ext() then <a href="shared_pseudocode.html#impl-shared.UnallocatedEncoding.0" title="function: UnallocatedEncoding()">UnallocatedEncoding</a>();

integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

integer esize = 16;
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

<a href="shared_pseudocode.html#CompareOp" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp</a> comparison;
case op:U of
    when '00' comparison = <a href="shared_pseudocode.html#CompareOp_GT" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_GT</a>;
    when '01' comparison = <a href="shared_pseudocode.html#CompareOp_GE" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_GE</a>;
    when '10' comparison = <a href="shared_pseudocode.html#CompareOp_EQ" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_EQ</a>;
    when '11' comparison = <a href="shared_pseudocode.html#CompareOp_LE" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_LE</a>;</p>
    <h3 class="classheading"><a name="FCMGT_asimdmisc_FZ" id="FCMGT_asimdmisc_FZ">Vector single-precision and double-precision</a></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">0</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">1</td><td class="lr">sz</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td></td><td></td><td class="droppedname">U</td><td colspan="5"></td><td></td><td></td><td colspan="5"></td><td colspan="4"></td><td class="droppedname">op</td><td colspan="2"></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Vector single-precision and double-precision</h4><p class="asm-code"><a name="FCMGT_asimdmisc_FZ" id="FCMGT_asimdmisc_FZ">FCMGT  <a href="#vd" title="SIMD&amp;FP destination register (field &quot;Rd&quot;)">&lt;Vd&gt;</a>.<a href="#t" title="Arrangement specifier (field &quot;sz:Q&quot;) [2D,2S,4S]">&lt;T&gt;</a>, <a href="#vn" title="SIMD&amp;FP source register (field &quot;Rn&quot;)">&lt;Vn&gt;</a>.<a href="#t" title="Arrangement specifier (field &quot;sz:Q&quot;) [2D,2S,4S]">&lt;T&gt;</a>, #0.0</a></p></div><p class="pseudocode">integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);

if sz:Q == '10' then <a href="shared_pseudocode.html#impl-shared.ReservedValue.0" title="function: ReservedValue()">ReservedValue</a>();
integer esize = 32 &lt;&lt; <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(sz);
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

<a href="shared_pseudocode.html#CompareOp" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp</a> comparison;
case op:U of
    when '00' comparison = <a href="shared_pseudocode.html#CompareOp_GT" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_GT</a>;
    when '01' comparison = <a href="shared_pseudocode.html#CompareOp_GE" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_GE</a>;
    when '10' comparison = <a href="shared_pseudocode.html#CompareOp_EQ" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_EQ</a>;
    when '11' comparison = <a href="shared_pseudocode.html#CompareOp_LE" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_LE</a>;</p>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Hd&gt;</td><td><a name="hd" id="hd">
        
          <p class="aml">Is the 16-bit name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Hn&gt;</td><td><a name="hn" id="hn">
        
          <p class="aml">Is the 16-bit name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;V&gt;</td><td><a name="v" id="v">
        Is a width specifier, 
    encoded in 
    <q>sz</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">sz</th>
                <th class="symbol">&lt;V&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;d&gt;</td><td><a name="d" id="d">
        
          <p class="aml">Is the number of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;n&gt;</td><td><a name="n" id="n">
        
          <p class="aml">Is the number of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Vd&gt;</td><td><a name="vd" id="vd">
        
          <p class="aml">Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p>
        
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;T&gt;</td><td><a name="t_1" id="t_1">
        For the vector half precision variant: is an arrangement specifier, 
    encoded in 
    <q>Q</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">4H</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">8H</td>
              </tr>
            </tbody>
          
        </table>
      </a></td></tr><tr><td></td><td><a name="t" id="t">
        For the vector single-precision and double-precision variant: is an arrangement specifier, 
    encoded in 
    <q>sz:Q</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">sz</th>
                <th class="bitfield">Q</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">0</td>
                <td class="symbol">2S</td>
              </tr>
              <tr>
                <td class="bitfield">0</td>
                <td class="bitfield">1</td>
                <td class="symbol">4S</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">0</td>
                <td class="symbol">RESERVED</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="bitfield">1</td>
                <td class="symbol">2D</td>
              </tr>
            </tbody>
          
        </table>
      </a></td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Vn&gt;</td><td><a name="vn" id="vn">
        
          <p class="aml">Is the name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p>
        
      </a></td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckFPAdvSIMDEnabled64.0" title="function: CheckFPAdvSIMDEnabled64()">CheckFPAdvSIMDEnabled64</a>();
bits(datasize) operand = <a href="shared_pseudocode.html#impl-aarch64.V.read.1" title="accessor: bits(width) V[integer n]">V</a>[n];
bits(datasize) result;
bits(esize) zero = <a href="shared_pseudocode.html#impl-shared.FPZero.1" title="function: bits(N) FPZero(bit sign)">FPZero</a>('0');
bits(esize) element;
boolean test_passed;

for e = 0 to elements-1
    element = <a href="shared_pseudocode.html#impl-shared.Elem.read.3" title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]">Elem</a>[operand, e, esize];
    case comparison of
        when <a href="shared_pseudocode.html#CompareOp_GT" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_GT</a> test_passed = <a href="shared_pseudocode.html#impl-shared.FPCompareGT.3" title="function: boolean FPCompareGT(bits(N) op1, bits(N) op2, FPCRType fpcr)">FPCompareGT</a>(element, zero, FPCR);
        when <a href="shared_pseudocode.html#CompareOp_GE" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_GE</a> test_passed = <a href="shared_pseudocode.html#impl-shared.FPCompareGE.3" title="function: boolean FPCompareGE(bits(N) op1, bits(N) op2, FPCRType fpcr)">FPCompareGE</a>(element, zero, FPCR);
        when <a href="shared_pseudocode.html#CompareOp_EQ" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_EQ</a> test_passed = <a href="shared_pseudocode.html#impl-shared.FPCompareEQ.3" title="function: boolean FPCompareEQ(bits(N) op1, bits(N) op2, FPCRType fpcr)">FPCompareEQ</a>(element, zero, FPCR);
        when <a href="shared_pseudocode.html#CompareOp_LE" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_LE</a> test_passed = <a href="shared_pseudocode.html#impl-shared.FPCompareGE.3" title="function: boolean FPCompareGE(bits(N) op1, bits(N) op2, FPCRType fpcr)">FPCompareGE</a>(zero, element, FPCR);
        when <a href="shared_pseudocode.html#CompareOp_LT" title="enumeration CompareOp   {CompareOp_GT, CompareOp_GE, CompareOp_EQ,&#13; CompareOp_LE, CompareOp_LT}">CompareOp_LT</a> test_passed = <a href="shared_pseudocode.html#impl-shared.FPCompareGT.3" title="function: boolean FPCompareGT(bits(N) op1, bits(N) op2, FPCRType fpcr)">FPCompareGT</a>(zero, element, FPCR);
    <a href="shared_pseudocode.html#impl-shared.Elem.write.3" title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value">Elem</a>[result, e, esize] = if test_passed then <a href="shared_pseudocode.html#impl-shared.Ones.0" title="function: bits(N) Ones()">Ones</a>() else <a href="shared_pseudocode.html#impl-shared.Zeros.0" title="function: bits(N) Zeros()">Zeros</a>();

<a href="shared_pseudocode.html#impl-aarch64.V.write.1" title="accessor: V[integer n] = bits(width) value">V</a>[d] = result;</p>
    </div>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p></body></html>
