============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:07:10 am
  Module:                 UART
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock TX_CLK)            launch                                     0 R 
U0_UART_TX
  U0_parity_calc
    DATA_V_reg[5]/CK                                 100    +0       0 R 
    DATA_V_reg[5]/Q       SDFFRHQX1HVT       2  0.9   14  +106     106 R 
    g380__7482/B                                            +0     106   
    g380__7482/Y          XNOR2X1HVT         1  0.2    8   +42     147 F 
    g375__5115/A                                            +0     147   
    g375__5115/Y          XNOR2X1HVT         1  0.2    7   +55     202 R 
    g370__1881/A                                            +0     202   
    g370__1881/Y          XNOR2X1HVT         1  0.2    8   +57     259 F 
    g369__6131/A                                            +0     259   
    g369__6131/Y          XNOR2X1HVT         1  0.2    7   +55     314 R 
    g368__7098/A                                            +0     314   
    g368__7098/Y          XNOR2X1HVT         1  0.2    8   +57     371 F 
    g367__8246/A                                            +0     371   
    g367__8246/Y          XNOR2X1HVT         1  0.2    7   +55     426 R 
    g366__5122/A                                            +0     426   
    g366__5122/Y          XNOR2X1HVT         1  0.2    8   +57     483 F 
    g365__1705/A                                            +0     483   
    g365__1705/Y          XNOR2X1HVT         1  0.4    9   +56     539 R 
    parity_reg/SI    <<<  SDFFRHQX1HVT                      +0     539   
    parity_reg/CK         setup                      100   +39     578 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock TX_CLK)            capture                                 2500 R 
                          uncertainty                      -10    2490 R 
-------------------------------------------------------------------------
Cost Group   : 'TX_CLK' (path_group 'TX_CLK')
Timing slack :    1912ps 
Start-point  : U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK
End-point    : U0_UART_TX/U0_parity_calc/parity_reg/SI

