###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux i686(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 10 05:05:45 2013
#  Command:           timeDesign -postRoute -hold -outDir ./reports/route_ti...
###############################################################
Path 1: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][0] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.648
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.977
  Arrival Time                  0.778
  Slack Time                   -0.199
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.199 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.527 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.637 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.754 | 
     | clk_m__I0                          | I ^ -> O ^  | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.846 | 
     | mips_core/datamem/\ram_reg[185][0] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.742 |    0.941 | 
     | mips_core/datamem/U4967            | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.036 |   0.778 |    0.977 | 
     | mips_core/datamem/\ram_reg[185][0] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.778 |    0.977 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.199 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.128 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.238 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.356 | 
     | clk_m__I0                          | I ^ -> O ^ | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.448 | 
     | mips_core/datamem/\ram_reg[185][0] | CK ^       | QDFFEHD  | 0.116 | 0.001 |   0.648 |    0.448 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.653
+ Hold                         -0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.981
  Arrival Time                  0.784
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.525 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.635 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.753 | 
     | clk_m__L3_I106                     | I ^ -> O ^  | BUFCKGHD | 0.128 | 0.097 |   0.652 |    0.850 | 
     | mips_core/datamem/\ram_reg[185][5] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.097 |   0.749 |    0.947 | 
     | mips_core/datamem/U4972            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.784 |    0.981 | 
     | mips_core/datamem/\ram_reg[185][5] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.784 |    0.981 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.130 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.240 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.358 | 
     | clk_m__L3_I106                     | I ^ -> O ^ | BUFCKGHD | 0.128 | 0.097 |   0.652 |    0.455 | 
     | mips_core/datamem/\ram_reg[185][5] | CK ^       | QDFFEHD  | 0.128 | 0.001 |   0.653 |    0.456 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][12] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][12] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.648
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.977
  Arrival Time                  0.779
  Slack Time                   -0.198
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.198 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.525 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.635 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.753 | 
     | clk_m__I0                           | I ^ -> O ^  | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.845 | 
     | mips_core/datamem/\ram_reg[185][12] | CK ^ -> Q ^ | QDFFEHD  | 0.039 | 0.095 |   0.742 |    0.940 | 
     | mips_core/datamem/U4979             | B1 ^ -> O ^ | AO22CHD  | 0.033 | 0.037 |   0.779 |    0.977 | 
     | mips_core/datamem/\ram_reg[185][12] | D ^         | QDFFEHD  | 0.033 | 0.000 |   0.779 |    0.977 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.198 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.130 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.240 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.358 | 
     | clk_m__I0                           | I ^ -> O ^ | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.449 | 
     | mips_core/datamem/\ram_reg[185][12] | CK ^       | QDFFEHD  | 0.116 | 0.001 |   0.648 |    0.450 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[186][0] /CK 
Endpoint:   mips_core/datamem/\ram_reg[186][0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[186][0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.648
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.977
  Arrival Time                  0.780
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.525 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.635 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.752 | 
     | clk_m__I0                          | I ^ -> O ^  | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.844 | 
     | mips_core/datamem/\ram_reg[186][0] | CK ^ -> Q ^ | QDFFEHD  | 0.044 | 0.098 |   0.745 |    0.942 | 
     | mips_core/datamem/U4983            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.035 |   0.780 |    0.977 | 
     | mips_core/datamem/\ram_reg[186][0] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.780 |    0.977 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.131 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.241 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.358 | 
     | clk_m__I0                          | I ^ -> O ^ | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.450 | 
     | mips_core/datamem/\ram_reg[186][0] | CK ^       | QDFFEHD  | 0.116 | 0.001 |   0.648 |    0.451 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.653
+ Hold                         -0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.981
  Arrival Time                  0.784
  Slack Time                   -0.197
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.197 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.525 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.635 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.752 | 
     | clk_m__L3_I106                     | I ^ -> O ^  | BUFCKGHD | 0.128 | 0.097 |   0.652 |    0.849 | 
     | mips_core/datamem/\ram_reg[185][3] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.095 |   0.748 |    0.944 | 
     | mips_core/datamem/U4970            | B1 ^ -> O ^ | AO22CHD  | 0.033 | 0.037 |   0.784 |    0.981 | 
     | mips_core/datamem/\ram_reg[185][3] | D ^         | QDFFEHD  | 0.033 | 0.000 |   0.784 |    0.981 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.197 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.131 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.241 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.358 | 
     | clk_m__L3_I106                     | I ^ -> O ^ | BUFCKGHD | 0.128 | 0.097 |   0.652 |    0.455 | 
     | mips_core/datamem/\ram_reg[185][3] | CK ^       | QDFFEHD  | 0.128 | 0.001 |   0.653 |    0.456 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.647
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.977
  Arrival Time                  0.780
  Slack Time                   -0.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.196 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.524 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.634 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.751 | 
     | clk_m__I0                           | I ^ -> O ^  | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.843 | 
     | mips_core/datamem/\ram_reg[185][10] | CK ^ -> Q ^ | QDFFEHD  | 0.042 | 0.097 |   0.744 |    0.940 | 
     | mips_core/datamem/U4977             | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.037 |   0.780 |    0.977 | 
     | mips_core/datamem/\ram_reg[185][10] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.780 |    0.977 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.196 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.131 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.242 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.359 | 
     | clk_m__I0                           | I ^ -> O ^ | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.451 | 
     | mips_core/datamem/\ram_reg[185][10] | CK ^       | QDFFEHD  | 0.116 | 0.001 |   0.647 |    0.451 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[189][13] /CK 
Endpoint:   mips_core/datamem/\ram_reg[189][13] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[189][13] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.671
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.996
  Arrival Time                  0.801
  Slack Time                   -0.196
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.196 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.523 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.633 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.751 | 
     | clk_m__L3_I102                      | I ^ -> O ^  | BUFCKHHD | 0.169 | 0.115 |   0.671 |    0.866 | 
     | mips_core/datamem/\ram_reg[189][13] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.096 |   0.767 |    0.963 | 
     | mips_core/datamem/U5044             | B1 ^ -> O ^ | AO22CHD  | 0.027 | 0.034 |   0.801 |    0.996 | 
     | mips_core/datamem/\ram_reg[189][13] | D ^         | QDFFEHD  | 0.027 | 0.000 |   0.801 |    0.996 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.196 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.132 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.242 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.360 | 
     | clk_m__L3_I102                      | I ^ -> O ^ | BUFCKHHD | 0.169 | 0.115 |   0.671 |    0.475 | 
     | mips_core/datamem/\ram_reg[189][13] | CK ^       | QDFFEHD  | 0.169 | 0.001 |   0.671 |    0.476 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[69][6] /CK 
Endpoint:   mips_core/datamem/\ram_reg[69][6] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[69][6] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.677
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 1.002
  Arrival Time                  0.807
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.523 | 
     | clk_m__L1_I2                      | I ^ -> O ^  | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.636 | 
     | clk_m__L2_I6                      | I ^ -> O ^  | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.756 | 
     | clk_m__L3_I63                     | I ^ -> O ^  | BUFCKHHD | 0.168 | 0.115 |   0.676 |    0.872 | 
     | mips_core/datamem/\ram_reg[69][6] | CK ^ -> Q ^ | QDFFEHD  | 0.039 | 0.097 |   0.773 |    0.968 | 
     | mips_core/datamem/U3117           | B1 ^ -> O ^ | AO22CHD  | 0.027 | 0.034 |   0.807 |    1.002 | 
     | mips_core/datamem/\ram_reg[69][6] | D ^         | QDFFEHD  | 0.027 | 0.000 |   0.807 |    1.002 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.132 | 
     | clk_m__L1_I2                      | I ^ -> O ^ | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.245 | 
     | clk_m__L2_I6                      | I ^ -> O ^ | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.366 | 
     | clk_m__L3_I63                     | I ^ -> O ^ | BUFCKHHD | 0.168 | 0.115 |   0.676 |    0.481 | 
     | mips_core/datamem/\ram_reg[69][6] | CK ^       | QDFFEHD  | 0.168 | 0.001 |   0.677 |    0.482 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[186][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[186][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[186][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.648
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.977
  Arrival Time                  0.782
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.523 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.633 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.750 | 
     | clk_m__I0                           | I ^ -> O ^  | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.842 | 
     | mips_core/datamem/\ram_reg[186][10] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.097 |   0.744 |    0.939 | 
     | mips_core/datamem/U4993             | B1 ^ -> O ^ | AO22CHD  | 0.035 | 0.038 |   0.782 |    0.977 | 
     | mips_core/datamem/\ram_reg[186][10] | D ^         | QDFFEHD  | 0.035 | 0.000 |   0.782 |    0.977 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.132 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.243 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.360 | 
     | clk_m__I0                           | I ^ -> O ^ | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.452 | 
     | mips_core/datamem/\ram_reg[186][10] | CK ^       | QDFFEHD  | 0.116 | 0.001 |   0.648 |    0.452 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][7] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.653
+ Hold                         -0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.981
  Arrival Time                  0.786
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.523 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.633 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.750 | 
     | clk_m__L3_I106                     | I ^ -> O ^  | BUFCKGHD | 0.128 | 0.097 |   0.652 |    0.847 | 
     | mips_core/datamem/\ram_reg[185][7] | CK ^ -> Q ^ | QDFFEHD  | 0.043 | 0.097 |   0.750 |    0.945 | 
     | mips_core/datamem/U4974            | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.036 |   0.786 |    0.981 | 
     | mips_core/datamem/\ram_reg[185][7] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.786 |    0.981 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.243 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.360 | 
     | clk_m__L3_I106                     | I ^ -> O ^ | BUFCKGHD | 0.128 | 0.097 |   0.652 |    0.457 | 
     | mips_core/datamem/\ram_reg[185][7] | CK ^       | QDFFEHD  | 0.128 | 0.001 |   0.653 |    0.458 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[245][2] /CK 
Endpoint:   mips_core/datamem/\ram_reg[245][2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[245][2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.672
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.998
  Arrival Time                  0.803
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.523 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.635 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.756 | 
     | clk_m__L3_I7                       | I ^ -> O ^  | BUFCKHHD | 0.158 | 0.110 |   0.671 |    0.866 | 
     | mips_core/datamem/\ram_reg[245][2] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.096 |   0.767 |    0.962 | 
     | mips_core/datamem/U5929            | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.036 |   0.803 |    0.998 | 
     | mips_core/datamem/\ram_reg[245][2] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.803 |    0.998 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.245 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.365 | 
     | clk_m__L3_I7                       | I ^ -> O ^ | BUFCKHHD | 0.158 | 0.110 |   0.671 |    0.476 | 
     | mips_core/datamem/\ram_reg[245][2] | CK ^       | QDFFEHD  | 0.158 | 0.001 |   0.672 |    0.477 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[187][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[187][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[187][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.648
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.977
  Arrival Time                  0.782
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.523 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.633 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.750 | 
     | clk_m__I0                           | I ^ -> O ^  | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.842 | 
     | mips_core/datamem/\ram_reg[187][10] | CK ^ -> Q ^ | QDFFEHD  | 0.043 | 0.097 |   0.744 |    0.939 | 
     | mips_core/datamem/U5009             | B1 ^ -> O ^ | AO22CHD  | 0.034 | 0.038 |   0.782 |    0.977 | 
     | mips_core/datamem/\ram_reg[187][10] | D ^         | QDFFEHD  | 0.034 | 0.000 |   0.782 |    0.977 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.243 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.360 | 
     | clk_m__I0                           | I ^ -> O ^ | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.452 | 
     | mips_core/datamem/\ram_reg[187][10] | CK ^       | QDFFEHD  | 0.116 | 0.001 |   0.648 |    0.453 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[201][9] /CK 
Endpoint:   mips_core/datamem/\ram_reg[201][9] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[201][9] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.656
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.982
  Arrival Time                  0.787
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.523 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.627 | 
     | clk_m__L2_I3                       | I ^ -> O ^  | BUFCKHHD | 0.178 | 0.113 |   0.544 |    0.739 | 
     | clk_m__L3_I30                      | I ^ -> O ^  | BUFCKHHD | 0.161 | 0.111 |   0.655 |    0.850 | 
     | mips_core/datamem/\ram_reg[201][9] | CK ^ -> Q ^ | QDFFEHD  | 0.040 | 0.097 |   0.753 |    0.948 | 
     | mips_core/datamem/U5232            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.787 |    0.982 | 
     | mips_core/datamem/\ram_reg[201][9] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.787 |    0.982 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.237 | 
     | clk_m__L2_I3                       | I ^ -> O ^ | BUFCKHHD | 0.178 | 0.113 |   0.544 |    0.350 | 
     | clk_m__L3_I30                      | I ^ -> O ^ | BUFCKHHD | 0.161 | 0.111 |   0.655 |    0.461 | 
     | mips_core/datamem/\ram_reg[201][9] | CK ^       | QDFFEHD  | 0.161 | 0.001 |   0.656 |    0.461 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[249][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[249][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[249][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.674
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 1.000
  Arrival Time                  0.805
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.523 | 
     | clk_m__L1_I0                        | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.635 | 
     | clk_m__L2_I0                        | I ^ -> O ^  | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.756 | 
     | clk_m__L3_I9                        | I ^ -> O ^  | BUFCKHHD | 0.163 | 0.113 |   0.673 |    0.868 | 
     | mips_core/datamem/\ram_reg[249][11] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.097 |   0.771 |    0.966 | 
     | mips_core/datamem/U6002             | B1 ^ -> O ^ | AO22CHD  | 0.027 | 0.034 |   0.805 |    1.000 | 
     | mips_core/datamem/\ram_reg[249][11] | D ^         | QDFFEHD  | 0.027 | 0.000 |   0.805 |    1.000 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I0                        | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.245 | 
     | clk_m__L2_I0                        | I ^ -> O ^ | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.366 | 
     | clk_m__L3_I9                        | I ^ -> O ^ | BUFCKHHD | 0.163 | 0.113 |   0.673 |    0.479 | 
     | mips_core/datamem/\ram_reg[249][11] | CK ^       | QDFFEHD  | 0.163 | 0.001 |   0.674 |    0.479 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[184][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[184][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[184][7] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.653
+ Hold                         -0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.981
  Arrival Time                  0.786
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.523 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.633 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.750 | 
     | clk_m__L3_I106                     | I ^ -> O ^  | BUFCKGHD | 0.128 | 0.097 |   0.652 |    0.847 | 
     | mips_core/datamem/\ram_reg[184][7] | CK ^ -> Q ^ | QDFFEHD  | 0.046 | 0.099 |   0.752 |    0.946 | 
     | mips_core/datamem/U4958            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.035 |   0.786 |    0.981 | 
     | mips_core/datamem/\ram_reg[184][7] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.786 |    0.981 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.243 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.360 | 
     | clk_m__L3_I106                     | I ^ -> O ^ | BUFCKGHD | 0.128 | 0.097 |   0.652 |    0.457 | 
     | mips_core/datamem/\ram_reg[184][7] | CK ^       | QDFFEHD  | 0.128 | 0.001 |   0.653 |    0.458 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[197][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[197][5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[197][5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.655
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.981
  Arrival Time                  0.786
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.626 | 
     | clk_m__L2_I3                       | I ^ -> O ^  | BUFCKHHD | 0.178 | 0.113 |   0.544 |    0.739 | 
     | clk_m__L3_I36                      | I ^ -> O ^  | BUFCKHHD | 0.155 | 0.109 |   0.653 |    0.848 | 
     | mips_core/datamem/\ram_reg[197][5] | CK ^ -> Q ^ | QDFFEHD  | 0.042 | 0.098 |   0.752 |    0.947 | 
     | mips_core/datamem/U5164            | B1 ^ -> O ^ | AO22CHD  | 0.027 | 0.034 |   0.786 |    0.981 | 
     | mips_core/datamem/\ram_reg[197][5] | D ^         | QDFFEHD  | 0.027 | 0.000 |   0.786 |    0.981 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.237 | 
     | clk_m__L2_I3                       | I ^ -> O ^ | BUFCKHHD | 0.178 | 0.113 |   0.544 |    0.350 | 
     | clk_m__L3_I36                      | I ^ -> O ^ | BUFCKHHD | 0.155 | 0.109 |   0.653 |    0.459 | 
     | mips_core/datamem/\ram_reg[197][5] | CK ^       | QDFFEHD  | 0.155 | 0.001 |   0.655 |    0.460 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[101][9] /CK 
Endpoint:   mips_core/datamem/\ram_reg[101][9] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[101][9] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.676
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 1.002
  Arrival Time                  0.807
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.635 | 
     | clk_m__L2_I8                       | I ^ -> O ^  | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.754 | 
     | clk_m__L3_I87                      | I ^ -> O ^  | BUFCKHHD | 0.168 | 0.116 |   0.676 |    0.871 | 
     | mips_core/datamem/\ram_reg[101][9] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.771 |    0.966 | 
     | mips_core/datamem/U3632            | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.036 |   0.807 |    1.002 | 
     | mips_core/datamem/\ram_reg[101][9] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.807 |    1.002 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.246 | 
     | clk_m__L2_I8                       | I ^ -> O ^ | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.365 | 
     | clk_m__L3_I87                      | I ^ -> O ^ | BUFCKHHD | 0.168 | 0.116 |   0.676 |    0.481 | 
     | mips_core/datamem/\ram_reg[101][9] | CK ^       | QDFFEHD  | 0.168 | 0.000 |   0.676 |    0.482 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[184][12] /CK 
Endpoint:   mips_core/datamem/\ram_reg[184][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[184][12] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.648
+ Hold                         -0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.977
  Arrival Time                  0.782
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.633 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.750 | 
     | clk_m__I0                           | I ^ -> O ^  | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.842 | 
     | mips_core/datamem/\ram_reg[184][12] | CK ^ -> Q ^ | QDFFEHD  | 0.046 | 0.099 |   0.746 |    0.940 | 
     | mips_core/datamem/U4963             | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.036 |   0.782 |    0.977 | 
     | mips_core/datamem/\ram_reg[184][12] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.782 |    0.977 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.243 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.360 | 
     | clk_m__I0                           | I ^ -> O ^ | BUFCKGHD | 0.116 | 0.092 |   0.647 |    0.452 | 
     | mips_core/datamem/\ram_reg[184][12] | CK ^       | QDFFEHD  | 0.116 | 0.001 |   0.648 |    0.453 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[241][8] /CK 
Endpoint:   mips_core/datamem/\ram_reg[241][8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[241][8] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.674
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.999
  Arrival Time                  0.805
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.635 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.755 | 
     | clk_m__L3_I2                       | I ^ -> O ^  | BUFCKHHD | 0.161 | 0.112 |   0.673 |    0.867 | 
     | mips_core/datamem/\ram_reg[241][8] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.097 |   0.769 |    0.964 | 
     | mips_core/datamem/U5871            | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.036 |   0.805 |    0.999 | 
     | mips_core/datamem/\ram_reg[241][8] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.805 |    0.999 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.246 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.366 | 
     | clk_m__L3_I2                       | I ^ -> O ^ | BUFCKHHD | 0.161 | 0.112 |   0.673 |    0.478 | 
     | mips_core/datamem/\ram_reg[241][8] | CK ^       | QDFFEHD  | 0.161 | 0.001 |   0.674 |    0.479 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[169][15] /CK 
Endpoint:   mips_core/datamem/\ram_reg[169][15] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[169][15] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.671
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.997
  Arrival Time                  0.802
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I0                        | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.635 | 
     | clk_m__L2_I1                        | I ^ -> O ^  | BUFCKHHD | 0.178 | 0.117 |   0.558 |    0.752 | 
     | clk_m__L3_I11                       | I ^ -> O ^  | BUFCKHHD | 0.163 | 0.113 |   0.671 |    0.865 | 
     | mips_core/datamem/\ram_reg[169][15] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.098 |   0.768 |    0.963 | 
     | mips_core/datamem/U4726             | B1 ^ -> O ^ | AO22CHD  | 0.027 | 0.034 |   0.802 |    0.997 | 
     | mips_core/datamem/\ram_reg[169][15] | D ^         | QDFFEHD  | 0.027 | 0.000 |   0.802 |    0.997 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I0                        | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.246 | 
     | clk_m__L2_I1                        | I ^ -> O ^ | BUFCKHHD | 0.178 | 0.117 |   0.558 |    0.363 | 
     | clk_m__L3_I11                       | I ^ -> O ^ | BUFCKHHD | 0.163 | 0.113 |   0.671 |    0.476 | 
     | mips_core/datamem/\ram_reg[169][15] | CK ^       | QDFFEHD  | 0.163 | 0.001 |   0.671 |    0.477 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[105][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[105][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[105][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.676
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 1.001
  Arrival Time                  0.807
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I2                        | I ^ -> O ^  | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.635 | 
     | clk_m__L2_I8                        | I ^ -> O ^  | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.754 | 
     | clk_m__L3_I84                       | I ^ -> O ^  | BUFCKHHD | 0.171 | 0.116 |   0.675 |    0.870 | 
     | mips_core/datamem/\ram_reg[105][11] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.096 |   0.771 |    0.966 | 
     | mips_core/datamem/U3698             | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.035 |   0.807 |    1.001 | 
     | mips_core/datamem/\ram_reg[105][11] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.807 |    1.001 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I2                        | I ^ -> O ^ | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.246 | 
     | clk_m__L2_I8                        | I ^ -> O ^ | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.365 | 
     | clk_m__L3_I84                       | I ^ -> O ^ | BUFCKHHD | 0.171 | 0.116 |   0.675 |    0.481 | 
     | mips_core/datamem/\ram_reg[105][11] | CK ^       | QDFFEHD  | 0.171 | 0.001 |   0.676 |    0.482 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[29][12] /CK 
Endpoint:   mips_core/datamem/\ram_reg[29][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[29][12] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.659
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.985
  Arrival Time                  0.790
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I4                       | I ^ -> O ^  | BUFCKGHD | 0.105 | 0.104 |   0.431 |    0.626 | 
     | clk_m__L2_I12                      | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.738 | 
     | clk_m__L3_I120                     | I ^ -> O ^  | BUFCKHHD | 0.170 | 0.116 |   0.659 |    0.853 | 
     | mips_core/datamem/\ram_reg[29][12] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.097 |   0.756 |    0.951 | 
     | mips_core/datamem/U2483            | B1 ^ -> O ^ | AO22CHD  | 0.027 | 0.034 |   0.790 |    0.985 | 
     | mips_core/datamem/\ram_reg[29][12] | D ^         | QDFFEHD  | 0.027 | 0.000 |   0.790 |    0.985 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I4                       | I ^ -> O ^ | BUFCKGHD | 0.105 | 0.104 |   0.431 |    0.237 | 
     | clk_m__L2_I12                      | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.112 |   0.543 |    0.348 | 
     | clk_m__L3_I120                     | I ^ -> O ^ | BUFCKHHD | 0.170 | 0.116 |   0.659 |    0.464 | 
     | mips_core/datamem/\ram_reg[29][12] | CK ^       | QDFFEHD  | 0.170 | 0.001 |   0.659 |    0.465 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[245][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[245][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[245][7] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.672
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.998
  Arrival Time                  0.804
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.635 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.755 | 
     | clk_m__L3_I7                       | I ^ -> O ^  | BUFCKHHD | 0.158 | 0.110 |   0.671 |    0.866 | 
     | mips_core/datamem/\ram_reg[245][7] | CK ^ -> Q ^ | QDFFEHD  | 0.042 | 0.099 |   0.770 |    0.964 | 
     | mips_core/datamem/U5934            | B1 ^ -> O ^ | AO22CHD  | 0.027 | 0.034 |   0.804 |    0.998 | 
     | mips_core/datamem/\ram_reg[245][7] | D ^         | QDFFEHD  | 0.027 | 0.000 |   0.804 |    0.998 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.246 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.366 | 
     | clk_m__L3_I7                       | I ^ -> O ^ | BUFCKHHD | 0.158 | 0.110 |   0.671 |    0.476 | 
     | mips_core/datamem/\ram_reg[245][7] | CK ^       | QDFFEHD  | 0.158 | 0.002 |   0.672 |    0.478 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[165][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[165][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[165][4] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.674
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.999
  Arrival Time                  0.804
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.635 | 
     | clk_m__L2_I1                       | I ^ -> O ^  | BUFCKHHD | 0.178 | 0.117 |   0.558 |    0.752 | 
     | clk_m__L3_I12                      | I ^ -> O ^  | BUFCKHHD | 0.168 | 0.115 |   0.673 |    0.868 | 
     | mips_core/datamem/\ram_reg[165][4] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.097 |   0.770 |    0.965 | 
     | mips_core/datamem/U4651            | B1 ^ -> O ^ | AO22CHD  | 0.027 | 0.034 |   0.804 |    0.999 | 
     | mips_core/datamem/\ram_reg[165][4] | D ^         | QDFFEHD  | 0.027 | 0.000 |   0.804 |    0.999 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.246 | 
     | clk_m__L2_I1                       | I ^ -> O ^ | BUFCKHHD | 0.178 | 0.117 |   0.558 |    0.363 | 
     | clk_m__L3_I12                      | I ^ -> O ^ | BUFCKHHD | 0.168 | 0.115 |   0.673 |    0.478 | 
     | mips_core/datamem/\ram_reg[165][4] | CK ^       | QDFFEHD  | 0.168 | 0.001 |   0.674 |    0.479 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[213][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[213][5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[213][5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.672
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.998
  Arrival Time                  0.803
  Slack Time                   -0.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.195 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.635 | 
     | clk_m__L2_I8                       | I ^ -> O ^  | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.754 | 
     | clk_m__L3_I88                      | I ^ -> O ^  | BUFCKHHD | 0.162 | 0.112 |   0.672 |    0.866 | 
     | mips_core/datamem/\ram_reg[213][5] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.097 |   0.769 |    0.964 | 
     | mips_core/datamem/U5420            | B1 ^ -> O ^ | AO22CHD  | 0.027 | 0.034 |   0.803 |    0.998 | 
     | mips_core/datamem/\ram_reg[213][5] | D ^         | QDFFEHD  | 0.027 | 0.000 |   0.803 |    0.998 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.195 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.246 | 
     | clk_m__L2_I8                       | I ^ -> O ^ | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.365 | 
     | clk_m__L3_I88                      | I ^ -> O ^ | BUFCKHHD | 0.162 | 0.112 |   0.672 |    0.477 | 
     | mips_core/datamem/\ram_reg[213][5] | CK ^       | QDFFEHD  | 0.162 | 0.000 |   0.672 |    0.478 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][4] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.670
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.995
  Arrival Time                  0.801
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.632 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.750 | 
     | clk_m__L3_I107                     | I ^ -> O ^  | BUFCKHHD | 0.166 | 0.114 |   0.669 |    0.863 | 
     | mips_core/datamem/\ram_reg[185][4] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.097 |   0.766 |    0.961 | 
     | mips_core/datamem/U4971            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.801 |    0.995 | 
     | mips_core/datamem/\ram_reg[185][4] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.801 |    0.995 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.243 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.361 | 
     | clk_m__L3_I107                     | I ^ -> O ^ | BUFCKHHD | 0.166 | 0.114 |   0.669 |    0.474 | 
     | mips_core/datamem/\ram_reg[185][4] | CK ^       | QDFFEHD  | 0.166 | 0.001 |   0.670 |    0.475 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[205][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[205][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[205][4] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.655
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.981
  Arrival Time                  0.787
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.626 | 
     | clk_m__L2_I3                       | I ^ -> O ^  | BUFCKHHD | 0.178 | 0.113 |   0.544 |    0.739 | 
     | clk_m__L3_I37                      | I ^ -> O ^  | BUFCKHHD | 0.158 | 0.111 |   0.655 |    0.850 | 
     | mips_core/datamem/\ram_reg[205][4] | CK ^ -> Q ^ | QDFFEHD  | 0.039 | 0.096 |   0.751 |    0.946 | 
     | mips_core/datamem/U5291            | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.036 |   0.787 |    0.981 | 
     | mips_core/datamem/\ram_reg[205][4] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.787 |    0.981 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.237 | 
     | clk_m__L2_I3                       | I ^ -> O ^ | BUFCKHHD | 0.178 | 0.113 |   0.544 |    0.350 | 
     | clk_m__L3_I37                      | I ^ -> O ^ | BUFCKHHD | 0.158 | 0.111 |   0.655 |    0.461 | 
     | mips_core/datamem/\ram_reg[205][4] | CK ^       | QDFFEHD  | 0.158 | 0.000 |   0.655 |    0.461 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[69][9] /CK 
Endpoint:   mips_core/datamem/\ram_reg[69][9] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[69][9] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.673
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.998
  Arrival Time                  0.804
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I2                      | I ^ -> O ^  | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.635 | 
     | clk_m__L2_I7                      | I ^ -> O ^  | BUFCKHHD | 0.177 | 0.117 |   0.557 |    0.752 | 
     | clk_m__L3_I78                     | I ^ -> O ^  | BUFCKHHD | 0.169 | 0.115 |   0.673 |    0.867 | 
     | mips_core/datamem/\ram_reg[69][9] | CK ^ -> Q ^ | QDFFEHD  | 0.040 | 0.097 |   0.770 |    0.964 | 
     | mips_core/datamem/U3120           | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.804 |    0.998 | 
     | mips_core/datamem/\ram_reg[69][9] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.804 |    0.998 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I2                      | I ^ -> O ^ | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.246 | 
     | clk_m__L2_I7                      | I ^ -> O ^ | BUFCKHHD | 0.177 | 0.117 |   0.557 |    0.363 | 
     | clk_m__L3_I78                     | I ^ -> O ^ | BUFCKHHD | 0.169 | 0.115 |   0.673 |    0.478 | 
     | mips_core/datamem/\ram_reg[69][9] | CK ^       | QDFFEHD  | 0.169 | 0.001 |   0.673 |    0.479 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[97][2] /CK 
Endpoint:   mips_core/datamem/\ram_reg[97][2] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[97][2] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.672
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.998
  Arrival Time                  0.804
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I2                      | I ^ -> O ^  | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.635 | 
     | clk_m__L2_I8                      | I ^ -> O ^  | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.754 | 
     | clk_m__L3_I88                     | I ^ -> O ^  | BUFCKHHD | 0.162 | 0.112 |   0.672 |    0.866 | 
     | mips_core/datamem/\ram_reg[97][2] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.767 |    0.962 | 
     | mips_core/datamem/U3561           | B1 ^ -> O ^ | AO22CHD  | 0.033 | 0.037 |   0.804 |    0.998 | 
     | mips_core/datamem/\ram_reg[97][2] | D ^         | QDFFEHD  | 0.033 | 0.000 |   0.804 |    0.998 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I2                      | I ^ -> O ^ | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.246 | 
     | clk_m__L2_I8                      | I ^ -> O ^ | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.365 | 
     | clk_m__L3_I88                     | I ^ -> O ^ | BUFCKHHD | 0.162 | 0.112 |   0.672 |    0.477 | 
     | mips_core/datamem/\ram_reg[97][2] | CK ^       | QDFFEHD  | 0.162 | 0.001 |   0.672 |    0.478 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[217][14] /CK 
Endpoint:   mips_core/datamem/\ram_reg[217][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[217][14] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.657
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.983
  Arrival Time                  0.788
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I1                        | I ^ -> O ^  | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.626 | 
     | clk_m__L2_I4                        | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.113 |   0.544 |    0.739 | 
     | clk_m__L3_I46                       | I ^ -> O ^  | BUFCKHHD | 0.162 | 0.112 |   0.656 |    0.851 | 
     | mips_core/datamem/\ram_reg[217][14] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.096 |   0.752 |    0.947 | 
     | mips_core/datamem/U5493             | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.036 |   0.788 |    0.983 | 
     | mips_core/datamem/\ram_reg[217][14] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.788 |    0.983 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I1                        | I ^ -> O ^ | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.237 | 
     | clk_m__L2_I4                        | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.113 |   0.544 |    0.350 | 
     | clk_m__L3_I46                       | I ^ -> O ^ | BUFCKHHD | 0.162 | 0.112 |   0.656 |    0.462 | 
     | mips_core/datamem/\ram_reg[217][14] | CK ^       | QDFFEHD  | 0.162 | 0.000 |   0.657 |    0.462 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[97][13] /CK 
Endpoint:   mips_core/datamem/\ram_reg[97][13] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[97][13] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.672
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.998
  Arrival Time                  0.803
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.635 | 
     | clk_m__L2_I8                       | I ^ -> O ^  | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.754 | 
     | clk_m__L3_I88                      | I ^ -> O ^  | BUFCKHHD | 0.162 | 0.112 |   0.672 |    0.866 | 
     | mips_core/datamem/\ram_reg[97][13] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.096 |   0.768 |    0.962 | 
     | mips_core/datamem/U3572            | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.036 |   0.803 |    0.998 | 
     | mips_core/datamem/\ram_reg[97][13] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.803 |    0.998 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.246 | 
     | clk_m__L2_I8                       | I ^ -> O ^ | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.365 | 
     | clk_m__L3_I88                      | I ^ -> O ^ | BUFCKHHD | 0.162 | 0.112 |   0.672 |    0.477 | 
     | mips_core/datamem/\ram_reg[97][13] | CK ^       | QDFFEHD  | 0.162 | 0.000 |   0.672 |    0.478 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[157][12] /CK 
Endpoint:   mips_core/datamem/\ram_reg[157][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[157][12] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.675
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 1.000
  Arrival Time                  0.806
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.632 | 
     | clk_m__L2_I9                        | I ^ -> O ^  | BUFCKHHD | 0.186 | 0.121 |   0.559 |    0.753 | 
     | clk_m__L3_I93                       | I ^ -> O ^  | BUFCKHHD | 0.168 | 0.116 |   0.674 |    0.869 | 
     | mips_core/datamem/\ram_reg[157][12] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.095 |   0.769 |    0.964 | 
     | mips_core/datamem/U4531             | B1 ^ -> O ^ | AO22CHD  | 0.033 | 0.036 |   0.806 |    1.000 | 
     | mips_core/datamem/\ram_reg[157][12] | D ^         | QDFFEHD  | 0.033 | 0.000 |   0.806 |    1.000 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.243 | 
     | clk_m__L2_I9                        | I ^ -> O ^ | BUFCKHHD | 0.186 | 0.121 |   0.559 |    0.364 | 
     | clk_m__L3_I93                       | I ^ -> O ^ | BUFCKHHD | 0.168 | 0.116 |   0.674 |    0.480 | 
     | mips_core/datamem/\ram_reg[157][12] | CK ^       | QDFFEHD  | 0.168 | 0.001 |   0.675 |    0.480 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[205][8] /CK 
Endpoint:   mips_core/datamem/\ram_reg[205][8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[205][8] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.660
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.985
  Arrival Time                  0.791
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.626 | 
     | clk_m__L2_I3                       | I ^ -> O ^  | BUFCKHHD | 0.178 | 0.113 |   0.544 |    0.739 | 
     | clk_m__L3_I29                      | I ^ -> O ^  | BUFCKHHD | 0.168 | 0.115 |   0.659 |    0.854 | 
     | mips_core/datamem/\ram_reg[205][8] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.755 |    0.949 | 
     | mips_core/datamem/U5295            | B1 ^ -> O ^ | AO22CHD  | 0.033 | 0.036 |   0.791 |    0.985 | 
     | mips_core/datamem/\ram_reg[205][8] | D ^         | QDFFEHD  | 0.033 | 0.000 |   0.791 |    0.985 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.237 | 
     | clk_m__L2_I3                       | I ^ -> O ^ | BUFCKHHD | 0.178 | 0.113 |   0.544 |    0.350 | 
     | clk_m__L3_I29                      | I ^ -> O ^ | BUFCKHHD | 0.168 | 0.115 |   0.659 |    0.465 | 
     | mips_core/datamem/\ram_reg[205][8] | CK ^       | QDFFEHD  | 0.168 | 0.001 |   0.660 |    0.466 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[245][5] /CK 
Endpoint:   mips_core/datamem/\ram_reg[245][5] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[245][5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.675
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 1.000
  Arrival Time                  0.806
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.635 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.755 | 
     | clk_m__L3_I4                       | I ^ -> O ^  | BUFCKHHD | 0.166 | 0.114 |   0.674 |    0.869 | 
     | mips_core/datamem/\ram_reg[245][5] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.097 |   0.772 |    0.966 | 
     | mips_core/datamem/U5932            | B1 ^ -> O ^ | AO22CHD  | 0.027 | 0.034 |   0.806 |    1.000 | 
     | mips_core/datamem/\ram_reg[245][5] | D ^         | QDFFEHD  | 0.027 | 0.000 |   0.806 |    1.000 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.246 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.366 | 
     | clk_m__L3_I4                       | I ^ -> O ^ | BUFCKHHD | 0.166 | 0.114 |   0.674 |    0.480 | 
     | mips_core/datamem/\ram_reg[245][5] | CK ^       | QDFFEHD  | 0.166 | 0.000 |   0.675 |    0.480 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[101][8] /CK 
Endpoint:   mips_core/datamem/\ram_reg[101][8] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[101][8] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.676
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 1.002
  Arrival Time                  0.807
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.635 | 
     | clk_m__L2_I8                       | I ^ -> O ^  | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.754 | 
     | clk_m__L3_I87                      | I ^ -> O ^  | BUFCKHHD | 0.168 | 0.116 |   0.676 |    0.870 | 
     | mips_core/datamem/\ram_reg[101][8] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.095 |   0.771 |    0.965 | 
     | mips_core/datamem/U3631            | B1 ^ -> O ^ | AO22CHD  | 0.033 | 0.037 |   0.807 |    1.002 | 
     | mips_core/datamem/\ram_reg[101][8] | D ^         | QDFFEHD  | 0.033 | 0.000 |   0.807 |    1.002 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.246 | 
     | clk_m__L2_I8                       | I ^ -> O ^ | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.365 | 
     | clk_m__L3_I87                      | I ^ -> O ^ | BUFCKHHD | 0.168 | 0.116 |   0.676 |    0.482 | 
     | mips_core/datamem/\ram_reg[101][8] | CK ^       | QDFFEHD  | 0.168 | 0.000 |   0.676 |    0.482 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[189][0] /CK 
Endpoint:   mips_core/datamem/\ram_reg[189][0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[189][0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.671
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.996
  Arrival Time                  0.802
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.632 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.749 | 
     | clk_m__L3_I102                     | I ^ -> O ^  | BUFCKHHD | 0.169 | 0.115 |   0.671 |    0.865 | 
     | mips_core/datamem/\ram_reg[189][0] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.097 |   0.768 |    0.962 | 
     | mips_core/datamem/U5031            | B1 ^ -> O ^ | AO22CHD  | 0.027 | 0.034 |   0.802 |    0.996 | 
     | mips_core/datamem/\ram_reg[189][0] | D ^         | QDFFEHD  | 0.027 | 0.000 |   0.802 |    0.996 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.243 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.361 | 
     | clk_m__L3_I102                     | I ^ -> O ^ | BUFCKHHD | 0.169 | 0.115 |   0.671 |    0.476 | 
     | mips_core/datamem/\ram_reg[189][0] | CK ^       | QDFFEHD  | 0.169 | 0.000 |   0.671 |    0.477 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[205][2] /CK 
Endpoint:   mips_core/datamem/\ram_reg[205][2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[205][2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.655
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.981
  Arrival Time                  0.787
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I1                       | I ^ -> O ^  | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.626 | 
     | clk_m__L2_I3                       | I ^ -> O ^  | BUFCKHHD | 0.178 | 0.113 |   0.544 |    0.739 | 
     | clk_m__L3_I37                      | I ^ -> O ^  | BUFCKHHD | 0.158 | 0.111 |   0.655 |    0.849 | 
     | mips_core/datamem/\ram_reg[205][2] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.750 |    0.945 | 
     | mips_core/datamem/U5289            | B1 ^ -> O ^ | AO22CHD  | 0.034 | 0.037 |   0.787 |    0.981 | 
     | mips_core/datamem/\ram_reg[205][2] | D ^         | QDFFEHD  | 0.034 | 0.000 |   0.787 |    0.981 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I1                       | I ^ -> O ^ | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.237 | 
     | clk_m__L2_I3                       | I ^ -> O ^ | BUFCKHHD | 0.178 | 0.113 |   0.544 |    0.350 | 
     | clk_m__L3_I37                      | I ^ -> O ^ | BUFCKHHD | 0.158 | 0.111 |   0.655 |    0.461 | 
     | mips_core/datamem/\ram_reg[205][2] | CK ^       | QDFFEHD  | 0.158 | 0.000 |   0.655 |    0.461 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[217][10] /CK 
Endpoint:   mips_core/datamem/\ram_reg[217][10] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[217][10] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.657
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.983
  Arrival Time                  0.788
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I1                        | I ^ -> O ^  | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.626 | 
     | clk_m__L2_I4                        | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.113 |   0.544 |    0.739 | 
     | clk_m__L3_I46                       | I ^ -> O ^  | BUFCKHHD | 0.162 | 0.112 |   0.656 |    0.851 | 
     | mips_core/datamem/\ram_reg[217][10] | CK ^ -> Q ^ | QDFFEHD  | 0.042 | 0.097 |   0.754 |    0.948 | 
     | mips_core/datamem/U5489             | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.788 |    0.983 | 
     | mips_core/datamem/\ram_reg[217][10] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.788 |    0.983 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I1                        | I ^ -> O ^ | BUFCKGHD | 0.101 | 0.104 |   0.432 |    0.237 | 
     | clk_m__L2_I4                        | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.113 |   0.544 |    0.350 | 
     | clk_m__L3_I46                       | I ^ -> O ^ | BUFCKHHD | 0.162 | 0.112 |   0.656 |    0.462 | 
     | mips_core/datamem/\ram_reg[217][10] | CK ^       | QDFFEHD  | 0.162 | 0.000 |   0.657 |    0.463 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[233][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[233][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[233][3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.673
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.999
  Arrival Time                  0.804
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.635 | 
     | clk_m__L2_I1                       | I ^ -> O ^  | BUFCKHHD | 0.178 | 0.117 |   0.558 |    0.752 | 
     | clk_m__L3_I12                      | I ^ -> O ^  | BUFCKHHD | 0.168 | 0.115 |   0.673 |    0.867 | 
     | mips_core/datamem/\ram_reg[233][3] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.095 |   0.768 |    0.962 | 
     | mips_core/datamem/U5738            | B1 ^ -> O ^ | AO22CHD  | 0.033 | 0.036 |   0.804 |    0.999 | 
     | mips_core/datamem/\ram_reg[233][3] | D ^         | QDFFEHD  | 0.033 | 0.000 |   0.804 |    0.999 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.246 | 
     | clk_m__L2_I1                       | I ^ -> O ^ | BUFCKHHD | 0.178 | 0.117 |   0.558 |    0.363 | 
     | clk_m__L3_I12                      | I ^ -> O ^ | BUFCKHHD | 0.168 | 0.115 |   0.673 |    0.479 | 
     | mips_core/datamem/\ram_reg[233][3] | CK ^       | QDFFEHD  | 0.168 | 0.000 |   0.673 |    0.479 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[245][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[245][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[245][4] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.671
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.997
  Arrival Time                  0.803
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.635 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.755 | 
     | clk_m__L3_I7                       | I ^ -> O ^  | BUFCKHHD | 0.158 | 0.110 |   0.671 |    0.865 | 
     | mips_core/datamem/\ram_reg[245][4] | CK ^ -> Q ^ | QDFFEHD  | 0.039 | 0.096 |   0.767 |    0.961 | 
     | mips_core/datamem/U5931            | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.036 |   0.803 |    0.997 | 
     | mips_core/datamem/\ram_reg[245][4] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.803 |    0.997 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.246 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.366 | 
     | clk_m__L3_I7                       | I ^ -> O ^ | BUFCKHHD | 0.158 | 0.110 |   0.671 |    0.477 | 
     | mips_core/datamem/\ram_reg[245][4] | CK ^       | QDFFEHD  | 0.158 | 0.000 |   0.671 |    0.477 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[249][7] /CK 
Endpoint:   mips_core/datamem/\ram_reg[249][7] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[249][7] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.674
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 1.000
  Arrival Time                  0.806
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.635 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.755 | 
     | clk_m__L3_I9                       | I ^ -> O ^  | BUFCKHHD | 0.163 | 0.113 |   0.673 |    0.868 | 
     | mips_core/datamem/\ram_reg[249][7] | CK ^ -> Q ^ | QDFFEHD  | 0.040 | 0.097 |   0.771 |    0.965 | 
     | mips_core/datamem/U5998            | B1 ^ -> O ^ | AO22CHD  | 0.029 | 0.035 |   0.806 |    1.000 | 
     | mips_core/datamem/\ram_reg[249][7] | D ^         | QDFFEHD  | 0.029 | 0.000 |   0.806 |    1.000 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.246 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.366 | 
     | clk_m__L3_I9                       | I ^ -> O ^ | BUFCKHHD | 0.163 | 0.113 |   0.673 |    0.479 | 
     | mips_core/datamem/\ram_reg[249][7] | CK ^       | QDFFEHD  | 0.163 | 0.001 |   0.674 |    0.480 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[70][11] /CK 
Endpoint:   mips_core/datamem/\ram_reg[70][11] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[70][11] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.676
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 1.001
  Arrival Time                  0.807
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.635 | 
     | clk_m__L2_I6                       | I ^ -> O ^  | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.755 | 
     | clk_m__L3_I64                      | I ^ -> O ^  | BUFCKHHD | 0.165 | 0.114 |   0.675 |    0.870 | 
     | mips_core/datamem/\ram_reg[70][11] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.096 |   0.771 |    0.966 | 
     | mips_core/datamem/U3138            | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.036 |   0.807 |    1.001 | 
     | mips_core/datamem/\ram_reg[70][11] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.807 |    1.001 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.246 | 
     | clk_m__L2_I6                       | I ^ -> O ^ | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.367 | 
     | clk_m__L3_I64                      | I ^ -> O ^ | BUFCKHHD | 0.165 | 0.114 |   0.675 |    0.481 | 
     | mips_core/datamem/\ram_reg[70][11] | CK ^       | QDFFEHD  | 0.165 | 0.000 |   0.676 |    0.482 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[97][8] /CK 
Endpoint:   mips_core/datamem/\ram_reg[97][8] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[97][8] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.675
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 1.000
  Arrival Time                  0.806
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I2                      | I ^ -> O ^  | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.635 | 
     | clk_m__L2_I8                      | I ^ -> O ^  | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.754 | 
     | clk_m__L3_I85                     | I ^ -> O ^  | BUFCKHHD | 0.168 | 0.115 |   0.674 |    0.868 | 
     | mips_core/datamem/\ram_reg[97][8] | CK ^ -> Q ^ | QDFFEHD  | 0.038 | 0.096 |   0.770 |    0.964 | 
     | mips_core/datamem/U3567           | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.036 |   0.806 |    1.000 | 
     | mips_core/datamem/\ram_reg[97][8] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.806 |    1.000 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I2                      | I ^ -> O ^ | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.246 | 
     | clk_m__L2_I8                      | I ^ -> O ^ | BUFCKHHD | 0.182 | 0.119 |   0.559 |    0.365 | 
     | clk_m__L3_I85                     | I ^ -> O ^ | BUFCKHHD | 0.168 | 0.115 |   0.674 |    0.480 | 
     | mips_core/datamem/\ram_reg[97][8] | CK ^       | QDFFEHD  | 0.168 | 0.001 |   0.675 |    0.481 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[29][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[29][3] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[29][3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.672
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.997
  Arrival Time                  0.803
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |             |          |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                               | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I3                      | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.632 | 
     | clk_m__L2_I10                     | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.749 | 
     | clk_m__L3_I103                    | I ^ -> O ^  | BUFCKHHD | 0.172 | 0.116 |   0.671 |    0.866 | 
     | mips_core/datamem/\ram_reg[29][3] | CK ^ -> Q ^ | QDFFEHD  | 0.037 | 0.095 |   0.767 |    0.961 | 
     | mips_core/datamem/U2474           | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.036 |   0.803 |    0.997 | 
     | mips_core/datamem/\ram_reg[29][3] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.803 |    0.997 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |            |          |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                   | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                               | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I3                      | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.244 | 
     | clk_m__L2_I10                     | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.361 | 
     | clk_m__L3_I103                    | I ^ -> O ^ | BUFCKHHD | 0.172 | 0.116 |   0.671 |    0.477 | 
     | mips_core/datamem/\ram_reg[29][3] | CK ^       | QDFFEHD  | 0.172 | 0.001 |   0.672 |    0.478 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[65][12] /CK 
Endpoint:   mips_core/datamem/\ram_reg[65][12] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[65][12] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.678
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 1.003
  Arrival Time                  0.808
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.635 | 
     | clk_m__L2_I6                       | I ^ -> O ^  | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.755 | 
     | clk_m__L3_I61                      | I ^ -> O ^  | BUFCKHHD | 0.171 | 0.116 |   0.677 |    0.871 | 
     | mips_core/datamem/\ram_reg[65][12] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.097 |   0.774 |    0.968 | 
     | mips_core/datamem/U3059            | B1 ^ -> O ^ | AO22CHD  | 0.027 | 0.034 |   0.808 |    1.003 | 
     | mips_core/datamem/\ram_reg[65][12] | D ^         | QDFFEHD  | 0.027 | 0.000 |   0.808 |    1.003 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.246 | 
     | clk_m__L2_I6                       | I ^ -> O ^ | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.367 | 
     | clk_m__L3_I61                      | I ^ -> O ^ | BUFCKHHD | 0.171 | 0.116 |   0.677 |    0.483 | 
     | mips_core/datamem/\ram_reg[65][12] | CK ^       | QDFFEHD  | 0.171 | 0.000 |   0.678 |    0.483 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[185][14] /CK 
Endpoint:   mips_core/datamem/\ram_reg[185][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[185][14] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.668
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.993
  Arrival Time                  0.799
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |             |          |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                 | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I3                        | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.632 | 
     | clk_m__L2_I10                       | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.749 | 
     | clk_m__L3_I101                      | I ^ -> O ^  | BUFCKHHD | 0.161 | 0.112 |   0.667 |    0.861 | 
     | mips_core/datamem/\ram_reg[185][14] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.097 |   0.764 |    0.958 | 
     | mips_core/datamem/U4981             | B1 ^ -> O ^ | AO22CHD  | 0.029 | 0.035 |   0.799 |    0.993 | 
     | mips_core/datamem/\ram_reg[185][14] | D ^         | QDFFEHD  | 0.029 | 0.000 |   0.799 |    0.993 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |            |          |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                     | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                 | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I3                        | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.244 | 
     | clk_m__L2_I10                       | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.361 | 
     | clk_m__L3_I101                      | I ^ -> O ^ | BUFCKHHD | 0.161 | 0.112 |   0.667 |    0.473 | 
     | mips_core/datamem/\ram_reg[185][14] | CK ^       | QDFFEHD  | 0.161 | 0.000 |   0.668 |    0.473 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[189][3] /CK 
Endpoint:   mips_core/datamem/\ram_reg[189][3] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[189][3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.669
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.995
  Arrival Time                  0.801
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I3                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.632 | 
     | clk_m__L2_I10                      | I ^ -> O ^  | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.749 | 
     | clk_m__L3_I107                     | I ^ -> O ^  | BUFCKHHD | 0.166 | 0.114 |   0.669 |    0.863 | 
     | mips_core/datamem/\ram_reg[189][3] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.097 |   0.766 |    0.960 | 
     | mips_core/datamem/U5034            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.035 |   0.801 |    0.995 | 
     | mips_core/datamem/\ram_reg[189][3] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.801 |    0.995 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.133 | 
     | clk_m__L1_I3                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.110 |   0.438 |    0.244 | 
     | clk_m__L2_I10                      | I ^ -> O ^ | BUFCKHHD | 0.179 | 0.117 |   0.555 |    0.361 | 
     | clk_m__L3_I107                     | I ^ -> O ^ | BUFCKHHD | 0.166 | 0.114 |   0.669 |    0.475 | 
     | mips_core/datamem/\ram_reg[189][3] | CK ^       | QDFFEHD  | 0.166 | 0.000 |   0.669 |    0.475 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[246][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[246][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[246][4] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.672
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.998
  Arrival Time                  0.804
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I0                       | I ^ -> O ^  | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.635 | 
     | clk_m__L2_I0                       | I ^ -> O ^  | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.755 | 
     | clk_m__L3_I7                       | I ^ -> O ^  | BUFCKHHD | 0.158 | 0.110 |   0.671 |    0.865 | 
     | mips_core/datamem/\ram_reg[246][4] | CK ^ -> Q ^ | QDFFEHD  | 0.040 | 0.097 |   0.768 |    0.962 | 
     | mips_core/datamem/U5947            | B1 ^ -> O ^ | AO22CHD  | 0.031 | 0.036 |   0.804 |    0.998 | 
     | mips_core/datamem/\ram_reg[246][4] | D ^         | QDFFEHD  | 0.031 | 0.000 |   0.804 |    0.998 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.134 | 
     | clk_m__L1_I0                       | I ^ -> O ^ | BUFCKHHD | 0.121 | 0.113 |   0.440 |    0.246 | 
     | clk_m__L2_I0                       | I ^ -> O ^ | BUFCKHHD | 0.185 | 0.120 |   0.561 |    0.366 | 
     | clk_m__L3_I7                       | I ^ -> O ^ | BUFCKHHD | 0.158 | 0.110 |   0.671 |    0.477 | 
     | mips_core/datamem/\ram_reg[246][4] | CK ^       | QDFFEHD  | 0.158 | 0.001 |   0.672 |    0.478 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[61][14] /CK 
Endpoint:   mips_core/datamem/\ram_reg[61][14] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[61][14] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.654
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.979
  Arrival Time                  0.785
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I5                       | I ^ -> O ^  | BUFCKHHD | 0.113 | 0.097 |   0.424 |    0.618 | 
     | clk_m__L2_I17                      | I ^ -> O ^  | BUFCKHHD | 0.170 | 0.111 |   0.536 |    0.730 | 
     | clk_m__L3_I172                     | I ^ -> O ^  | BUFCKHHD | 0.175 | 0.117 |   0.653 |    0.847 | 
     | mips_core/datamem/\ram_reg[61][14] | CK ^ -> Q ^ | QDFFEHD  | 0.036 | 0.096 |   0.749 |    0.943 | 
     | mips_core/datamem/U2997            | B1 ^ -> O ^ | AO22CHD  | 0.032 | 0.036 |   0.785 |    0.979 | 
     | mips_core/datamem/\ram_reg[61][14] | D ^         | QDFFEHD  | 0.032 | 0.000 |   0.785 |    0.979 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.134 | 
     | clk_m__L1_I5                       | I ^ -> O ^ | BUFCKHHD | 0.113 | 0.097 |   0.424 |    0.230 | 
     | clk_m__L2_I17                      | I ^ -> O ^ | BUFCKHHD | 0.170 | 0.111 |   0.536 |    0.341 | 
     | clk_m__L3_I172                     | I ^ -> O ^ | BUFCKHHD | 0.175 | 0.117 |   0.653 |    0.458 | 
     | mips_core/datamem/\ram_reg[61][14] | CK ^       | QDFFEHD  | 0.175 | 0.002 |   0.654 |    0.460 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin mips_core/datamem/\ram_reg[109][4] /CK 
Endpoint:   mips_core/datamem/\ram_reg[109][4] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: mips_core/datamem/\ram_reg[109][4] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.674
+ Hold                         -0.025
+ Phase Shift                   0.000
+ Uncertainty                   0.350
= Required Time                 0.999
  Arrival Time                  0.805
  Slack Time                   -0.194
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^       |          | 0.000 |       |   0.000 |    0.194 | 
     | in1                                | I ^ -> O ^  | XMHA     | 0.157 | 0.328 |   0.328 |    0.522 | 
     | clk_m__L1_I2                       | I ^ -> O ^  | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.635 | 
     | clk_m__L2_I7                       | I ^ -> O ^  | BUFCKHHD | 0.177 | 0.117 |   0.557 |    0.751 | 
     | clk_m__L3_I76                      | I ^ -> O ^  | BUFCKHHD | 0.170 | 0.116 |   0.673 |    0.867 | 
     | mips_core/datamem/\ram_reg[109][4] | CK ^ -> Q ^ | QDFFEHD  | 0.041 | 0.098 |   0.771 |    0.965 | 
     | mips_core/datamem/U3755            | B1 ^ -> O ^ | AO22CHD  | 0.028 | 0.034 |   0.805 |    0.999 | 
     | mips_core/datamem/\ram_reg[109][4] | D ^         | QDFFEHD  | 0.028 | 0.000 |   0.805 |    0.999 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |            |          |       |       |  Time   |   Time   | 
     |------------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                    | clk ^      |          | 0.000 |       |   0.000 |   -0.194 | 
     | in1                                | I ^ -> O ^ | XMHA     | 0.157 | 0.328 |   0.328 |    0.134 | 
     | clk_m__L1_I2                       | I ^ -> O ^ | BUFCKHHD | 0.122 | 0.113 |   0.441 |    0.247 | 
     | clk_m__L2_I7                       | I ^ -> O ^ | BUFCKHHD | 0.177 | 0.117 |   0.557 |    0.363 | 
     | clk_m__L3_I76                      | I ^ -> O ^ | BUFCKHHD | 0.170 | 0.116 |   0.673 |    0.479 | 
     | mips_core/datamem/\ram_reg[109][4] | CK ^       | QDFFEHD  | 0.170 | 0.001 |   0.674 |    0.480 | 
     +-------------------------------------------------------------------------------------------------+ 

