// Seed: 409658119
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always $display(id_7[""]);
  xnor primCall (
      id_2,
      id_4,
      id_18,
      id_10,
      id_7,
      id_16,
      id_22,
      id_21,
      id_17,
      id_23,
      id_27,
      id_25,
      id_26,
      id_8,
      id_14,
      id_24,
      id_3,
      id_20,
      id_6,
      id_5,
      id_19,
      id_15,
      id_12
  );
  if (1 ==? id_8) begin : LABEL_0
    wire id_20;
  end else always id_19 = id_7;
  id_21(
      .id_0(-1'b0), .id_1(1 && 1), .id_2(id_19), .id_3(id_18), .id_4(1'b0), .id_5(-1), .id_6(-1'b0)
  );
  real id_22;
  id_23(
      1, id_8 << id_13
  );
  genvar id_24;
  wire id_25;
  assign id_1 = id_4;
  wire id_26, id_27;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_26,
      id_12,
      id_27,
      id_2
  );
  id_28(
      .id_0(-1),
      .id_1(id_13 * id_4),
      .id_2(-1'b0 < -1'b0),
      .id_3(id_15),
      .id_4(id_9),
      .id_5(id_24),
      .id_6(1),
      .id_7(id_7),
      .id_8(""),
      .id_9(-1),
      .id_10(1),
      .id_11(-1)
  );
  always $display(-1'b0);
  wire id_29, id_30;
  wire id_31;
endmodule
