// Seed: 758010738
module module_0 ();
  always @(posedge 1 or posedge id_1) $display(id_1);
  assign id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge id_7 or negedge id_10) begin
    id_6 <= id_6;
  end
  module_0();
endmodule
