#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdb0e41b870 .scope module, "testbench" "testbench" 2 21;
 .timescale -9 -12;
v0x7fdb0e448aa0_0 .var "clk", 0 0;
v0x7fdb0e448b30_0 .var "count", 31 0;
o0x1074aaf88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fdb0e448bf0_0 .net "led", 7 0, o0x1074aaf88;  0 drivers
v0x7fdb0e448cc0_0 .net "op", 5 0, L_0x7fdb0e449770;  1 drivers
v0x7fdb0e448dd0_0 .var "rstd", 0 0;
v0x7fdb0e448e60_0 .var "sw", 7 0;
S_0x7fdb0e42ed30 .scope module, "processor0" "processor" 2 32, 3 23 0, S_0x7fdb0e41b870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sysclk"
    .port_info 1 /INPUT 1 "rstd"
    .port_info 2 /INPUT 8 "sw"
    .port_info 3 /INPUT 32 "count"
    .port_info 4 /OUTPUT 6 "op"
    .port_info 5 /OUTPUT 8 "led"
v0x7fdb0e447820_0 .net "addr", 25 0, L_0x7fdb0e449e50;  1 drivers
v0x7fdb0e447910_0 .net "alu_result", 31 0, L_0x7fdb0e44a0b0;  1 drivers
v0x7fdb0e4479a0_0 .net "aux", 10 0, L_0x7fdb0e449b70;  1 drivers
v0x7fdb0e447a70_0 .net "count", 31 0, v0x7fdb0e448b30_0;  1 drivers
v0x7fdb0e447b00_0 .net "dm532", 31 0, L_0x7fdb0e44c900;  1 drivers
v0x7fdb0e447bd0_0 .net "dm_addr", 31 0, L_0x7fdb0e44a5b0;  1 drivers
v0x7fdb0e447c70_0 .net "dm_data", 31 0, L_0x7fdb0e44c7a0;  1 drivers
v0x7fdb0e447d20_0 .net "imm_dpl", 31 0, L_0x7fdb0e449db0;  1 drivers
v0x7fdb0e447db0_0 .net "ins", 31 0, L_0x7fdb0e4496c0;  1 drivers
v0x7fdb0e447ed0_0 .net "led", 7 0, o0x1074aaf88;  alias, 0 drivers
v0x7fdb0e447f80_0 .net "op", 5 0, L_0x7fdb0e449770;  alias, 1 drivers
v0x7fdb0e448020_0 .net "os", 31 0, L_0x7fdb0e44ab10;  1 drivers
v0x7fdb0e4480c0_0 .net "ot", 31 0, L_0x7fdb0e44ad80;  1 drivers
v0x7fdb0e448160_0 .net "pc", 31 0, v0x7fdb0e4466e0_0;  1 drivers
v0x7fdb0e448200_0 .net "rd", 4 0, L_0x7fdb0e449ad0;  1 drivers
v0x7fdb0e4482e0_0 .net "rs", 4 0, L_0x7fdb0e449890;  1 drivers
v0x7fdb0e448370_0 .net "rstd", 0 0, v0x7fdb0e448dd0_0;  1 drivers
v0x7fdb0e448540_0 .net "rt", 4 0, L_0x7fdb0e4499b0;  1 drivers
v0x7fdb0e4485d0_0 .net "sw", 7 0, v0x7fdb0e448e60_0;  1 drivers
v0x7fdb0e448660_0 .net "sysclk", 0 0, v0x7fdb0e448aa0_0;  1 drivers
v0x7fdb0e4486f0_0 .net "wreg", 4 0, L_0x7fdb0e44a710;  1 drivers
v0x7fdb0e448780_0 .net "wren", 3 0, L_0x7fdb0e44a830;  1 drivers
L_0x7fdb0e44ae30 .reduce/or L_0x7fdb0e44a710;
L_0x7fdb0e44b230 .part L_0x7fdb0e44a5b0, 0, 8;
L_0x7fdb0e44b310 .part L_0x7fdb0e44a830, 0, 1;
L_0x7fdb0e44b3d0 .part L_0x7fdb0e44a0b0, 0, 8;
L_0x7fdb0e44b890 .part L_0x7fdb0e44a5b0, 0, 8;
L_0x7fdb0e44ba20 .part L_0x7fdb0e44a830, 1, 1;
L_0x7fdb0e44bb40 .part L_0x7fdb0e44a0b0, 8, 8;
L_0x7fdb0e44bf00 .part L_0x7fdb0e44a5b0, 0, 8;
L_0x7fdb0e44bfe0 .part L_0x7fdb0e44a830, 2, 1;
L_0x7fdb0e44c0d0 .part L_0x7fdb0e44a0b0, 16, 8;
L_0x7fdb0e44c4b0 .part L_0x7fdb0e44a5b0, 0, 8;
L_0x7fdb0e44c5f0 .part L_0x7fdb0e44a830, 3, 1;
L_0x7fdb0e44c690 .part L_0x7fdb0e44a0b0, 24, 8;
L_0x7fdb0e44c7a0 .concat8 [ 8 8 8 8], L_0x7fdb0e44b0f0, L_0x7fdb0e44b790, L_0x7fdb0e44bdc0, L_0x7fdb0e44c390;
v0x7fdb0e43e060_133 .array/port v0x7fdb0e43e060, 133;
v0x7fdb0e43fa60_133 .array/port v0x7fdb0e43fa60, 133;
v0x7fdb0e4414a0_133 .array/port v0x7fdb0e4414a0, 133;
v0x7fdb0e442e90_133 .array/port v0x7fdb0e442e90, 133;
L_0x7fdb0e44c900 .concat8 [ 8 8 8 8], v0x7fdb0e43e060_133, v0x7fdb0e43fa60_133, v0x7fdb0e4414a0_133, v0x7fdb0e442e90_133;
S_0x7fdb0e4272b0 .scope module, "alu0" "alu" 3 69, 4 23 0, S_0x7fdb0e42ed30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 6 "op"
    .port_info 2 /INPUT 5 "rs"
    .port_info 3 /INPUT 5 "rt"
    .port_info 4 /INPUT 5 "rd"
    .port_info 5 /INPUT 11 "aux"
    .port_info 6 /INPUT 32 "os"
    .port_info 7 /INPUT 32 "ot"
    .port_info 8 /INPUT 32 "imm_dpl"
    .port_info 9 /INPUT 32 "dm_data"
    .port_info 10 /OUTPUT 5 "wreg"
    .port_info 11 /OUTPUT 4 "wren"
    .port_info 12 /OUTPUT 32 "dm_addr"
    .port_info 13 /OUTPUT 32 "result2"
v0x7fdb0e43ca40_0 .net *"_s12", 29 0, L_0x7fdb0e44a490;  1 drivers
L_0x1074cf128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdb0e43cb00_0 .net *"_s14", 1 0, L_0x1074cf128;  1 drivers
v0x7fdb0e43cbb0_0 .net *"_s8", 31 0, L_0x7fdb0e44a390;  1 drivers
v0x7fdb0e43cc70_0 .net "aux", 10 0, L_0x7fdb0e449b70;  alias, 1 drivers
v0x7fdb0e43cd20_0 .net "dm_addr", 31 0, L_0x7fdb0e44a5b0;  alias, 1 drivers
v0x7fdb0e43ce10_0 .net "dm_data", 31 0, L_0x7fdb0e44c7a0;  alias, 1 drivers
v0x7fdb0e43cec0_0 .net "imm_dpl", 31 0, L_0x7fdb0e449db0;  alias, 1 drivers
v0x7fdb0e43cf70_0 .net "op", 5 0, L_0x7fdb0e449770;  alias, 1 drivers
v0x7fdb0e43d020_0 .net "opr", 4 0, L_0x7fdb0e44a190;  1 drivers
v0x7fdb0e43d130_0 .net "os", 31 0, L_0x7fdb0e44ab10;  alias, 1 drivers
v0x7fdb0e43d1e0_0 .net "ot", 31 0, L_0x7fdb0e44ad80;  alias, 1 drivers
v0x7fdb0e43d290_0 .net "pc", 31 0, v0x7fdb0e4466e0_0;  alias, 1 drivers
v0x7fdb0e43d340_0 .net "rd", 4 0, L_0x7fdb0e449ad0;  alias, 1 drivers
v0x7fdb0e43d3f0_0 .net "result1", 31 0, L_0x7fdb0e449ef0;  1 drivers
v0x7fdb0e43d4a0_0 .net "result2", 31 0, L_0x7fdb0e44a0b0;  alias, 1 drivers
v0x7fdb0e43d550_0 .net "rs", 4 0, L_0x7fdb0e449890;  alias, 1 drivers
v0x7fdb0e43d600_0 .net "rt", 4 0, L_0x7fdb0e4499b0;  alias, 1 drivers
v0x7fdb0e43d790_0 .net "shift", 4 0, L_0x7fdb0e44a2f0;  1 drivers
v0x7fdb0e43d820_0 .net "wreg", 4 0, L_0x7fdb0e44a710;  alias, 1 drivers
v0x7fdb0e43d8d0_0 .net "wren", 3 0, L_0x7fdb0e44a830;  alias, 1 drivers
L_0x7fdb0e449ef0 .ufunc TD_testbench.processor0.alu0.alu1, 32, L_0x7fdb0e44a190, L_0x7fdb0e44a2f0, L_0x7fdb0e44ab10, L_0x7fdb0e44ad80 (v0x7fdb0e43b840_0, v0x7fdb0e43ba40_0, v0x7fdb0e43b8e0_0, v0x7fdb0e43b990_0) v0x7fdb0e424fc0_0 S_0x7fdb0e425400;
L_0x7fdb0e44a0b0 .ufunc TD_testbench.processor0.alu0.alu2, 32, L_0x7fdb0e449770, L_0x7fdb0e449ef0, L_0x7fdb0e44ab10, L_0x7fdb0e449db0, L_0x7fdb0e44c7a0, L_0x7fdb0e44ad80, v0x7fdb0e4466e0_0 (v0x7fdb0e43bef0_0, v0x7fdb0e43c1f0_0, v0x7fdb0e43bfa0_0, v0x7fdb0e43be30_0, v0x7fdb0e43bd80_0, v0x7fdb0e43c090_0, v0x7fdb0e43c140_0) v0x7fdb0e43bcf0_0 S_0x7fdb0e43bb30;
L_0x7fdb0e44a190 .part L_0x7fdb0e449b70, 0, 5;
L_0x7fdb0e44a2f0 .part L_0x7fdb0e449b70, 6, 5;
L_0x7fdb0e44a390 .arith/sum 32, L_0x7fdb0e44ab10, L_0x7fdb0e449db0;
L_0x7fdb0e44a490 .part L_0x7fdb0e44a390, 2, 30;
L_0x7fdb0e44a5b0 .concat [ 30 2 0 0], L_0x7fdb0e44a490, L_0x1074cf128;
L_0x7fdb0e44a710 .ufunc TD_testbench.processor0.alu0.wreg_gen, 5, L_0x7fdb0e449770, L_0x7fdb0e449ad0, L_0x7fdb0e4499b0 (v0x7fdb0e43c450_0, v0x7fdb0e43c500_0, v0x7fdb0e43c5b0_0) v0x7fdb0e43c670_0 S_0x7fdb0e43c2a0;
L_0x7fdb0e44a830 .ufunc TD_testbench.processor0.alu0.wren_gen, 4, L_0x7fdb0e449770 (v0x7fdb0e43c8d0_0) v0x7fdb0e43c990_0 S_0x7fdb0e43c720;
S_0x7fdb0e425400 .scope function, "alu1" "alu1" 4 44, 4 44 0, S_0x7fdb0e4272b0;
 .timescale -9 -12;
v0x7fdb0e424fc0_0 .var "alu1", 31 0;
v0x7fdb0e43b840_0 .var "opr", 4 0;
v0x7fdb0e43b8e0_0 .var "os", 31 0;
v0x7fdb0e43b990_0 .var "ot", 31 0;
v0x7fdb0e43ba40_0 .var "shift", 4 0;
TD_testbench.processor0.alu0.alu1 ;
    %load/vec4 v0x7fdb0e43b840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fdb0e424fc0_0, 0, 32;
    %jmp T_0.10;
T_0.0 ;
    %load/vec4 v0x7fdb0e43b8e0_0;
    %load/vec4 v0x7fdb0e43b990_0;
    %add;
    %store/vec4 v0x7fdb0e424fc0_0, 0, 32;
    %jmp T_0.10;
T_0.1 ;
    %load/vec4 v0x7fdb0e43b8e0_0;
    %load/vec4 v0x7fdb0e43b990_0;
    %sub;
    %store/vec4 v0x7fdb0e424fc0_0, 0, 32;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v0x7fdb0e43b8e0_0;
    %load/vec4 v0x7fdb0e43b990_0;
    %and;
    %store/vec4 v0x7fdb0e424fc0_0, 0, 32;
    %jmp T_0.10;
T_0.3 ;
    %load/vec4 v0x7fdb0e43b8e0_0;
    %load/vec4 v0x7fdb0e43b990_0;
    %or;
    %store/vec4 v0x7fdb0e424fc0_0, 0, 32;
    %jmp T_0.10;
T_0.4 ;
    %load/vec4 v0x7fdb0e43b8e0_0;
    %load/vec4 v0x7fdb0e43b990_0;
    %xor;
    %store/vec4 v0x7fdb0e424fc0_0, 0, 32;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v0x7fdb0e43b8e0_0;
    %load/vec4 v0x7fdb0e43b990_0;
    %or;
    %inv;
    %store/vec4 v0x7fdb0e424fc0_0, 0, 32;
    %jmp T_0.10;
T_0.6 ;
    %load/vec4 v0x7fdb0e43b8e0_0;
    %ix/getv 4, v0x7fdb0e43ba40_0;
    %shiftl 4;
    %store/vec4 v0x7fdb0e424fc0_0, 0, 32;
    %jmp T_0.10;
T_0.7 ;
    %load/vec4 v0x7fdb0e43b8e0_0;
    %ix/getv 4, v0x7fdb0e43ba40_0;
    %shiftr 4;
    %store/vec4 v0x7fdb0e424fc0_0, 0, 32;
    %jmp T_0.10;
T_0.8 ;
    %load/vec4 v0x7fdb0e43b8e0_0;
    %ix/getv 4, v0x7fdb0e43ba40_0;
    %shiftr 4;
    %store/vec4 v0x7fdb0e424fc0_0, 0, 32;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %end;
S_0x7fdb0e43bb30 .scope function, "alu2" "alu2" 4 61, 4 61 0, S_0x7fdb0e4272b0;
 .timescale -9 -12;
v0x7fdb0e43bcf0_0 .var "alu2", 31 0;
v0x7fdb0e43bd80_0 .var "dm_data", 31 0;
v0x7fdb0e43be30_0 .var "imm_dpl", 31 0;
v0x7fdb0e43bef0_0 .var "op", 5 0;
v0x7fdb0e43bfa0_0 .var "os", 31 0;
v0x7fdb0e43c090_0 .var "ot", 31 0;
v0x7fdb0e43c140_0 .var "pc", 31 0;
v0x7fdb0e43c1f0_0 .var "result1", 31 0;
TD_testbench.processor0.alu0.alu2 ;
    %load/vec4 v0x7fdb0e43bef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.11 ;
    %load/vec4 v0x7fdb0e43c1f0_0;
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.12 ;
    %load/vec4 v0x7fdb0e43bfa0_0;
    %load/vec4 v0x7fdb0e43be30_0;
    %add;
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.13 ;
    %load/vec4 v0x7fdb0e43be30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.14 ;
    %load/vec4 v0x7fdb0e43bfa0_0;
    %load/vec4 v0x7fdb0e43be30_0;
    %and;
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.15 ;
    %load/vec4 v0x7fdb0e43bfa0_0;
    %load/vec4 v0x7fdb0e43be30_0;
    %or;
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.16 ;
    %load/vec4 v0x7fdb0e43bfa0_0;
    %load/vec4 v0x7fdb0e43be30_0;
    %xor;
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.17 ;
    %load/vec4 v0x7fdb0e43bd80_0;
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.18 ;
    %load/vec4 v0x7fdb0e43bd80_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fdb0e43bd80_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.19 ;
    %load/vec4 v0x7fdb0e43bd80_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x7fdb0e43bd80_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.20 ;
    %load/vec4 v0x7fdb0e43c090_0;
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.21 ;
    %load/vec4 v0x7fdb0e43c090_0;
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.22 ;
    %load/vec4 v0x7fdb0e43c090_0;
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.23 ;
    %load/vec4 v0x7fdb0e43c140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdb0e43bcf0_0, 0, 32;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %end;
S_0x7fdb0e43c2a0 .scope function, "wreg_gen" "wreg_gen" 4 80, 4 80 0, S_0x7fdb0e4272b0;
 .timescale -9 -12;
v0x7fdb0e43c450_0 .var "op", 5 0;
v0x7fdb0e43c500_0 .var "rd", 4 0;
v0x7fdb0e43c5b0_0 .var "rt", 4 0;
v0x7fdb0e43c670_0 .var "wreg_gen", 4 0;
TD_testbench.processor0.alu0.wreg_gen ;
    %load/vec4 v0x7fdb0e43c450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdb0e43c670_0, 0, 5;
    %jmp T_2.37;
T_2.26 ;
    %load/vec4 v0x7fdb0e43c500_0;
    %store/vec4 v0x7fdb0e43c670_0, 0, 5;
    %jmp T_2.37;
T_2.27 ;
    %load/vec4 v0x7fdb0e43c5b0_0;
    %store/vec4 v0x7fdb0e43c670_0, 0, 5;
    %jmp T_2.37;
T_2.28 ;
    %load/vec4 v0x7fdb0e43c5b0_0;
    %store/vec4 v0x7fdb0e43c670_0, 0, 5;
    %jmp T_2.37;
T_2.29 ;
    %load/vec4 v0x7fdb0e43c5b0_0;
    %store/vec4 v0x7fdb0e43c670_0, 0, 5;
    %jmp T_2.37;
T_2.30 ;
    %load/vec4 v0x7fdb0e43c5b0_0;
    %store/vec4 v0x7fdb0e43c670_0, 0, 5;
    %jmp T_2.37;
T_2.31 ;
    %load/vec4 v0x7fdb0e43c5b0_0;
    %store/vec4 v0x7fdb0e43c670_0, 0, 5;
    %jmp T_2.37;
T_2.32 ;
    %load/vec4 v0x7fdb0e43c5b0_0;
    %store/vec4 v0x7fdb0e43c670_0, 0, 5;
    %jmp T_2.37;
T_2.33 ;
    %load/vec4 v0x7fdb0e43c5b0_0;
    %store/vec4 v0x7fdb0e43c670_0, 0, 5;
    %jmp T_2.37;
T_2.34 ;
    %load/vec4 v0x7fdb0e43c5b0_0;
    %store/vec4 v0x7fdb0e43c670_0, 0, 5;
    %jmp T_2.37;
T_2.35 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x7fdb0e43c670_0, 0, 5;
    %jmp T_2.37;
T_2.37 ;
    %pop/vec4 1;
    %end;
S_0x7fdb0e43c720 .scope function, "wren_gen" "wren_gen" 4 91, 4 91 0, S_0x7fdb0e4272b0;
 .timescale -9 -12;
v0x7fdb0e43c8d0_0 .var "op", 5 0;
v0x7fdb0e43c990_0 .var "wren_gen", 3 0;
TD_testbench.processor0.alu0.wren_gen ;
    %load/vec4 v0x7fdb0e43c8d0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fdb0e43c990_0, 0, 4;
    %jmp T_3.42;
T_3.38 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fdb0e43c990_0, 0, 4;
    %jmp T_3.42;
T_3.39 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fdb0e43c990_0, 0, 4;
    %jmp T_3.42;
T_3.40 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7fdb0e43c990_0, 0, 4;
    %jmp T_3.42;
T_3.42 ;
    %pop/vec4 1;
    %end;
S_0x7fdb0e43dad0 .scope module, "data_mem0" "data_mem" 3 98, 5 1 0, S_0x7fdb0e42ed30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "wren"
    .port_info 3 /INPUT 8 "w_data"
    .port_info 4 /OUTPUT 8 "r_data"
    .port_info 5 /OUTPUT 8 "dm532"
L_0x7fdb0e44b0f0 .functor BUFZ 8, L_0x7fdb0e44af50, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fdb0e43dcc0_0 .net *"_s0", 7 0, L_0x7fdb0e44af50;  1 drivers
v0x7fdb0e43dd60_0 .net *"_s2", 9 0, L_0x7fdb0e44aff0;  1 drivers
L_0x1074cf200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdb0e43de10_0 .net *"_s5", 1 0, L_0x1074cf200;  1 drivers
v0x7fdb0e43ded0_0 .net "address", 7 0, L_0x7fdb0e44b230;  1 drivers
v0x7fdb0e43df80_0 .net "clk", 0 0, v0x7fdb0e448aa0_0;  alias, 1 drivers
v0x7fdb0e43e060 .array "d_mem", 255 0, 7 0;
v0x7fdb0e43f100_0 .net "dm532", 7 0, v0x7fdb0e43e060_133;  1 drivers
v0x7fdb0e43f1b0_0 .net "r_data", 7 0, L_0x7fdb0e44b0f0;  1 drivers
v0x7fdb0e43f260_0 .net "w_data", 7 0, L_0x7fdb0e44b3d0;  1 drivers
v0x7fdb0e43f370_0 .net "wren", 0 0, L_0x7fdb0e44b310;  1 drivers
E_0x7fdb0e41b2f0 .event posedge, v0x7fdb0e43df80_0;
L_0x7fdb0e44af50 .array/port v0x7fdb0e43e060, L_0x7fdb0e44aff0;
L_0x7fdb0e44aff0 .concat [ 8 2 0 0], L_0x7fdb0e44b230, L_0x1074cf200;
S_0x7fdb0e43f4a0 .scope module, "data_mem1" "data_mem" 3 107, 5 1 0, S_0x7fdb0e42ed30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "wren"
    .port_info 3 /INPUT 8 "w_data"
    .port_info 4 /OUTPUT 8 "r_data"
    .port_info 5 /OUTPUT 8 "dm532"
L_0x7fdb0e44b790 .functor BUFZ 8, L_0x7fdb0e44b510, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fdb0e43f6e0_0 .net *"_s0", 7 0, L_0x7fdb0e44b510;  1 drivers
v0x7fdb0e43f770_0 .net *"_s2", 9 0, L_0x7fdb0e44b5d0;  1 drivers
L_0x1074cf248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdb0e43f820_0 .net *"_s5", 1 0, L_0x1074cf248;  1 drivers
v0x7fdb0e43f8e0_0 .net "address", 7 0, L_0x7fdb0e44b890;  1 drivers
v0x7fdb0e43f990_0 .net "clk", 0 0, v0x7fdb0e448aa0_0;  alias, 1 drivers
v0x7fdb0e43fa60 .array "d_mem", 255 0, 7 0;
v0x7fdb0e440af0_0 .net "dm532", 7 0, v0x7fdb0e43fa60_133;  1 drivers
v0x7fdb0e440ba0_0 .net "r_data", 7 0, L_0x7fdb0e44b790;  1 drivers
v0x7fdb0e440c50_0 .net "w_data", 7 0, L_0x7fdb0e44bb40;  1 drivers
v0x7fdb0e440d80_0 .net "wren", 0 0, L_0x7fdb0e44ba20;  1 drivers
L_0x7fdb0e44b510 .array/port v0x7fdb0e43fa60, L_0x7fdb0e44b5d0;
L_0x7fdb0e44b5d0 .concat [ 8 2 0 0], L_0x7fdb0e44b890, L_0x1074cf248;
S_0x7fdb0e440eb0 .scope module, "data_mem2" "data_mem" 3 116, 5 1 0, S_0x7fdb0e42ed30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "wren"
    .port_info 3 /INPUT 8 "w_data"
    .port_info 4 /OUTPUT 8 "r_data"
    .port_info 5 /OUTPUT 8 "dm532"
L_0x7fdb0e44bdc0 .functor BUFZ 8, L_0x7fdb0e44bbe0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fdb0e4410f0_0 .net *"_s0", 7 0, L_0x7fdb0e44bbe0;  1 drivers
v0x7fdb0e441180_0 .net *"_s2", 9 0, L_0x7fdb0e44bc80;  1 drivers
L_0x1074cf290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdb0e441220_0 .net *"_s5", 1 0, L_0x1074cf290;  1 drivers
v0x7fdb0e4412e0_0 .net "address", 7 0, L_0x7fdb0e44bf00;  1 drivers
v0x7fdb0e441390_0 .net "clk", 0 0, v0x7fdb0e448aa0_0;  alias, 1 drivers
v0x7fdb0e4414a0 .array "d_mem", 255 0, 7 0;
v0x7fdb0e442520_0 .net "dm532", 7 0, v0x7fdb0e4414a0_133;  1 drivers
v0x7fdb0e4425d0_0 .net "r_data", 7 0, L_0x7fdb0e44bdc0;  1 drivers
v0x7fdb0e442680_0 .net "w_data", 7 0, L_0x7fdb0e44c0d0;  1 drivers
v0x7fdb0e442790_0 .net "wren", 0 0, L_0x7fdb0e44bfe0;  1 drivers
L_0x7fdb0e44bbe0 .array/port v0x7fdb0e4414a0, L_0x7fdb0e44bc80;
L_0x7fdb0e44bc80 .concat [ 8 2 0 0], L_0x7fdb0e44bf00, L_0x1074cf290;
S_0x7fdb0e4428c0 .scope module, "data_mem3" "data_mem" 3 125, 5 1 0, S_0x7fdb0e42ed30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "wren"
    .port_info 3 /INPUT 8 "w_data"
    .port_info 4 /OUTPUT 8 "r_data"
    .port_info 5 /OUTPUT 8 "dm532"
L_0x7fdb0e44c390 .functor BUFZ 8, L_0x7fdb0e44c190, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fdb0e442b00_0 .net *"_s0", 7 0, L_0x7fdb0e44c190;  1 drivers
v0x7fdb0e442bc0_0 .net *"_s2", 9 0, L_0x7fdb0e44c230;  1 drivers
L_0x1074cf2d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdb0e442c60_0 .net *"_s5", 1 0, L_0x1074cf2d8;  1 drivers
v0x7fdb0e442d10_0 .net "address", 7 0, L_0x7fdb0e44c4b0;  1 drivers
v0x7fdb0e442dc0_0 .net "clk", 0 0, v0x7fdb0e448aa0_0;  alias, 1 drivers
v0x7fdb0e442e90 .array "d_mem", 255 0, 7 0;
v0x7fdb0e443f30_0 .net "dm532", 7 0, v0x7fdb0e442e90_133;  1 drivers
v0x7fdb0e443fe0_0 .net "r_data", 7 0, L_0x7fdb0e44c390;  1 drivers
v0x7fdb0e444090_0 .net "w_data", 7 0, L_0x7fdb0e44c690;  1 drivers
v0x7fdb0e4441a0_0 .net "wren", 0 0, L_0x7fdb0e44c5f0;  1 drivers
L_0x7fdb0e44c190 .array/port v0x7fdb0e442e90, L_0x7fdb0e44c230;
L_0x7fdb0e44c230 .concat [ 8 2 0 0], L_0x7fdb0e44c4b0, L_0x1074cf2d8;
S_0x7fdb0e4442d0 .scope module, "decoder0" "decoder" 3 58, 6 1 0, S_0x7fdb0e42ed30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ins"
    .port_info 1 /OUTPUT 6 "op"
    .port_info 2 /OUTPUT 5 "rs"
    .port_info 3 /OUTPUT 5 "rt"
    .port_info 4 /OUTPUT 5 "rd"
    .port_info 5 /OUTPUT 11 "aux"
    .port_info 6 /OUTPUT 32 "imm_dpl"
    .port_info 7 /OUTPUT 26 "addr"
v0x7fdb0e444540_0 .net *"_s11", 15 0, L_0x7fdb0e449d10;  1 drivers
L_0x1074cf0e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdb0e444600_0 .net *"_s15", 15 0, L_0x1074cf0e0;  1 drivers
v0x7fdb0e4446a0_0 .net "addr", 25 0, L_0x7fdb0e449e50;  alias, 1 drivers
v0x7fdb0e444740_0 .net "aux", 10 0, L_0x7fdb0e449b70;  alias, 1 drivers
v0x7fdb0e444800_0 .net "imm_dpl", 31 0, L_0x7fdb0e449db0;  alias, 1 drivers
v0x7fdb0e4448d0_0 .net "ins", 31 0, L_0x7fdb0e4496c0;  alias, 1 drivers
v0x7fdb0e444970_0 .net "op", 5 0, L_0x7fdb0e449770;  alias, 1 drivers
v0x7fdb0e444a30_0 .net "rd", 4 0, L_0x7fdb0e449ad0;  alias, 1 drivers
v0x7fdb0e444ae0_0 .net "rs", 4 0, L_0x7fdb0e449890;  alias, 1 drivers
v0x7fdb0e444c10_0 .net "rt", 4 0, L_0x7fdb0e4499b0;  alias, 1 drivers
L_0x7fdb0e449770 .part L_0x7fdb0e4496c0, 26, 6;
L_0x7fdb0e449890 .part L_0x7fdb0e4496c0, 21, 5;
L_0x7fdb0e4499b0 .part L_0x7fdb0e4496c0, 16, 5;
L_0x7fdb0e449ad0 .part L_0x7fdb0e4496c0, 11, 5;
L_0x7fdb0e449b70 .part L_0x7fdb0e4496c0, 0, 11;
L_0x7fdb0e449d10 .part L_0x7fdb0e4496c0, 0, 16;
L_0x7fdb0e449db0 .concat [ 16 16 0 0], L_0x7fdb0e449d10, L_0x1074cf0e0;
L_0x7fdb0e449e50 .part L_0x7fdb0e4496c0, 0, 26;
S_0x7fdb0e444d30 .scope module, "fetch0" "fetch" 3 53, 7 1 0, S_0x7fdb0e42ed30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /OUTPUT 32 "ins"
L_0x7fdb0e4496c0 .functor BUFZ 32, L_0x7fdb0e449420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdb0e444f20_0 .net *"_s0", 31 0, L_0x7fdb0e449420;  1 drivers
v0x7fdb0e444fe0_0 .net *"_s3", 7 0, L_0x7fdb0e4494c0;  1 drivers
v0x7fdb0e445080_0 .net *"_s4", 9 0, L_0x7fdb0e449560;  1 drivers
L_0x1074cf098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdb0e445110_0 .net *"_s7", 1 0, L_0x1074cf098;  1 drivers
v0x7fdb0e4451c0_0 .net "ins", 31 0, L_0x7fdb0e4496c0;  alias, 1 drivers
v0x7fdb0e4452a0 .array "ins_mem", 255 0, 31 0;
v0x7fdb0e445330_0 .net "pc", 31 0, v0x7fdb0e4466e0_0;  alias, 1 drivers
L_0x7fdb0e449420 .array/port v0x7fdb0e4452a0, L_0x7fdb0e449560;
L_0x7fdb0e4494c0 .part v0x7fdb0e4466e0_0, 0, 8;
L_0x7fdb0e449560 .concat [ 8 2 0 0], L_0x7fdb0e4494c0, L_0x1074cf098;
S_0x7fdb0e445410 .scope module, "pc0" "pc" 3 42, 8 1 0, S_0x7fdb0e42ed30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstd"
    .port_info 2 /INPUT 6 "op"
    .port_info 3 /INPUT 32 "os"
    .port_info 4 /INPUT 32 "ot"
    .port_info 5 /INPUT 26 "addr"
    .port_info 6 /INPUT 32 "imm_dpl"
    .port_info 7 /OUTPUT 32 "pc"
L_0x1074cf008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fdb0e445df0_0 .net/2u *"_s0", 31 0, L_0x1074cf008;  1 drivers
v0x7fdb0e445eb0_0 .net *"_s4", 31 0, L_0x7fdb0e449200;  1 drivers
v0x7fdb0e445f50_0 .net *"_s6", 29 0, L_0x7fdb0e4490e0;  1 drivers
L_0x1074cf050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdb0e446000_0 .net *"_s8", 1 0, L_0x1074cf050;  1 drivers
v0x7fdb0e4460b0_0 .net "addr", 25 0, L_0x7fdb0e449e50;  alias, 1 drivers
v0x7fdb0e446190_0 .net "branch", 31 0, L_0x7fdb0e4492e0;  1 drivers
v0x7fdb0e446230_0 .net "clk", 0 0, v0x7fdb0e448aa0_0;  alias, 1 drivers
v0x7fdb0e446340_0 .net "imm_dpl", 31 0, L_0x7fdb0e449db0;  alias, 1 drivers
v0x7fdb0e4463e0_0 .net "nonbranch", 31 0, L_0x7fdb0e448f40;  1 drivers
v0x7fdb0e4464f0_0 .net "op", 5 0, L_0x7fdb0e449770;  alias, 1 drivers
v0x7fdb0e446590_0 .net "os", 31 0, L_0x7fdb0e44ab10;  alias, 1 drivers
v0x7fdb0e446630_0 .net "ot", 31 0, L_0x7fdb0e44ad80;  alias, 1 drivers
v0x7fdb0e4466e0_0 .var "pc", 31 0;
v0x7fdb0e4467b0_0 .net "rstd", 0 0, v0x7fdb0e448dd0_0;  alias, 1 drivers
E_0x7fdb0e4456c0/0 .event negedge, v0x7fdb0e4467b0_0;
E_0x7fdb0e4456c0/1 .event posedge, v0x7fdb0e43df80_0;
E_0x7fdb0e4456c0 .event/or E_0x7fdb0e4456c0/0, E_0x7fdb0e4456c0/1;
L_0x7fdb0e448f40 .arith/sum 32, v0x7fdb0e4466e0_0, L_0x1074cf008;
L_0x7fdb0e4490e0 .part L_0x7fdb0e449db0, 2, 30;
L_0x7fdb0e449200 .concat [ 30 2 0 0], L_0x7fdb0e4490e0, L_0x1074cf050;
L_0x7fdb0e4492e0 .arith/sum 32, L_0x7fdb0e448f40, L_0x7fdb0e449200;
S_0x7fdb0e445700 .scope function, "npc" "npc" 8 15, 8 15 0, S_0x7fdb0e445410;
 .timescale -9 -12;
v0x7fdb0e4458c0_0 .var "addr", 31 0;
v0x7fdb0e445980_0 .var "branch", 31 0;
v0x7fdb0e445a30_0 .var "nonbranch", 31 0;
v0x7fdb0e445af0_0 .var "npc", 31 0;
v0x7fdb0e445ba0_0 .var "op", 5 0;
v0x7fdb0e445c90_0 .var "os", 31 0;
v0x7fdb0e445d40_0 .var "ot", 31 0;
TD_testbench.processor0.pc0.npc ;
    %load/vec4 v0x7fdb0e445ba0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %load/vec4 v0x7fdb0e445a30_0;
    %store/vec4 v0x7fdb0e445af0_0, 0, 32;
    %jmp T_4.51;
T_4.43 ;
    %load/vec4 v0x7fdb0e445c90_0;
    %load/vec4 v0x7fdb0e445d40_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.52, 8;
    %load/vec4 v0x7fdb0e445980_0;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v0x7fdb0e445a30_0;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v0x7fdb0e445af0_0, 0, 32;
    %jmp T_4.51;
T_4.44 ;
    %load/vec4 v0x7fdb0e445c90_0;
    %load/vec4 v0x7fdb0e445d40_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_4.54, 8;
    %load/vec4 v0x7fdb0e445980_0;
    %jmp/1 T_4.55, 8;
T_4.54 ; End of true expr.
    %load/vec4 v0x7fdb0e445a30_0;
    %jmp/0 T_4.55, 8;
 ; End of false expr.
    %blend;
T_4.55;
    %store/vec4 v0x7fdb0e445af0_0, 0, 32;
    %jmp T_4.51;
T_4.45 ;
    %load/vec4 v0x7fdb0e445c90_0;
    %load/vec4 v0x7fdb0e445d40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.56, 8;
    %load/vec4 v0x7fdb0e445980_0;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %load/vec4 v0x7fdb0e445a30_0;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v0x7fdb0e445af0_0, 0, 32;
    %jmp T_4.51;
T_4.46 ;
    %load/vec4 v0x7fdb0e445c90_0;
    %load/vec4 v0x7fdb0e445d40_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_4.58, 8;
    %load/vec4 v0x7fdb0e445980_0;
    %jmp/1 T_4.59, 8;
T_4.58 ; End of true expr.
    %load/vec4 v0x7fdb0e445a30_0;
    %jmp/0 T_4.59, 8;
 ; End of false expr.
    %blend;
T_4.59;
    %store/vec4 v0x7fdb0e445af0_0, 0, 32;
    %jmp T_4.51;
T_4.47 ;
    %load/vec4 v0x7fdb0e4458c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fdb0e445af0_0, 0, 32;
    %jmp T_4.51;
T_4.48 ;
    %load/vec4 v0x7fdb0e4458c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fdb0e445af0_0, 0, 32;
    %jmp T_4.51;
T_4.49 ;
    %load/vec4 v0x7fdb0e445c90_0;
    %store/vec4 v0x7fdb0e445af0_0, 0, 32;
    %jmp T_4.51;
T_4.51 ;
    %pop/vec4 1;
    %end;
S_0x7fdb0e446910 .scope module, "reg_fire0" "reg_file" 3 86, 9 1 0, S_0x7fdb0e42ed30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstd"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "r_addr1"
    .port_info 4 /INPUT 5 "r_addr2"
    .port_info 5 /OUTPUT 32 "r_data1"
    .port_info 6 /OUTPUT 32 "r_data2"
    .port_info 7 /INPUT 5 "w_addr"
    .port_info 8 /INPUT 32 "w_data"
L_0x7fdb0e44ab10 .functor BUFZ 32, L_0x7fdb0e44a9d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdb0e44ad80 .functor BUFZ 32, L_0x7fdb0e44abc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdb0e446c70_0 .net *"_s0", 31 0, L_0x7fdb0e44a9d0;  1 drivers
v0x7fdb0e446d00_0 .net *"_s10", 6 0, L_0x7fdb0e44ac60;  1 drivers
L_0x1074cf1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdb0e446d90_0 .net *"_s13", 1 0, L_0x1074cf1b8;  1 drivers
v0x7fdb0e446e20_0 .net *"_s2", 6 0, L_0x7fdb0e44aa70;  1 drivers
L_0x1074cf170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdb0e446eb0_0 .net *"_s5", 1 0, L_0x1074cf170;  1 drivers
v0x7fdb0e446fa0_0 .net *"_s8", 31 0, L_0x7fdb0e44abc0;  1 drivers
v0x7fdb0e447050_0 .net "clk", 0 0, v0x7fdb0e448aa0_0;  alias, 1 drivers
v0x7fdb0e4470e0 .array "mem", 31 0, 31 0;
v0x7fdb0e447180_0 .net "r_addr1", 4 0, L_0x7fdb0e449890;  alias, 1 drivers
v0x7fdb0e447290_0 .net "r_addr2", 4 0, L_0x7fdb0e4499b0;  alias, 1 drivers
v0x7fdb0e447360_0 .net "r_data1", 31 0, L_0x7fdb0e44ab10;  alias, 1 drivers
v0x7fdb0e447430_0 .net "r_data2", 31 0, L_0x7fdb0e44ad80;  alias, 1 drivers
v0x7fdb0e447500_0 .net "rstd", 0 0, v0x7fdb0e448dd0_0;  alias, 1 drivers
v0x7fdb0e447590_0 .net "w_addr", 4 0, L_0x7fdb0e44a710;  alias, 1 drivers
v0x7fdb0e447620_0 .net "w_data", 31 0, L_0x7fdb0e44a0b0;  alias, 1 drivers
v0x7fdb0e4476b0_0 .net "we", 0 0, L_0x7fdb0e44ae30;  1 drivers
L_0x7fdb0e44a9d0 .array/port v0x7fdb0e4470e0, L_0x7fdb0e44aa70;
L_0x7fdb0e44aa70 .concat [ 5 2 0 0], L_0x7fdb0e449890, L_0x1074cf170;
L_0x7fdb0e44abc0 .array/port v0x7fdb0e4470e0, L_0x7fdb0e44ac60;
L_0x7fdb0e44ac60 .concat [ 5 2 0 0], L_0x7fdb0e4499b0, L_0x1074cf1b8;
S_0x7fdb0e448850 .scope task, "wait_posedge_clk" "wait_posedge_clk" 2 58, 2 58 0, S_0x7fdb0e41b870;
 .timescale -9 -12;
v0x7fdb0e448a10_0 .var/i "n", 31 0;
TD_testbench.wait_posedge_clk ;
    %load/vec4 v0x7fdb0e448a10_0;
    %store/vec4 v0x7fdb0e448a10_0, 0, 32;
T_5.60 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fdb0e448a10_0;
    %cmp/s;
    %jmp/0xz T_5.61, 5;
    %wait E_0x7fdb0e41b2f0;
    %load/vec4 v0x7fdb0e448a10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x7fdb0e448a10_0, 0, 32;
    %jmp T_5.60;
T_5.61 ;
    %end;
    .scope S_0x7fdb0e445410;
T_6 ;
    %wait E_0x7fdb0e4456c0;
    %load/vec4 v0x7fdb0e4467b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdb0e4466e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fdb0e446230_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7fdb0e4464f0_0;
    %load/vec4 v0x7fdb0e446590_0;
    %load/vec4 v0x7fdb0e446630_0;
    %load/vec4 v0x7fdb0e446190_0;
    %load/vec4 v0x7fdb0e4463e0_0;
    %load/vec4 v0x7fdb0e4460b0_0;
    %pad/u 32;
    %store/vec4 v0x7fdb0e4458c0_0, 0, 32;
    %store/vec4 v0x7fdb0e445a30_0, 0, 32;
    %store/vec4 v0x7fdb0e445980_0, 0, 32;
    %store/vec4 v0x7fdb0e445d40_0, 0, 32;
    %store/vec4 v0x7fdb0e445c90_0, 0, 32;
    %store/vec4 v0x7fdb0e445ba0_0, 0, 6;
    %fork TD_testbench.processor0.pc0.npc, S_0x7fdb0e445700;
    %join;
    %load/vec4  v0x7fdb0e445af0_0;
    %assign/vec4 v0x7fdb0e4466e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdb0e444d30;
T_7 ;
    %vpi_call 7 8 "$readmemb", "sample4.bin", v0x7fdb0e4452a0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fdb0e446910;
T_8 ;
    %wait E_0x7fdb0e4456c0;
    %load/vec4 v0x7fdb0e447500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdb0e4470e0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fdb0e4476b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fdb0e447620_0;
    %load/vec4 v0x7fdb0e447590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdb0e4470e0, 0, 4;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fdb0e43dad0;
T_9 ;
    %wait E_0x7fdb0e41b2f0;
    %load/vec4 v0x7fdb0e43f370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x7fdb0e43f260_0;
    %load/vec4 v0x7fdb0e43ded0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdb0e43e060, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fdb0e43f4a0;
T_10 ;
    %wait E_0x7fdb0e41b2f0;
    %load/vec4 v0x7fdb0e440d80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7fdb0e440c50_0;
    %load/vec4 v0x7fdb0e43f8e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdb0e43fa60, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fdb0e440eb0;
T_11 ;
    %wait E_0x7fdb0e41b2f0;
    %load/vec4 v0x7fdb0e442790_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x7fdb0e442680_0;
    %load/vec4 v0x7fdb0e4412e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdb0e4414a0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fdb0e4428c0;
T_12 ;
    %wait E_0x7fdb0e41b2f0;
    %load/vec4 v0x7fdb0e4441a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7fdb0e444090_0;
    %load/vec4 v0x7fdb0e442d10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdb0e442e90, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fdb0e42ed30;
T_13 ;
    %vpi_call 3 134 "$monitor", "sysclk = %d, count = %d, pc = %d, ins = %b, op = %d, opr = %d, os = %d, ot = %d, alu_result = %d, dm532 = %h", v0x7fdb0e448660_0, v0x7fdb0e447a70_0, v0x7fdb0e448160_0, v0x7fdb0e447db0_0, v0x7fdb0e447f80_0, &PV<v0x7fdb0e4479a0_0, 0, 5>, v0x7fdb0e448020_0, v0x7fdb0e4480c0_0, v0x7fdb0e447910_0, v0x7fdb0e447b00_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fdb0e41b870;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdb0e448b30_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdb0e448aa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdb0e448e60_0, 0;
    %end;
    .thread T_14;
    .scope S_0x7fdb0e41b870;
T_15 ;
    %delay 5000, 0;
    %load/vec4 v0x7fdb0e448aa0_0;
    %inv;
    %assign/vec4 v0x7fdb0e448aa0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fdb0e41b870;
T_16 ;
    %wait E_0x7fdb0e41b2f0;
    %load/vec4 v0x7fdb0e448b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdb0e448b30_0, 0, 32;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fdb0e41b870;
T_17 ;
    %vpi_call 2 71 "$dumpfile", "test4.vcd" {0 0 0};
    %vpi_call 2 72 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdb0e448dd0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb0e448dd0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdb0e448dd0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fdb0e448a10_0, 0, 32;
    %fork TD_testbench.wait_posedge_clk, S_0x7fdb0e448850;
    %join;
T_17.0 ;
    %load/vec4 v0x7fdb0e448cc0_0;
    %nand/r;
    %flag_set/vec4 8;
    %jmp/0xz T_17.1, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fdb0e448a10_0, 0, 32;
    %fork TD_testbench.wait_posedge_clk, S_0x7fdb0e448850;
    %join;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.v";
    "processor.v";
    "alu.v";
    "data_mem.v";
    "decoder.v";
    "fetch.v";
    "pc.v";
    "reg_file.v";
