Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May 14 16:17:47 2021
| Host         : LAPTOP-E46NNAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 674 register/latch pins with no clock driven by root clock pin: GEN_DECIPHER/curr_state_reg[0]/Q (HIGH)

 There are 670 register/latch pins with no clock driven by root clock pin: GEN_DECIPHER/curr_state_reg[1]/Q (HIGH)

 There are 675 register/latch pins with no clock driven by root clock pin: GEN_DECIPHER/curr_state_reg[2]/Q (HIGH)

 There are 283 register/latch pins with no clock driven by root clock pin: GEN_DECIPHER/curr_state_reg[3]/Q (HIGH)

 There are 387 register/latch pins with no clock driven by root clock pin: GEN_DECIPHER/curr_state_reg[3]_rep/Q (HIGH)

 There are 670 register/latch pins with no clock driven by root clock pin: GEN_DECIPHER/curr_state_reg[4]/Q (HIGH)

 There are 638 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: GEN_TEA/FSM_onehot_curr_state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1404 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.793        0.000                      0                  373        0.069        0.000                      0                  373        3.000        0.000                       0                   329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 2.793        0.000                      0                  319        0.069        0.000                      0                  319        3.000        0.000                       0                   289  
  clk25_clk_wiz_0          30.766        0.000                      0                   54        0.141        0.000                      0                   54       19.500        0.000                       0                    37  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 2.053ns (28.865%)  route 5.059ns (71.135%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.608     5.211    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     5.729 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           1.002     6.730    GEN_TOP_CONV/a_data_reg_n_1_[5]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.152     6.882 r  GEN_TOP_CONV/state_index[6]_i_15/O
                         net (fo=5, routed)           0.476     7.359    GEN_TOP_CONV/state_index[6]_i_15_n_1
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.326     7.685 r  GEN_TOP_CONV/state_index[6]_i_13/O
                         net (fo=1, routed)           0.706     8.391    GEN_TOP_CONV/state_index[6]_i_13_n_1
    SLICE_X52Y77         LUT2 (Prop_lut2_I0_O)        0.152     8.543 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=14, routed)          1.110     9.653    GEN_TOP_CONV/output_hex[1]
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.332     9.985 r  GEN_TOP_CONV/key[127]_i_2/O
                         net (fo=123, routed)         0.755    10.740    GEN_TOP_CONV/key[127]_i_2_n_1
    SLICE_X49Y83         LUT3 (Prop_lut3_I2_O)        0.117    10.857 r  GEN_TOP_CONV/key[97]_i_4/O
                         net (fo=2, routed)           0.309    11.165    GEN_TOP_CONV/key[97]_i_4_n_1
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.332    11.497 r  GEN_TOP_CONV/key[97]_i_3/O
                         net (fo=2, routed)           0.702    12.199    GEN_TOP_CONV/key[97]_i_3_n_1
    SLICE_X49Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.323 r  GEN_TOP_CONV/key[96]_i_1/O
                         net (fo=1, routed)           0.000    12.323    GEN_TOP_CONV/key[96]_i_1_n_1
    SLICE_X49Y90         FDRE                                         r  GEN_TOP_CONV/key_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.511    14.934    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  GEN_TOP_CONV/key_reg[96]/C
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X49Y90         FDRE (Setup_fdre_C_D)        0.031    15.116    GEN_TOP_CONV/key_reg[96]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -12.323    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 2.053ns (28.869%)  route 5.058ns (71.131%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.608     5.211    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     5.729 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           1.002     6.730    GEN_TOP_CONV/a_data_reg_n_1_[5]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.152     6.882 r  GEN_TOP_CONV/state_index[6]_i_15/O
                         net (fo=5, routed)           0.476     7.359    GEN_TOP_CONV/state_index[6]_i_15_n_1
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.326     7.685 r  GEN_TOP_CONV/state_index[6]_i_13/O
                         net (fo=1, routed)           0.706     8.391    GEN_TOP_CONV/state_index[6]_i_13_n_1
    SLICE_X52Y77         LUT2 (Prop_lut2_I0_O)        0.152     8.543 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=14, routed)          1.110     9.653    GEN_TOP_CONV/output_hex[1]
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.332     9.985 r  GEN_TOP_CONV/key[127]_i_2/O
                         net (fo=123, routed)         0.755    10.740    GEN_TOP_CONV/key[127]_i_2_n_1
    SLICE_X49Y83         LUT3 (Prop_lut3_I2_O)        0.117    10.857 r  GEN_TOP_CONV/key[97]_i_4/O
                         net (fo=2, routed)           0.309    11.165    GEN_TOP_CONV/key[97]_i_4_n_1
    SLICE_X49Y84         LUT6 (Prop_lut6_I1_O)        0.332    11.497 r  GEN_TOP_CONV/key[97]_i_3/O
                         net (fo=2, routed)           0.701    12.198    GEN_TOP_CONV/key[97]_i_3_n_1
    SLICE_X49Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.322 r  GEN_TOP_CONV/key[97]_i_1/O
                         net (fo=1, routed)           0.000    12.322    GEN_TOP_CONV/key[97]_i_1_n_1
    SLICE_X49Y90         FDRE                                         r  GEN_TOP_CONV/key_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.511    14.934    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X49Y90         FDRE                                         r  GEN_TOP_CONV/key_reg[97]/C
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X49Y90         FDRE (Setup_fdre_C_D)        0.032    15.117    GEN_TOP_CONV/key_reg[97]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -12.322    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/state_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 0.766ns (11.144%)  route 6.107ns (88.856%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.614     5.217    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  GEN_TOP_CONV/state_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     5.735 f  GEN_TOP_CONV/state_index_reg[6]/Q
                         net (fo=102, routed)         3.990     9.724    GEN_TOP_CONV/state_index_reg_n_1_[6]
    SLICE_X48Y90         LUT3 (Prop_lut3_I0_O)        0.124     9.848 r  GEN_TOP_CONV/data[41]_i_2/O
                         net (fo=16, routed)          2.118    11.966    GEN_TOP_CONV/data[41]_i_2_n_1
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.124    12.090 r  GEN_TOP_CONV/data[39]_i_1/O
                         net (fo=1, routed)           0.000    12.090    GEN_TOP_CONV/data[39]_i_1_n_1
    SLICE_X56Y95         FDRE                                         r  GEN_TOP_CONV/data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.505    14.928    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X56Y95         FDRE                                         r  GEN_TOP_CONV/data_reg[39]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)        0.081    15.160    GEN_TOP_CONV/data_reg[39]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 2.053ns (29.841%)  route 4.827ns (70.159%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.608     5.211    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     5.729 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           1.002     6.730    GEN_TOP_CONV/a_data_reg_n_1_[5]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.152     6.882 r  GEN_TOP_CONV/state_index[6]_i_15/O
                         net (fo=5, routed)           0.476     7.359    GEN_TOP_CONV/state_index[6]_i_15_n_1
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.326     7.685 r  GEN_TOP_CONV/state_index[6]_i_13/O
                         net (fo=1, routed)           0.706     8.391    GEN_TOP_CONV/state_index[6]_i_13_n_1
    SLICE_X52Y77         LUT2 (Prop_lut2_I0_O)        0.152     8.543 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=14, routed)          1.110     9.653    GEN_TOP_CONV/output_hex[1]
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.332     9.985 r  GEN_TOP_CONV/key[127]_i_2/O
                         net (fo=123, routed)         0.755    10.740    GEN_TOP_CONV/key[127]_i_2_n_1
    SLICE_X49Y83         LUT3 (Prop_lut3_I2_O)        0.117    10.857 r  GEN_TOP_CONV/key[97]_i_4/O
                         net (fo=2, routed)           0.304    11.160    GEN_TOP_CONV/key[97]_i_4_n_1
    SLICE_X49Y84         LUT6 (Prop_lut6_I0_O)        0.332    11.492 r  GEN_TOP_CONV/key[81]_i_3/O
                         net (fo=2, routed)           0.474    11.966    GEN_TOP_CONV/key[81]_i_3_n_1
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.124    12.090 r  GEN_TOP_CONV/key[81]_i_1/O
                         net (fo=1, routed)           0.000    12.090    GEN_TOP_CONV/key[81]_i_1_n_1
    SLICE_X46Y87         FDRE                                         r  GEN_TOP_CONV/key_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    14.932    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X46Y87         FDRE                                         r  GEN_TOP_CONV/key_reg[81]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X46Y87         FDRE (Setup_fdre_C_D)        0.079    15.162    GEN_TOP_CONV/key_reg[81]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 2.053ns (29.885%)  route 4.817ns (70.115%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.608     5.211    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     5.729 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           1.002     6.730    GEN_TOP_CONV/a_data_reg_n_1_[5]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.152     6.882 r  GEN_TOP_CONV/state_index[6]_i_15/O
                         net (fo=5, routed)           0.476     7.359    GEN_TOP_CONV/state_index[6]_i_15_n_1
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.326     7.685 r  GEN_TOP_CONV/state_index[6]_i_13/O
                         net (fo=1, routed)           0.706     8.391    GEN_TOP_CONV/state_index[6]_i_13_n_1
    SLICE_X52Y77         LUT2 (Prop_lut2_I0_O)        0.152     8.543 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=14, routed)          1.110     9.653    GEN_TOP_CONV/output_hex[1]
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.332     9.985 r  GEN_TOP_CONV/key[127]_i_2/O
                         net (fo=123, routed)         0.755    10.740    GEN_TOP_CONV/key[127]_i_2_n_1
    SLICE_X49Y83         LUT3 (Prop_lut3_I2_O)        0.117    10.857 r  GEN_TOP_CONV/key[97]_i_4/O
                         net (fo=2, routed)           0.304    11.160    GEN_TOP_CONV/key[97]_i_4_n_1
    SLICE_X49Y84         LUT6 (Prop_lut6_I0_O)        0.332    11.492 r  GEN_TOP_CONV/key[81]_i_3/O
                         net (fo=2, routed)           0.464    11.956    GEN_TOP_CONV/key[81]_i_3_n_1
    SLICE_X46Y87         LUT6 (Prop_lut6_I4_O)        0.124    12.080 r  GEN_TOP_CONV/key[80]_i_1/O
                         net (fo=1, routed)           0.000    12.080    GEN_TOP_CONV/key[80]_i_1_n_1
    SLICE_X46Y87         FDRE                                         r  GEN_TOP_CONV/key_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.509    14.932    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X46Y87         FDRE                                         r  GEN_TOP_CONV/key_reg[80]/C
                         clock pessimism              0.187    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X46Y87         FDRE (Setup_fdre_C_D)        0.079    15.162    GEN_TOP_CONV/key_reg[80]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/state_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 0.766ns (11.312%)  route 6.006ns (88.688%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.614     5.217    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  GEN_TOP_CONV/state_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     5.735 f  GEN_TOP_CONV/state_index_reg[6]/Q
                         net (fo=102, routed)         3.990     9.724    GEN_TOP_CONV/state_index_reg_n_1_[6]
    SLICE_X48Y90         LUT3 (Prop_lut3_I0_O)        0.124     9.848 r  GEN_TOP_CONV/data[41]_i_2/O
                         net (fo=16, routed)          2.016    11.864    GEN_TOP_CONV/data[41]_i_2_n_1
    SLICE_X55Y95         LUT6 (Prop_lut6_I2_O)        0.124    11.988 r  GEN_TOP_CONV/data[35]_i_1/O
                         net (fo=1, routed)           0.000    11.988    GEN_TOP_CONV/data[35]_i_1_n_1
    SLICE_X55Y95         FDRE                                         r  GEN_TOP_CONV/data_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.504    14.927    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  GEN_TOP_CONV/data_reg[35]/C
                         clock pessimism              0.187    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X55Y95         FDRE (Setup_fdre_C_D)        0.031    15.109    GEN_TOP_CONV/data_reg[35]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 1.929ns (28.272%)  route 4.894ns (71.728%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.608     5.211    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     5.729 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           1.002     6.730    GEN_TOP_CONV/a_data_reg_n_1_[5]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.152     6.882 r  GEN_TOP_CONV/state_index[6]_i_15/O
                         net (fo=5, routed)           0.476     7.359    GEN_TOP_CONV/state_index[6]_i_15_n_1
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.326     7.685 r  GEN_TOP_CONV/state_index[6]_i_13/O
                         net (fo=1, routed)           0.706     8.391    GEN_TOP_CONV/state_index[6]_i_13_n_1
    SLICE_X52Y77         LUT2 (Prop_lut2_I0_O)        0.152     8.543 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=14, routed)          0.722     9.265    GEN_TOP_CONV/output_hex[1]
    SLICE_X51Y80         LUT5 (Prop_lut5_I3_O)        0.332     9.597 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=26, routed)          0.809    10.407    GEN_TOP_CONV/state_index
    SLICE_X51Y83         LUT4 (Prop_lut4_I1_O)        0.117    10.524 r  GEN_TOP_CONV/data[49]_i_6/O
                         net (fo=14, routed)          1.178    11.702    GEN_TOP_CONV/data[49]_i_6_n_1
    SLICE_X56Y95         LUT6 (Prop_lut6_I3_O)        0.332    12.034 r  GEN_TOP_CONV/data[14]_i_1/O
                         net (fo=1, routed)           0.000    12.034    GEN_TOP_CONV/data[14]_i_1_n_1
    SLICE_X56Y95         FDRE                                         r  GEN_TOP_CONV/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.505    14.928    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X56Y95         FDRE                                         r  GEN_TOP_CONV/data_reg[14]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)        0.077    15.228    GEN_TOP_CONV/data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                         -12.034    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.227ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.677ns  (logic 1.929ns (28.890%)  route 4.748ns (71.110%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.608     5.211    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     5.729 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           1.002     6.730    GEN_TOP_CONV/a_data_reg_n_1_[5]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.152     6.882 r  GEN_TOP_CONV/state_index[6]_i_15/O
                         net (fo=5, routed)           0.476     7.359    GEN_TOP_CONV/state_index[6]_i_15_n_1
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.326     7.685 r  GEN_TOP_CONV/state_index[6]_i_13/O
                         net (fo=1, routed)           0.706     8.391    GEN_TOP_CONV/state_index[6]_i_13_n_1
    SLICE_X52Y77         LUT2 (Prop_lut2_I0_O)        0.152     8.543 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=14, routed)          0.722     9.265    GEN_TOP_CONV/output_hex[1]
    SLICE_X51Y80         LUT5 (Prop_lut5_I3_O)        0.332     9.597 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=26, routed)          0.809    10.407    GEN_TOP_CONV/state_index
    SLICE_X51Y83         LUT4 (Prop_lut4_I1_O)        0.117    10.524 r  GEN_TOP_CONV/data[49]_i_6/O
                         net (fo=14, routed)          1.032    11.556    GEN_TOP_CONV/data[49]_i_6_n_1
    SLICE_X51Y95         LUT6 (Prop_lut6_I4_O)        0.332    11.888 r  GEN_TOP_CONV/data[12]_i_1/O
                         net (fo=1, routed)           0.000    11.888    GEN_TOP_CONV/data[12]_i_1_n_1
    SLICE_X51Y95         FDRE                                         r  GEN_TOP_CONV/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.511    14.934    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  GEN_TOP_CONV/data_reg[12]/C
                         clock pessimism              0.187    15.121    
                         clock uncertainty           -0.035    15.085    
    SLICE_X51Y95         FDRE (Setup_fdre_C_D)        0.029    15.114    GEN_TOP_CONV/data_reg[12]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  3.227    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.929ns (28.791%)  route 4.771ns (71.209%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.608     5.211    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     5.729 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           1.002     6.730    GEN_TOP_CONV/a_data_reg_n_1_[5]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.152     6.882 r  GEN_TOP_CONV/state_index[6]_i_15/O
                         net (fo=5, routed)           0.476     7.359    GEN_TOP_CONV/state_index[6]_i_15_n_1
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.326     7.685 r  GEN_TOP_CONV/state_index[6]_i_13/O
                         net (fo=1, routed)           0.706     8.391    GEN_TOP_CONV/state_index[6]_i_13_n_1
    SLICE_X52Y77         LUT2 (Prop_lut2_I0_O)        0.152     8.543 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=14, routed)          0.722     9.265    GEN_TOP_CONV/output_hex[1]
    SLICE_X51Y80         LUT5 (Prop_lut5_I3_O)        0.332     9.597 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=26, routed)          0.809    10.407    GEN_TOP_CONV/state_index
    SLICE_X51Y83         LUT4 (Prop_lut4_I1_O)        0.117    10.524 r  GEN_TOP_CONV/data[49]_i_6/O
                         net (fo=14, routed)          1.055    11.579    GEN_TOP_CONV/data[49]_i_6_n_1
    SLICE_X57Y92         LUT6 (Prop_lut6_I3_O)        0.332    11.911 r  GEN_TOP_CONV/data[42]_i_1/O
                         net (fo=1, routed)           0.000    11.911    GEN_TOP_CONV/data[42]_i_1_n_1
    SLICE_X57Y92         FDRE                                         r  GEN_TOP_CONV/data_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.504    14.927    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  GEN_TOP_CONV/data_reg[42]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.029    15.179    GEN_TOP_CONV/data_reg[42]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -11.911    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 1.929ns (28.789%)  route 4.771ns (71.211%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.608     5.211    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X54Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     5.729 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           1.002     6.730    GEN_TOP_CONV/a_data_reg_n_1_[5]
    SLICE_X53Y77         LUT4 (Prop_lut4_I0_O)        0.152     6.882 r  GEN_TOP_CONV/state_index[6]_i_15/O
                         net (fo=5, routed)           0.476     7.359    GEN_TOP_CONV/state_index[6]_i_15_n_1
    SLICE_X53Y77         LUT6 (Prop_lut6_I3_O)        0.326     7.685 r  GEN_TOP_CONV/state_index[6]_i_13/O
                         net (fo=1, routed)           0.706     8.391    GEN_TOP_CONV/state_index[6]_i_13_n_1
    SLICE_X52Y77         LUT2 (Prop_lut2_I0_O)        0.152     8.543 r  GEN_TOP_CONV/state_index[6]_i_6/O
                         net (fo=14, routed)          0.722     9.265    GEN_TOP_CONV/output_hex[1]
    SLICE_X51Y80         LUT5 (Prop_lut5_I3_O)        0.332     9.597 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=26, routed)          0.809    10.407    GEN_TOP_CONV/state_index
    SLICE_X51Y83         LUT4 (Prop_lut4_I1_O)        0.117    10.524 r  GEN_TOP_CONV/data[49]_i_6/O
                         net (fo=14, routed)          1.056    11.579    GEN_TOP_CONV/data[49]_i_6_n_1
    SLICE_X57Y93         LUT6 (Prop_lut6_I3_O)        0.332    11.911 r  GEN_TOP_CONV/data[11]_i_1/O
                         net (fo=1, routed)           0.000    11.911    GEN_TOP_CONV/data[11]_i_1_n_1
    SLICE_X57Y93         FDRE                                         r  GEN_TOP_CONV/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.505    14.928    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  GEN_TOP_CONV/data_reg[11]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.029    15.180    GEN_TOP_CONV/data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -11.911    
  -------------------------------------------------------------------
                         slack                                  3.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 GEN_TEA/FSM_onehot_curr_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TEA/FSM_onehot_curr_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.362%)  route 0.223ns (57.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.562     1.481    GEN_TEA/top_clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  GEN_TEA/FSM_onehot_curr_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y89         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  GEN_TEA/FSM_onehot_curr_state_reg[15]/Q
                         net (fo=29, routed)          0.223     1.868    GEN_TEA/FSM_onehot_curr_state_reg_n_1_[15]
    SLICE_X51Y85         FDRE                                         r  GEN_TEA/FSM_onehot_curr_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.830     1.995    GEN_TEA/top_clk_IBUF_BUFG
    SLICE_X51Y85         FDRE                                         r  GEN_TEA/FSM_onehot_curr_state_reg[16]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.055     1.799    GEN_TEA/FSM_onehot_curr_state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.184ns (32.884%)  route 0.376ns (67.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.551     1.470    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  GEN_TOP_CONV/BYTE_RX/r_RX_DV_reg/Q
                         net (fo=5, routed)           0.376     1.987    GEN_TOP_CONV/BYTE_RX/o_RX_DV
    SLICE_X50Y77         LUT5 (Prop_lut5_I1_O)        0.043     2.030 r  GEN_TOP_CONV/BYTE_RX/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.030    GEN_TOP_CONV/BYTE_RX_n_3
    SLICE_X50Y77         FDSE                                         r  GEN_TOP_CONV/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.822     1.987    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X50Y77         FDSE                                         r  GEN_TOP_CONV/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X50Y77         FDSE (Hold_fdse_C_D)         0.133     1.869    GEN_TOP_CONV/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 GEN_TEA/FSM_onehot_curr_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TEA/FSM_onehot_curr_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.306%)  route 0.357ns (71.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.562     1.481    GEN_TEA/top_clk_IBUF_BUFG
    SLICE_X51Y87         FDRE                                         r  GEN_TEA/FSM_onehot_curr_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  GEN_TEA/FSM_onehot_curr_state_reg[8]/Q
                         net (fo=34, routed)          0.357     1.979    GEN_TEA/FSM_onehot_curr_state_reg_n_1_[8]
    SLICE_X52Y91         FDRE                                         r  GEN_TEA/FSM_onehot_curr_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.833     1.998    GEN_TEA/top_clk_IBUF_BUFG
    SLICE_X52Y91         FDRE                                         r  GEN_TEA/FSM_onehot_curr_state_reg[9]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.070     1.817    GEN_TEA/FSM_onehot_curr_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.552     1.471    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.123     1.735    GEN_TOP_CONV/o_RX_Byte[7]
    SLICE_X53Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.821     1.986    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.072     1.558    GEN_TOP_CONV/a_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.552     1.471    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.123     1.735    GEN_TOP_CONV/o_RX_Byte[0]
    SLICE_X53Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.821     1.986    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.070     1.556    GEN_TOP_CONV/a_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.552     1.471    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[4]/Q
                         net (fo=2, routed)           0.123     1.735    GEN_TOP_CONV/o_RX_Byte[4]
    SLICE_X53Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.821     1.986    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[4]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X53Y77         FDRE (Hold_fdre_C_D)         0.070     1.556    GEN_TOP_CONV/a_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.021%)  route 0.125ns (46.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.552     1.471    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X52Y76         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[2]/Q
                         net (fo=2, routed)           0.125     1.737    GEN_TOP_CONV/o_RX_Byte[2]
    SLICE_X52Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.821     1.986    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X52Y77         FDRE                                         r  GEN_TOP_CONV/a_data_reg[2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X52Y77         FDRE (Hold_fdre_C_D)         0.066     1.552    GEN_TOP_CONV/a_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.185ns (31.592%)  route 0.401ns (68.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.551     1.470    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  GEN_TOP_CONV/BYTE_RX/r_RX_DV_reg/Q
                         net (fo=5, routed)           0.401     2.012    GEN_TOP_CONV/BYTE_RX/o_RX_DV
    SLICE_X50Y77         LUT5 (Prop_lut5_I1_O)        0.044     2.056 r  GEN_TOP_CONV/BYTE_RX/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.056    GEN_TOP_CONV/BYTE_RX_n_1
    SLICE_X50Y77         FDRE                                         r  GEN_TOP_CONV/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.822     1.987    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  GEN_TOP_CONV/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.131     1.867    GEN_TOP_CONV/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.189ns (52.958%)  route 0.168ns (47.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.552     1.471    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[0]/Q
                         net (fo=9, routed)           0.168     1.780    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg_n_1_[0]
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.048     1.828 r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    GEN_TOP_CONV/BYTE_RX/r_Clk_Count[2]_i_1_n_1
    SLICE_X56Y74         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.819     1.984    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X56Y74         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[2]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X56Y74         FDRE (Hold_fdre_C_D)         0.131     1.635    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.709%)  route 0.401ns (68.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.551     1.470    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  GEN_TOP_CONV/BYTE_RX/r_RX_DV_reg/Q
                         net (fo=5, routed)           0.401     2.012    GEN_TOP_CONV/BYTE_RX/o_RX_DV
    SLICE_X50Y77         LUT4 (Prop_lut4_I0_O)        0.045     2.057 r  GEN_TOP_CONV/BYTE_RX/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.057    GEN_TOP_CONV/BYTE_RX_n_2
    SLICE_X50Y77         FDRE                                         r  GEN_TOP_CONV/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.822     1.987    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X50Y77         FDRE                                         r  GEN_TOP_CONV/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.120     1.856    GEN_TOP_CONV/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y81     GEN_SS/v_count_reg[16]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y81     GEN_SS/v_count_reg[17]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y81     GEN_SS/v_count_reg[18]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y77     GEN_SS/v_count_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y77     GEN_SS/v_count_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y77     GEN_SS/v_count_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y78     GEN_SS/v_count_reg[4]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y78     GEN_SS/v_count_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X51Y85    GEN_TEA/FSM_onehot_curr_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X51Y85    GEN_TEA/FSM_onehot_curr_state_reg[16]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X51Y85    GEN_TEA/FSM_onehot_curr_state_reg[17]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X51Y85    GEN_TEA/FSM_onehot_curr_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X55Y73    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X55Y73    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[4]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X54Y73    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X55Y73    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[6]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X51Y87    GEN_TEA/FSM_onehot_curr_state_reg[4]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X51Y87    GEN_TEA/FSM_onehot_curr_state_reg[5]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X51Y87    GEN_TEA/FSM_onehot_curr_state_reg[7]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X51Y87    GEN_TEA/FSM_onehot_curr_state_reg[8]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X41Y91    GEN_TOP_CONV/key_reg[11]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X41Y91    GEN_TOP_CONV/key_reg[12]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X41Y91    GEN_TOP_CONV/key_reg[13]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X41Y91    GEN_TOP_CONV/key_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.766ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.613ns  (logic 1.603ns (18.611%)  route 7.010ns (81.389%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.322ns = ( 46.322 - 40.000 ) 
    Source Clock Delay      (SCD):    7.305ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.070     5.674    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.798 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.506     7.305    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X32Y73         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.419     7.724 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=155, routed)         3.825    11.548    GEN_VGA/VGA_DRIVER/Q[2]
    SLICE_X31Y95         LUT6 (Prop_lut6_I0_O)        0.296    11.844 r  GEN_VGA/VGA_DRIVER/R_i_268/O
                         net (fo=1, routed)           0.790    12.635    GEN_DECIPHER/R_reg_i_36
    SLICE_X32Y95         LUT6 (Prop_lut6_I1_O)        0.124    12.759 r  GEN_DECIPHER/R_i_110/O
                         net (fo=1, routed)           0.000    12.759    GEN_VGA/INIT/R_i_10_1
    SLICE_X32Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    12.976 r  GEN_VGA/INIT/R_reg_i_36/O
                         net (fo=1, routed)           0.828    13.804    GEN_VGA/INIT/R_reg_i_36_n_1
    SLICE_X32Y94         LUT6 (Prop_lut6_I5_O)        0.299    14.103 r  GEN_VGA/INIT/R_i_10/O
                         net (fo=1, routed)           1.267    15.369    GEN_VGA/INIT/R_i_10_n_1
    SLICE_X32Y79         LUT6 (Prop_lut6_I5_O)        0.124    15.493 r  GEN_VGA/INIT/R_i_3/O
                         net (fo=1, routed)           0.301    15.794    GEN_VGA/INIT/R_i_3_n_1
    SLICE_X35Y79         LUT6 (Prop_lut6_I2_O)        0.124    15.918 r  GEN_VGA/INIT/R_i_1/O
                         net (fo=1, routed)           0.000    15.918    GEN_VGA/INIT/R_i_1_n_1
    SLICE_X35Y79         FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.864    45.289    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.389 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.934    46.322    GEN_VGA/INIT/R_reg_0
    SLICE_X35Y79         FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism              0.432    46.755    
                         clock uncertainty           -0.099    46.655    
    SLICE_X35Y79         FDRE (Setup_fdre_C_D)        0.029    46.684    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         46.684    
                         arrival time                         -15.918    
  -------------------------------------------------------------------
                         slack                                 30.766    

Slack (MET) :             35.429ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 1.219ns (32.214%)  route 2.565ns (67.786%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 46.456 - 40.000 ) 
    Source Clock Delay      (SCD):    7.305ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.070     5.674    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.798 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.506     7.305    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X32Y73         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.419     7.724 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=155, routed)         0.874     8.598    GEN_VGA/VGA_DRIVER/Q[2]
    SLICE_X32Y72         LUT5 (Prop_lut5_I4_O)        0.324     8.922 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.162     9.084    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_1
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.326     9.410 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.957    10.367    GEN_VGA/VGA_DRIVER/load
    SLICE_X30Y75         LUT3 (Prop_lut3_I2_O)        0.150    10.517 r  GEN_VGA/VGA_DRIVER/vc_reg[1]_i_1/O
                         net (fo=1, routed)           0.572    11.089    GEN_VGA/VGA_DRIVER/vc_reg[1]_i_1_n_1
    SLICE_X30Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.864    45.289    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.389 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.068    46.456    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X30Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                         clock pessimism              0.409    46.866    
                         clock uncertainty           -0.099    46.766    
    SLICE_X30Y75         FDCE (Setup_fdce_C_D)       -0.249    46.517    GEN_VGA/VGA_DRIVER/vc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         46.517    
                         arrival time                         -11.089    
  -------------------------------------------------------------------
                         slack                                 35.429    

Slack (MET) :             35.527ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/spriteon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.818ns (43.946%)  route 2.319ns (56.054%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 46.456 - 40.000 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.070     5.674    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.798 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.383     7.181    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X34Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDCE (Prop_fdce_C_Q)         0.518     7.699 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/Q
                         net (fo=13, routed)          1.503     9.202    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[5]
    SLICE_X33Y75         LUT2 (Prop_lut2_I0_O)        0.124     9.326 r  GEN_VGA/VGA_DRIVER/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.326    GEN_VGA/INIT/_carry__1_0[0]
    SLICE_X33Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.858 r  GEN_VGA/INIT/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.858    GEN_VGA/INIT/_carry__0_n_1
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.129 f  GEN_VGA/INIT/_carry__1/CO[0]
                         net (fo=1, routed)           0.816    10.945    GEN_VGA/INIT/_carry__1_n_4
    SLICE_X31Y75         LUT4 (Prop_lut4_I3_O)        0.373    11.318 r  GEN_VGA/INIT/spriteon_i_1/O
                         net (fo=1, routed)           0.000    11.318    GEN_VGA/INIT/spriteon0
    SLICE_X31Y75         FDCE                                         r  GEN_VGA/INIT/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.864    45.289    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.389 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.068    46.456    GEN_VGA/INIT/R_reg_0
    SLICE_X31Y75         FDCE                                         r  GEN_VGA/INIT/spriteon_reg/C
                         clock pessimism              0.458    46.915    
                         clock uncertainty           -0.099    46.815    
    SLICE_X31Y75         FDCE (Setup_fdce_C_D)        0.029    46.844    GEN_VGA/INIT/spriteon_reg
  -------------------------------------------------------------------
                         required time                         46.844    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                 35.527    

Slack (MET) :             35.690ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vsenable_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.704ns (18.621%)  route 3.077ns (81.379%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 46.447 - 40.000 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.070     5.674    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.798 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.383     7.181    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     7.637 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/Q
                         net (fo=15, routed)          1.406     9.043    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[4]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.167 f  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.657     9.824    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.948 r  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          1.013    10.961    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_1
    SLICE_X33Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.864    45.289    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.389 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.058    46.447    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X33Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/vsenable_reg/C
                         clock pessimism              0.409    46.856    
                         clock uncertainty           -0.099    46.757    
    SLICE_X33Y75         FDCE (Setup_fdce_C_D)       -0.105    46.652    GEN_VGA/VGA_DRIVER/vsenable_reg
  -------------------------------------------------------------------
                         required time                         46.652    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                 35.690    

Slack (MET) :             36.068ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.828ns (23.036%)  route 2.766ns (76.964%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 46.456 - 40.000 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.070     5.674    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.798 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.383     7.181    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     7.637 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/Q
                         net (fo=15, routed)          1.406     9.043    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[4]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.657     9.824    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.948 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.703    10.651    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_1
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.124    10.775 r  GEN_VGA/VGA_DRIVER/hc_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.775    GEN_VGA/VGA_DRIVER/hc_reg[7]_i_1_n_1
    SLICE_X34Y76         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.864    45.289    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.389 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.068    46.456    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X34Y76         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/C
                         clock pessimism              0.409    46.866    
                         clock uncertainty           -0.099    46.766    
    SLICE_X34Y76         FDCE (Setup_fdce_C_D)        0.077    46.843    GEN_VGA/VGA_DRIVER/hc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         46.843    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                 36.068    

Slack (MET) :             36.082ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.584ns  (logic 0.828ns (23.101%)  route 2.756ns (76.899%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 46.456 - 40.000 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.070     5.674    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.798 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.383     7.181    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     7.637 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/Q
                         net (fo=15, routed)          1.406     9.043    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[4]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.657     9.824    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.948 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.693    10.641    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.765 r  GEN_VGA/VGA_DRIVER/hc_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.765    GEN_VGA/VGA_DRIVER/hc_reg[9]_i_1_n_1
    SLICE_X34Y76         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.864    45.289    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.389 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.068    46.456    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X34Y76         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/C
                         clock pessimism              0.409    46.866    
                         clock uncertainty           -0.099    46.766    
    SLICE_X34Y76         FDCE (Setup_fdce_C_D)        0.081    46.847    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         46.847    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                 36.082    

Slack (MET) :             36.083ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 0.854ns (23.589%)  route 2.766ns (76.411%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 46.456 - 40.000 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.070     5.674    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.798 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.383     7.181    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     7.637 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/Q
                         net (fo=15, routed)          1.406     9.043    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[4]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.657     9.824    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.948 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.703    10.651    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_1
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.150    10.801 r  GEN_VGA/VGA_DRIVER/hc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.801    GEN_VGA/VGA_DRIVER/hc_reg[8]_i_1_n_1
    SLICE_X34Y76         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.864    45.289    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.389 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.068    46.456    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X34Y76         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[8]/C
                         clock pessimism              0.409    46.866    
                         clock uncertainty           -0.099    46.766    
    SLICE_X34Y76         FDCE (Setup_fdce_C_D)        0.118    46.884    GEN_VGA/VGA_DRIVER/hc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         46.884    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                 36.083    

Slack (MET) :             36.173ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.828ns (22.044%)  route 2.928ns (77.956%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns = ( 46.567 - 40.000 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.070     5.674    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.798 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.383     7.181    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     7.637 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/Q
                         net (fo=15, routed)          1.406     9.043    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[4]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.657     9.824    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.948 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.865    10.813    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_1
    SLICE_X35Y75         LUT2 (Prop_lut2_I1_O)        0.124    10.937 r  GEN_VGA/VGA_DRIVER/hc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.937    GEN_VGA/VGA_DRIVER/hc_reg[0]_i_1_n_1
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.864    45.289    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.389 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.179    46.567    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
                         clock pessimism              0.613    47.181    
                         clock uncertainty           -0.099    47.081    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)        0.029    47.110    GEN_VGA/VGA_DRIVER/hc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         47.110    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                 36.173    

Slack (MET) :             36.173ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.828ns (22.032%)  route 2.930ns (77.968%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns = ( 46.567 - 40.000 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.070     5.674    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.798 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.383     7.181    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     7.637 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/Q
                         net (fo=15, routed)          1.406     9.043    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[4]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.657     9.824    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.948 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.867    10.815    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_1
    SLICE_X35Y75         LUT4 (Prop_lut4_I3_O)        0.124    10.939 r  GEN_VGA/VGA_DRIVER/hc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.939    GEN_VGA/VGA_DRIVER/hc_reg[2]_i_1_n_1
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.864    45.289    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.389 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.179    46.567    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/C
                         clock pessimism              0.613    47.181    
                         clock uncertainty           -0.099    47.081    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)        0.031    47.112    GEN_VGA/VGA_DRIVER/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         47.112    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                 36.173    

Slack (MET) :             36.189ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.856ns (22.609%)  route 2.930ns (77.391%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.567ns = ( 46.567 - 40.000 ) 
    Source Clock Delay      (SCD):    7.181ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.070     5.674    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.124     5.798 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.383     7.181    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDCE (Prop_fdce_C_Q)         0.456     7.637 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/Q
                         net (fo=15, routed)          1.406     9.043    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[4]
    SLICE_X35Y76         LUT5 (Prop_lut5_I0_O)        0.124     9.167 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.657     9.824    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.948 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.867    10.815    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_1
    SLICE_X35Y75         LUT5 (Prop_lut5_I4_O)        0.152    10.967 r  GEN_VGA/VGA_DRIVER/hc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.967    GEN_VGA/VGA_DRIVER/hc_reg[3]_i_1_n_1
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.864    45.289    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.100    45.389 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          1.179    46.567    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X35Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                         clock pessimism              0.613    47.181    
                         clock uncertainty           -0.099    47.081    
    SLICE_X35Y75         FDCE (Setup_fdce_C_D)        0.075    47.156    GEN_VGA/VGA_DRIVER/hc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         47.156    
                         arrival time                         -10.967    
  -------------------------------------------------------------------
                         slack                                 36.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 GEN_VGA/INIT/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/red_reg[2]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.141%)  route 0.343ns (70.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.718     1.639    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.684 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.456     2.140    GEN_VGA/INIT/R_reg_0
    SLICE_X35Y79         FDRE                                         r  GEN_VGA/INIT/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     2.281 r  GEN_VGA/INIT/R_reg/Q
                         net (fo=10, routed)          0.343     2.624    GEN_VGA/INIT/B
    SLICE_X52Y80         FDCE                                         r  GEN_VGA/INIT/red_reg[2]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.017     2.185    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.241 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.729     2.969    GEN_VGA/INIT/R_reg_0
    SLICE_X52Y80         FDCE                                         r  GEN_VGA/INIT/red_reg[2]_lopt_replica_8/C
                         clock pessimism             -0.556     2.413    
    SLICE_X52Y80         FDCE (Hold_fdce_C_D)         0.070     2.483    GEN_VGA/INIT/red_reg[2]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vsenable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.399%)  route 0.170ns (54.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.718     1.639    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.684 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.510     2.194    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X33Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     2.335 r  GEN_VGA/VGA_DRIVER/vsenable_reg/Q
                         net (fo=10, routed)          0.170     2.505    GEN_VGA/VGA_DRIVER/vsenable
    SLICE_X30Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.017     2.185    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.241 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.621     2.861    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X30Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
                         clock pessimism             -0.556     2.305    
    SLICE_X30Y75         FDCE (Hold_fdce_C_CE)       -0.016     2.289    GEN_VGA/VGA_DRIVER/vc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vsenable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.399%)  route 0.170ns (54.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.718     1.639    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.684 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.510     2.194    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X33Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     2.335 r  GEN_VGA/VGA_DRIVER/vsenable_reg/Q
                         net (fo=10, routed)          0.170     2.505    GEN_VGA/VGA_DRIVER/vsenable
    SLICE_X30Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.017     2.185    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.241 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.621     2.861    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X30Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                         clock pessimism             -0.556     2.305    
    SLICE_X30Y75         FDCE (Hold_fdce_C_CE)       -0.016     2.289    GEN_VGA/VGA_DRIVER/vc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.691%)  route 0.142ns (43.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.718     1.639    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.684 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.663     2.348    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X33Y73         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141     2.489 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/Q
                         net (fo=11, routed)          0.142     2.631    GEN_VGA/VGA_DRIVER/Q[4]
    SLICE_X32Y73         LUT6 (Prop_lut6_I4_O)        0.045     2.676 r  GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.676    GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1_n_1
    SLICE_X32Y73         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.017     2.185    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.241 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.765     3.006    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X32Y73         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism             -0.645     2.361    
    SLICE_X32Y73         FDCE (Hold_fdce_C_D)         0.092     2.453    GEN_VGA/VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.380%)  route 0.336ns (61.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.718     1.639    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.684 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.536     2.220    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X30Y75         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.164     2.384 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/Q
                         net (fo=156, routed)         0.336     2.719    GEN_VGA/VGA_DRIVER/Q[0]
    SLICE_X32Y73         LUT5 (Prop_lut5_I3_O)        0.045     2.764 r  GEN_VGA/VGA_DRIVER/vc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.764    GEN_VGA/VGA_DRIVER/vc_reg[3]_i_1_n_1
    SLICE_X32Y73         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.017     2.185    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.241 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.765     3.006    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X32Y73         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                         clock pessimism             -0.556     2.450    
    SLICE_X32Y73         FDCE (Hold_fdce_C_D)         0.091     2.541    GEN_VGA/VGA_DRIVER/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.343%)  route 0.144ns (43.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.006ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.718     1.639    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.684 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.663     2.348    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X32Y73         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.141     2.489 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.144     2.633    GEN_VGA/VGA_DRIVER/Q[3]
    SLICE_X33Y73         LUT5 (Prop_lut5_I3_O)        0.045     2.678 r  GEN_VGA/VGA_DRIVER/vc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.678    GEN_VGA/VGA_DRIVER/vc_reg[5]_i_1_n_1
    SLICE_X33Y73         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.017     2.185    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.241 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.765     3.006    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X33Y73         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/C
                         clock pessimism             -0.645     2.361    
    SLICE_X33Y73         FDCE (Hold_fdce_C_D)         0.092     2.453    GEN_VGA/VGA_DRIVER/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.986ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.718     1.639    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.684 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.644     2.328    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X31Y72         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDCE (Prop_fdce_C_Q)         0.128     2.456 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/Q
                         net (fo=10, routed)          0.099     2.555    GEN_VGA/VGA_DRIVER/Q[8]
    SLICE_X31Y72         LUT6 (Prop_lut6_I1_O)        0.099     2.654 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.654    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_1_n_1
    SLICE_X31Y72         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.017     2.185    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.241 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.745     2.986    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X31Y72         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[9]/C
                         clock pessimism             -0.657     2.328    
    SLICE_X31Y72         FDCE (Hold_fdce_C_D)         0.092     2.420    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.384%)  route 0.162ns (43.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.718     1.639    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.684 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.516     2.200    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X34Y76         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDCE (Prop_fdce_C_Q)         0.164     2.364 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/Q
                         net (fo=9, routed)           0.162     2.525    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[9]
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.045     2.570 r  GEN_VGA/VGA_DRIVER/hc_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.570    GEN_VGA/VGA_DRIVER/hc_reg[9]_i_1_n_1
    SLICE_X34Y76         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.017     2.185    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.241 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.597     2.837    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X34Y76         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/C
                         clock pessimism             -0.637     2.200    
    SLICE_X34Y76         FDCE (Hold_fdce_C_D)         0.121     2.321    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vidon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.254ns (41.679%)  route 0.355ns (58.321%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.718     1.639    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.684 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.516     2.200    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X34Y76         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDCE (Prop_fdce_C_Q)         0.164     2.364 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/Q
                         net (fo=11, routed)          0.215     2.579    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]_0[7]
    SLICE_X34Y74         LUT6 (Prop_lut6_I2_O)        0.045     2.624 f  GEN_VGA/VGA_DRIVER/vidon_i_3/O
                         net (fo=1, routed)           0.140     2.764    GEN_VGA/VGA_DRIVER/vidon_i_3_n_1
    SLICE_X34Y74         LUT2 (Prop_lut2_I1_O)        0.045     2.809 r  GEN_VGA/VGA_DRIVER/vidon_i_1/O
                         net (fo=1, routed)           0.000     2.809    GEN_VGA/VGA_DRIVER/vidon_i_1_n_1
    SLICE_X34Y74         FDCE                                         r  GEN_VGA/VGA_DRIVER/vidon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.017     2.185    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.241 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.751     2.992    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X34Y74         FDCE                                         r  GEN_VGA/VGA_DRIVER/vidon_reg/C
                         clock pessimism             -0.556     2.436    
    SLICE_X34Y74         FDCE (Hold_fdce_C_D)         0.120     2.556    GEN_VGA/VGA_DRIVER/vidon_reg
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.986ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.718     1.639    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.684 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.644     2.328    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X31Y72         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDCE (Prop_fdce_C_Q)         0.141     2.469 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/Q
                         net (fo=11, routed)          0.179     2.649    GEN_VGA/VGA_DRIVER/Q[7]
    SLICE_X31Y72         LUT5 (Prop_lut5_I1_O)        0.042     2.691 r  GEN_VGA/VGA_DRIVER/vc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.691    GEN_VGA/VGA_DRIVER/vc_reg[8]_i_1_n_1
    SLICE_X31Y72         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=288, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.017     2.185    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X28Y100        LUT2 (Prop_lut2_I1_O)        0.056     2.241 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=35, routed)          0.745     2.986    GEN_VGA/VGA_DRIVER/clkout1_buf
    SLICE_X31Y72         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/C
                         clock pessimism             -0.657     2.328    
    SLICE_X31Y72         FDCE (Hold_fdce_C_D)         0.107     2.435    GEN_VGA/VGA_DRIVER/vc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y12  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X35Y79    GEN_VGA/INIT/R_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica_2/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica_3/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica_4/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica_5/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica_6/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y79    GEN_VGA/INIT/R_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X52Y80    GEN_VGA/INIT/red_reg[2]_lopt_replica_8/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y76    GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y76    GEN_VGA/VGA_DRIVER/hc_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y76    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y76    GEN_VGA/VGA_DRIVER/hsync_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y73    GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X32Y73    GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X33Y73    GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X33Y73    GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X35Y79    GEN_VGA/INIT/R_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica_4/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica_5/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica_6/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X52Y81    GEN_VGA/INIT/red_reg[2]_lopt_replica_7/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X34Y76    GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y11  GEN_VGA/CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



