// Seed: 1732702006
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
program module_1 #(
    parameter id_7 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout logic [7:0] id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire _id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  inout wire id_5;
  output wire id_4;
  output wor id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1'b0 == id_12;
  wire [id_7 : -1] id_15;
  assign id_13 = id_12;
endprogram
