library (sramgen_sram_4096x8m8w8_replica_v1) {
  /* Models written by Liberate MX 21.7.7.044.isr7 from Cadence Design Systems, Inc. on Tue Mar  7 13:48:07 PST 2023 */
  delay_model : table_lookup;
  comment : "";
  date : "$Date: Tue Mar  7 13:48:02 2023 $";
  revision : "1.0";
  capacitive_load_unit (1,pf);
  current_unit : "1mA";
  leakage_power_unit : "1nW";
  pulling_resistance_unit : "1kohm";
  time_unit : "1ns";
  voltage_unit : "1V";
  default_cell_leakage_power : 0;
  default_fanout_load : 1;
  default_inout_pin_cap : 0.005;
  default_input_pin_cap : 0.005;
  default_leakage_power_density : 0;
  default_max_transition : 0.04;
  default_output_pin_cap : 0;
  in_place_swap_mode : match_footprint;
  input_threshold_pct_fall : 50;
  input_threshold_pct_rise : 50;
  nom_process : 1;
  nom_temperature : 25;
  nom_voltage : 1.8;
  output_threshold_pct_fall : 50;
  output_threshold_pct_rise : 50;
  slew_derate_from_library : 1;
  slew_lower_threshold_pct_fall : 10;
  slew_lower_threshold_pct_rise : 10;
  slew_upper_threshold_pct_fall : 90;
  slew_upper_threshold_pct_rise : 90;
  voltage_map (vdd, 1.8);
  voltage_map (vss, 0);
  voltage_map (GND, 0);
  operating_conditions (PVT_1P8V_25C) {
    process : 1;
    temperature : 25;
    voltage : 1.8;
  }
  default_operating_conditions : PVT_1P8V_25C;
  bus_naming_style : "%s[%d]";
  type (bus_sramgen_sram_4096x8m8w8_replica_v1_dout_7_0) {
    base_type : array;
    data_type : bit;
    bit_width : 8;
    bit_from  : 7;
    bit_to    : 0;
    downto    : true;
  }
  type (bus_sramgen_sram_4096x8m8w8_replica_v1_addr_11_0) {
    base_type : array;
    data_type : bit;
    bit_width : 12;
    bit_from  : 11;
    bit_to    : 0;
    downto    : true;
  }
  type (bus_sramgen_sram_4096x8m8w8_replica_v1_din_7_0) {
    base_type : array;
    data_type : bit;
    bit_width : 8;
    bit_from  : 7;
    bit_to    : 0;
    downto    : true;
  }
  lu_table_template (constraint_template_3x3) {
    variable_1 : constrained_pin_transition;
    variable_2 : related_pin_transition;
    index_1 ("0.00125, 0.005, 0.04");
    index_2 ("0.00125, 0.005, 0.04");
  }
  lu_table_template (delay_template_3x3) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.00125, 0.005, 0.04");
    index_2 ("0.0017225, 0.00689, 0.02756");
  }
  lu_table_template (mpw_constraint_template_3x3) {
    variable_1 : constrained_pin_transition;
    index_1 ("0.00125, 0.005, 0.04");
  }
  power_lut_template (passive_output_power_template_3x1) {
    variable_1 : total_output_net_capacitance;
    index_1 ("0.0017225, 0.00689, 0.02756");
  }
  power_lut_template (passive_power_template_3x1) {
    variable_1 : input_transition_time;
    index_1 ("0.00125, 0.005, 0.04");
  }
  power_lut_template (power_template_3x3) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("0.00125, 0.005, 0.04");
    index_2 ("0.0017225, 0.00689, 0.02756");
  }
  output_voltage (DC_0) {
    vol : 0.09;
    voh : 1.71;
    vomin : 0;
    vomax : VDD;
  }
  cell (sramgen_sram_4096x8m8w8_replica_v1) {
    area : 0;
    cell_leakage_power : 117.072;
    dont_use : true;
    interface_timing : true;
    pg_pin (vdd) {
      direction : inout;
      pg_type : primary_power;
      voltage_name : "vdd";
    }
    pg_pin (vss) {
      direction : inout;
      pg_type : primary_ground;
      voltage_name : "vss";
    }
    leakage_power () {
      value : 117.072;
      related_pg_pin : vdd;
    }
    leakage_power () {
      value : 0;
      related_pg_pin : vss;
    }
    bus (addr) {
      bus_type : bus_sramgen_sram_4096x8m8w8_replica_v1_addr_11_0;
      direction : input;
      pin (addr[11]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[10]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[9]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[8]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[7]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[6]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[5]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[4]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[3]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[2]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[1]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (addr[0]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0297982, 0.0302224, 0.0378981", \
            "0.0297942, 0.0302184, 0.0378957", \
            "0.0297941, 0.0302183, 0.0378997" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0285075, 0.0292635, 0.0377611", \
            "0.0285076, 0.0292636, 0.0377612", \
            "0.0285077, 0.0292637, 0.0377613" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0982131, 0.0982115, 0.0982137", \
            "0.0987823, 0.0987807, 0.0987829", \
            "0.106295, 0.106294, 0.106296" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.101457, 0.101458, 0.101457", \
            "0.1023, 0.1023, 0.1023", \
            "0.112557, 0.112557, 0.112557" \
          );
        }
      }
    }
    pin (clk) {
      clock : true;
      direction : input;
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_transition : 0.04;
      capacitance : 0.244178;
      rise_capacitance : 0.244178;
      rise_capacitance_range (0.00752286, 0.244178);
      fall_capacitance : 0.00843227;
      fall_capacitance_range (0.00770827, 0.00843227);
      timing () {
        related_pin : "clk";
        timing_type : min_pulse_width;
        rise_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.117619, 0.118439, 0.125559" \
          );
        }
        fall_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.127808, 0.128369, 0.138173" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        timing_type : minimum_period;
        rise_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "3.50499, 3.5054, 3.50538" \
          );
        }
        fall_constraint (mpw_constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "3.50499, 3.5054, 3.50538" \
          );
        }
      }
      internal_power () {
        when : "we";
        related_pg_pin : vdd;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.598594, 0.598594, 0.598594" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.441911, 0.441911, 0.441911" \
          );
        }
      }
      internal_power () {
        when : "we";
        related_pg_pin : vss;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "1.01299, 1.01299, 1.01299" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0145987, 0.0145987, 0.0145987" \
          );
        }
      }
      internal_power () {
        when : "!we";
        related_pg_pin : vdd;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0, 0, 0" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.469532, 0.469532, 0.469532" \
          );
        }
      }
      internal_power () {
        when : "!we";
        related_pg_pin : vss;
        rise_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0, 0, 0" \
          );
        }
        fall_power (passive_power_template_3x1) {
          index_1 ("0.00125, 0.005, 0.04");
          values ( \
            "0.00487184, 0.00487184, 0.00487184" \
          );
        }
      }
    }
    bus (din) {
      bus_type : bus_sramgen_sram_4096x8m8w8_replica_v1_din_7_0;
      direction : input;
      pin (din[7]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (din[6]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (din[5]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (din[4]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (din[3]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (din[2]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (din[1]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      pin (din[0]) {
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_transition : 0.04;
        capacitance : 0.00454247;
        rise_capacitance : 0.00454247;
        rise_capacitance_range (0.00407359, 0.00454247);
        fall_capacitance : 0.00430123;
        fall_capacitance_range (0.00421607, 0.00430123);
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0297982, 0.0302536, 0.0378981", \
            "0.0297942, 0.0302527, 0.0378945", \
            "0.0297941, 0.0302567, 0.0378985" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.028523, 0.0292307, 0.0377808", \
            "0.0285217, 0.0292294, 0.0377795", \
            "0.0285206, 0.0292283, 0.0377784" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0975493, 0.0975491, 0.0975449", \
            "0.0981292, 0.0981289, 0.0981247", \
            "0.105618, 0.105616, 0.105613" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.101445, 0.101441, 0.101445", \
            "0.102296, 0.102292, 0.102296", \
            "0.112561, 0.112557, 0.112561" \
          );
        }
      }
    }
    bus (dout) {
      bus_type : bus_sramgen_sram_4096x8m8w8_replica_v1_dout_7_0;
      direction : output;
      pin (dout[7]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[6]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[5]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[4]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[3]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[2]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[1]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      pin (dout[0]) {
        power_down_function : "(!vdd) + (vss)";
        related_ground_pin : vss;
        related_power_pin : vdd;
        max_capacitance : 0.02756;
      }
      timing () {
        related_pin : "clk";
        timing_sense : non_unate;
        timing_type : rising_edge;
        cell_rise (delay_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.0017225, 0.00689, 0.02756");
          values ( \
            "0.402449, 0.41262, 0.446132", \
            "0.403012, 0.413183, 0.446695", \
            "0.410153, 0.420322, 0.453834" \
          );
        }
        rise_transition (delay_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.0017225, 0.00689, 0.02756");
          values ( \
            "0.0202444, 0.0349417, 0.101095", \
            "0.020238, 0.0349389, 0.101095", \
            "0.020239, 0.0349389, 0.101095" \
          );
        }
        cell_fall (delay_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.0017225, 0.00689, 0.02756");
          values ( \
            "2.50344, 2.5123, 2.53545", \
            "2.50441, 2.51316, 2.53642", \
            "2.51144, 2.52018, 2.54343" \
          );
        }
        fall_transition (delay_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.0017225, 0.00689, 0.02756");
          values ( \
            "0.014089, 0.023412, 0.055962", \
            "0.01409, 0.023413, 0.055962", \
            "0.014084, 0.023412, 0.055953" \
          );
        }
      }
    }
    pin (we) {
      direction : input;
      related_ground_pin : vss;
      related_power_pin : vdd;
      max_transition : 0.04;
      capacitance : 0.00454247;
      rise_capacitance : 0.00454247;
      rise_capacitance_range (0.00407359, 0.00454247);
      fall_capacitance : 0.00430123;
      fall_capacitance_range (0.00421607, 0.00430123);
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : hold_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0297354, 0.0302639, 0.0378938", \
            "0.0297381, 0.0302665, 0.0378964", \
            "0.0297406, 0.0302691, 0.0378989" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0284972, 0.0292538, 0.0377447", \
            "0.0284955, 0.0292521, 0.037743", \
            "0.0284957, 0.0292523, 0.0377432" \
          );
        }
      }
      timing () {
        related_pin : "clk";
        sdf_edges : both_edges;
        timing_type : setup_rising;
        rise_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.0975486, 0.0975481, 0.0975443", \
            "0.0981298, 0.0981292, 0.0981254", \
            "0.105612, 0.105612, 0.105608" \
          );
        }
        fall_constraint (constraint_template_3x3) {
          index_1 ("0.00125, 0.005, 0.04");
          index_2 ("0.00125, 0.005, 0.04");
          values ( \
            "0.100473, 0.100469, 0.100471", \
            "0.101368, 0.101364, 0.101366", \
            "0.11178, 0.111776, 0.111778" \
          );
        }
      }
    }
  }
}
