// Seed: 612798342
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd28
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  inout wire _id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[id_3] = 1'h0;
endmodule
module module_2 #(
    parameter id_1 = 32'd97,
    parameter id_2 = 32'd83
) (
    _id_1,
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire _id_2;
  inout wire _id_1;
  logic [id_2 : id_1] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign id_5 = -1;
endmodule
