# Netlist block_0 generated by gnl 1.1.1 on Sun Apr 16 13:53:09 2017
# Command line: gnl file_0.gnl
# 
# Basic circuit parameters:
#    blocks:    125
#    inputs:      25   (    25)
#    outputs:     12   (    12)
#    pins:        37   (    37)
#    g_frac:  0.3243   (0.3243)
# 
# Regions:
#   B >= 1
#     meanT  = 4.304
#     sigmaT = 1.49251
#     meanG  = 0.306343
#     sigmaG = 0.11229
#   B >= 125
#     meanT  = 37
#     sigmaT = 7.91691
#     meanG  = 0.324324
#     sigmaG = 0.15
#     p      = 0.445574
#     q      = 0.345574
#     g_fact = 0.00372417
# 
combinational AND2_X1
input i1 i2
output o1
area 1
end

combinational AND2_X2
input i1 i2
output o1
area 1
end

combinational AND2_X4
input i1 i2
output o1
area 1
end

combinational AND3_X1
input i1 i2 i3
output o1
area 1
end

combinational AND3_X2
input i1 i2 i3
output o1
area 1
end

combinational AND3_X4
input i1 i2 i3
output o1
area 1
end

combinational AND4_X1
input i1 i2 i3 i4
output o1
area 1
end

combinational AND4_X2
input i1 i2 i3 i4
output o1
area 1
end

combinational AND4_X4
input i1 i2 i3 i4
output o1
area 1
end

combinational AOI211_X1
input i1 i2 i3 i4
output o1
area 1
end

combinational AOI211_X2
input i1 i2 i3 i4
output o1
area 1
end

combinational AOI211_X4
input i1 i2 i3 i4
output o1
area 1
end

combinational AOI21_X1
input i1 i2 i3
output o1
area 1
end

combinational AOI21_X2
input i1 i2 i3
output o1
area 1
end

combinational AOI21_X4
input i1 i2 i3
output o1
area 1
end

combinational AOI221_X1
input i1 i2 i3 i4 i5
output o1
area 1
end

combinational AOI221_X2
input i1 i2 i3 i4 i5
output o1
area 1
end

combinational AOI221_X4
input i1 i2 i3 i4 i5
output o1
area 1
end

combinational AOI222_X1
input i1 i2 i3 i4 i5 i6
output o1
area 1
end

combinational AOI222_X2
input i1 i2 i3 i4 i5 i6
output o1
area 1
end

combinational AOI222_X4
input i1 i2 i3 i4 i5 i6
output o1
area 1
end

combinational AOI22_X1
input i1 i2 i3 i4
output o1
area 1
end

combinational AOI22_X2
input i1 i2 i3 i4
output o1
area 1
end

combinational AOI22_X4
input i1 i2 i3 i4
output o1
area 1
end

combinational BUF_X1
input i1
output o1
area 1
end

combinational BUF_X16
input i1
output o1
area 1
end

combinational BUF_X2
input i1
output o1
area 1
end

combinational BUF_X32
input i1
output o1
area 1
end

combinational BUF_X4
input i1
output o1
area 1
end

combinational BUF_X8
input i1
output o1
area 1
end

combinational CLKBUF_X1
input i1
output o1
area 1
end

combinational CLKBUF_X2
input i1
output o1
area 1
end

combinational CLKBUF_X3
input i1
output o1
area 1
end

sequential CLKGATETST_X1
input i1 i2 i3
output o1 o2
area 1
end

sequential CLKGATETST_X2
input i1 i2 i3
output o1 o2
area 1
end

sequential CLKGATETST_X4
input i1 i2 i3
output o1 o2
area 1
end

sequential CLKGATETST_X8
input i1 i2 i3
output o1 o2
area 1
end

sequential CLKGATE_X1
input i1 i2
output o1 o2
area 1
end

sequential CLKGATE_X2
input i1 i2
output o1 o2
area 1
end

sequential CLKGATE_X4
input i1 i2
output o1 o2
area 1
end

sequential CLKGATE_X8
input i1 i2
output o1 o2
area 1
end

sequential DFFRS_X1
input i1 i2 i3 i4
output o1 o2
area 1
end

sequential DFFRS_X2
input i1 i2 i3 i4
output o1 o2
area 1
end

sequential DFFR_X1
input i1 i2 i3
output o1 o2
area 1
end

sequential DFFR_X2
input i1 i2 i3
output o1 o2
area 1
end

sequential DFFS_X1
input i1 i2 i3
output o1 o2
area 1
end

sequential DFFS_X2
input i1 i2 i3
output o1 o2
area 1
end

sequential DFF_X1
input i1 i2
output o1 o2
area 1
end

sequential DFF_X2
input i1 i2
output o1 o2
area 1
end

sequential DLH_X1
input i1 i2
output o1
area 1
end

sequential DLH_X2
input i1 i2
output o1
area 1
end

sequential DLL_X1
input i1 i2
output o1
area 1
end

sequential DLL_X2
input i1 i2
output o1
area 1
end

combinational FA_X1
input i1 i2 i3
output o1 o2
area 1
end

combinational HA_X1
input i1 i2
output o1 o2
area 1
end

combinational INV_X1
input i1
output o1
area 1
end

combinational INV_X16
input i1
output o1
area 1
end

combinational INV_X2
input i1
output o1
area 1
end

combinational INV_X32
input i1
output o1
area 1
end

combinational INV_X4
input i1
output o1
area 1
end

combinational INV_X8
input i1
output o1
area 1
end

combinational MUX2_X1
input i1 i2 i3
output o1
area 1
end

combinational MUX2_X2
input i1 i2 i3
output o1
area 1
end

combinational NAND2_X1
input i1 i2
output o1
area 1
end

combinational NAND2_X2
input i1 i2
output o1
area 1
end

combinational NAND2_X4
input i1 i2
output o1
area 1
end

combinational NAND3_X1
input i1 i2 i3
output o1
area 1
end

combinational NAND3_X2
input i1 i2 i3
output o1
area 1
end

combinational NAND3_X4
input i1 i2 i3
output o1
area 1
end

combinational NAND4_X1
input i1 i2 i3 i4
output o1
area 1
end

combinational NAND4_X2
input i1 i2 i3 i4
output o1
area 1
end

combinational NAND4_X4
input i1 i2 i3 i4
output o1
area 1
end

combinational NOR2_X1
input i1 i2
output o1
area 1
end

combinational NOR2_X2
input i1 i2
output o1
area 1
end

combinational NOR2_X4
input i1 i2
output o1
area 1
end

combinational NOR3_X1
input i1 i2 i3
output o1
area 1
end

combinational NOR3_X2
input i1 i2 i3
output o1
area 1
end

combinational NOR3_X4
input i1 i2 i3
output o1
area 1
end

combinational NOR4_X1
input i1 i2 i3 i4
output o1
area 1
end

combinational NOR4_X2
input i1 i2 i3 i4
output o1
area 1
end

combinational NOR4_X4
input i1 i2 i3 i4
output o1
area 1
end

combinational OAI211_X1
input i1 i2 i3 i4
output o1
area 1
end

combinational OAI211_X2
input i1 i2 i3 i4
output o1
area 1
end

combinational OAI211_X4
input i1 i2 i3 i4
output o1
area 1
end

combinational OAI21_X1
input i1 i2 i3
output o1
area 1
end

combinational OAI21_X2
input i1 i2 i3
output o1
area 1
end

combinational OAI21_X4
input i1 i2 i3
output o1
area 1
end

combinational OAI221_X1
input i1 i2 i3 i4 i5
output o1
area 1
end

combinational OAI221_X2
input i1 i2 i3 i4 i5
output o1
area 1
end

combinational OAI221_X4
input i1 i2 i3 i4 i5
output o1
area 1
end

combinational OAI222_X1
input i1 i2 i3 i4 i5 i6
output o1
area 1
end

combinational OAI222_X2
input i1 i2 i3 i4 i5 i6
output o1
area 1
end

combinational OAI222_X4
input i1 i2 i3 i4 i5 i6
output o1
area 1
end

combinational OAI22_X1
input i1 i2 i3 i4
output o1
area 1
end

combinational OAI22_X2
input i1 i2 i3 i4
output o1
area 1
end

combinational OAI22_X4
input i1 i2 i3 i4
output o1
area 1
end

combinational OAI33_X1
input i1 i2 i3 i4 i5 i6
output o1
area 1
end

combinational OR2_X1
input i1 i2
output o1
area 1
end

combinational OR2_X2
input i1 i2
output o1
area 1
end

combinational OR2_X4
input i1 i2
output o1
area 1
end

combinational OR3_X1
input i1 i2 i3
output o1
area 1
end

combinational OR3_X2
input i1 i2 i3
output o1
area 1
end

combinational OR3_X4
input i1 i2 i3
output o1
area 1
end

combinational OR4_X1
input i1 i2 i3 i4
output o1
area 1
end

combinational OR4_X2
input i1 i2 i3 i4
output o1
area 1
end

combinational OR4_X4
input i1 i2 i3 i4
output o1
area 1
end

sequential SDFFRS_X1
input i1 i2 i3 i4 i5 i6
output o1 o2
area 1
end

sequential SDFFRS_X2
input i1 i2 i3 i4 i5 i6
output o1 o2
area 1
end

sequential SDFFR_X1
input i1 i2 i3 i4 i5
output o1 o2
area 1
end

sequential SDFFR_X2
input i1 i2 i3 i4 i5
output o1 o2
area 1
end

sequential SDFFS_X1
input i1 i2 i3 i4 i5
output o1 o2
area 1
end

sequential SDFFS_X2
input i1 i2 i3 i4 i5
output o1 o2
area 1
end

sequential SDFF_X1
input i1 i2 i3 i4
output o1 o2
area 1
end

sequential SDFF_X2
input i1 i2 i3 i4
output o1 o2
area 1
end

combinational TBUF_X1
input i1 i2
output o1
area 1
end

combinational TBUF_X16
input i1 i2
output o1
area 1
end

combinational TBUF_X2
input i1 i2
output o1
area 1
end

combinational TBUF_X4
input i1 i2
output o1
area 1
end

combinational TBUF_X8
input i1 i2
output o1
area 1
end

combinational TINV_X1
input i1 i2
output o1
area 1
end

sequential TLAT_X1
input i1 i2 i3
output o1
area 1
end

combinational XNOR2_X1
input i1 i2
output o1
area 1
end

combinational XNOR2_X2
input i1 i2
output o1
area 1
end

combinational XOR2_X1
input i1 i2
output o1
area 1
end

combinational XOR2_X2
input i1 i2
output o1
area 1
end

circuit block_0
input n0 n1 n2 n3 n4 n5 n6 n7 n8 n9 n10 n11 n12 n13 n14 n15 n16 n17 n18 n19 n20 n21 n22 n23 n24
output n25 n26 n27 n28 n29 n30 n31 n32 n33 n34 n35 n36
DFFRS_X1 n8 n3 n6 n37 n27 n35
BUF_X16 n38 n39
FA_X1 n28 n16 n20 n40 n41
NAND4_X1 n40 n41 n42 n43 n44
AOI21_X2 n24 n40 n45 n46
OR3_X1 n46 n47 n44 n48
CLKBUF_X1 n24 n45
AOI22_X2 n45 n24 n32 n46 n47
DLH_X1 n49 n50 n51
MUX2_X2 n52 n48 n24 n50
CLKGATETST_X2 n50 n53 n51 n52 n49
OAI211_X4 n22 n46 n16 n52 n54
AOI211_X1 n54 n46 n52 n20 n43
OAI21_X4 n16 n43 n54 n42
OR4_X4 n42 n46 n22 n30 n32
SDFFS_X2 n55 n56 n15 n27 n32 n57 n58
DFFS_X2 n59 n60 n21 n55 n61
CLKGATETST_X4 n62 n63 n64 n65 n66
OAI222_X4 n62 n63 n66 n67 n56 n68 n64
DFFRS_X2 n64 n66 n55 n65 n62 n63
SDFFRS_X2 n69 n29 n55 n63 n70 n61 n71 n68
INV_X16 n71 n38
INV_X2 n38 n69
AOI222_X4 n72 n55 n63 n57 n38 n61 n56
OAI22_X4 n72 n55 n56 n63 n73
INV_X32 n73 n70
CLKGATETST_X8 n74 n56 n33 n75 n36
OR2_X1 n74 n76 n77
SDFF_X1 n77 n36 n75 n56 n74 n76
AND2_X4 n63 n58 n78
TBUF_X16 n78 n75 n79
TBUF_X1 n79 n78 n80
TBUF_X2 n78 n80 n81
AND4_X4 n81 n78 n80 n61 n59
AND4_X2 n39 n82 n83 n33 n67
AND4_X1 n67 n36 n84 n72 n85
BUF_X8 n60 n86
XNOR2_X1 n86 n85 n87
NOR2_X4 n67 n87 n88
NOR2_X2 n88 n33 n89
SDFFRS_X1 n33 n87 n90 n58 n67 n79 n82 n60
CLKGATE_X4 n89 n82 n91 n72
HA_X1 n92 n91 n33 n84
OAI221_X4 n92 n33 n38 n36 n84 n83
DLL_X2 n55 n83 n93
BUF_X1 n93 n94
OAI21_X1 n94 n60 n56 n92
XOR2_X2 n60 n95 n96
CLKGATE_X1 n96 n26 n34 n97
OAI222_X2 n17 n14 n34 n11 n98 n31 n99
INV_X4 n0 n100
NAND4_X4 n100 n4 n11 n14 n101
NOR4_X4 n99 n34 n4 n17 n102
AOI22_X1 n4 n34 n101 n102 n103
AOI221_X1 n101 n102 n103 n4 n34 n104
OR4_X2 n104 n101 n99 n17 n105
CLKBUF_X3 n106 n107
SDFFR_X1 n107 n103 n99 n90 n108 n106 n109
OAI211_X2 n98 n108 n104 n105 n110
BUF_X2 n25 n111
DFFS_X1 n111 n110 n109 n98 n108
NOR3_X1 n109 n108 n110 n25
AOI21_X1 n109 n108 n25 n112
TBUF_X4 n112 n109 n90
CLKBUF_X2 n113 n31
INV_X1 n31 n114
OAI211_X1 n114 n115 n108 n116 n117
OAI221_X1 n113 n118 n117 n115 n116 n119
CLKGATE_X8 n119 n117 n113 n118
AND3_X4 n97 n114 n31 n115
OR3_X2 n115 n97 n118 n116
OAI21_X2 n10 n120 n121 n122
NAND3_X1 n122 n118 n2 n123
AND2_X2 n123 n122 n124
AOI22_X4 n18 n23 n67 n122 n125
AOI211_X4 n126 n18 n127 n128 n129
NAND4_X2 n1 n128 n129 n127 n130
NOR2_X1 n67 n125 n126
OAI222_X1 n126 n30 n23 n130 n122 n18 n131
INV_X8 n132 n133
NOR4_X2 n53 n134 n125 n7 n135
BUF_X32 n135 n136
SDFF_X2 n136 n137 n133 n29 n128 n132
TINV_X1 n133 n128 n137
OR2_X4 n137 n132 n53
AND3_X2 n130 n67 n53 n29
NOR4_X1 n29 n130 n67 n133 n30
DFFR_X1 n138 n72 n26 n139 n134
MUX2_X1 n138 n140 n12 n141
OR4_X1 n131 n139 n34 n35 n138
OR2_X2 n131 n12 n142
AOI21_X4 n131 n138 n142 n140
AOI211_X2 n140 n131 n138 n141 n28
SDFFR_X2 n143 n144 n121 n26 n145 n146 n37
OAI221_X2 n144 n120 n37 n146 n121 n147
BUF_X4 n121 n144
AOI222_X2 n144 n121 n146 n120 n37 n147 n143
DLL_X1 n148 n149 n150
CLKGATETST_X1 n9 n151 n150 n152 n153
AND2_X1 n97 n148 n154
AOI221_X4 n154 n97 n146 n152 n155 n156
NAND3_X2 n148 n156 n155 n157
XOR2_X1 n157 n146 n158
OR3_X4 n159 n160 n161 n162
DFF_X1 n163 n158 n164 n165
NAND2_X4 n164 n124 n160
XNOR2_X2 n162 n165 n148
NAND3_X4 n148 n160 n27 n163
NAND2_X1 n160 n166 n155
DFFR_X2 n155 n153 n13 n159 n161
TLAT_X1 n79 n158 n167 n166
OAI33_X1 n151 n153 n133 n156 n166 n31 n168
TBUF_X8 n169 n153 n170
NOR3_X2 n170 n168 n133 n171
CLKGATE_X2 n171 n156 n151 n169
SDFFS_X1 n26 n172 n145 n33 n37 n120 n167
OAI22_X2 n155 n167 n158 n19 n172
AOI222_X1 n167 n158 n120 n155 n19 n172 n145
NAND2_X2 n145 n167 n26
NOR3_X4 n121 n149 n26 n95
DFF_X2 n32 n145 n121 n149
OAI22_X1 n173 n121 n5 n95 n174
AND3_X1 n174 n26 n25 n127
AOI221_X2 n173 n127 n5 n95 n121 n175
DLH_X2 n175 n127 n173
end
