# RISC-V-pipeline-processor

There are five pipeline stages:

1.Instruction Fetch
2.Instruction Decode
3.Execution
4.Memory
5.Write Back

with hazard detection and forwarding unit

![image](https://github.com/NiharGowdaS/RISC-V-pipeline-processor/assets/77974814/d10e7551-fe6f-41df-896e-8c21e3d217bb)


![image](https://github.com/NiharGowdaS/RISC-V-pipeline-processor/assets/77974814/1bf25f49-730f-4e2a-a298-29ed6a8cea1d)

