Analysis & Elaboration report for ARMv4
Wed Nov 22 03:04:59 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: ALUComponent:ALUComponent
  5. Parameter Settings for User Entity Instance: ALUComponent:ALUComponent|n_sumador_completo:op000
  6. Parameter Settings for User Entity Instance: ALUComponent:ALUComponent|n_sumador_completo:op001
  7. Analysis & Elaboration Settings
  8. Port Connectivity Checks: "ALUComponent:ALUComponent|n_sumador_completo:op001"
  9. Port Connectivity Checks: "ALUComponent:ALUComponent|n_sumador_completo:op000"
 10. Analysis & Elaboration Messages
 11. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Nov 22 03:04:59 2023          ;
; Quartus Prime Version         ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                 ; ARMv4                                          ;
; Top-level Entity Name         ; ALU                                            ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALUComponent:ALUComponent ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; N              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALUComponent:ALUComponent|n_sumador_completo:op000 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALUComponent:ALUComponent|n_sumador_completo:op001 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ALU                ; ARMv4              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUComponent:ALUComponent|n_sumador_completo:op001"                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_in     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_in[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALUComponent:ALUComponent|n_sumador_completo:op000"                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_in     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_in[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Wed Nov 22 03:04:44 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARMv4 -c ARMv4 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file n_sumador.sv
    Info (12023): Found entity 1: n_sumador_completo File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_sumador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: InstructionMemory File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/InstructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/DataMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux1_4_32.v
    Info (12023): Found entity 1: MUX1_4_32 File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_4_32.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux1_2_32.v
    Info (12023): Found entity 1: MUX1_2_32 File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_32.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux1_2_4.v
    Info (12023): Found entity 1: MUX1_2_4 File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2_4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mux1_2.v
    Info (12023): Found entity 1: MUX1_2 File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/MUX1_2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file restadornbit.sv
    Info (12023): Found entity 1: restadorNbit File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/restadorNbit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file restador1bit.sv
    Info (12023): Found entity 1: restador1bit File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/restador1bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor.sv
    Info (12023): Found entity 1: n_xor File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/xor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_mux_f.sv
    Info (12023): Found entity 1: or_mux_f File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/or_mux_f.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_mux.sv
    Info (12023): Found entity 1: or_mux File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/or_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_or.sv
    Info (12023): Found entity 1: n_or File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_or.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not.sv
    Info (12023): Found entity 1: n_not File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/not.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: Extend File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: PC File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pclogic.sv
    Info (12023): Found entity 1: PCLogic File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/PCLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alucomponent.sv
    Info (12023): Found entity 1: ALUComponent File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alucomponent_tb.sv
    Info (12023): Found entity 1: ALUComponent_tb File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file aludecoder.sv
    Info (12023): Found entity 1: ALUDecoder File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_and.sv
    Info (12023): Found entity 1: n_and File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_and.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conditionallogic.sv
    Info (12023): Found entity 1: ConditionalLogic File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionalLogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conditionallogic_tb.sv
    Info (12023): Found entity 1: ConditionalLogic_tb File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionalLogic_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file conditioncheck.sv
    Info (12023): Found entity 1: ConditionCheck File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionCheck.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conditioncheck_tb.sv
    Info (12023): Found entity 1: ConditionCheck_tb File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ConditionCheck_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controldecoder.sv
    Info (12023): Found entity 1: ControlDecoder File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controldecoder_tb.sv
    Info (12023): Found entity 1: ControlDecoder_tb File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlmaindecoder.sv
    Info (12023): Found entity 1: ControlMainDecoder File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlMainDecoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu_tb.sv
    Info (12023): Found entity 1: CPU_tb File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v
    Info (12023): Found entity 1: DE1_SOC_golden_top File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/DE1_SOC_golden_top.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file equal.sv
    Info (12023): Found entity 1: equal File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/equal.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend_tb.sv
    Info (12023): Found entity 1: Extend_tb File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Extend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file greater.sv
    Info (12023): Found entity 1: greater File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/greater.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hex_7segments.sv
    Info (12023): Found entity 1: hex_7segments File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/hex_7segments.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file implementacion.sv
    Info (12023): Found entity 1: Implementacion File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Implementacion.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file logic_data_manipulation_test_bench.sv
    Info (12023): Found entity 1: Logic_data_manipulation_test_bench File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Logic_data_manipulation_test_bench.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file n_aritmetic_l_shift.sv
    Info (12023): Found entity 1: n_aritmetic_L_shift File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_aritmetic_L_shift.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_aritmetic_r_shift.sv
    Info (12023): Found entity 1: n_aritmetic_R_shift File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_aritmetic_R_shift.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_logical_l_shift.sv
    Info (12023): Found entity 1: n_logical_L_shift File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_logical_L_shift.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file n_logical_r_shift.sv
    Info (12023): Found entity 1: n_logical_R_shift File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_logical_R_shift.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file proyecto.sv
    Info (12023): Found entity 1: Proyecto File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file proyecto_tb.sv
    Info (12023): Found entity 1: Proyecto_tb File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.sv
    Info (12023): Found entity 1: RegisterFile File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile_tb.sv
    Info (12023): Found entity 1: RegisterFile_tb File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/RegisterFile_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file saad.v
    Info (12023): Found entity 1: saad File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/saad.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file shifter.sv
    Info (12023): Found entity 1: Shifter File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Shifter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter_tb.sv
    Info (12023): Found entity 1: Shifter_tb File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Shifter_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sumador_1_bit.sv
    Info (12023): Found entity 1: sumador_1_bit File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/sumador_1_bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit_tb.sv
    Info (12023): Found entity 1: ControlUnit_tb File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: ALU_tb File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALU_tb.sv Line: 3
Warning (10236): Verilog HDL Implicit Net warning at ControlDecoder.sv(7): created implicit net for "Branch" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv Line: 7
Warning (10236): Verilog HDL Implicit Net warning at ControlDecoder.sv(11): created implicit net for "ALUOp" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlDecoder.sv Line: 11
Warning (10236): Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for "xlk" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv Line: 5
Warning (10236): Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for "FlagW" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv Line: 5
Warning (10236): Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for "PCS" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv Line: 5
Warning (10236): Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for "RegW" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv Line: 5
Warning (10236): Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for "MemW" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv Line: 5
Warning (10236): Verilog HDL Implicit Net warning at ControlUnit.sv(5): created implicit net for "NoWrite" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ControlUnit.sv Line: 5
Warning (10236): Verilog HDL Implicit Net warning at CPU.sv(98): created implicit net for "Result" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv Line: 98
Warning (10236): Verilog HDL Implicit Net warning at CPU.sv(105): created implicit net for "Shift" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/CPU.sv Line: 105
Warning (10236): Verilog HDL Implicit Net warning at Logic_data_manipulation_test_bench.sv(108): created implicit net for "Shift" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Logic_data_manipulation_test_bench.sv Line: 108
Warning (10236): Verilog HDL Implicit Net warning at Proyecto.sv(261): created implicit net for "RD2" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv Line: 261
Warning (10236): Verilog HDL Implicit Net warning at Proyecto.sv(261): created implicit net for "MemWrite" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv Line: 261
Warning (10236): Verilog HDL Implicit Net warning at Proyecto.sv(261): created implicit net for "END" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/Proyecto.sv Line: 261
Info (12127): Elaborating entity "ALU" for the top level hierarchy
Info (12128): Elaborating entity "ALUComponent" for hierarchy "ALUComponent:ALUComponent" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALU.sv Line: 2
Info (12128): Elaborating entity "n_sumador_completo" for hierarchy "ALUComponent:ALUComponent|n_sumador_completo:op000" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/ALUComponent.sv Line: 12
Info (12128): Elaborating entity "sumador_1_bit" for hierarchy "ALUComponent:ALUComponent|n_sumador_completo:op000|sumador_1_bit:op[0]" File: C:/Users/aleji/Desktop/Proyecto/proyecto-taller/n_sumador.sv Line: 8
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/aleji/Desktop/Proyecto/proyecto-taller/output_files/ARMv4.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4781 megabytes
    Info: Processing ended: Wed Nov 22 03:04:59 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:24


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/aleji/Desktop/Proyecto/proyecto-taller/output_files/ARMv4.map.smsg.


